[16:06:44.265] <TB1>     INFO: *** Welcome to pxar ***
[16:06:44.265] <TB1>     INFO: *** Today: 2016/09/08
[16:06:44.272] <TB1>     INFO: *** Version: 47bc-dirty
[16:06:44.273] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C15.dat
[16:06:44.273] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:06:44.273] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//defaultMaskFile.dat
[16:06:44.273] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters_C15.dat
[16:06:44.350] <TB1>     INFO:         clk: 4
[16:06:44.350] <TB1>     INFO:         ctr: 4
[16:06:44.350] <TB1>     INFO:         sda: 19
[16:06:44.350] <TB1>     INFO:         tin: 9
[16:06:44.350] <TB1>     INFO:         level: 15
[16:06:44.350] <TB1>     INFO:         triggerdelay: 0
[16:06:44.350] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[16:06:44.350] <TB1>     INFO: Log level: DEBUG
[16:06:44.361] <TB1>     INFO: Found DTB DTB_WRECOM
[16:06:44.370] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[16:06:44.373] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[16:06:44.376] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[16:06:45.936] <TB1>     INFO: DUT info: 
[16:06:45.936] <TB1>     INFO: The DUT currently contains the following objects:
[16:06:45.936] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[16:06:45.936] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[16:06:45.936] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[16:06:45.936] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[16:06:45.936] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:45.936] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:45.936] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:45.936] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:45.936] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:45.936] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:45.936] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:45.936] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:45.936] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:45.936] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:45.936] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:45.936] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:45.936] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:45.937] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:45.937] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:45.937] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[16:06:45.937] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[16:06:45.938] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[16:06:45.939] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[16:06:45.940] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[16:06:45.940] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[16:06:45.940] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[16:06:45.940] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:06:45.940] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:06:45.947] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32145408
[16:06:45.947] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1f0c310
[16:06:45.947] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1e7e770
[16:06:45.947] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f0179d94010
[16:06:45.947] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f017ffff510
[16:06:45.947] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 32210944 fPxarMemory = 0x7f0179d94010
[16:06:45.948] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 376.2mA
[16:06:45.949] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 466.3mA
[16:06:45.949] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.3 C
[16:06:45.949] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[16:06:46.350] <TB1>     INFO: enter 'restricted' command line mode
[16:06:46.350] <TB1>     INFO: enter test to run
[16:06:46.350] <TB1>     INFO:   test: FPIXTest no parameter change
[16:06:46.350] <TB1>     INFO:   running: fpixtest
[16:06:46.350] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[16:06:46.353] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[16:06:46.353] <TB1>     INFO: ######################################################################
[16:06:46.353] <TB1>     INFO: PixTestFPIXTest::doTest()
[16:06:46.353] <TB1>     INFO: ######################################################################
[16:06:46.356] <TB1>     INFO: ######################################################################
[16:06:46.356] <TB1>     INFO: PixTestPretest::doTest()
[16:06:46.356] <TB1>     INFO: ######################################################################
[16:06:46.359] <TB1>     INFO:    ----------------------------------------------------------------------
[16:06:46.359] <TB1>     INFO:    PixTestPretest::programROC() 
[16:06:46.359] <TB1>     INFO:    ----------------------------------------------------------------------
[16:07:04.376] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[16:07:04.376] <TB1>     INFO: IA differences per ROC:  17.7 16.9 16.9 18.5 17.7 16.9 18.5 20.1 17.7 18.5 17.7 20.9 17.7 18.5 16.9 18.5
[16:07:04.445] <TB1>     INFO:    ----------------------------------------------------------------------
[16:07:04.445] <TB1>     INFO:    PixTestPretest::checkIdig() 
[16:07:04.445] <TB1>     INFO:    ----------------------------------------------------------------------
[16:07:05.698] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[16:07:06.200] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[16:07:06.702] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[16:07:07.203] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[16:07:07.705] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[16:07:08.207] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[16:07:08.709] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[16:07:09.211] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[16:07:09.712] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[16:07:10.214] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[16:07:10.716] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[16:07:11.217] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[16:07:11.719] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[16:07:12.221] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[16:07:12.722] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[16:07:13.224] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[16:07:13.478] <TB1>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 2.4 2.4 2.4 1.6 2.4 1.6 1.6 
[16:07:13.478] <TB1>     INFO: Test took 9036 ms.
[16:07:13.478] <TB1>     INFO: PixTestPretest::checkIdig() done.
[16:07:13.511] <TB1>     INFO:    ----------------------------------------------------------------------
[16:07:13.511] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[16:07:13.511] <TB1>     INFO:    ----------------------------------------------------------------------
[16:07:13.614] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 69.2812 mA
[16:07:13.716] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.9188 mA
[16:07:13.818] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.3188 mA
[16:07:13.918] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  88 Ia 23.9188 mA
[16:07:14.020] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.1188 mA
[16:07:14.120] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  83 Ia 24.7188 mA
[16:07:14.221] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  80 Ia 23.9188 mA
[16:07:14.323] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.9188 mA
[16:07:14.424] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.1188 mA
[16:07:14.524] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  83 Ia 24.7188 mA
[16:07:14.625] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  80 Ia 23.9188 mA
[16:07:14.726] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.3188 mA
[16:07:14.827] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  88 Ia 23.9188 mA
[16:07:14.929] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.9188 mA
[16:07:15.030] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 25.5188 mA
[16:07:15.131] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  70 Ia 23.9188 mA
[16:07:15.233] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.1188 mA
[16:07:15.334] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  83 Ia 24.7188 mA
[16:07:15.434] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  80 Ia 23.9188 mA
[16:07:15.536] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 24.7188 mA
[16:07:15.637] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  75 Ia 23.9188 mA
[16:07:15.738] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.3188 mA
[16:07:15.839] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  88 Ia 24.7188 mA
[16:07:15.941] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  85 Ia 24.7188 mA
[16:07:16.041] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  82 Ia 23.9188 mA
[16:07:16.143] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 26.3188 mA
[16:07:16.244] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  65 Ia 23.1188 mA
[16:07:16.345] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  70 Ia 24.7188 mA
[16:07:16.446] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  67 Ia 23.9188 mA
[16:07:16.547] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.1188 mA
[16:07:16.648] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  83 Ia 24.7188 mA
[16:07:16.748] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  80 Ia 23.9188 mA
[16:07:16.850] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.9188 mA
[16:07:16.952] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.3188 mA
[16:07:17.053] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  88 Ia 24.7188 mA
[16:07:17.154] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  85 Ia 24.7188 mA
[16:07:17.254] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  82 Ia 23.9188 mA
[16:07:17.355] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 24.7188 mA
[16:07:17.456] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  75 Ia 23.1188 mA
[16:07:17.557] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  80 Ia 24.7188 mA
[16:07:17.657] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  77 Ia 23.9188 mA
[16:07:17.685] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  78
[16:07:17.685] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  88
[16:07:17.686] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  80
[16:07:17.686] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  78
[16:07:17.686] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  80
[16:07:17.686] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  88
[16:07:17.687] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  78
[16:07:17.687] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  70
[16:07:17.687] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  80
[16:07:17.687] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  75
[16:07:17.687] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  82
[16:07:17.687] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  67
[16:07:17.687] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  80
[16:07:17.687] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  78
[16:07:17.687] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  82
[16:07:17.688] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  77
[16:07:19.516] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 384.3 mA = 24.0187 mA/ROC
[16:07:19.516] <TB1>     INFO: i(loss) [mA/ROC]:     19.3  20.1  19.3  19.3  19.3  20.1  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3
[16:07:19.548] <TB1>     INFO:    ----------------------------------------------------------------------
[16:07:19.548] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[16:07:19.548] <TB1>     INFO:    ----------------------------------------------------------------------
[16:07:19.684] <TB1>     INFO: Expecting 231680 events.
[16:07:27.735] <TB1>     INFO: 231680 events read in total (7334ms).
[16:07:27.893] <TB1>     INFO: Test took 8342ms.
[16:07:28.094] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 91 and Delta(CalDel) = 58
[16:07:28.098] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 90 and Delta(CalDel) = 56
[16:07:28.101] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 70 and Delta(CalDel) = 61
[16:07:28.105] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 91 and Delta(CalDel) = 64
[16:07:28.108] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 73 and Delta(CalDel) = 62
[16:07:28.112] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 62
[16:07:28.115] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 91 and Delta(CalDel) = 67
[16:07:28.119] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 89 and Delta(CalDel) = 64
[16:07:28.122] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 88 and Delta(CalDel) = 62
[16:07:28.126] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 86 and Delta(CalDel) = 60
[16:07:28.129] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 92 and Delta(CalDel) = 62
[16:07:28.133] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 91 and Delta(CalDel) = 66
[16:07:28.136] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 95 and Delta(CalDel) = 61
[16:07:28.140] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 90 and Delta(CalDel) = 62
[16:07:28.143] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 80 and Delta(CalDel) = 62
[16:07:28.147] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 76 and Delta(CalDel) = 60
[16:07:28.188] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[16:07:28.222] <TB1>     INFO:    ----------------------------------------------------------------------
[16:07:28.222] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[16:07:28.222] <TB1>     INFO:    ----------------------------------------------------------------------
[16:07:28.357] <TB1>     INFO: Expecting 231680 events.
[16:07:36.403] <TB1>     INFO: 231680 events read in total (7331ms).
[16:07:36.408] <TB1>     INFO: Test took 8183ms.
[16:07:36.429] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 110 +/- 30
[16:07:36.746] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 110 +/- 29.5
[16:07:36.750] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 31
[16:07:36.754] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 32
[16:07:36.757] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[16:07:36.761] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 30.5
[16:07:36.765] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 168 +/- 35.5
[16:07:36.769] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 156 +/- 32
[16:07:36.773] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[16:07:36.776] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30.5
[16:07:36.780] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[16:07:36.784] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 172 +/- 33.5
[16:07:36.787] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 31.5
[16:07:36.791] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 31
[16:07:36.794] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 31
[16:07:36.798] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30.5
[16:07:36.835] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[16:07:36.835] <TB1>     INFO: CalDel:      110   110   145   140   144   123   168   156   131   125   137   172   130   128   135   127
[16:07:36.835] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[16:07:36.839] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C0.dat
[16:07:36.840] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C1.dat
[16:07:36.840] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C2.dat
[16:07:36.840] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C3.dat
[16:07:36.840] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C4.dat
[16:07:36.840] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C5.dat
[16:07:36.840] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C6.dat
[16:07:36.840] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C7.dat
[16:07:36.840] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C8.dat
[16:07:36.841] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C9.dat
[16:07:36.841] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C10.dat
[16:07:36.841] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C11.dat
[16:07:36.841] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C12.dat
[16:07:36.841] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C13.dat
[16:07:36.841] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C14.dat
[16:07:36.841] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C15.dat
[16:07:36.841] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:07:36.841] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:07:36.841] <TB1>     INFO: PixTestPretest::doTest() done, duration: 50 seconds
[16:07:36.842] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[16:07:36.927] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[16:07:36.927] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[16:07:36.927] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[16:07:36.927] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[16:07:36.930] <TB1>     INFO: ######################################################################
[16:07:36.930] <TB1>     INFO: PixTestTiming::doTest()
[16:07:36.930] <TB1>     INFO: ######################################################################
[16:07:36.930] <TB1>     INFO:    ----------------------------------------------------------------------
[16:07:36.930] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[16:07:36.930] <TB1>     INFO:    ----------------------------------------------------------------------
[16:07:36.930] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:07:38.826] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:07:41.098] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:07:43.371] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:07:45.644] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:07:47.917] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:07:50.190] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:07:52.463] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:07:54.736] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:07:57.008] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:07:59.282] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:08:01.554] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:08:03.828] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:08:06.101] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:08:08.375] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:08:10.649] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:08:12.922] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:08:14.442] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:08:15.961] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:08:17.481] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:08:18.000] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:08:20.520] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:08:22.040] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:08:23.560] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:08:25.079] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:08:26.601] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:08:28.686] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:08:30.772] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:08:32.857] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:08:34.942] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:08:37.404] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:08:39.301] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:08:41.387] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:08:42.907] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:08:44.429] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:08:45.952] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:08:47.474] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:08:48.995] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:08:50.516] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:08:52.037] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:08:53.559] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:08:55.832] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:08:58.105] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:09:00.378] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:09:02.652] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:09:04.925] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:09:07.199] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:09:09.472] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:09:11.746] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:09:14.019] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:09:16.293] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:09:18.566] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:09:20.839] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:09:23.113] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:09:25.387] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:09:27.660] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:09:29.934] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:09:32.207] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:09:34.479] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:09:36.752] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:09:39.025] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:09:41.298] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:09:43.572] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:09:45.845] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:09:48.118] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:09:50.392] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:09:52.665] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:09:54.938] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:09:57.211] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:09:59.484] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:10:01.757] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:10:04.031] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:10:06.304] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:10:08.579] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:10:10.850] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:10:13.124] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:10:15.398] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:10:17.671] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:10:19.944] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:10:22.217] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:10:24.490] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:10:29.770] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:10:31.289] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:10:32.809] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:10:34.328] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:10:35.847] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:10:37.366] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:10:38.886] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:10:40.405] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:10:42.866] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:10:47.774] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:10:52.681] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:10:57.588] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:11:02.495] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:11:07.402] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:11:12.122] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:11:17.030] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:11:18.550] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:11:20.071] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:11:21.593] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:11:23.114] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:11:24.634] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:11:26.155] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:11:27.676] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:11:29.196] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:11:31.469] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:11:33.743] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:11:36.016] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:11:38.290] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:11:40.562] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:11:42.836] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:11:45.109] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:11:47.382] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:11:49.656] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:11:51.929] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:11:54.202] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:11:56.476] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:11:58.749] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:12:01.022] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:12:03.295] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:12:05.568] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:12:07.841] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:12:10.115] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:12:12.388] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:12:14.661] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:12:16.934] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:12:19.207] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:12:21.481] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:12:24.138] <TB1>     INFO: TBM Phase Settings: 236
[16:12:24.139] <TB1>     INFO: 400MHz Phase: 3
[16:12:24.139] <TB1>     INFO: 160MHz Phase: 7
[16:12:24.139] <TB1>     INFO: Functional Phase Area: 5
[16:12:24.141] <TB1>     INFO: Test took 287211 ms.
[16:12:24.141] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[16:12:24.142] <TB1>     INFO:    ----------------------------------------------------------------------
[16:12:24.142] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[16:12:24.142] <TB1>     INFO:    ----------------------------------------------------------------------
[16:12:24.142] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[16:12:28.479] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[16:12:33.384] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[16:12:38.477] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[16:12:43.382] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[16:12:48.285] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[16:12:53.189] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[16:12:58.094] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[16:13:00.743] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[16:13:02.262] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[16:13:03.783] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[16:13:05.303] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[16:13:06.822] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[16:13:08.342] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[16:13:09.862] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[16:13:11.381] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[16:13:14.217] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[16:13:15.737] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[16:13:18.010] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[16:13:20.283] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[16:13:22.556] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[16:13:24.830] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[16:13:27.103] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[16:13:29.377] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[16:13:32.588] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[16:13:34.107] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[16:13:36.381] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[16:13:38.653] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[16:13:40.927] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[16:13:43.200] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[16:13:45.474] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[16:13:47.747] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[16:13:51.710] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[16:13:53.230] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[16:13:55.504] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[16:13:57.778] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[16:14:00.051] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[16:14:02.324] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[16:14:04.598] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[16:14:06.871] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[16:14:11.022] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[16:14:12.542] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[16:14:14.815] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[16:14:17.088] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[16:14:19.361] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[16:14:21.635] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[16:14:23.908] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[16:14:26.181] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[16:14:29.769] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[16:14:31.289] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[16:14:33.563] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[16:14:35.836] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[16:14:38.109] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[16:14:40.382] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[16:14:42.658] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[16:14:44.931] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[16:14:49.082] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[16:14:54.364] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[16:14:59.645] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[16:15:04.926] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[16:15:10.208] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[16:15:15.488] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[16:15:20.768] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[16:15:26.049] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[16:15:30.020] <TB1>     INFO: ROC Delay Settings: 227
[16:15:30.020] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[16:15:30.020] <TB1>     INFO: ROC Port 0 Delay: 3
[16:15:30.020] <TB1>     INFO: ROC Port 1 Delay: 4
[16:15:30.020] <TB1>     INFO: Functional ROC Area: 5
[16:15:30.023] <TB1>     INFO: Test took 185881 ms.
[16:15:30.023] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[16:15:30.023] <TB1>     INFO:    ----------------------------------------------------------------------
[16:15:30.023] <TB1>     INFO:    PixTestTiming::TimingTest()
[16:15:30.023] <TB1>     INFO:    ----------------------------------------------------------------------
[16:15:31.162] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 434b 4348 4348 4349 4349 4348 434b 434b e062 c000 a101 8040 434b 434b 434b 434b 434b 4349 434b 4348 e062 c000 
[16:15:31.162] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4348 4348 4348 4349 4348 4349 4348 4348 e022 c000 a102 80b1 4349 4349 4349 4349 4349 4349 4349 4348 e022 c000 
[16:15:31.162] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4348 4349 4349 4348 4348 4348 4349 4349 e022 c000 a103 80c0 4348 4348 4348 4348 4349 4348 4349 4348 e022 c000 
[16:15:31.162] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[16:15:45.260] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:15:45.260] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[16:15:59.327] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:15:59.327] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[16:16:13.442] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:16:13.442] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[16:16:27.574] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:16:27.574] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[16:16:41.691] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:16:41.691] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[16:16:55.795] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:16:55.795] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[16:17:09.924] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:17:09.924] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[16:17:24.205] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:17:24.205] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[16:17:38.213] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:17:38.213] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[16:17:52.128] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:17:52.515] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:17:52.528] <TB1>     INFO: Decoding statistics:
[16:17:52.528] <TB1>     INFO:   General information:
[16:17:52.528] <TB1>     INFO: 	 16bit words read:         240000000
[16:17:52.528] <TB1>     INFO: 	 valid events total:       20000000
[16:17:52.528] <TB1>     INFO: 	 empty events:             20000000
[16:17:52.528] <TB1>     INFO: 	 valid events with pixels: 0
[16:17:52.528] <TB1>     INFO: 	 valid pixel hits:         0
[16:17:52.528] <TB1>     INFO:   Event errors: 	           0
[16:17:52.528] <TB1>     INFO: 	 start marker:             0
[16:17:52.528] <TB1>     INFO: 	 stop marker:              0
[16:17:52.528] <TB1>     INFO: 	 overflow:                 0
[16:17:52.528] <TB1>     INFO: 	 invalid 5bit words:       0
[16:17:52.528] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[16:17:52.528] <TB1>     INFO:   TBM errors: 		           0
[16:17:52.528] <TB1>     INFO: 	 flawed TBM headers:       0
[16:17:52.528] <TB1>     INFO: 	 flawed TBM trailers:      0
[16:17:52.528] <TB1>     INFO: 	 event ID mismatches:      0
[16:17:52.528] <TB1>     INFO:   ROC errors: 		           0
[16:17:52.528] <TB1>     INFO: 	 missing ROC header(s):    0
[16:17:52.529] <TB1>     INFO: 	 misplaced readback start: 0
[16:17:52.529] <TB1>     INFO:   Pixel decoding errors:	   0
[16:17:52.529] <TB1>     INFO: 	 pixel data incomplete:    0
[16:17:52.529] <TB1>     INFO: 	 pixel address:            0
[16:17:52.529] <TB1>     INFO: 	 pulse height fill bit:    0
[16:17:52.529] <TB1>     INFO: 	 buffer corruption:        0
[16:17:52.529] <TB1>     INFO:    ----------------------------------------------------------------------
[16:17:52.529] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[16:17:52.529] <TB1>     INFO:    ----------------------------------------------------------------------
[16:17:52.529] <TB1>     INFO:    ----------------------------------------------------------------------
[16:17:52.529] <TB1>     INFO:    Read back bit status: 1
[16:17:52.529] <TB1>     INFO:    ----------------------------------------------------------------------
[16:17:52.529] <TB1>     INFO:    ----------------------------------------------------------------------
[16:17:52.529] <TB1>     INFO:    Timings are good!
[16:17:52.529] <TB1>     INFO:    ----------------------------------------------------------------------
[16:17:52.529] <TB1>     INFO: Test took 142506 ms.
[16:17:52.529] <TB1>     INFO: PixTestTiming::TimingTest() done.
[16:17:52.529] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:17:52.529] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:17:52.529] <TB1>     INFO: PixTestTiming::doTest took 615602 ms.
[16:17:52.529] <TB1>     INFO: PixTestTiming::doTest() done
[16:17:52.529] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[16:17:52.529] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[16:17:52.530] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[16:17:52.530] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[16:17:52.530] <TB1>     INFO: Write out ROCDelayScan3_V0
[16:17:52.531] <TB1>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[16:17:52.531] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[16:17:52.879] <TB1>     INFO: ######################################################################
[16:17:52.879] <TB1>     INFO: PixTestAlive::doTest()
[16:17:52.879] <TB1>     INFO: ######################################################################
[16:17:52.882] <TB1>     INFO:    ----------------------------------------------------------------------
[16:17:52.882] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:17:52.882] <TB1>     INFO:    ----------------------------------------------------------------------
[16:17:52.883] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:17:53.227] <TB1>     INFO: Expecting 41600 events.
[16:17:57.293] <TB1>     INFO: 41600 events read in total (3351ms).
[16:17:57.294] <TB1>     INFO: Test took 4411ms.
[16:17:57.302] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:17:57.302] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[16:17:57.302] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:17:57.677] <TB1>     INFO: PixTestAlive::aliveTest() done
[16:17:57.677] <TB1>     INFO: number of dead pixels (per ROC):     0    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:17:57.677] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:17:57.680] <TB1>     INFO:    ----------------------------------------------------------------------
[16:17:57.680] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:17:57.680] <TB1>     INFO:    ----------------------------------------------------------------------
[16:17:57.681] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:17:58.031] <TB1>     INFO: Expecting 41600 events.
[16:18:01.007] <TB1>     INFO: 41600 events read in total (2261ms).
[16:18:01.008] <TB1>     INFO: Test took 3327ms.
[16:18:01.008] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:18:01.009] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[16:18:01.009] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[16:18:01.009] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[16:18:01.417] <TB1>     INFO: PixTestAlive::maskTest() done
[16:18:01.417] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:18:01.420] <TB1>     INFO:    ----------------------------------------------------------------------
[16:18:01.420] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:18:01.420] <TB1>     INFO:    ----------------------------------------------------------------------
[16:18:01.422] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:18:01.767] <TB1>     INFO: Expecting 41600 events.
[16:18:05.844] <TB1>     INFO: 41600 events read in total (3362ms).
[16:18:05.844] <TB1>     INFO: Test took 4422ms.
[16:18:05.852] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:18:05.852] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[16:18:05.852] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[16:18:06.229] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[16:18:06.229] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:18:06.230] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[16:18:06.230] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[16:18:06.238] <TB1>     INFO: ######################################################################
[16:18:06.238] <TB1>     INFO: PixTestTrim::doTest()
[16:18:06.238] <TB1>     INFO: ######################################################################
[16:18:06.241] <TB1>     INFO:    ----------------------------------------------------------------------
[16:18:06.241] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[16:18:06.241] <TB1>     INFO:    ----------------------------------------------------------------------
[16:18:06.319] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[16:18:06.319] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:18:06.332] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:18:06.332] <TB1>     INFO:     run 1 of 1
[16:18:06.332] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:18:06.674] <TB1>     INFO: Expecting 5025280 events.
[16:18:51.783] <TB1>     INFO: 1425808 events read in total (44394ms).
[16:19:36.062] <TB1>     INFO: 2835280 events read in total (88674ms).
[16:20:19.893] <TB1>     INFO: 4259232 events read in total (132505ms).
[16:20:43.854] <TB1>     INFO: 5025280 events read in total (156465ms).
[16:20:43.901] <TB1>     INFO: Test took 157569ms.
[16:20:43.956] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:20:44.055] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:20:45.419] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:20:46.803] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:20:48.061] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:20:49.370] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:20:50.638] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:20:51.988] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:20:53.292] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:20:54.599] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:20:55.924] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:20:57.240] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:20:58.553] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:20:59.887] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:21:01.198] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:21:02.520] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:21:03.838] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:21:05.131] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 227028992
[16:21:05.134] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.4156 minThrLimit = 96.3967 minThrNLimit = 120.043 -> result = 96.4156 -> 96
[16:21:05.134] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.0961 minThrLimit = 97.0564 minThrNLimit = 121.777 -> result = 97.0961 -> 97
[16:21:05.134] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.4791 minThrLimit = 82.4775 minThrNLimit = 102.071 -> result = 82.4791 -> 82
[16:21:05.135] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.6391 minThrLimit = 94.6335 minThrNLimit = 114.154 -> result = 94.6391 -> 94
[16:21:05.135] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.2032 minThrLimit = 82.2002 minThrNLimit = 101.162 -> result = 82.2032 -> 82
[16:21:05.135] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.2535 minThrLimit = 97.2197 minThrNLimit = 120.221 -> result = 97.2535 -> 97
[16:21:05.136] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.9105 minThrLimit = 91.8846 minThrNLimit = 110.004 -> result = 91.9105 -> 91
[16:21:05.136] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.1951 minThrLimit = 88.1867 minThrNLimit = 108.782 -> result = 88.1951 -> 88
[16:21:05.137] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.4907 minThrLimit = 98.4772 minThrNLimit = 116.78 -> result = 98.4907 -> 98
[16:21:05.137] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.9555 minThrLimit = 93.9229 minThrNLimit = 112.804 -> result = 93.9555 -> 93
[16:21:05.137] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.3627 minThrLimit = 89.3352 minThrNLimit = 110.172 -> result = 89.3627 -> 89
[16:21:05.138] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.4588 minThrLimit = 95.4281 minThrNLimit = 116.068 -> result = 95.4588 -> 95
[16:21:05.138] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.2276 minThrLimit = 90.2236 minThrNLimit = 111.375 -> result = 90.2276 -> 90
[16:21:05.139] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.138 minThrLimit = 90.0889 minThrNLimit = 112.286 -> result = 90.138 -> 90
[16:21:05.139] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.4404 minThrLimit = 99.3705 minThrNLimit = 115.265 -> result = 99.4404 -> 99
[16:21:05.139] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.0677 minThrLimit = 90.047 minThrNLimit = 108.157 -> result = 90.0677 -> 90
[16:21:05.139] <TB1>     INFO: ROC 0 VthrComp = 96
[16:21:05.139] <TB1>     INFO: ROC 1 VthrComp = 97
[16:21:05.139] <TB1>     INFO: ROC 2 VthrComp = 82
[16:21:05.140] <TB1>     INFO: ROC 3 VthrComp = 94
[16:21:05.140] <TB1>     INFO: ROC 4 VthrComp = 82
[16:21:05.140] <TB1>     INFO: ROC 5 VthrComp = 97
[16:21:05.140] <TB1>     INFO: ROC 6 VthrComp = 91
[16:21:05.140] <TB1>     INFO: ROC 7 VthrComp = 88
[16:21:05.140] <TB1>     INFO: ROC 8 VthrComp = 98
[16:21:05.140] <TB1>     INFO: ROC 9 VthrComp = 93
[16:21:05.140] <TB1>     INFO: ROC 10 VthrComp = 89
[16:21:05.140] <TB1>     INFO: ROC 11 VthrComp = 95
[16:21:05.140] <TB1>     INFO: ROC 12 VthrComp = 90
[16:21:05.140] <TB1>     INFO: ROC 13 VthrComp = 90
[16:21:05.140] <TB1>     INFO: ROC 14 VthrComp = 99
[16:21:05.140] <TB1>     INFO: ROC 15 VthrComp = 90
[16:21:05.140] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[16:21:05.140] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:21:05.151] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:21:05.151] <TB1>     INFO:     run 1 of 1
[16:21:05.151] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:21:05.493] <TB1>     INFO: Expecting 5025280 events.
[16:21:41.323] <TB1>     INFO: 890424 events read in total (35115ms).
[16:22:16.634] <TB1>     INFO: 1778784 events read in total (70426ms).
[16:22:52.237] <TB1>     INFO: 2665584 events read in total (106030ms).
[16:23:26.474] <TB1>     INFO: 3542240 events read in total (140266ms).
[16:24:01.469] <TB1>     INFO: 4413488 events read in total (175262ms).
[16:24:26.038] <TB1>     INFO: 5025280 events read in total (199830ms).
[16:24:26.107] <TB1>     INFO: Test took 200956ms.
[16:24:26.282] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:24:26.620] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:24:28.179] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:24:29.753] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:24:31.324] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:24:32.904] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:24:34.486] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:24:36.071] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:24:37.670] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:24:39.254] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:24:40.851] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:24:42.458] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:24:44.053] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:24:45.655] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:24:47.236] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:24:48.814] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:24:50.418] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:24:51.985] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312344576
[16:24:51.989] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.1787 for pixel 51/2 mean/min/max = 44.3519/32.1169/56.5868
[16:24:51.989] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 62.4821 for pixel 0/23 mean/min/max = 46.731/30.9023/62.5598
[16:24:51.990] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.8967 for pixel 0/39 mean/min/max = 45.1963/32.4896/57.903
[16:24:51.991] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 59.0745 for pixel 25/3 mean/min/max = 45.8764/32.6606/59.0922
[16:24:51.991] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 59.3062 for pixel 13/52 mean/min/max = 45.7084/32.0643/59.3525
[16:24:51.991] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.2276 for pixel 2/64 mean/min/max = 44.2027/31.9985/56.407
[16:24:51.992] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 59.7613 for pixel 14/2 mean/min/max = 46.9995/34.1703/59.8286
[16:24:51.992] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.7463 for pixel 19/79 mean/min/max = 46.3786/34.0065/58.7507
[16:24:51.992] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 60.5795 for pixel 4/1 mean/min/max = 46.1297/31.6083/60.6511
[16:24:51.992] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 63.5194 for pixel 0/5 mean/min/max = 48.2054/32.8607/63.5501
[16:24:51.993] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 59.917 for pixel 14/2 mean/min/max = 46.5996/32.9684/60.2308
[16:24:51.993] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.9997 for pixel 13/10 mean/min/max = 45.6379/32.0458/59.2299
[16:24:51.993] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.8636 for pixel 19/3 mean/min/max = 45.3883/33.6989/57.0777
[16:24:51.994] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.1233 for pixel 31/0 mean/min/max = 44.8673/33.5541/56.1805
[16:24:51.994] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.8467 for pixel 23/0 mean/min/max = 45.0045/32.104/57.905
[16:24:51.994] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.7981 for pixel 31/15 mean/min/max = 44.7464/33.6511/55.8417
[16:24:51.995] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:24:52.130] <TB1>     INFO: Expecting 411648 events.
[16:24:59.740] <TB1>     INFO: 411648 events read in total (6892ms).
[16:24:59.747] <TB1>     INFO: Expecting 411648 events.
[16:25:07.371] <TB1>     INFO: 411648 events read in total (6956ms).
[16:25:07.380] <TB1>     INFO: Expecting 411648 events.
[16:25:14.912] <TB1>     INFO: 411648 events read in total (6872ms).
[16:25:14.923] <TB1>     INFO: Expecting 411648 events.
[16:25:22.422] <TB1>     INFO: 411648 events read in total (6834ms).
[16:25:22.437] <TB1>     INFO: Expecting 411648 events.
[16:25:29.969] <TB1>     INFO: 411648 events read in total (6876ms).
[16:25:29.985] <TB1>     INFO: Expecting 411648 events.
[16:25:37.521] <TB1>     INFO: 411648 events read in total (6880ms).
[16:25:37.538] <TB1>     INFO: Expecting 411648 events.
[16:25:45.129] <TB1>     INFO: 411648 events read in total (6934ms).
[16:25:45.147] <TB1>     INFO: Expecting 411648 events.
[16:25:52.694] <TB1>     INFO: 411648 events read in total (6888ms).
[16:25:52.715] <TB1>     INFO: Expecting 411648 events.
[16:26:00.255] <TB1>     INFO: 411648 events read in total (6887ms).
[16:26:00.279] <TB1>     INFO: Expecting 411648 events.
[16:26:07.814] <TB1>     INFO: 411648 events read in total (6887ms).
[16:26:07.840] <TB1>     INFO: Expecting 411648 events.
[16:26:15.363] <TB1>     INFO: 411648 events read in total (6877ms).
[16:26:15.393] <TB1>     INFO: Expecting 411648 events.
[16:26:22.906] <TB1>     INFO: 411648 events read in total (6870ms).
[16:26:22.939] <TB1>     INFO: Expecting 411648 events.
[16:26:30.518] <TB1>     INFO: 411648 events read in total (6939ms).
[16:26:30.553] <TB1>     INFO: Expecting 411648 events.
[16:26:38.025] <TB1>     INFO: 411648 events read in total (6835ms).
[16:26:38.064] <TB1>     INFO: Expecting 411648 events.
[16:26:45.402] <TB1>     INFO: 411648 events read in total (6704ms).
[16:26:45.440] <TB1>     INFO: Expecting 411648 events.
[16:26:53.103] <TB1>     INFO: 411648 events read in total (7022ms).
[16:26:53.144] <TB1>     INFO: Test took 121149ms.
[16:26:53.642] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5787 < 35 for itrim+1 = 91; old thr = 34.7119 ... break
[16:26:53.677] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0464 < 35 for itrim+1 = 120; old thr = 34.9668 ... break
[16:26:53.703] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1298 < 35 for itrim = 94; old thr = 34.7977 ... break
[16:26:53.737] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7311 < 35 for itrim+1 = 112; old thr = 34.9291 ... break
[16:26:53.771] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7013 < 35 for itrim+1 = 110; old thr = 34.4551 ... break
[16:26:53.802] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1387 < 35 for itrim = 94; old thr = 34.768 ... break
[16:26:53.828] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8441 < 35 for itrim = 89; old thr = 33.9275 ... break
[16:26:53.856] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3486 < 35 for itrim = 100; old thr = 34.1157 ... break
[16:26:53.882] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2213 < 35 for itrim = 106; old thr = 32.0408 ... break
[16:26:53.911] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2166 < 35 for itrim+1 = 114; old thr = 34.9426 ... break
[16:26:53.943] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7947 < 35 for itrim+1 = 104; old thr = 34.4232 ... break
[16:26:53.977] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4049 < 35 for itrim+1 = 107; old thr = 34.8942 ... break
[16:26:54.011] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3008 < 35 for itrim = 101; old thr = 34.4779 ... break
[16:26:54.045] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2327 < 35 for itrim = 90; old thr = 33.1103 ... break
[16:26:54.073] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.167 < 35 for itrim+1 = 92; old thr = 34.9463 ... break
[16:26:54.099] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2242 < 35 for itrim = 89; old thr = 33.1931 ... break
[16:26:54.178] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[16:26:54.189] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:26:54.190] <TB1>     INFO:     run 1 of 1
[16:26:54.191] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:26:54.542] <TB1>     INFO: Expecting 5025280 events.
[16:27:28.630] <TB1>     INFO: 872640 events read in total (33373ms).
[16:28:03.636] <TB1>     INFO: 1743600 events read in total (68379ms).
[16:28:38.599] <TB1>     INFO: 2613720 events read in total (103343ms).
[16:29:13.407] <TB1>     INFO: 3472808 events read in total (138150ms).
[16:29:47.313] <TB1>     INFO: 4327648 events read in total (172057ms).
[16:30:15.734] <TB1>     INFO: 5025280 events read in total (200477ms).
[16:30:15.813] <TB1>     INFO: Test took 201622ms.
[16:30:15.996] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:30:16.355] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:30:17.880] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:30:19.401] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:30:20.935] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:30:22.483] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:30:24.021] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:30:25.574] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:30:27.132] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:30:28.669] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:30:30.223] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:30:31.780] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:30:33.312] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:30:34.878] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:30:36.432] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:30:37.955] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:30:39.535] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:30:41.072] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275648512
[16:30:41.074] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 7.844170 .. 50.572009
[16:30:41.148] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 7 .. 60 (-1/-1) hits flags = 528 (plus default)
[16:30:41.160] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:30:41.160] <TB1>     INFO:     run 1 of 1
[16:30:41.160] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:30:41.502] <TB1>     INFO: Expecting 1797120 events.
[16:31:21.697] <TB1>     INFO: 1111632 events read in total (39480ms).
[16:31:46.424] <TB1>     INFO: 1797120 events read in total (64207ms).
[16:31:46.447] <TB1>     INFO: Test took 65288ms.
[16:31:46.491] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:31:46.581] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:31:47.580] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:31:48.575] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:31:49.581] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:31:50.576] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:31:51.574] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:31:52.568] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:31:53.559] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:31:54.552] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:31:55.539] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:31:56.531] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:31:57.527] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:31:58.521] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:31:59.512] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:32:00.515] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:32:01.510] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:32:02.507] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 244133888
[16:32:02.589] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 13.874829 .. 47.659164
[16:32:02.663] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 3 .. 57 (-1/-1) hits flags = 528 (plus default)
[16:32:02.672] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:32:02.673] <TB1>     INFO:     run 1 of 1
[16:32:02.673] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:32:03.015] <TB1>     INFO: Expecting 1830400 events.
[16:32:45.495] <TB1>     INFO: 1158512 events read in total (41765ms).
[16:33:07.815] <TB1>     INFO: 1830400 events read in total (64085ms).
[16:33:07.832] <TB1>     INFO: Test took 65159ms.
[16:33:07.870] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:33:07.951] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:33:08.971] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:33:09.991] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:33:11.007] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:33:12.019] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:33:13.036] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:33:14.051] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:33:15.082] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:33:16.117] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:33:17.152] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:33:18.198] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:33:19.225] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:33:20.255] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:33:21.281] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:33:22.301] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:33:23.318] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:33:24.340] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 318488576
[16:33:24.422] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 18.445116 .. 47.659164
[16:33:24.499] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 8 .. 57 (-1/-1) hits flags = 528 (plus default)
[16:33:24.509] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:33:24.509] <TB1>     INFO:     run 1 of 1
[16:33:24.509] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:33:24.857] <TB1>     INFO: Expecting 1664000 events.
[16:34:05.268] <TB1>     INFO: 1119144 events read in total (39696ms).
[16:34:24.752] <TB1>     INFO: 1664000 events read in total (59180ms).
[16:34:24.767] <TB1>     INFO: Test took 60258ms.
[16:34:24.804] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:34:24.882] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:34:25.873] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:34:26.857] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:34:27.844] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:34:28.831] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:34:29.814] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:34:30.800] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:34:31.780] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:34:32.766] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:34:33.750] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:34:34.735] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:34:35.723] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:34:36.708] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:34:37.688] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:34:38.671] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:34:39.653] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:34:40.648] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 344129536
[16:34:40.729] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.338677 .. 47.659164
[16:34:40.803] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 57 (-1/-1) hits flags = 528 (plus default)
[16:34:40.813] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:34:40.813] <TB1>     INFO:     run 1 of 1
[16:34:40.813] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:34:41.156] <TB1>     INFO: Expecting 1530880 events.
[16:35:20.500] <TB1>     INFO: 1086432 events read in total (38629ms).
[16:35:36.507] <TB1>     INFO: 1530880 events read in total (54636ms).
[16:35:36.522] <TB1>     INFO: Test took 55709ms.
[16:35:36.559] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:35:36.639] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:35:37.619] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:35:38.595] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:35:39.576] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:35:40.548] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:35:41.522] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:35:42.497] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:35:43.465] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:35:44.441] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:35:45.413] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:35:46.383] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:35:47.407] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:35:48.376] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:35:49.351] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:35:50.323] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:35:51.291] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:35:52.268] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 353263616
[16:35:52.353] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[16:35:52.353] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:35:52.364] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:35:52.364] <TB1>     INFO:     run 1 of 1
[16:35:52.364] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:35:52.706] <TB1>     INFO: Expecting 1364480 events.
[16:36:32.189] <TB1>     INFO: 1075840 events read in total (38769ms).
[16:36:42.863] <TB1>     INFO: 1364480 events read in total (49443ms).
[16:36:42.876] <TB1>     INFO: Test took 50512ms.
[16:36:42.910] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:36:42.982] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:36:43.984] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:36:44.986] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:36:45.998] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:36:47.010] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:36:48.019] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:36:49.029] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:36:50.041] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:36:51.054] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:36:52.062] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:36:53.070] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:36:54.091] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:36:55.100] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:36:56.110] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:36:57.117] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:36:58.122] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:36:59.144] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294506496
[16:36:59.178] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C0.dat
[16:36:59.178] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C1.dat
[16:36:59.178] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C2.dat
[16:36:59.178] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C3.dat
[16:36:59.178] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C4.dat
[16:36:59.178] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C5.dat
[16:36:59.178] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C6.dat
[16:36:59.179] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C7.dat
[16:36:59.179] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C8.dat
[16:36:59.179] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C9.dat
[16:36:59.179] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C10.dat
[16:36:59.179] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C11.dat
[16:36:59.179] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C12.dat
[16:36:59.179] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C13.dat
[16:36:59.179] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C14.dat
[16:36:59.179] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C15.dat
[16:36:59.179] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C0.dat
[16:36:59.187] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C1.dat
[16:36:59.194] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C2.dat
[16:36:59.201] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C3.dat
[16:36:59.208] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C4.dat
[16:36:59.215] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C5.dat
[16:36:59.222] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C6.dat
[16:36:59.229] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C7.dat
[16:36:59.239] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C8.dat
[16:36:59.247] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C9.dat
[16:36:59.254] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C10.dat
[16:36:59.263] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C11.dat
[16:36:59.270] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C12.dat
[16:36:59.277] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C13.dat
[16:36:59.284] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C14.dat
[16:36:59.292] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C15.dat
[16:36:59.299] <TB1>     INFO: PixTestTrim::trimTest() done
[16:36:59.299] <TB1>     INFO: vtrim:      91 120  94 112 110  94  89 100 106 114 104 107 101  90  92  89 
[16:36:59.299] <TB1>     INFO: vthrcomp:   96  97  82  94  82  97  91  88  98  93  89  95  90  90  99  90 
[16:36:59.299] <TB1>     INFO: vcal mean:  34.98  35.07  34.94  34.96  34.97  34.96  34.97  35.05  34.95  34.97  34.99  34.98  34.99  34.99  35.00  34.99 
[16:36:59.299] <TB1>     INFO: vcal RMS:    0.78   0.91   0.98   0.90   0.90   0.84   0.84   0.84   0.92   0.88   0.83   0.87   0.83   0.79   0.92   0.81 
[16:36:59.299] <TB1>     INFO: bits mean:   9.38   9.44   9.10   9.77   9.60   9.79   8.49   9.13   9.47   8.66   8.93   9.54   9.30   9.30   9.64   9.87 
[16:36:59.299] <TB1>     INFO: bits RMS:    2.81   2.80   2.90   2.47   2.68   2.71   2.70   2.58   2.71   2.77   2.74   2.69   2.60   2.66   2.73   2.38 
[16:36:59.311] <TB1>     INFO:    ----------------------------------------------------------------------
[16:36:59.311] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[16:36:59.311] <TB1>     INFO:    ----------------------------------------------------------------------
[16:36:59.315] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[16:36:59.315] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[16:36:59.328] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:36:59.328] <TB1>     INFO:     run 1 of 1
[16:36:59.328] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:36:59.686] <TB1>     INFO: Expecting 4160000 events.
[16:37:47.002] <TB1>     INFO: 1156820 events read in total (46601ms).
[16:38:32.990] <TB1>     INFO: 2297790 events read in total (92590ms).
[16:39:18.998] <TB1>     INFO: 3423775 events read in total (138597ms).
[16:39:49.074] <TB1>     INFO: 4160000 events read in total (168673ms).
[16:39:49.139] <TB1>     INFO: Test took 169811ms.
[16:39:49.266] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:39:49.509] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:39:51.392] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:39:53.292] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:39:55.163] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:39:57.080] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:39:58.969] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:40:00.878] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:40:02.800] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:40:04.668] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:40:06.572] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:40:08.462] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:40:10.349] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:40:12.282] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:40:14.152] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:40:15.001] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:40:17.880] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:40:19.766] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 314380288
[16:40:19.767] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[16:40:19.841] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[16:40:19.841] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[16:40:19.851] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:40:19.851] <TB1>     INFO:     run 1 of 1
[16:40:19.851] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:40:20.194] <TB1>     INFO: Expecting 3473600 events.
[16:41:08.600] <TB1>     INFO: 1219980 events read in total (47691ms).
[16:41:54.821] <TB1>     INFO: 2416435 events read in total (93912ms).
[16:42:37.041] <TB1>     INFO: 3473600 events read in total (136132ms).
[16:42:37.096] <TB1>     INFO: Test took 137245ms.
[16:42:37.188] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:42:37.366] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:42:39.117] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:42:40.842] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:42:42.646] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:42:44.376] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:42:46.148] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:42:47.822] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:42:49.508] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:42:51.232] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:42:52.895] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:42:54.565] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:42:56.264] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:42:57.946] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:42:59.650] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:43:01.369] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:43:03.018] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:43:04.727] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 339927040
[16:43:04.729] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[16:43:04.803] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[16:43:04.803] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[16:43:04.813] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:43:04.813] <TB1>     INFO:     run 1 of 1
[16:43:04.813] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:43:05.156] <TB1>     INFO: Expecting 3203200 events.
[16:43:55.190] <TB1>     INFO: 1284990 events read in total (49319ms).
[16:44:42.897] <TB1>     INFO: 2537525 events read in total (97026ms).
[16:45:08.685] <TB1>     INFO: 3203200 events read in total (122814ms).
[16:45:08.718] <TB1>     INFO: Test took 123905ms.
[16:45:08.791] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:45:08.930] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:45:10.523] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:45:12.105] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:45:13.736] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:45:15.319] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:45:16.960] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:45:18.545] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:45:20.157] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:45:22.053] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:45:23.667] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:45:25.280] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:45:26.936] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:45:28.578] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:45:30.267] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:45:31.956] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:45:33.552] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:45:35.239] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 349155328
[16:45:35.241] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[16:45:35.314] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[16:45:35.314] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[16:45:35.325] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:45:35.325] <TB1>     INFO:     run 1 of 1
[16:45:35.326] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:45:35.673] <TB1>     INFO: Expecting 3203200 events.
[16:46:25.615] <TB1>     INFO: 1284510 events read in total (49227ms).
[16:47:14.122] <TB1>     INFO: 2537010 events read in total (97734ms).
[16:47:40.217] <TB1>     INFO: 3203200 events read in total (123830ms).
[16:47:40.250] <TB1>     INFO: Test took 124924ms.
[16:47:40.329] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:47:40.481] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:47:42.159] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:47:43.717] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:47:45.343] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:47:46.901] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:47:48.531] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:47:50.092] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:47:51.680] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:47:53.308] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:47:54.876] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:47:56.449] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:47:58.051] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:47:59.654] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:48:01.280] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:48:02.908] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:48:04.452] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:48:06.067] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 350633984
[16:48:06.068] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[16:48:06.144] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[16:48:06.144] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[16:48:06.155] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:48:06.155] <TB1>     INFO:     run 1 of 1
[16:48:06.155] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:48:06.497] <TB1>     INFO: Expecting 3203200 events.
[16:48:55.819] <TB1>     INFO: 1284805 events read in total (48607ms).
[16:49:44.259] <TB1>     INFO: 2537015 events read in total (97047ms).
[16:50:10.222] <TB1>     INFO: 3203200 events read in total (123010ms).
[16:50:10.257] <TB1>     INFO: Test took 124102ms.
[16:50:10.328] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:50:10.471] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:50:12.093] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:50:13.670] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:50:15.462] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:50:17.142] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:50:18.942] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:50:20.639] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:50:22.550] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:50:24.628] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:50:26.221] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:50:27.801] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:50:29.417] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:50:31.019] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:50:32.637] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:50:34.258] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:50:35.795] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:50:37.410] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 353607680
[16:50:37.411] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.42173, thr difference RMS: 1.50938
[16:50:37.412] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.19808, thr difference RMS: 1.52925
[16:50:37.412] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.56242, thr difference RMS: 1.52597
[16:50:37.412] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.21125, thr difference RMS: 1.93499
[16:50:37.412] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.21677, thr difference RMS: 1.4872
[16:50:37.412] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.39635, thr difference RMS: 1.76342
[16:50:37.413] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.89826, thr difference RMS: 1.68365
[16:50:37.413] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.17581, thr difference RMS: 1.61766
[16:50:37.413] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.7467, thr difference RMS: 1.4059
[16:50:37.413] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.61118, thr difference RMS: 1.55656
[16:50:37.413] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.6926, thr difference RMS: 1.55959
[16:50:37.414] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.01879, thr difference RMS: 1.83087
[16:50:37.414] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.25654, thr difference RMS: 1.65805
[16:50:37.414] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.81765, thr difference RMS: 1.64121
[16:50:37.414] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 11.3192, thr difference RMS: 1.28037
[16:50:37.414] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.21016, thr difference RMS: 1.53179
[16:50:37.415] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.37339, thr difference RMS: 1.50334
[16:50:37.415] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.21466, thr difference RMS: 1.52761
[16:50:37.415] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.4637, thr difference RMS: 1.54254
[16:50:37.415] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.02839, thr difference RMS: 1.9173
[16:50:37.415] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.08444, thr difference RMS: 1.47791
[16:50:37.415] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.35095, thr difference RMS: 1.75665
[16:50:37.416] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.86132, thr difference RMS: 1.73875
[16:50:37.416] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.12183, thr difference RMS: 1.55494
[16:50:37.416] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.6771, thr difference RMS: 1.39064
[16:50:37.416] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.61169, thr difference RMS: 1.57173
[16:50:37.416] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.59438, thr difference RMS: 1.57389
[16:50:37.417] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.07089, thr difference RMS: 1.83988
[16:50:37.417] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.1351, thr difference RMS: 1.67871
[16:50:37.417] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.83429, thr difference RMS: 1.63105
[16:50:37.417] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 11.2007, thr difference RMS: 1.2506
[16:50:37.417] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.17634, thr difference RMS: 1.5186
[16:50:37.418] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.4945, thr difference RMS: 1.50561
[16:50:37.418] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.19146, thr difference RMS: 1.53822
[16:50:37.418] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.46741, thr difference RMS: 1.53164
[16:50:37.418] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.96816, thr difference RMS: 1.92299
[16:50:37.418] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.07234, thr difference RMS: 1.48003
[16:50:37.419] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.45257, thr difference RMS: 1.7617
[16:50:37.419] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.82724, thr difference RMS: 1.7805
[16:50:37.419] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.26017, thr difference RMS: 1.56801
[16:50:37.419] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.6534, thr difference RMS: 1.38595
[16:50:37.419] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.74912, thr difference RMS: 1.56943
[16:50:37.420] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.6516, thr difference RMS: 1.5542
[16:50:37.420] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.11515, thr difference RMS: 1.82688
[16:50:37.421] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.22293, thr difference RMS: 1.67162
[16:50:37.421] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.94458, thr difference RMS: 1.62604
[16:50:37.421] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 11.403, thr difference RMS: 1.26464
[16:50:37.422] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.21425, thr difference RMS: 1.52858
[16:50:37.422] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.58305, thr difference RMS: 1.49799
[16:50:37.422] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.18773, thr difference RMS: 1.52244
[16:50:37.422] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.44987, thr difference RMS: 1.53304
[16:50:37.422] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.02197, thr difference RMS: 1.90548
[16:50:37.423] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.08103, thr difference RMS: 1.44585
[16:50:37.423] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.46357, thr difference RMS: 1.75627
[16:50:37.423] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.73604, thr difference RMS: 1.7985
[16:50:37.423] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.27589, thr difference RMS: 1.54254
[16:50:37.423] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.6029, thr difference RMS: 1.36138
[16:50:37.424] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.79705, thr difference RMS: 1.56348
[16:50:37.424] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.62877, thr difference RMS: 1.55144
[16:50:37.424] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.15377, thr difference RMS: 1.80399
[16:50:37.424] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.3216, thr difference RMS: 1.68087
[16:50:37.424] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.07326, thr difference RMS: 1.61306
[16:50:37.425] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 11.4044, thr difference RMS: 1.25751
[16:50:37.425] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.23411, thr difference RMS: 1.50544
[16:50:37.529] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[16:50:37.531] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1951 seconds
[16:50:37.531] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[16:50:38.235] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[16:50:38.235] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[16:50:38.238] <TB1>     INFO: ######################################################################
[16:50:38.238] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[16:50:38.238] <TB1>     INFO: ######################################################################
[16:50:38.238] <TB1>     INFO:    ----------------------------------------------------------------------
[16:50:38.238] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[16:50:38.238] <TB1>     INFO:    ----------------------------------------------------------------------
[16:50:38.238] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[16:50:38.247] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[16:50:38.247] <TB1>     INFO:     run 1 of 1
[16:50:38.247] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:50:38.590] <TB1>     INFO: Expecting 59072000 events.
[16:51:07.652] <TB1>     INFO: 1072200 events read in total (28347ms).
[16:51:35.250] <TB1>     INFO: 2140800 events read in total (55945ms).
[16:52:02.833] <TB1>     INFO: 3209200 events read in total (83528ms).
[16:52:30.979] <TB1>     INFO: 4281000 events read in total (111674ms).
[16:52:59.714] <TB1>     INFO: 5349200 events read in total (140409ms).
[16:53:27.606] <TB1>     INFO: 6417600 events read in total (168301ms).
[16:53:55.816] <TB1>     INFO: 7489000 events read in total (196511ms).
[16:54:24.019] <TB1>     INFO: 8558400 events read in total (224714ms).
[16:54:52.263] <TB1>     INFO: 9626600 events read in total (252958ms).
[16:55:20.756] <TB1>     INFO: 10697600 events read in total (281451ms).
[16:55:48.922] <TB1>     INFO: 11767200 events read in total (309617ms).
[16:56:17.391] <TB1>     INFO: 12835200 events read in total (338086ms).
[16:56:45.778] <TB1>     INFO: 13905800 events read in total (366473ms).
[16:57:14.148] <TB1>     INFO: 14975600 events read in total (394843ms).
[16:57:42.398] <TB1>     INFO: 16042600 events read in total (423093ms).
[16:58:10.738] <TB1>     INFO: 17110400 events read in total (451433ms).
[16:58:39.100] <TB1>     INFO: 18180800 events read in total (479795ms).
[16:59:07.449] <TB1>     INFO: 19250400 events read in total (508144ms).
[16:59:35.873] <TB1>     INFO: 20318800 events read in total (536568ms).
[17:00:04.106] <TB1>     INFO: 21388600 events read in total (564801ms).
[17:00:32.462] <TB1>     INFO: 22459200 events read in total (593157ms).
[17:01:00.731] <TB1>     INFO: 23527000 events read in total (621426ms).
[17:01:29.016] <TB1>     INFO: 24596600 events read in total (649711ms).
[17:01:57.320] <TB1>     INFO: 25667400 events read in total (678015ms).
[17:02:25.652] <TB1>     INFO: 26735800 events read in total (706347ms).
[17:02:54.006] <TB1>     INFO: 27804600 events read in total (734701ms).
[17:03:22.354] <TB1>     INFO: 28876000 events read in total (763049ms).
[17:03:50.588] <TB1>     INFO: 29944200 events read in total (791283ms).
[17:04:18.879] <TB1>     INFO: 31012800 events read in total (819574ms).
[17:04:47.122] <TB1>     INFO: 32085200 events read in total (847817ms).
[17:05:15.414] <TB1>     INFO: 33153600 events read in total (876109ms).
[17:05:43.787] <TB1>     INFO: 34221600 events read in total (904482ms).
[17:06:12.116] <TB1>     INFO: 35293600 events read in total (932811ms).
[17:06:40.504] <TB1>     INFO: 36362200 events read in total (961199ms).
[17:07:08.908] <TB1>     INFO: 37430200 events read in total (989603ms).
[17:07:37.384] <TB1>     INFO: 38500600 events read in total (1018079ms).
[17:08:05.888] <TB1>     INFO: 39570400 events read in total (1046583ms).
[17:08:34.378] <TB1>     INFO: 40638600 events read in total (1075073ms).
[17:09:02.745] <TB1>     INFO: 41708800 events read in total (1103440ms).
[17:09:31.091] <TB1>     INFO: 42778600 events read in total (1131786ms).
[17:09:59.513] <TB1>     INFO: 43846400 events read in total (1160208ms).
[17:10:27.901] <TB1>     INFO: 44914400 events read in total (1188596ms).
[17:10:56.369] <TB1>     INFO: 45986000 events read in total (1217064ms).
[17:11:24.828] <TB1>     INFO: 47054400 events read in total (1245523ms).
[17:11:53.052] <TB1>     INFO: 48122200 events read in total (1273747ms).
[17:12:21.397] <TB1>     INFO: 49190800 events read in total (1302092ms).
[17:12:49.684] <TB1>     INFO: 50261000 events read in total (1330379ms).
[17:13:17.950] <TB1>     INFO: 51328600 events read in total (1358645ms).
[17:13:46.286] <TB1>     INFO: 52396600 events read in total (1386981ms).
[17:14:14.628] <TB1>     INFO: 53466200 events read in total (1415323ms).
[17:14:43.060] <TB1>     INFO: 54535800 events read in total (1443755ms).
[17:15:11.379] <TB1>     INFO: 55603400 events read in total (1472074ms).
[17:15:39.690] <TB1>     INFO: 56671200 events read in total (1500385ms).
[17:16:08.110] <TB1>     INFO: 57741600 events read in total (1528805ms).
[17:16:36.509] <TB1>     INFO: 58811400 events read in total (1557204ms).
[17:16:43.738] <TB1>     INFO: 59072000 events read in total (1564433ms).
[17:16:43.758] <TB1>     INFO: Test took 1565512ms.
[17:16:43.816] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:16:43.944] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:16:43.945] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:16:45.097] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:16:45.097] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:16:46.281] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:16:46.281] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:16:47.480] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:16:47.480] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:16:48.708] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:16:48.708] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:16:49.923] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:16:49.924] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:16:51.159] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:16:51.159] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:16:52.387] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:16:52.387] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:16:53.581] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:16:53.581] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:16:54.764] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:16:54.764] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:16:55.936] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:16:55.936] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:16:57.089] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:16:57.089] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:16:58.267] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:16:58.267] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:16:59.442] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:16:59.442] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:17:00.598] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:17:00.598] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:17:01.774] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:17:01.774] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[17:17:02.945] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 500330496
[17:17:02.976] <TB1>     INFO: PixTestScurves::scurves() done 
[17:17:02.976] <TB1>     INFO: Vcal mean:  35.03  35.14  35.03  35.14  35.06  35.05  35.09  35.16  35.03  35.01  35.09  34.97  35.00  35.09  35.07  35.08 
[17:17:02.976] <TB1>     INFO: Vcal RMS:    0.65   0.78   0.87   0.79   0.91   0.72   0.71   0.71   0.81   0.75   0.68   0.74   0.69   0.65   0.78   0.69 
[17:17:02.976] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[17:17:03.055] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[17:17:03.055] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[17:17:03.055] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[17:17:03.055] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[17:17:03.055] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[17:17:03.064] <TB1>     INFO: ######################################################################
[17:17:03.064] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[17:17:03.064] <TB1>     INFO: ######################################################################
[17:17:03.067] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:17:03.410] <TB1>     INFO: Expecting 41600 events.
[17:17:07.496] <TB1>     INFO: 41600 events read in total (3367ms).
[17:17:07.498] <TB1>     INFO: Test took 4431ms.
[17:17:07.506] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:17:07.506] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[17:17:07.506] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[17:17:07.515] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 40, 66] has eff 0/10
[17:17:07.515] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 40, 66]
[17:17:07.515] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 3, 77] has eff 0/10
[17:17:07.515] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 3, 77]
[17:17:07.515] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 31, 67] has eff 1/10
[17:17:07.515] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 31, 67]
[17:17:07.521] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[17:17:07.521] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[17:17:07.521] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[17:17:07.521] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[17:17:07.851] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:17:08.194] <TB1>     INFO: Expecting 41600 events.
[17:17:12.313] <TB1>     INFO: 41600 events read in total (3404ms).
[17:17:12.313] <TB1>     INFO: Test took 4462ms.
[17:17:12.321] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:17:12.321] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[17:17:12.321] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[17:17:12.337] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.197
[17:17:12.337] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 185
[17:17:12.337] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.449
[17:17:12.337] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,16] phvalue 162
[17:17:12.337] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.459
[17:17:12.337] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 176
[17:17:12.337] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.126
[17:17:12.337] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[17:17:12.338] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.877
[17:17:12.338] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 184
[17:17:12.338] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.17
[17:17:12.338] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[17:17:12.338] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.943
[17:17:12.338] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 167
[17:17:12.338] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.887
[17:17:12.338] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[17:17:12.338] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.308
[17:17:12.338] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 173
[17:17:12.338] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.411
[17:17:12.338] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 185
[17:17:12.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.506
[17:17:12.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 163
[17:17:12.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.13
[17:17:12.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 177
[17:17:12.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.119
[17:17:12.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,9] phvalue 170
[17:17:12.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.174
[17:17:12.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[17:17:12.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.274
[17:17:12.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[17:17:12.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.261
[17:17:12.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 182
[17:17:12.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[17:17:12.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[17:17:12.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[17:17:12.414] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:17:12.761] <TB1>     INFO: Expecting 41600 events.
[17:17:16.900] <TB1>     INFO: 41600 events read in total (3424ms).
[17:17:16.901] <TB1>     INFO: Test took 4487ms.
[17:17:16.909] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:17:16.909] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[17:17:16.909] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[17:17:16.912] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[17:17:16.913] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 12minph_roc = 0
[17:17:16.913] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.1073
[17:17:16.913] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 80
[17:17:16.913] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 50.4684
[17:17:16.913] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 51
[17:17:16.914] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.5484
[17:17:16.914] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 72
[17:17:16.914] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.3444
[17:17:16.914] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 86
[17:17:16.914] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.4474
[17:17:16.914] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 76
[17:17:16.914] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.7091
[17:17:16.914] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,60] phvalue 64
[17:17:16.914] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.5528
[17:17:16.914] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,8] phvalue 66
[17:17:16.914] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.6664
[17:17:16.914] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [18 ,13] phvalue 69
[17:17:16.915] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.2216
[17:17:16.915] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 68
[17:17:16.915] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.8168
[17:17:16.915] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 77
[17:17:16.915] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 48.3674
[17:17:16.915] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 49
[17:17:16.915] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.3105
[17:17:16.915] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 75
[17:17:16.915] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.7704
[17:17:16.915] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 58
[17:17:16.915] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.0788
[17:17:16.915] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,49] phvalue 77
[17:17:16.915] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.3892
[17:17:16.916] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 59
[17:17:16.916] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.4853
[17:17:16.916] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 85
[17:17:16.918] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 0 0
[17:17:17.322] <TB1>     INFO: Expecting 2560 events.
[17:17:18.294] <TB1>     INFO: 2560 events read in total (257ms).
[17:17:18.294] <TB1>     INFO: Test took 1376ms.
[17:17:18.294] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:17:18.294] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 1 1
[17:17:18.802] <TB1>     INFO: Expecting 2560 events.
[17:17:19.759] <TB1>     INFO: 2560 events read in total (242ms).
[17:17:19.759] <TB1>     INFO: Test took 1465ms.
[17:17:19.759] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:17:19.759] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 2 2
[17:17:20.267] <TB1>     INFO: Expecting 2560 events.
[17:17:21.224] <TB1>     INFO: 2560 events read in total (242ms).
[17:17:21.224] <TB1>     INFO: Test took 1465ms.
[17:17:21.225] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:17:21.225] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[17:17:21.732] <TB1>     INFO: Expecting 2560 events.
[17:17:22.688] <TB1>     INFO: 2560 events read in total (241ms).
[17:17:22.689] <TB1>     INFO: Test took 1464ms.
[17:17:22.689] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:17:22.689] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 4 4
[17:17:23.196] <TB1>     INFO: Expecting 2560 events.
[17:17:24.153] <TB1>     INFO: 2560 events read in total (242ms).
[17:17:24.153] <TB1>     INFO: Test took 1464ms.
[17:17:24.153] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:17:24.154] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 60, 5 5
[17:17:24.661] <TB1>     INFO: Expecting 2560 events.
[17:17:25.620] <TB1>     INFO: 2560 events read in total (244ms).
[17:17:25.620] <TB1>     INFO: Test took 1466ms.
[17:17:25.620] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:17:25.621] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 8, 6 6
[17:17:26.127] <TB1>     INFO: Expecting 2560 events.
[17:17:27.085] <TB1>     INFO: 2560 events read in total (243ms).
[17:17:27.086] <TB1>     INFO: Test took 1465ms.
[17:17:27.086] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:17:27.086] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 18, 13, 7 7
[17:17:27.593] <TB1>     INFO: Expecting 2560 events.
[17:17:28.550] <TB1>     INFO: 2560 events read in total (242ms).
[17:17:28.550] <TB1>     INFO: Test took 1464ms.
[17:17:28.550] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:17:28.550] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 8 8
[17:17:29.058] <TB1>     INFO: Expecting 2560 events.
[17:17:30.013] <TB1>     INFO: 2560 events read in total (241ms).
[17:17:30.014] <TB1>     INFO: Test took 1464ms.
[17:17:30.014] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:17:30.014] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 9 9
[17:17:30.521] <TB1>     INFO: Expecting 2560 events.
[17:17:31.479] <TB1>     INFO: 2560 events read in total (243ms).
[17:17:31.479] <TB1>     INFO: Test took 1465ms.
[17:17:31.479] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:17:31.479] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 10 10
[17:17:31.987] <TB1>     INFO: Expecting 2560 events.
[17:17:32.943] <TB1>     INFO: 2560 events read in total (241ms).
[17:17:32.943] <TB1>     INFO: Test took 1464ms.
[17:17:32.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:17:32.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 11 11
[17:17:33.451] <TB1>     INFO: Expecting 2560 events.
[17:17:34.410] <TB1>     INFO: 2560 events read in total (242ms).
[17:17:34.410] <TB1>     INFO: Test took 1466ms.
[17:17:34.410] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:17:34.410] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 12 12
[17:17:34.918] <TB1>     INFO: Expecting 2560 events.
[17:17:35.875] <TB1>     INFO: 2560 events read in total (242ms).
[17:17:35.875] <TB1>     INFO: Test took 1465ms.
[17:17:35.875] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:17:35.876] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 49, 13 13
[17:17:36.383] <TB1>     INFO: Expecting 2560 events.
[17:17:37.341] <TB1>     INFO: 2560 events read in total (243ms).
[17:17:37.342] <TB1>     INFO: Test took 1466ms.
[17:17:37.342] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:17:37.342] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 14 14
[17:17:37.849] <TB1>     INFO: Expecting 2560 events.
[17:17:38.806] <TB1>     INFO: 2560 events read in total (242ms).
[17:17:38.807] <TB1>     INFO: Test took 1465ms.
[17:17:38.807] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:17:38.807] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 15 15
[17:17:39.314] <TB1>     INFO: Expecting 2560 events.
[17:17:40.271] <TB1>     INFO: 2560 events read in total (242ms).
[17:17:40.271] <TB1>     INFO: Test took 1464ms.
[17:17:40.271] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:17:40.271] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[17:17:40.271] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[17:17:40.271] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[17:17:40.271] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[17:17:40.271] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[17:17:40.271] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[17:17:40.271] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[17:17:40.271] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[17:17:40.271] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[17:17:40.271] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[17:17:40.271] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[17:17:40.271] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[17:17:40.271] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[17:17:40.271] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[17:17:40.271] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[17:17:40.271] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[17:17:40.274] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:17:40.781] <TB1>     INFO: Expecting 655360 events.
[17:17:52.569] <TB1>     INFO: 655360 events read in total (11074ms).
[17:17:52.581] <TB1>     INFO: Expecting 655360 events.
[17:18:03.983] <TB1>     INFO: 655360 events read in total (10839ms).
[17:18:03.999] <TB1>     INFO: Expecting 655360 events.
[17:18:15.449] <TB1>     INFO: 655360 events read in total (10891ms).
[17:18:15.473] <TB1>     INFO: Expecting 655360 events.
[17:18:26.961] <TB1>     INFO: 655360 events read in total (10938ms).
[17:18:26.986] <TB1>     INFO: Expecting 655360 events.
[17:18:38.506] <TB1>     INFO: 655360 events read in total (10971ms).
[17:18:38.534] <TB1>     INFO: Expecting 655360 events.
[17:18:50.017] <TB1>     INFO: 655360 events read in total (10938ms).
[17:18:50.052] <TB1>     INFO: Expecting 655360 events.
[17:19:01.563] <TB1>     INFO: 655360 events read in total (10971ms).
[17:19:01.600] <TB1>     INFO: Expecting 655360 events.
[17:19:13.054] <TB1>     INFO: 655360 events read in total (10917ms).
[17:19:13.100] <TB1>     INFO: Expecting 655360 events.
[17:19:24.874] <TB1>     INFO: 655360 events read in total (11245ms).
[17:19:24.922] <TB1>     INFO: Expecting 655360 events.
[17:19:36.318] <TB1>     INFO: 655360 events read in total (10868ms).
[17:19:36.367] <TB1>     INFO: Expecting 655360 events.
[17:19:47.991] <TB1>     INFO: 655360 events read in total (11098ms).
[17:19:48.047] <TB1>     INFO: Expecting 655360 events.
[17:19:59.613] <TB1>     INFO: 655360 events read in total (11040ms).
[17:19:59.678] <TB1>     INFO: Expecting 655360 events.
[17:20:11.259] <TB1>     INFO: 655360 events read in total (11054ms).
[17:20:11.324] <TB1>     INFO: Expecting 655360 events.
[17:20:22.930] <TB1>     INFO: 655360 events read in total (11079ms).
[17:20:22.997] <TB1>     INFO: Expecting 655360 events.
[17:20:34.579] <TB1>     INFO: 655360 events read in total (11056ms).
[17:20:34.653] <TB1>     INFO: Expecting 655360 events.
[17:20:46.183] <TB1>     INFO: 655360 events read in total (11004ms).
[17:20:46.259] <TB1>     INFO: Test took 185985ms.
[17:20:46.354] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:20:46.660] <TB1>     INFO: Expecting 655360 events.
[17:20:58.382] <TB1>     INFO: 655360 events read in total (11007ms).
[17:20:58.393] <TB1>     INFO: Expecting 655360 events.
[17:21:09.905] <TB1>     INFO: 655360 events read in total (10951ms).
[17:21:09.920] <TB1>     INFO: Expecting 655360 events.
[17:21:21.423] <TB1>     INFO: 655360 events read in total (10945ms).
[17:21:21.444] <TB1>     INFO: Expecting 655360 events.
[17:21:32.963] <TB1>     INFO: 655360 events read in total (10965ms).
[17:21:32.987] <TB1>     INFO: Expecting 655360 events.
[17:21:44.493] <TB1>     INFO: 655360 events read in total (10961ms).
[17:21:44.521] <TB1>     INFO: Expecting 655360 events.
[17:21:55.001] <TB1>     INFO: 655360 events read in total (10934ms).
[17:21:56.034] <TB1>     INFO: Expecting 655360 events.
[17:22:07.581] <TB1>     INFO: 655360 events read in total (11004ms).
[17:22:07.617] <TB1>     INFO: Expecting 655360 events.
[17:22:19.168] <TB1>     INFO: 655360 events read in total (11014ms).
[17:22:19.213] <TB1>     INFO: Expecting 655360 events.
[17:22:30.753] <TB1>     INFO: 655360 events read in total (11011ms).
[17:22:30.798] <TB1>     INFO: Expecting 655360 events.
[17:22:42.362] <TB1>     INFO: 655360 events read in total (11035ms).
[17:22:42.410] <TB1>     INFO: Expecting 655360 events.
[17:22:53.969] <TB1>     INFO: 655360 events read in total (11033ms).
[17:22:54.024] <TB1>     INFO: Expecting 655360 events.
[17:23:05.579] <TB1>     INFO: 655360 events read in total (11028ms).
[17:23:05.643] <TB1>     INFO: Expecting 655360 events.
[17:23:17.187] <TB1>     INFO: 655360 events read in total (11017ms).
[17:23:17.248] <TB1>     INFO: Expecting 655360 events.
[17:23:28.789] <TB1>     INFO: 655360 events read in total (11015ms).
[17:23:28.854] <TB1>     INFO: Expecting 655360 events.
[17:23:40.383] <TB1>     INFO: 655360 events read in total (11003ms).
[17:23:40.453] <TB1>     INFO: Expecting 655360 events.
[17:23:51.975] <TB1>     INFO: 655360 events read in total (10996ms).
[17:23:52.050] <TB1>     INFO: Test took 185696ms.
[17:23:52.235] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:23:52.236] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[17:23:52.236] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:23:52.236] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[17:23:52.236] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:23:52.237] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[17:23:52.237] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:23:52.237] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[17:23:52.237] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:23:52.237] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[17:23:52.237] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:23:52.238] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[17:23:52.238] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:23:52.238] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[17:23:52.238] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:23:52.239] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[17:23:52.239] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:23:52.239] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[17:23:52.239] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:23:52.239] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[17:23:52.239] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:23:52.240] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[17:23:52.240] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:23:52.240] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[17:23:52.240] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:23:52.241] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[17:23:52.241] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:23:52.241] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[17:23:52.241] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:23:52.241] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[17:23:52.241] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:23:52.242] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[17:23:52.242] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:23:52.249] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:23:52.256] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:23:52.263] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:23:52.270] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:23:52.277] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:23:52.284] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:23:52.292] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:23:52.299] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:23:52.305] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:23:52.312] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:23:52.319] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:23:52.326] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:23:52.333] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:23:52.340] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:23:52.347] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:23:52.354] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:23:52.361] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:23:52.367] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:23:52.375] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[17:23:52.405] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C0.dat
[17:23:52.405] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C1.dat
[17:23:52.405] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C2.dat
[17:23:52.405] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C3.dat
[17:23:52.405] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C4.dat
[17:23:52.406] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C5.dat
[17:23:52.406] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C6.dat
[17:23:52.406] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C7.dat
[17:23:52.406] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C8.dat
[17:23:52.406] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C9.dat
[17:23:52.406] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C10.dat
[17:23:52.406] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C11.dat
[17:23:52.406] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C12.dat
[17:23:52.407] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C13.dat
[17:23:52.407] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C14.dat
[17:23:52.407] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C15.dat
[17:23:52.754] <TB1>     INFO: Expecting 41600 events.
[17:23:56.592] <TB1>     INFO: 41600 events read in total (3123ms).
[17:23:56.593] <TB1>     INFO: Test took 4183ms.
[17:23:57.242] <TB1>     INFO: Expecting 41600 events.
[17:24:01.067] <TB1>     INFO: 41600 events read in total (3110ms).
[17:24:01.068] <TB1>     INFO: Test took 4172ms.
[17:24:01.714] <TB1>     INFO: Expecting 41600 events.
[17:24:05.553] <TB1>     INFO: 41600 events read in total (3124ms).
[17:24:05.554] <TB1>     INFO: Test took 4184ms.
[17:24:05.852] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:05.983] <TB1>     INFO: Expecting 2560 events.
[17:24:06.941] <TB1>     INFO: 2560 events read in total (243ms).
[17:24:06.941] <TB1>     INFO: Test took 1089ms.
[17:24:06.944] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:07.450] <TB1>     INFO: Expecting 2560 events.
[17:24:08.409] <TB1>     INFO: 2560 events read in total (244ms).
[17:24:08.410] <TB1>     INFO: Test took 1466ms.
[17:24:08.412] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:08.918] <TB1>     INFO: Expecting 2560 events.
[17:24:09.876] <TB1>     INFO: 2560 events read in total (243ms).
[17:24:09.877] <TB1>     INFO: Test took 1465ms.
[17:24:09.878] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:10.387] <TB1>     INFO: Expecting 2560 events.
[17:24:11.345] <TB1>     INFO: 2560 events read in total (243ms).
[17:24:11.345] <TB1>     INFO: Test took 1467ms.
[17:24:11.347] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:11.854] <TB1>     INFO: Expecting 2560 events.
[17:24:12.810] <TB1>     INFO: 2560 events read in total (241ms).
[17:24:12.811] <TB1>     INFO: Test took 1464ms.
[17:24:12.812] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:13.319] <TB1>     INFO: Expecting 2560 events.
[17:24:14.277] <TB1>     INFO: 2560 events read in total (243ms).
[17:24:14.277] <TB1>     INFO: Test took 1465ms.
[17:24:14.279] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:14.786] <TB1>     INFO: Expecting 2560 events.
[17:24:15.744] <TB1>     INFO: 2560 events read in total (243ms).
[17:24:15.744] <TB1>     INFO: Test took 1465ms.
[17:24:15.746] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:16.253] <TB1>     INFO: Expecting 2560 events.
[17:24:17.212] <TB1>     INFO: 2560 events read in total (244ms).
[17:24:17.213] <TB1>     INFO: Test took 1467ms.
[17:24:17.214] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:17.721] <TB1>     INFO: Expecting 2560 events.
[17:24:18.680] <TB1>     INFO: 2560 events read in total (244ms).
[17:24:18.680] <TB1>     INFO: Test took 1466ms.
[17:24:18.682] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:19.189] <TB1>     INFO: Expecting 2560 events.
[17:24:20.148] <TB1>     INFO: 2560 events read in total (244ms).
[17:24:20.148] <TB1>     INFO: Test took 1466ms.
[17:24:20.150] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:20.658] <TB1>     INFO: Expecting 2560 events.
[17:24:21.617] <TB1>     INFO: 2560 events read in total (244ms).
[17:24:21.617] <TB1>     INFO: Test took 1467ms.
[17:24:21.619] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:22.126] <TB1>     INFO: Expecting 2560 events.
[17:24:23.084] <TB1>     INFO: 2560 events read in total (243ms).
[17:24:23.084] <TB1>     INFO: Test took 1465ms.
[17:24:23.086] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:23.592] <TB1>     INFO: Expecting 2560 events.
[17:24:24.551] <TB1>     INFO: 2560 events read in total (244ms).
[17:24:24.551] <TB1>     INFO: Test took 1465ms.
[17:24:24.554] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:25.060] <TB1>     INFO: Expecting 2560 events.
[17:24:26.018] <TB1>     INFO: 2560 events read in total (243ms).
[17:24:26.018] <TB1>     INFO: Test took 1464ms.
[17:24:26.021] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:26.527] <TB1>     INFO: Expecting 2560 events.
[17:24:27.485] <TB1>     INFO: 2560 events read in total (243ms).
[17:24:27.485] <TB1>     INFO: Test took 1464ms.
[17:24:27.487] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:27.993] <TB1>     INFO: Expecting 2560 events.
[17:24:28.953] <TB1>     INFO: 2560 events read in total (244ms).
[17:24:28.953] <TB1>     INFO: Test took 1466ms.
[17:24:28.955] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:29.461] <TB1>     INFO: Expecting 2560 events.
[17:24:30.420] <TB1>     INFO: 2560 events read in total (244ms).
[17:24:30.420] <TB1>     INFO: Test took 1465ms.
[17:24:30.422] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:30.928] <TB1>     INFO: Expecting 2560 events.
[17:24:31.885] <TB1>     INFO: 2560 events read in total (242ms).
[17:24:31.885] <TB1>     INFO: Test took 1463ms.
[17:24:31.887] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:32.393] <TB1>     INFO: Expecting 2560 events.
[17:24:33.351] <TB1>     INFO: 2560 events read in total (243ms).
[17:24:33.352] <TB1>     INFO: Test took 1465ms.
[17:24:33.354] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:33.861] <TB1>     INFO: Expecting 2560 events.
[17:24:34.822] <TB1>     INFO: 2560 events read in total (246ms).
[17:24:34.822] <TB1>     INFO: Test took 1468ms.
[17:24:34.824] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:35.331] <TB1>     INFO: Expecting 2560 events.
[17:24:36.287] <TB1>     INFO: 2560 events read in total (241ms).
[17:24:36.287] <TB1>     INFO: Test took 1463ms.
[17:24:36.289] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:36.796] <TB1>     INFO: Expecting 2560 events.
[17:24:37.755] <TB1>     INFO: 2560 events read in total (244ms).
[17:24:37.755] <TB1>     INFO: Test took 1466ms.
[17:24:37.757] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:38.264] <TB1>     INFO: Expecting 2560 events.
[17:24:39.222] <TB1>     INFO: 2560 events read in total (243ms).
[17:24:39.222] <TB1>     INFO: Test took 1465ms.
[17:24:39.224] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:39.731] <TB1>     INFO: Expecting 2560 events.
[17:24:40.693] <TB1>     INFO: 2560 events read in total (242ms).
[17:24:40.694] <TB1>     INFO: Test took 1470ms.
[17:24:40.696] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:41.202] <TB1>     INFO: Expecting 2560 events.
[17:24:42.159] <TB1>     INFO: 2560 events read in total (242ms).
[17:24:42.160] <TB1>     INFO: Test took 1465ms.
[17:24:42.162] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:42.668] <TB1>     INFO: Expecting 2560 events.
[17:24:43.627] <TB1>     INFO: 2560 events read in total (244ms).
[17:24:43.628] <TB1>     INFO: Test took 1466ms.
[17:24:43.630] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:44.138] <TB1>     INFO: Expecting 2560 events.
[17:24:45.096] <TB1>     INFO: 2560 events read in total (243ms).
[17:24:45.097] <TB1>     INFO: Test took 1467ms.
[17:24:45.099] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:45.606] <TB1>     INFO: Expecting 2560 events.
[17:24:46.564] <TB1>     INFO: 2560 events read in total (244ms).
[17:24:46.564] <TB1>     INFO: Test took 1466ms.
[17:24:46.566] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:47.074] <TB1>     INFO: Expecting 2560 events.
[17:24:48.032] <TB1>     INFO: 2560 events read in total (245ms).
[17:24:48.033] <TB1>     INFO: Test took 1467ms.
[17:24:48.036] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:48.542] <TB1>     INFO: Expecting 2560 events.
[17:24:49.500] <TB1>     INFO: 2560 events read in total (244ms).
[17:24:49.500] <TB1>     INFO: Test took 1465ms.
[17:24:49.502] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:50.009] <TB1>     INFO: Expecting 2560 events.
[17:24:50.969] <TB1>     INFO: 2560 events read in total (246ms).
[17:24:50.969] <TB1>     INFO: Test took 1467ms.
[17:24:50.971] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:24:51.477] <TB1>     INFO: Expecting 2560 events.
[17:24:52.436] <TB1>     INFO: 2560 events read in total (244ms).
[17:24:52.437] <TB1>     INFO: Test took 1466ms.
[17:24:53.455] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 470 seconds
[17:24:53.455] <TB1>     INFO: PH scale (per ROC):    80  78  72  69  80  74  63  79  69  74  76  67  79  76  80  69
[17:24:53.455] <TB1>     INFO: PH offset (per ROC):  171 193 179 172 173 184 190 177 187 175 195 176 189 174 186 171
[17:24:53.627] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[17:24:53.629] <TB1>     INFO: ######################################################################
[17:24:53.629] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[17:24:53.629] <TB1>     INFO: ######################################################################
[17:24:53.629] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[17:24:53.641] <TB1>     INFO: scanning low vcal = 10
[17:24:53.988] <TB1>     INFO: Expecting 41600 events.
[17:24:57.705] <TB1>     INFO: 41600 events read in total (3002ms).
[17:24:57.706] <TB1>     INFO: Test took 4065ms.
[17:24:57.708] <TB1>     INFO: scanning low vcal = 20
[17:24:58.214] <TB1>     INFO: Expecting 41600 events.
[17:25:01.927] <TB1>     INFO: 41600 events read in total (2998ms).
[17:25:01.927] <TB1>     INFO: Test took 4219ms.
[17:25:01.929] <TB1>     INFO: scanning low vcal = 30
[17:25:02.435] <TB1>     INFO: Expecting 41600 events.
[17:25:06.173] <TB1>     INFO: 41600 events read in total (3023ms).
[17:25:06.174] <TB1>     INFO: Test took 4245ms.
[17:25:06.176] <TB1>     INFO: scanning low vcal = 40
[17:25:06.675] <TB1>     INFO: Expecting 41600 events.
[17:25:10.908] <TB1>     INFO: 41600 events read in total (3518ms).
[17:25:10.909] <TB1>     INFO: Test took 4733ms.
[17:25:10.911] <TB1>     INFO: scanning low vcal = 50
[17:25:11.328] <TB1>     INFO: Expecting 41600 events.
[17:25:15.593] <TB1>     INFO: 41600 events read in total (3550ms).
[17:25:15.594] <TB1>     INFO: Test took 4683ms.
[17:25:15.597] <TB1>     INFO: scanning low vcal = 60
[17:25:16.014] <TB1>     INFO: Expecting 41600 events.
[17:25:20.276] <TB1>     INFO: 41600 events read in total (3547ms).
[17:25:20.276] <TB1>     INFO: Test took 4679ms.
[17:25:20.279] <TB1>     INFO: scanning low vcal = 70
[17:25:20.697] <TB1>     INFO: Expecting 41600 events.
[17:25:24.957] <TB1>     INFO: 41600 events read in total (3545ms).
[17:25:24.958] <TB1>     INFO: Test took 4679ms.
[17:25:24.961] <TB1>     INFO: scanning low vcal = 80
[17:25:25.376] <TB1>     INFO: Expecting 41600 events.
[17:25:29.653] <TB1>     INFO: 41600 events read in total (3562ms).
[17:25:29.654] <TB1>     INFO: Test took 4693ms.
[17:25:29.657] <TB1>     INFO: scanning low vcal = 90
[17:25:30.071] <TB1>     INFO: Expecting 41600 events.
[17:25:34.329] <TB1>     INFO: 41600 events read in total (3543ms).
[17:25:34.330] <TB1>     INFO: Test took 4673ms.
[17:25:34.334] <TB1>     INFO: scanning low vcal = 100
[17:25:34.747] <TB1>     INFO: Expecting 41600 events.
[17:25:39.130] <TB1>     INFO: 41600 events read in total (3668ms).
[17:25:39.130] <TB1>     INFO: Test took 4796ms.
[17:25:39.133] <TB1>     INFO: scanning low vcal = 110
[17:25:39.553] <TB1>     INFO: Expecting 41600 events.
[17:25:43.813] <TB1>     INFO: 41600 events read in total (3545ms).
[17:25:43.814] <TB1>     INFO: Test took 4681ms.
[17:25:43.816] <TB1>     INFO: scanning low vcal = 120
[17:25:44.234] <TB1>     INFO: Expecting 41600 events.
[17:25:48.491] <TB1>     INFO: 41600 events read in total (3542ms).
[17:25:48.492] <TB1>     INFO: Test took 4675ms.
[17:25:48.495] <TB1>     INFO: scanning low vcal = 130
[17:25:48.917] <TB1>     INFO: Expecting 41600 events.
[17:25:53.159] <TB1>     INFO: 41600 events read in total (3528ms).
[17:25:53.159] <TB1>     INFO: Test took 4664ms.
[17:25:53.162] <TB1>     INFO: scanning low vcal = 140
[17:25:53.583] <TB1>     INFO: Expecting 41600 events.
[17:25:57.844] <TB1>     INFO: 41600 events read in total (3546ms).
[17:25:57.844] <TB1>     INFO: Test took 4682ms.
[17:25:57.847] <TB1>     INFO: scanning low vcal = 150
[17:25:58.267] <TB1>     INFO: Expecting 41600 events.
[17:26:02.532] <TB1>     INFO: 41600 events read in total (3550ms).
[17:26:02.533] <TB1>     INFO: Test took 4686ms.
[17:26:02.536] <TB1>     INFO: scanning low vcal = 160
[17:26:02.952] <TB1>     INFO: Expecting 41600 events.
[17:26:07.214] <TB1>     INFO: 41600 events read in total (3547ms).
[17:26:07.214] <TB1>     INFO: Test took 4678ms.
[17:26:07.217] <TB1>     INFO: scanning low vcal = 170
[17:26:07.634] <TB1>     INFO: Expecting 41600 events.
[17:26:11.889] <TB1>     INFO: 41600 events read in total (3541ms).
[17:26:11.890] <TB1>     INFO: Test took 4673ms.
[17:26:11.894] <TB1>     INFO: scanning low vcal = 180
[17:26:12.311] <TB1>     INFO: Expecting 41600 events.
[17:26:16.564] <TB1>     INFO: 41600 events read in total (3538ms).
[17:26:16.564] <TB1>     INFO: Test took 4670ms.
[17:26:16.567] <TB1>     INFO: scanning low vcal = 190
[17:26:16.982] <TB1>     INFO: Expecting 41600 events.
[17:26:21.232] <TB1>     INFO: 41600 events read in total (3535ms).
[17:26:21.233] <TB1>     INFO: Test took 4666ms.
[17:26:21.236] <TB1>     INFO: scanning low vcal = 200
[17:26:21.651] <TB1>     INFO: Expecting 41600 events.
[17:26:25.915] <TB1>     INFO: 41600 events read in total (3549ms).
[17:26:25.916] <TB1>     INFO: Test took 4680ms.
[17:26:25.918] <TB1>     INFO: scanning low vcal = 210
[17:26:26.336] <TB1>     INFO: Expecting 41600 events.
[17:26:30.594] <TB1>     INFO: 41600 events read in total (3543ms).
[17:26:30.595] <TB1>     INFO: Test took 4676ms.
[17:26:30.597] <TB1>     INFO: scanning low vcal = 220
[17:26:31.014] <TB1>     INFO: Expecting 41600 events.
[17:26:35.278] <TB1>     INFO: 41600 events read in total (3549ms).
[17:26:35.278] <TB1>     INFO: Test took 4681ms.
[17:26:35.281] <TB1>     INFO: scanning low vcal = 230
[17:26:35.703] <TB1>     INFO: Expecting 41600 events.
[17:26:39.976] <TB1>     INFO: 41600 events read in total (3558ms).
[17:26:39.976] <TB1>     INFO: Test took 4695ms.
[17:26:39.979] <TB1>     INFO: scanning low vcal = 240
[17:26:40.398] <TB1>     INFO: Expecting 41600 events.
[17:26:44.685] <TB1>     INFO: 41600 events read in total (3572ms).
[17:26:44.686] <TB1>     INFO: Test took 4707ms.
[17:26:44.689] <TB1>     INFO: scanning low vcal = 250
[17:26:45.107] <TB1>     INFO: Expecting 41600 events.
[17:26:49.374] <TB1>     INFO: 41600 events read in total (3552ms).
[17:26:49.374] <TB1>     INFO: Test took 4685ms.
[17:26:49.378] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[17:26:49.794] <TB1>     INFO: Expecting 41600 events.
[17:26:54.065] <TB1>     INFO: 41600 events read in total (3556ms).
[17:26:54.065] <TB1>     INFO: Test took 4687ms.
[17:26:54.068] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[17:26:54.489] <TB1>     INFO: Expecting 41600 events.
[17:26:58.765] <TB1>     INFO: 41600 events read in total (3561ms).
[17:26:58.765] <TB1>     INFO: Test took 4697ms.
[17:26:58.768] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[17:26:59.185] <TB1>     INFO: Expecting 41600 events.
[17:27:03.449] <TB1>     INFO: 41600 events read in total (3550ms).
[17:27:03.450] <TB1>     INFO: Test took 4682ms.
[17:27:03.453] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[17:27:03.872] <TB1>     INFO: Expecting 41600 events.
[17:27:08.132] <TB1>     INFO: 41600 events read in total (3544ms).
[17:27:08.132] <TB1>     INFO: Test took 4679ms.
[17:27:08.135] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:27:08.549] <TB1>     INFO: Expecting 41600 events.
[17:27:12.828] <TB1>     INFO: 41600 events read in total (3564ms).
[17:27:12.829] <TB1>     INFO: Test took 4694ms.
[17:27:13.393] <TB1>     INFO: PixTestGainPedestal::measure() done 
[17:27:13.395] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[17:27:13.413] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[17:27:13.414] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[17:27:13.414] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[17:27:13.414] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[17:27:13.414] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[17:27:13.414] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[17:27:13.414] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[17:27:13.415] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[17:27:13.415] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[17:27:13.415] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[17:27:13.415] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[17:27:13.415] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[17:27:13.415] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[17:27:13.416] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[17:27:13.416] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[17:27:51.560] <TB1>     INFO: PixTestGainPedestal::fit() done
[17:27:51.560] <TB1>     INFO: non-linearity mean:  0.960 0.955 0.950 0.951 0.950 0.950 0.956 0.959 0.961 0.951 0.949 0.952 0.956 0.954 0.961 0.952
[17:27:51.560] <TB1>     INFO: non-linearity RMS:   0.005 0.008 0.006 0.007 0.007 0.007 0.007 0.006 0.006 0.006 0.008 0.007 0.006 0.005 0.006 0.007
[17:27:51.560] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[17:27:51.583] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[17:27:51.605] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[17:27:51.628] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[17:27:51.650] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[17:27:51.682] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[17:27:51.705] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[17:27:51.727] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[17:27:51.750] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[17:27:51.772] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[17:27:51.794] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[17:27:51.817] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[17:27:51.839] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[17:27:51.861] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[17:27:51.884] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[17:27:51.906] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-46_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[17:27:51.928] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[17:27:51.928] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[17:27:51.965] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[17:27:51.965] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[17:27:51.968] <TB1>     INFO: ######################################################################
[17:27:51.968] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[17:27:51.968] <TB1>     INFO: ######################################################################
[17:27:51.970] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[17:27:51.981] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:27:51.981] <TB1>     INFO:     run 1 of 1
[17:27:51.981] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:27:52.325] <TB1>     INFO: Expecting 3120000 events.
[17:28:42.223] <TB1>     INFO: 1324780 events read in total (49183ms).
[17:29:32.828] <TB1>     INFO: 2647180 events read in total (99788ms).
[17:29:50.823] <TB1>     INFO: 3120000 events read in total (117784ms).
[17:29:50.858] <TB1>     INFO: Test took 118878ms.
[17:29:50.925] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:29:51.049] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:29:52.589] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:29:54.073] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:29:55.431] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:29:56.851] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:29:58.221] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:29:59.688] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:30:01.067] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:30:02.461] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:30:03.903] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:30:05.296] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:30:06.683] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:30:08.143] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:30:09.533] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:30:10.935] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:30:12.367] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:30:13.736] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 405397504
[17:30:13.798] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[17:30:13.798] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.6503, RMS = 1.38064
[17:30:13.798] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[17:30:13.798] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[17:30:13.798] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.4974, RMS = 1.42744
[17:30:13.798] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[17:30:13.799] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[17:30:13.799] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.6536, RMS = 1.58223
[17:30:13.800] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[17:30:13.800] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[17:30:13.800] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.8878, RMS = 1.51772
[17:30:13.800] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[17:30:13.801] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[17:30:13.801] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.0736, RMS = 1.34859
[17:30:13.801] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[17:30:13.801] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[17:30:13.801] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.0947, RMS = 1.64308
[17:30:13.801] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[17:30:13.802] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[17:30:13.802] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.2079, RMS = 1.40606
[17:30:13.802] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[17:30:13.802] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[17:30:13.802] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8619, RMS = 1.12649
[17:30:13.802] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[17:30:13.803] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[17:30:13.803] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.4944, RMS = 1.36977
[17:30:13.803] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[17:30:13.803] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[17:30:13.803] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.897, RMS = 2.04171
[17:30:13.803] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[17:30:13.804] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[17:30:13.804] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.5397, RMS = 1.73548
[17:30:13.805] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[17:30:13.805] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[17:30:13.805] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.3648, RMS = 1.37722
[17:30:13.805] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[17:30:13.806] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[17:30:13.806] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.1697, RMS = 1.40112
[17:30:13.806] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:30:13.806] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[17:30:13.806] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.0172, RMS = 1.95388
[17:30:13.806] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:30:13.807] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[17:30:13.807] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0059, RMS = 1.20807
[17:30:13.807] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:30:13.807] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[17:30:13.807] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.0102, RMS = 2.0016
[17:30:13.807] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[17:30:13.808] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[17:30:13.808] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.6954, RMS = 1.53858
[17:30:13.808] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[17:30:13.808] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[17:30:13.808] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.2409, RMS = 1.3225
[17:30:13.808] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[17:30:13.809] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[17:30:13.809] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.077, RMS = 1.08486
[17:30:13.809] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:30:13.809] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[17:30:13.809] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0865, RMS = 1.30034
[17:30:13.809] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:30:13.811] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[17:30:13.811] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.456, RMS = 0.970268
[17:30:13.811] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:30:13.811] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[17:30:13.811] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.2336, RMS = 1.36409
[17:30:13.811] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[17:30:13.812] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[17:30:13.812] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7557, RMS = 1.21831
[17:30:13.812] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[17:30:13.812] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[17:30:13.812] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4096, RMS = 1.0437
[17:30:13.812] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:30:13.813] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[17:30:13.813] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.8236, RMS = 1.0081
[17:30:13.813] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:30:13.813] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[17:30:13.813] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1384, RMS = 1.35006
[17:30:13.813] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:30:13.814] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[17:30:13.814] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.269, RMS = 1.03662
[17:30:13.814] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:30:13.814] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[17:30:13.814] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3868, RMS = 1.61412
[17:30:13.814] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:30:13.816] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[17:30:13.816] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.1751, RMS = 1.7133
[17:30:13.816] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[17:30:13.816] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[17:30:13.816] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.197, RMS = 1.62983
[17:30:13.816] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[17:30:13.817] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[17:30:13.817] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3708, RMS = 0.868332
[17:30:13.817] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:30:13.817] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[17:30:13.817] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5308, RMS = 1.27435
[17:30:13.817] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:30:13.820] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 141 seconds
[17:30:13.820] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    2    1    1   13    0    0    0    0   20    1    0    0    0
[17:30:13.821] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[17:30:13.995] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[17:30:13.995] <TB1>     INFO: enter test to run
[17:30:13.995] <TB1>     INFO:   test:  no parameter change
[17:30:13.997] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.9mA
[17:30:13.998] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 470.3mA
[17:30:13.998] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[17:30:13.999] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[17:30:14.546] <TB1>    QUIET: Connection to board 26 closed.
[17:30:14.547] <TB1>     INFO: pXar: this is the end, my friend
[17:30:14.547] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
