INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab3/x2mx9_sdramfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x2mx9_sdramfsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab3/powerpcfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module powerpcfsm
WARNING: [VRFC 10-3507] macro 'S1' redefined [/mnt/D6C8D6E4C8D6C243/Linux/smp/lab3/powerpcfsm.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab3/lab3/lab3.srcs/sources_1/new/splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab3/lab3/lab3.srcs/sources_1/new/CS_split.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS_split
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab3/mpc106fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpc106fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab3/lab3/lab3.ip_user_files/bd/design_1/ip/design_1_x2mx9_sdramfsm_0_0/sim/design_1_x2mx9_sdramfsm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_x2mx9_sdramfsm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab3/lab3/lab3.ip_user_files/bd/design_1/ip/design_1_powerpcfsm_0_2/sim/design_1_powerpcfsm_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_powerpcfsm_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab3/lab3/lab3.ip_user_files/bd/design_1/ip/design_1_splitter_0_0/sim/design_1_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab3/lab3/lab3.ip_user_files/bd/design_1/ip/design_1_CS_split_0_0/sim/design_1_CS_split_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_CS_split_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab3/lab3/lab3.ip_user_files/bd/design_1/ip/design_1_mpc106fsm_0_1/sim/design_1_mpc106fsm_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mpc106fsm_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab3/lab3/lab3.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab3/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab3/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
