// Seed: 9929669
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  output id_1;
  always @(1'b0 >= (id_2)) begin
    id_1 = 1'b0;
  end
  logic id_4;
endmodule
