/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* RGB_G */
.set RGB_G__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set RGB_G__0__MASK, 0x80
.set RGB_G__0__PC, CYREG_PRT0_PC7
.set RGB_G__0__PORT, 0
.set RGB_G__0__SHIFT, 7
.set RGB_G__AG, CYREG_PRT0_AG
.set RGB_G__AMUX, CYREG_PRT0_AMUX
.set RGB_G__BIE, CYREG_PRT0_BIE
.set RGB_G__BIT_MASK, CYREG_PRT0_BIT_MASK
.set RGB_G__BYP, CYREG_PRT0_BYP
.set RGB_G__CTL, CYREG_PRT0_CTL
.set RGB_G__DM0, CYREG_PRT0_DM0
.set RGB_G__DM1, CYREG_PRT0_DM1
.set RGB_G__DM2, CYREG_PRT0_DM2
.set RGB_G__DR, CYREG_PRT0_DR
.set RGB_G__INP_DIS, CYREG_PRT0_INP_DIS
.set RGB_G__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set RGB_G__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set RGB_G__LCD_EN, CYREG_PRT0_LCD_EN
.set RGB_G__MASK, 0x80
.set RGB_G__PORT, 0
.set RGB_G__PRT, CYREG_PRT0_PRT
.set RGB_G__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set RGB_G__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set RGB_G__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set RGB_G__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set RGB_G__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set RGB_G__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set RGB_G__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set RGB_G__PS, CYREG_PRT0_PS
.set RGB_G__SHIFT, 7
.set RGB_G__SLW, CYREG_PRT0_SLW

/* RGB_R */
.set RGB_R__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set RGB_R__0__MASK, 0x40
.set RGB_R__0__PC, CYREG_PRT0_PC6
.set RGB_R__0__PORT, 0
.set RGB_R__0__SHIFT, 6
.set RGB_R__AG, CYREG_PRT0_AG
.set RGB_R__AMUX, CYREG_PRT0_AMUX
.set RGB_R__BIE, CYREG_PRT0_BIE
.set RGB_R__BIT_MASK, CYREG_PRT0_BIT_MASK
.set RGB_R__BYP, CYREG_PRT0_BYP
.set RGB_R__CTL, CYREG_PRT0_CTL
.set RGB_R__DM0, CYREG_PRT0_DM0
.set RGB_R__DM1, CYREG_PRT0_DM1
.set RGB_R__DM2, CYREG_PRT0_DM2
.set RGB_R__DR, CYREG_PRT0_DR
.set RGB_R__INP_DIS, CYREG_PRT0_INP_DIS
.set RGB_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set RGB_R__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set RGB_R__LCD_EN, CYREG_PRT0_LCD_EN
.set RGB_R__MASK, 0x40
.set RGB_R__PORT, 0
.set RGB_R__PRT, CYREG_PRT0_PRT
.set RGB_R__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set RGB_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set RGB_R__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set RGB_R__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set RGB_R__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set RGB_R__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set RGB_R__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set RGB_R__PS, CYREG_PRT0_PS
.set RGB_R__SHIFT, 6
.set RGB_R__SLW, CYREG_PRT0_SLW

/* RGB_Y */
.set RGB_Y__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set RGB_Y__0__MASK, 0x01
.set RGB_Y__0__PC, CYREG_PRT2_PC0
.set RGB_Y__0__PORT, 2
.set RGB_Y__0__SHIFT, 0
.set RGB_Y__AG, CYREG_PRT2_AG
.set RGB_Y__AMUX, CYREG_PRT2_AMUX
.set RGB_Y__BIE, CYREG_PRT2_BIE
.set RGB_Y__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RGB_Y__BYP, CYREG_PRT2_BYP
.set RGB_Y__CTL, CYREG_PRT2_CTL
.set RGB_Y__DM0, CYREG_PRT2_DM0
.set RGB_Y__DM1, CYREG_PRT2_DM1
.set RGB_Y__DM2, CYREG_PRT2_DM2
.set RGB_Y__DR, CYREG_PRT2_DR
.set RGB_Y__INP_DIS, CYREG_PRT2_INP_DIS
.set RGB_Y__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RGB_Y__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RGB_Y__LCD_EN, CYREG_PRT2_LCD_EN
.set RGB_Y__MASK, 0x01
.set RGB_Y__PORT, 2
.set RGB_Y__PRT, CYREG_PRT2_PRT
.set RGB_Y__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RGB_Y__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RGB_Y__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RGB_Y__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RGB_Y__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RGB_Y__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RGB_Y__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RGB_Y__PS, CYREG_PRT2_PS
.set RGB_Y__SHIFT, 0
.set RGB_Y__SLW, CYREG_PRT2_SLW

/* UART_1 */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB09_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB09_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB09_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB09_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB09_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB09_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB09_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB09_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB09_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB09_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB09_F1
.set UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB09_MSK
.set UART_1_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxSts__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB09_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB08_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB08_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB08_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB08_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB08_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB08_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB11_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB11_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB11_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB11_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB11_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB11_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB08_ST
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x01
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x02
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x02

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* Button_1 */
.set Button_1__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Button_1__0__MASK, 0x08
.set Button_1__0__PC, CYREG_PRT0_PC3
.set Button_1__0__PORT, 0
.set Button_1__0__SHIFT, 3
.set Button_1__AG, CYREG_PRT0_AG
.set Button_1__AMUX, CYREG_PRT0_AMUX
.set Button_1__BIE, CYREG_PRT0_BIE
.set Button_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Button_1__BYP, CYREG_PRT0_BYP
.set Button_1__CTL, CYREG_PRT0_CTL
.set Button_1__DM0, CYREG_PRT0_DM0
.set Button_1__DM1, CYREG_PRT0_DM1
.set Button_1__DM2, CYREG_PRT0_DM2
.set Button_1__DR, CYREG_PRT0_DR
.set Button_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Button_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Button_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Button_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Button_1__MASK, 0x08
.set Button_1__PORT, 0
.set Button_1__PRT, CYREG_PRT0_PRT
.set Button_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Button_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Button_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Button_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Button_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Button_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Button_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Button_1__PS, CYREG_PRT0_PS
.set Button_1__SHIFT, 3
.set Button_1__SLW, CYREG_PRT0_SLW

/* Button_2 */
.set Button_2__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set Button_2__0__MASK, 0x10
.set Button_2__0__PC, CYREG_PRT0_PC4
.set Button_2__0__PORT, 0
.set Button_2__0__SHIFT, 4
.set Button_2__AG, CYREG_PRT0_AG
.set Button_2__AMUX, CYREG_PRT0_AMUX
.set Button_2__BIE, CYREG_PRT0_BIE
.set Button_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Button_2__BYP, CYREG_PRT0_BYP
.set Button_2__CTL, CYREG_PRT0_CTL
.set Button_2__DM0, CYREG_PRT0_DM0
.set Button_2__DM1, CYREG_PRT0_DM1
.set Button_2__DM2, CYREG_PRT0_DM2
.set Button_2__DR, CYREG_PRT0_DR
.set Button_2__INP_DIS, CYREG_PRT0_INP_DIS
.set Button_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Button_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Button_2__LCD_EN, CYREG_PRT0_LCD_EN
.set Button_2__MASK, 0x10
.set Button_2__PORT, 0
.set Button_2__PRT, CYREG_PRT0_PRT
.set Button_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Button_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Button_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Button_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Button_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Button_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Button_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Button_2__PS, CYREG_PRT0_PS
.set Button_2__SHIFT, 4
.set Button_2__SLW, CYREG_PRT0_SLW

/* A_7_Seg_1 */
.set A_7_Seg_1__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set A_7_Seg_1__0__MASK, 0x80
.set A_7_Seg_1__0__PC, CYREG_PRT1_PC7
.set A_7_Seg_1__0__PORT, 1
.set A_7_Seg_1__0__SHIFT, 7
.set A_7_Seg_1__AG, CYREG_PRT1_AG
.set A_7_Seg_1__AMUX, CYREG_PRT1_AMUX
.set A_7_Seg_1__BIE, CYREG_PRT1_BIE
.set A_7_Seg_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set A_7_Seg_1__BYP, CYREG_PRT1_BYP
.set A_7_Seg_1__CTL, CYREG_PRT1_CTL
.set A_7_Seg_1__DM0, CYREG_PRT1_DM0
.set A_7_Seg_1__DM1, CYREG_PRT1_DM1
.set A_7_Seg_1__DM2, CYREG_PRT1_DM2
.set A_7_Seg_1__DR, CYREG_PRT1_DR
.set A_7_Seg_1__INP_DIS, CYREG_PRT1_INP_DIS
.set A_7_Seg_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set A_7_Seg_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set A_7_Seg_1__LCD_EN, CYREG_PRT1_LCD_EN
.set A_7_Seg_1__MASK, 0x80
.set A_7_Seg_1__PORT, 1
.set A_7_Seg_1__PRT, CYREG_PRT1_PRT
.set A_7_Seg_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set A_7_Seg_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set A_7_Seg_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set A_7_Seg_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set A_7_Seg_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set A_7_Seg_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set A_7_Seg_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set A_7_Seg_1__PS, CYREG_PRT1_PS
.set A_7_Seg_1__SHIFT, 7
.set A_7_Seg_1__SLW, CYREG_PRT1_SLW

/* B_7_Seg_1 */
.set B_7_Seg_1__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set B_7_Seg_1__0__MASK, 0x40
.set B_7_Seg_1__0__PC, CYREG_PRT1_PC6
.set B_7_Seg_1__0__PORT, 1
.set B_7_Seg_1__0__SHIFT, 6
.set B_7_Seg_1__AG, CYREG_PRT1_AG
.set B_7_Seg_1__AMUX, CYREG_PRT1_AMUX
.set B_7_Seg_1__BIE, CYREG_PRT1_BIE
.set B_7_Seg_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set B_7_Seg_1__BYP, CYREG_PRT1_BYP
.set B_7_Seg_1__CTL, CYREG_PRT1_CTL
.set B_7_Seg_1__DM0, CYREG_PRT1_DM0
.set B_7_Seg_1__DM1, CYREG_PRT1_DM1
.set B_7_Seg_1__DM2, CYREG_PRT1_DM2
.set B_7_Seg_1__DR, CYREG_PRT1_DR
.set B_7_Seg_1__INP_DIS, CYREG_PRT1_INP_DIS
.set B_7_Seg_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set B_7_Seg_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set B_7_Seg_1__LCD_EN, CYREG_PRT1_LCD_EN
.set B_7_Seg_1__MASK, 0x40
.set B_7_Seg_1__PORT, 1
.set B_7_Seg_1__PRT, CYREG_PRT1_PRT
.set B_7_Seg_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set B_7_Seg_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set B_7_Seg_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set B_7_Seg_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set B_7_Seg_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set B_7_Seg_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set B_7_Seg_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set B_7_Seg_1__PS, CYREG_PRT1_PS
.set B_7_Seg_1__SHIFT, 6
.set B_7_Seg_1__SLW, CYREG_PRT1_SLW

/* C_7_Seg_1 */
.set C_7_Seg_1__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set C_7_Seg_1__0__MASK, 0x20
.set C_7_Seg_1__0__PC, CYREG_PRT1_PC5
.set C_7_Seg_1__0__PORT, 1
.set C_7_Seg_1__0__SHIFT, 5
.set C_7_Seg_1__AG, CYREG_PRT1_AG
.set C_7_Seg_1__AMUX, CYREG_PRT1_AMUX
.set C_7_Seg_1__BIE, CYREG_PRT1_BIE
.set C_7_Seg_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set C_7_Seg_1__BYP, CYREG_PRT1_BYP
.set C_7_Seg_1__CTL, CYREG_PRT1_CTL
.set C_7_Seg_1__DM0, CYREG_PRT1_DM0
.set C_7_Seg_1__DM1, CYREG_PRT1_DM1
.set C_7_Seg_1__DM2, CYREG_PRT1_DM2
.set C_7_Seg_1__DR, CYREG_PRT1_DR
.set C_7_Seg_1__INP_DIS, CYREG_PRT1_INP_DIS
.set C_7_Seg_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set C_7_Seg_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set C_7_Seg_1__LCD_EN, CYREG_PRT1_LCD_EN
.set C_7_Seg_1__MASK, 0x20
.set C_7_Seg_1__PORT, 1
.set C_7_Seg_1__PRT, CYREG_PRT1_PRT
.set C_7_Seg_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set C_7_Seg_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set C_7_Seg_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set C_7_Seg_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set C_7_Seg_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set C_7_Seg_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set C_7_Seg_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set C_7_Seg_1__PS, CYREG_PRT1_PS
.set C_7_Seg_1__SHIFT, 5
.set C_7_Seg_1__SLW, CYREG_PRT1_SLW

/* D_7_Seg_1 */
.set D_7_Seg_1__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set D_7_Seg_1__0__MASK, 0x10
.set D_7_Seg_1__0__PC, CYREG_PRT1_PC4
.set D_7_Seg_1__0__PORT, 1
.set D_7_Seg_1__0__SHIFT, 4
.set D_7_Seg_1__AG, CYREG_PRT1_AG
.set D_7_Seg_1__AMUX, CYREG_PRT1_AMUX
.set D_7_Seg_1__BIE, CYREG_PRT1_BIE
.set D_7_Seg_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set D_7_Seg_1__BYP, CYREG_PRT1_BYP
.set D_7_Seg_1__CTL, CYREG_PRT1_CTL
.set D_7_Seg_1__DM0, CYREG_PRT1_DM0
.set D_7_Seg_1__DM1, CYREG_PRT1_DM1
.set D_7_Seg_1__DM2, CYREG_PRT1_DM2
.set D_7_Seg_1__DR, CYREG_PRT1_DR
.set D_7_Seg_1__INP_DIS, CYREG_PRT1_INP_DIS
.set D_7_Seg_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set D_7_Seg_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set D_7_Seg_1__LCD_EN, CYREG_PRT1_LCD_EN
.set D_7_Seg_1__MASK, 0x10
.set D_7_Seg_1__PORT, 1
.set D_7_Seg_1__PRT, CYREG_PRT1_PRT
.set D_7_Seg_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set D_7_Seg_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set D_7_Seg_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set D_7_Seg_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set D_7_Seg_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set D_7_Seg_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set D_7_Seg_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set D_7_Seg_1__PS, CYREG_PRT1_PS
.set D_7_Seg_1__SHIFT, 4
.set D_7_Seg_1__SLW, CYREG_PRT1_SLW

/* E_7_Seg_1 */
.set E_7_Seg_1__0__INTTYPE, CYREG_PICU1_INTTYPE3
.set E_7_Seg_1__0__MASK, 0x08
.set E_7_Seg_1__0__PC, CYREG_PRT1_PC3
.set E_7_Seg_1__0__PORT, 1
.set E_7_Seg_1__0__SHIFT, 3
.set E_7_Seg_1__AG, CYREG_PRT1_AG
.set E_7_Seg_1__AMUX, CYREG_PRT1_AMUX
.set E_7_Seg_1__BIE, CYREG_PRT1_BIE
.set E_7_Seg_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set E_7_Seg_1__BYP, CYREG_PRT1_BYP
.set E_7_Seg_1__CTL, CYREG_PRT1_CTL
.set E_7_Seg_1__DM0, CYREG_PRT1_DM0
.set E_7_Seg_1__DM1, CYREG_PRT1_DM1
.set E_7_Seg_1__DM2, CYREG_PRT1_DM2
.set E_7_Seg_1__DR, CYREG_PRT1_DR
.set E_7_Seg_1__INP_DIS, CYREG_PRT1_INP_DIS
.set E_7_Seg_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set E_7_Seg_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set E_7_Seg_1__LCD_EN, CYREG_PRT1_LCD_EN
.set E_7_Seg_1__MASK, 0x08
.set E_7_Seg_1__PORT, 1
.set E_7_Seg_1__PRT, CYREG_PRT1_PRT
.set E_7_Seg_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set E_7_Seg_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set E_7_Seg_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set E_7_Seg_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set E_7_Seg_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set E_7_Seg_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set E_7_Seg_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set E_7_Seg_1__PS, CYREG_PRT1_PS
.set E_7_Seg_1__SHIFT, 3
.set E_7_Seg_1__SLW, CYREG_PRT1_SLW

/* F_7_Seg_1 */
.set F_7_Seg_1__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set F_7_Seg_1__0__MASK, 0x04
.set F_7_Seg_1__0__PC, CYREG_PRT1_PC2
.set F_7_Seg_1__0__PORT, 1
.set F_7_Seg_1__0__SHIFT, 2
.set F_7_Seg_1__AG, CYREG_PRT1_AG
.set F_7_Seg_1__AMUX, CYREG_PRT1_AMUX
.set F_7_Seg_1__BIE, CYREG_PRT1_BIE
.set F_7_Seg_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set F_7_Seg_1__BYP, CYREG_PRT1_BYP
.set F_7_Seg_1__CTL, CYREG_PRT1_CTL
.set F_7_Seg_1__DM0, CYREG_PRT1_DM0
.set F_7_Seg_1__DM1, CYREG_PRT1_DM1
.set F_7_Seg_1__DM2, CYREG_PRT1_DM2
.set F_7_Seg_1__DR, CYREG_PRT1_DR
.set F_7_Seg_1__INP_DIS, CYREG_PRT1_INP_DIS
.set F_7_Seg_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set F_7_Seg_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set F_7_Seg_1__LCD_EN, CYREG_PRT1_LCD_EN
.set F_7_Seg_1__MASK, 0x04
.set F_7_Seg_1__PORT, 1
.set F_7_Seg_1__PRT, CYREG_PRT1_PRT
.set F_7_Seg_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set F_7_Seg_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set F_7_Seg_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set F_7_Seg_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set F_7_Seg_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set F_7_Seg_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set F_7_Seg_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set F_7_Seg_1__PS, CYREG_PRT1_PS
.set F_7_Seg_1__SHIFT, 2
.set F_7_Seg_1__SLW, CYREG_PRT1_SLW

/* G_7_Seg_1 */
.set G_7_Seg_1__0__INTTYPE, CYREG_PICU1_INTTYPE1
.set G_7_Seg_1__0__MASK, 0x02
.set G_7_Seg_1__0__PC, CYREG_PRT1_PC1
.set G_7_Seg_1__0__PORT, 1
.set G_7_Seg_1__0__SHIFT, 1
.set G_7_Seg_1__AG, CYREG_PRT1_AG
.set G_7_Seg_1__AMUX, CYREG_PRT1_AMUX
.set G_7_Seg_1__BIE, CYREG_PRT1_BIE
.set G_7_Seg_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set G_7_Seg_1__BYP, CYREG_PRT1_BYP
.set G_7_Seg_1__CTL, CYREG_PRT1_CTL
.set G_7_Seg_1__DM0, CYREG_PRT1_DM0
.set G_7_Seg_1__DM1, CYREG_PRT1_DM1
.set G_7_Seg_1__DM2, CYREG_PRT1_DM2
.set G_7_Seg_1__DR, CYREG_PRT1_DR
.set G_7_Seg_1__INP_DIS, CYREG_PRT1_INP_DIS
.set G_7_Seg_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set G_7_Seg_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set G_7_Seg_1__LCD_EN, CYREG_PRT1_LCD_EN
.set G_7_Seg_1__MASK, 0x02
.set G_7_Seg_1__PORT, 1
.set G_7_Seg_1__PRT, CYREG_PRT1_PRT
.set G_7_Seg_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set G_7_Seg_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set G_7_Seg_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set G_7_Seg_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set G_7_Seg_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set G_7_Seg_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set G_7_Seg_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set G_7_Seg_1__PS, CYREG_PRT1_PS
.set G_7_Seg_1__SHIFT, 1
.set G_7_Seg_1__SLW, CYREG_PRT1_SLW

/* led_rgb_b */
.set led_rgb_b__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set led_rgb_b__0__MASK, 0x08
.set led_rgb_b__0__PC, CYREG_PRT2_PC3
.set led_rgb_b__0__PORT, 2
.set led_rgb_b__0__SHIFT, 3
.set led_rgb_b__AG, CYREG_PRT2_AG
.set led_rgb_b__AMUX, CYREG_PRT2_AMUX
.set led_rgb_b__BIE, CYREG_PRT2_BIE
.set led_rgb_b__BIT_MASK, CYREG_PRT2_BIT_MASK
.set led_rgb_b__BYP, CYREG_PRT2_BYP
.set led_rgb_b__CTL, CYREG_PRT2_CTL
.set led_rgb_b__DM0, CYREG_PRT2_DM0
.set led_rgb_b__DM1, CYREG_PRT2_DM1
.set led_rgb_b__DM2, CYREG_PRT2_DM2
.set led_rgb_b__DR, CYREG_PRT2_DR
.set led_rgb_b__INP_DIS, CYREG_PRT2_INP_DIS
.set led_rgb_b__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set led_rgb_b__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set led_rgb_b__LCD_EN, CYREG_PRT2_LCD_EN
.set led_rgb_b__MASK, 0x08
.set led_rgb_b__PORT, 2
.set led_rgb_b__PRT, CYREG_PRT2_PRT
.set led_rgb_b__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set led_rgb_b__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set led_rgb_b__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set led_rgb_b__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set led_rgb_b__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set led_rgb_b__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set led_rgb_b__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set led_rgb_b__PS, CYREG_PRT2_PS
.set led_rgb_b__SHIFT, 3
.set led_rgb_b__SLW, CYREG_PRT2_SLW

/* led_rgb_g */
.set led_rgb_g__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set led_rgb_g__0__MASK, 0x10
.set led_rgb_g__0__PC, CYREG_PRT2_PC4
.set led_rgb_g__0__PORT, 2
.set led_rgb_g__0__SHIFT, 4
.set led_rgb_g__AG, CYREG_PRT2_AG
.set led_rgb_g__AMUX, CYREG_PRT2_AMUX
.set led_rgb_g__BIE, CYREG_PRT2_BIE
.set led_rgb_g__BIT_MASK, CYREG_PRT2_BIT_MASK
.set led_rgb_g__BYP, CYREG_PRT2_BYP
.set led_rgb_g__CTL, CYREG_PRT2_CTL
.set led_rgb_g__DM0, CYREG_PRT2_DM0
.set led_rgb_g__DM1, CYREG_PRT2_DM1
.set led_rgb_g__DM2, CYREG_PRT2_DM2
.set led_rgb_g__DR, CYREG_PRT2_DR
.set led_rgb_g__INP_DIS, CYREG_PRT2_INP_DIS
.set led_rgb_g__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set led_rgb_g__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set led_rgb_g__LCD_EN, CYREG_PRT2_LCD_EN
.set led_rgb_g__MASK, 0x10
.set led_rgb_g__PORT, 2
.set led_rgb_g__PRT, CYREG_PRT2_PRT
.set led_rgb_g__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set led_rgb_g__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set led_rgb_g__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set led_rgb_g__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set led_rgb_g__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set led_rgb_g__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set led_rgb_g__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set led_rgb_g__PS, CYREG_PRT2_PS
.set led_rgb_g__SHIFT, 4
.set led_rgb_g__SLW, CYREG_PRT2_SLW

/* led_rgb_r */
.set led_rgb_r__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set led_rgb_r__0__MASK, 0x20
.set led_rgb_r__0__PC, CYREG_PRT2_PC5
.set led_rgb_r__0__PORT, 2
.set led_rgb_r__0__SHIFT, 5
.set led_rgb_r__AG, CYREG_PRT2_AG
.set led_rgb_r__AMUX, CYREG_PRT2_AMUX
.set led_rgb_r__BIE, CYREG_PRT2_BIE
.set led_rgb_r__BIT_MASK, CYREG_PRT2_BIT_MASK
.set led_rgb_r__BYP, CYREG_PRT2_BYP
.set led_rgb_r__CTL, CYREG_PRT2_CTL
.set led_rgb_r__DM0, CYREG_PRT2_DM0
.set led_rgb_r__DM1, CYREG_PRT2_DM1
.set led_rgb_r__DM2, CYREG_PRT2_DM2
.set led_rgb_r__DR, CYREG_PRT2_DR
.set led_rgb_r__INP_DIS, CYREG_PRT2_INP_DIS
.set led_rgb_r__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set led_rgb_r__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set led_rgb_r__LCD_EN, CYREG_PRT2_LCD_EN
.set led_rgb_r__MASK, 0x20
.set led_rgb_r__PORT, 2
.set led_rgb_r__PRT, CYREG_PRT2_PRT
.set led_rgb_r__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set led_rgb_r__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set led_rgb_r__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set led_rgb_r__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set led_rgb_r__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set led_rgb_r__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set led_rgb_r__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set led_rgb_r__PS, CYREG_PRT2_PS
.set led_rgb_r__SHIFT, 5
.set led_rgb_r__SLW, CYREG_PRT2_SLW

/* DP_7_Seg_1 */
.set DP_7_Seg_1__0__INTTYPE, CYREG_PICU1_INTTYPE0
.set DP_7_Seg_1__0__MASK, 0x01
.set DP_7_Seg_1__0__PC, CYREG_PRT1_PC0
.set DP_7_Seg_1__0__PORT, 1
.set DP_7_Seg_1__0__SHIFT, 0
.set DP_7_Seg_1__AG, CYREG_PRT1_AG
.set DP_7_Seg_1__AMUX, CYREG_PRT1_AMUX
.set DP_7_Seg_1__BIE, CYREG_PRT1_BIE
.set DP_7_Seg_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set DP_7_Seg_1__BYP, CYREG_PRT1_BYP
.set DP_7_Seg_1__CTL, CYREG_PRT1_CTL
.set DP_7_Seg_1__DM0, CYREG_PRT1_DM0
.set DP_7_Seg_1__DM1, CYREG_PRT1_DM1
.set DP_7_Seg_1__DM2, CYREG_PRT1_DM2
.set DP_7_Seg_1__DR, CYREG_PRT1_DR
.set DP_7_Seg_1__INP_DIS, CYREG_PRT1_INP_DIS
.set DP_7_Seg_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set DP_7_Seg_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set DP_7_Seg_1__LCD_EN, CYREG_PRT1_LCD_EN
.set DP_7_Seg_1__MASK, 0x01
.set DP_7_Seg_1__PORT, 1
.set DP_7_Seg_1__PRT, CYREG_PRT1_PRT
.set DP_7_Seg_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set DP_7_Seg_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set DP_7_Seg_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set DP_7_Seg_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set DP_7_Seg_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set DP_7_Seg_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set DP_7_Seg_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set DP_7_Seg_1__PS, CYREG_PRT1_PS
.set DP_7_Seg_1__SHIFT, 0
.set DP_7_Seg_1__SLW, CYREG_PRT1_SLW

/* isr_button */
.set isr_button__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_button__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_button__INTC_MASK, 0x01
.set isr_button__INTC_NUMBER, 0
.set isr_button__INTC_PRIOR_NUM, 7
.set isr_button__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set isr_button__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_button__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PWM_led_red */
.set PWM_led_red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_led_red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set PWM_led_red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set PWM_led_red_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set PWM_led_red_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set PWM_led_red_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set PWM_led_red_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set PWM_led_red_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set PWM_led_red_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set PWM_led_red_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_led_red_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_led_red_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_led_red_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set PWM_led_red_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_led_red_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB02_CTL
.set PWM_led_red_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_led_red_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_led_red_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_led_red_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_led_red_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set PWM_led_red_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_led_red_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_led_red_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_led_red_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set PWM_led_red_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_led_red_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_led_red_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_led_red_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_led_red_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_led_red_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB02_MSK
.set PWM_led_red_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_led_red_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_led_red_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_led_red_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_led_red_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_led_red_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB02_ST
.set PWM_led_red_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set PWM_led_red_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set PWM_led_red_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set PWM_led_red_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set PWM_led_red_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_led_red_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set PWM_led_red_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set PWM_led_red_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set PWM_led_red_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set PWM_led_red_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set PWM_led_red_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set PWM_led_red_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set PWM_led_red_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set PWM_led_red_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_led_red_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set PWM_led_red_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set PWM_led_red_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set PWM_led_red_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_led_red_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL

/* Sel_A_7_Seg */
.set Sel_A_7_Seg__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Sel_A_7_Seg__0__MASK, 0x20
.set Sel_A_7_Seg__0__PC, CYREG_PRT3_PC5
.set Sel_A_7_Seg__0__PORT, 3
.set Sel_A_7_Seg__0__SHIFT, 5
.set Sel_A_7_Seg__AG, CYREG_PRT3_AG
.set Sel_A_7_Seg__AMUX, CYREG_PRT3_AMUX
.set Sel_A_7_Seg__BIE, CYREG_PRT3_BIE
.set Sel_A_7_Seg__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Sel_A_7_Seg__BYP, CYREG_PRT3_BYP
.set Sel_A_7_Seg__CTL, CYREG_PRT3_CTL
.set Sel_A_7_Seg__DM0, CYREG_PRT3_DM0
.set Sel_A_7_Seg__DM1, CYREG_PRT3_DM1
.set Sel_A_7_Seg__DM2, CYREG_PRT3_DM2
.set Sel_A_7_Seg__DR, CYREG_PRT3_DR
.set Sel_A_7_Seg__INP_DIS, CYREG_PRT3_INP_DIS
.set Sel_A_7_Seg__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Sel_A_7_Seg__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Sel_A_7_Seg__LCD_EN, CYREG_PRT3_LCD_EN
.set Sel_A_7_Seg__MASK, 0x20
.set Sel_A_7_Seg__PORT, 3
.set Sel_A_7_Seg__PRT, CYREG_PRT3_PRT
.set Sel_A_7_Seg__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Sel_A_7_Seg__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Sel_A_7_Seg__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Sel_A_7_Seg__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Sel_A_7_Seg__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Sel_A_7_Seg__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Sel_A_7_Seg__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Sel_A_7_Seg__PS, CYREG_PRT3_PS
.set Sel_A_7_Seg__SHIFT, 5
.set Sel_A_7_Seg__SLW, CYREG_PRT3_SLW

/* Control_Reg_1 */
.set Control_Reg_1_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_1_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_1_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_1_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Control_Reg_1_Sync_ctrl_reg__2__MASK, 0x04
.set Control_Reg_1_Sync_ctrl_reg__2__POS, 2
.set Control_Reg_1_Sync_ctrl_reg__3__MASK, 0x08
.set Control_Reg_1_Sync_ctrl_reg__3__POS, 3
.set Control_Reg_1_Sync_ctrl_reg__4__MASK, 0x10
.set Control_Reg_1_Sync_ctrl_reg__4__POS, 4
.set Control_Reg_1_Sync_ctrl_reg__5__MASK, 0x20
.set Control_Reg_1_Sync_ctrl_reg__5__POS, 5
.set Control_Reg_1_Sync_ctrl_reg__6__MASK, 0x40
.set Control_Reg_1_Sync_ctrl_reg__6__POS, 6
.set Control_Reg_1_Sync_ctrl_reg__7__MASK, 0x80
.set Control_Reg_1_Sync_ctrl_reg__7__POS, 7
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB09_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__MASK, 0xFF
.set Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB09_MSK

/* PWM_led_green */
.set PWM_led_green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_led_green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set PWM_led_green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set PWM_led_green_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set PWM_led_green_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set PWM_led_green_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set PWM_led_green_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set PWM_led_green_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set PWM_led_green_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set PWM_led_green_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_led_green_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_led_green_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_led_green_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set PWM_led_green_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_led_green_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set PWM_led_green_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_led_green_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_led_green_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_led_green_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_led_green_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set PWM_led_green_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_led_green_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_led_green_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_led_green_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set PWM_led_green_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_led_green_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_led_green_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_led_green_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_led_green_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_led_green_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set PWM_led_green_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_led_green_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_led_green_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_led_green_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_led_green_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_led_green_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB03_ST
.set PWM_led_green_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set PWM_led_green_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set PWM_led_green_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set PWM_led_green_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set PWM_led_green_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_led_green_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set PWM_led_green_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set PWM_led_green_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set PWM_led_green_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB03_A0
.set PWM_led_green_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB03_A1
.set PWM_led_green_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set PWM_led_green_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB03_D0
.set PWM_led_green_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB03_D1
.set PWM_led_green_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_led_green_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set PWM_led_green_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB03_F0
.set PWM_led_green_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB03_F1
.set PWM_led_green_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_led_green_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL

/* PWM_led_yellow */
.set PWM_led_yellow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_led_yellow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set PWM_led_yellow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set PWM_led_yellow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set PWM_led_yellow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set PWM_led_yellow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set PWM_led_yellow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set PWM_led_yellow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set PWM_led_yellow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set PWM_led_yellow_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_led_yellow_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_led_yellow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_led_yellow_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set PWM_led_yellow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_led_yellow_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB08_CTL
.set PWM_led_yellow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_led_yellow_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_led_yellow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_led_yellow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_led_yellow_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB08_MSK
.set PWM_led_yellow_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_led_yellow_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_led_yellow_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set PWM_led_yellow_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set PWM_led_yellow_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_led_yellow_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_led_yellow_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_led_yellow_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_led_yellow_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_led_yellow_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB10_MSK
.set PWM_led_yellow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set PWM_led_yellow_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB10_ST
.set PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB10_A0
.set PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB10_A1
.set PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB10_D0
.set PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB10_D1
.set PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB10_F0
.set PWM_led_yellow_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB10_F1

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000001
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
