                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ISO C Compiler 
                              3 ; Version 4.2.14 #0 (Linux)
                              4 ;--------------------------------------------------------
                              5 	.cs08
                              6 	.module _fsadd
                              7 	.optsdcc -ms08
                              8 	
                              9 	.area HOME    (CODE)
                             10 	.area GSINIT0 (CODE)
                             11 	.area GSINIT  (CODE)
                             12 	.area GSFINAL (CODE)
                             13 	.area CSEG    (CODE)
                             14 	.area XINIT   (CODE)
                             15 	.area CONST   (CODE)
                             16 	.area DSEG    (PAG)
                             17 	.area OSEG    (PAG, OVR)
                             18 	.area XSEG
                             19 	.area XISEG
                             20 ;--------------------------------------------------------
                             21 ; Public variables in this module
                             22 ;--------------------------------------------------------
                             23 	.globl ___fsadd_PARM_2
                             24 	.globl ___fsadd_PARM_1
                             25 	.globl ___fsadd
                             26 ;--------------------------------------------------------
                             27 ; ram data
                             28 ;--------------------------------------------------------
                             29 	.area DSEG    (PAG)
                             30 ;--------------------------------------------------------
                             31 ; overlayable items in ram
                             32 ;--------------------------------------------------------
                             33 	.area	OSEG    (PAG, OVR)
   0000                      34 ___fsadd_sloc0_1_0:
   0000                      35 	.ds 4
   0004                      36 ___fsadd_sloc1_1_0:
   0004                      37 	.ds 4
   0008                      38 ___fsadd_sloc2_1_0:
   0008                      39 	.ds 4
   000C                      40 ___fsadd_sloc3_1_0:
   000C                      41 	.ds 4
                             42 ;--------------------------------------------------------
                             43 ; absolute ram data
                             44 ;--------------------------------------------------------
                             45 	.area IABS    (ABS)
                             46 	.area IABS    (ABS)
                             47 ;--------------------------------------------------------
                             48 ; absolute external ram data
                             49 ;--------------------------------------------------------
                             50 	.area XABS    (ABS)
                             51 ;--------------------------------------------------------
                             52 ; initialized external ram data
                             53 ;--------------------------------------------------------
                             54 	.area XISEG
                             55 ;--------------------------------------------------------
                             56 ; extended address mode data
                             57 ;--------------------------------------------------------
                             58 	.area XSEG
   0000                      59 ___fsadd_PARM_1:
   0000                      60 	.ds 4
   0004                      61 ___fsadd_PARM_2:
   0004                      62 	.ds 4
   0008                      63 ___fsadd_mant1_65536_21:
   0008                      64 	.ds 4
   000C                      65 ___fsadd_mant2_65536_21:
   000C                      66 	.ds 4
   0010                      67 ___fsadd_exp1_65536_21:
   0010                      68 	.ds 2
   0012                      69 ___fsadd_exp2_65536_21:
   0012                      70 	.ds 2
   0014                      71 ___fsadd_sign_65536_21:
   0014                      72 	.ds 1
                             73 ;--------------------------------------------------------
                             74 ; global & static initialisations
                             75 ;--------------------------------------------------------
                             76 	.area HOME    (CODE)
                             77 	.area GSINIT  (CODE)
                             78 	.area GSFINAL (CODE)
                             79 	.area GSINIT  (CODE)
                             80 ;--------------------------------------------------------
                             81 ; Home
                             82 ;--------------------------------------------------------
                             83 	.area HOME    (CODE)
                             84 	.area HOME    (CODE)
                             85 ;--------------------------------------------------------
                             86 ; code
                             87 ;--------------------------------------------------------
                             88 	.area CSEG    (CODE)
                             89 ;------------------------------------------------------------
                             90 ;Allocation info for local variables in function '__fsadd'
                             91 ;------------------------------------------------------------
                             92 ;a1                        Allocated with name '___fsadd_PARM_1'
                             93 ;a2                        Allocated with name '___fsadd_PARM_2'
                             94 ;mant1                     Allocated with name '___fsadd_mant1_65536_21'
                             95 ;mant2                     Allocated with name '___fsadd_mant2_65536_21'
                             96 ;pfl1                      Allocated to registers 
                             97 ;pfl2                      Allocated to registers 
                             98 ;exp1                      Allocated with name '___fsadd_exp1_65536_21'
                             99 ;exp2                      Allocated with name '___fsadd_exp2_65536_21'
                            100 ;expd                      Allocated to registers x h 
                            101 ;sign                      Allocated with name '___fsadd_sign_65536_21'
                            102 ;sloc0                     Allocated with name '___fsadd_sloc0_1_0'
                            103 ;sloc1                     Allocated with name '___fsadd_sloc1_1_0'
                            104 ;sloc2                     Allocated with name '___fsadd_sloc2_1_0'
                            105 ;sloc3                     Allocated with name '___fsadd_sloc3_1_0'
                            106 ;------------------------------------------------------------
                            107 ;../_fsadd.c:170: float __fsadd (float a1, float a2)
                            108 ;	-----------------------------------------
                            109 ;	 function __fsadd
                            110 ;	-----------------------------------------
                            111 ;	Register assignment is optimal.
                            112 ;	Stack space usage: 0 bytes.
   0000                     113 ___fsadd:
                            114 ;../_fsadd.c:178: pfl2 = (long _AUTOMEM *)&a2;
                            115 ;../_fsadd.c:179: exp2 = EXP (*pfl2);
   0000 C6r00r04      [ 4]  116 	lda	___fsadd_PARM_2
   0003 B7*00         [ 3]  117 	sta	*___fsadd_sloc0_1_0
   0005 C6r00r05      [ 4]  118 	lda	(___fsadd_PARM_2 + 1)
   0008 B7*01         [ 3]  119 	sta	*(___fsadd_sloc0_1_0 + 1)
   000A C6r00r06      [ 4]  120 	lda	(___fsadd_PARM_2 + 2)
   000D B7*02         [ 3]  121 	sta	*(___fsadd_sloc0_1_0 + 2)
   000F C6r00r07      [ 4]  122 	lda	(___fsadd_PARM_2 + 3)
   0012 B7*03         [ 3]  123 	sta	*(___fsadd_sloc0_1_0 + 3)
   0014 4E*03*07      [ 6]  124 	mov	*(___fsadd_sloc0_1_0 + 3),*(___fsadd_sloc1_1_0 + 3)
   0017 4E*02*06      [ 6]  125 	mov	*(___fsadd_sloc0_1_0 + 2),*(___fsadd_sloc1_1_0 + 2)
   001A 4E*01*05      [ 6]  126 	mov	*(___fsadd_sloc0_1_0 + 1),*(___fsadd_sloc1_1_0 + 1)
   001D 4E*00*04      [ 6]  127 	mov	*___fsadd_sloc0_1_0,*___fsadd_sloc1_1_0
   0020 B6*05         [ 3]  128 	lda	*(___fsadd_sloc1_1_0 + 1)
   0022 BE*04         [ 3]  129 	ldx	*___fsadd_sloc1_1_0
   0024 48            [ 1]  130 	lsla
   0025 9F            [ 1]  131 	txa
   0026 49            [ 1]  132 	rola
   0027 5F            [ 1]  133 	clrx
   0028 59            [ 1]  134 	rolx
   0029 B7*0B         [ 3]  135 	sta	*(___fsadd_sloc2_1_0 + 3)
   002B BF*0A         [ 3]  136 	stx	*(___fsadd_sloc2_1_0 + 2)
   002D 6E 00*09      [ 4]  137 	mov	#0x00,*(___fsadd_sloc2_1_0 + 1)
   0030 6E 00*08      [ 4]  138 	mov	#0x00,*___fsadd_sloc2_1_0
   0033 B6*0B         [ 3]  139 	lda	*(___fsadd_sloc2_1_0 + 3)
   0035 BE*0A         [ 3]  140 	ldx	*(___fsadd_sloc2_1_0 + 2)
   0037 C7r00r13      [ 4]  141 	sta	(___fsadd_exp2_65536_21 + 1)
   003A 87            [ 2]  142 	psha
   003B 4F            [ 1]  143 	clra
   003C C7r00r12      [ 4]  144 	sta	___fsadd_exp2_65536_21
   003F 86            [ 3]  145 	pula
                            146 ;../_fsadd.c:180: mant2 = MANT (*pfl2) << 4;
   0040 4E*03*0B      [ 6]  147 	mov	*(___fsadd_sloc0_1_0 + 3),*(___fsadd_sloc2_1_0 + 3)
   0043 4E*02*0A      [ 6]  148 	mov	*(___fsadd_sloc0_1_0 + 2),*(___fsadd_sloc2_1_0 + 2)
   0046 4E*01*09      [ 6]  149 	mov	*(___fsadd_sloc0_1_0 + 1),*(___fsadd_sloc2_1_0 + 1)
   0049 6E 00*08      [ 4]  150 	mov	#0x00,*___fsadd_sloc2_1_0
   004C 1E*09         [ 4]  151 	bset	#7,*(___fsadd_sloc2_1_0 + 1)
   004E B6*09         [ 3]  152 	lda	*(___fsadd_sloc2_1_0 + 1)
   0050 BE*08         [ 3]  153 	ldx	*___fsadd_sloc2_1_0
   0052 48            [ 1]  154 	lsla
   0053 59            [ 1]  155 	rolx
   0054 48            [ 1]  156 	lsla
   0055 59            [ 1]  157 	rolx
   0056 48            [ 1]  158 	lsla
   0057 59            [ 1]  159 	rolx
   0058 48            [ 1]  160 	lsla
   0059 59            [ 1]  161 	rolx
   005A B7*09         [ 3]  162 	sta	*(___fsadd_sloc2_1_0 + 1)
   005C BF*08         [ 3]  163 	stx	*___fsadd_sloc2_1_0
   005E B6*0A         [ 3]  164 	lda	*(___fsadd_sloc2_1_0 + 2)
   0060 62            [ 1]  165 	nsa	
   0061 A4 0F         [ 2]  166 	and	#0x0f
   0063 BA*09         [ 3]  167 	ora	*(___fsadd_sloc2_1_0 + 1)
   0065 B7*09         [ 3]  168 	sta	*(___fsadd_sloc2_1_0 + 1)
   0067 B6*0B         [ 3]  169 	lda	*(___fsadd_sloc2_1_0 + 3)
   0069 BE*0A         [ 3]  170 	ldx	*(___fsadd_sloc2_1_0 + 2)
   006B 48            [ 1]  171 	lsla
   006C 59            [ 1]  172 	rolx
   006D 48            [ 1]  173 	lsla
   006E 59            [ 1]  174 	rolx
   006F 48            [ 1]  175 	lsla
   0070 59            [ 1]  176 	rolx
   0071 48            [ 1]  177 	lsla
   0072 59            [ 1]  178 	rolx
   0073 B7*0B         [ 3]  179 	sta	*(___fsadd_sloc2_1_0 + 3)
   0075 BF*0A         [ 3]  180 	stx	*(___fsadd_sloc2_1_0 + 2)
   0077 B6*08         [ 3]  181 	lda	*___fsadd_sloc2_1_0
   0079 C7r00r0C      [ 4]  182 	sta	___fsadd_mant2_65536_21
   007C B6*09         [ 3]  183 	lda	*(___fsadd_sloc2_1_0 + 1)
   007E C7r00r0D      [ 4]  184 	sta	(___fsadd_mant2_65536_21 + 1)
   0081 B6*0A         [ 3]  185 	lda	*(___fsadd_sloc2_1_0 + 2)
   0083 C7r00r0E      [ 4]  186 	sta	(___fsadd_mant2_65536_21 + 2)
   0086 B6*0B         [ 3]  187 	lda	*(___fsadd_sloc2_1_0 + 3)
   0088 C7r00r0F      [ 4]  188 	sta	(___fsadd_mant2_65536_21 + 3)
                            189 ;../_fsadd.c:181: if (SIGN (*pfl2))
   008B B6*04         [ 3]  190 	lda	*___fsadd_sloc1_1_0
   008D 49            [ 1]  191 	rola
   008E 4F            [ 1]  192 	clra
   008F 49            [ 1]  193 	rola
   0090 4D            [ 1]  194 	tsta
   0091 27 18         [ 3]  195 	beq	00102$
                            196 ;../_fsadd.c:182: mant2 = -mant2;
   0093 4F            [ 1]  197 	clra
   0094 B0*0B         [ 3]  198 	sub	*(___fsadd_sloc2_1_0 + 3)
   0096 C7r00r0F      [ 4]  199 	sta	(___fsadd_mant2_65536_21 + 3)
   0099 4F            [ 1]  200 	clra
   009A B2*0A         [ 3]  201 	sbc	*(___fsadd_sloc2_1_0 + 2)
   009C C7r00r0E      [ 4]  202 	sta	(___fsadd_mant2_65536_21 + 2)
   009F 4F            [ 1]  203 	clra
   00A0 B2*09         [ 3]  204 	sbc	*(___fsadd_sloc2_1_0 + 1)
   00A2 C7r00r0D      [ 4]  205 	sta	(___fsadd_mant2_65536_21 + 1)
   00A5 4F            [ 1]  206 	clra
   00A6 B2*08         [ 3]  207 	sbc	*___fsadd_sloc2_1_0
   00A8 C7r00r0C      [ 4]  208 	sta	___fsadd_mant2_65536_21
   00AB                     209 00102$:
                            210 ;../_fsadd.c:184: if (!*pfl2)
   00AB B6*00         [ 3]  211 	lda	*___fsadd_sloc0_1_0
   00AD BA*01         [ 3]  212 	ora	*(___fsadd_sloc0_1_0 + 1)
   00AF BA*02         [ 3]  213 	ora	*(___fsadd_sloc0_1_0 + 2)
   00B1 BA*03         [ 3]  214 	ora	*(___fsadd_sloc0_1_0 + 3)
   00B3 26 11         [ 3]  215 	bne	00104$
                            216 ;../_fsadd.c:185: return (a1);
   00B5 C6r00r00      [ 4]  217 	lda	___fsadd_PARM_1
   00B8 B7*00         [ 3]  218 	sta	*___SDCC_hc08_ret3
   00BA C6r00r01      [ 4]  219 	lda	(___fsadd_PARM_1 + 1)
   00BD B7*00         [ 3]  220 	sta	*___SDCC_hc08_ret2
   00BF CEr00r02      [ 4]  221 	ldx	(___fsadd_PARM_1 + 2)
   00C2 C6r00r03      [ 4]  222 	lda	(___fsadd_PARM_1 + 3)
   00C5 81            [ 6]  223 	rts
   00C6                     224 00104$:
                            225 ;../_fsadd.c:187: pfl1 = (long _AUTOMEM *)&a1;
                            226 ;../_fsadd.c:188: exp1 = EXP (*pfl1);
   00C6 C6r00r00      [ 4]  227 	lda	___fsadd_PARM_1
   00C9 B7*08         [ 3]  228 	sta	*___fsadd_sloc2_1_0
   00CB C6r00r01      [ 4]  229 	lda	(___fsadd_PARM_1 + 1)
   00CE B7*09         [ 3]  230 	sta	*(___fsadd_sloc2_1_0 + 1)
   00D0 C6r00r02      [ 4]  231 	lda	(___fsadd_PARM_1 + 2)
   00D3 B7*0A         [ 3]  232 	sta	*(___fsadd_sloc2_1_0 + 2)
   00D5 C6r00r03      [ 4]  233 	lda	(___fsadd_PARM_1 + 3)
   00D8 B7*0B         [ 3]  234 	sta	*(___fsadd_sloc2_1_0 + 3)
   00DA 4E*0B*07      [ 6]  235 	mov	*(___fsadd_sloc2_1_0 + 3),*(___fsadd_sloc1_1_0 + 3)
   00DD 4E*0A*06      [ 6]  236 	mov	*(___fsadd_sloc2_1_0 + 2),*(___fsadd_sloc1_1_0 + 2)
   00E0 4E*09*05      [ 6]  237 	mov	*(___fsadd_sloc2_1_0 + 1),*(___fsadd_sloc1_1_0 + 1)
   00E3 4E*08*04      [ 6]  238 	mov	*___fsadd_sloc2_1_0,*___fsadd_sloc1_1_0
   00E6 B6*05         [ 3]  239 	lda	*(___fsadd_sloc1_1_0 + 1)
   00E8 BE*04         [ 3]  240 	ldx	*___fsadd_sloc1_1_0
   00EA 48            [ 1]  241 	lsla
   00EB 9F            [ 1]  242 	txa
   00EC 49            [ 1]  243 	rola
   00ED 5F            [ 1]  244 	clrx
   00EE 59            [ 1]  245 	rolx
   00EF B7*03         [ 3]  246 	sta	*(___fsadd_sloc0_1_0 + 3)
   00F1 BF*02         [ 3]  247 	stx	*(___fsadd_sloc0_1_0 + 2)
   00F3 6E 00*01      [ 4]  248 	mov	#0x00,*(___fsadd_sloc0_1_0 + 1)
   00F6 6E 00*00      [ 4]  249 	mov	#0x00,*___fsadd_sloc0_1_0
   00F9 B6*03         [ 3]  250 	lda	*(___fsadd_sloc0_1_0 + 3)
   00FB BE*02         [ 3]  251 	ldx	*(___fsadd_sloc0_1_0 + 2)
   00FD B7*01         [ 3]  252 	sta	*(___fsadd_sloc0_1_0 + 1)
   00FF 6E 00*00      [ 4]  253 	mov	#0x00,*___fsadd_sloc0_1_0
                            254 ;../_fsadd.c:189: mant1 = MANT (*pfl1) << 4;
   0102 4E*0B*0F      [ 6]  255 	mov	*(___fsadd_sloc2_1_0 + 3),*(___fsadd_sloc3_1_0 + 3)
   0105 4E*0A*0E      [ 6]  256 	mov	*(___fsadd_sloc2_1_0 + 2),*(___fsadd_sloc3_1_0 + 2)
   0108 4E*09*0D      [ 6]  257 	mov	*(___fsadd_sloc2_1_0 + 1),*(___fsadd_sloc3_1_0 + 1)
   010B 6E 00*0C      [ 4]  258 	mov	#0x00,*___fsadd_sloc3_1_0
   010E 1E*0D         [ 4]  259 	bset	#7,*(___fsadd_sloc3_1_0 + 1)
   0110 B6*0D         [ 3]  260 	lda	*(___fsadd_sloc3_1_0 + 1)
   0112 BE*0C         [ 3]  261 	ldx	*___fsadd_sloc3_1_0
   0114 48            [ 1]  262 	lsla
   0115 59            [ 1]  263 	rolx
   0116 48            [ 1]  264 	lsla
   0117 59            [ 1]  265 	rolx
   0118 48            [ 1]  266 	lsla
   0119 59            [ 1]  267 	rolx
   011A 48            [ 1]  268 	lsla
   011B 59            [ 1]  269 	rolx
   011C B7*0D         [ 3]  270 	sta	*(___fsadd_sloc3_1_0 + 1)
   011E BF*0C         [ 3]  271 	stx	*___fsadd_sloc3_1_0
   0120 B6*0E         [ 3]  272 	lda	*(___fsadd_sloc3_1_0 + 2)
   0122 62            [ 1]  273 	nsa	
   0123 A4 0F         [ 2]  274 	and	#0x0f
   0125 BA*0D         [ 3]  275 	ora	*(___fsadd_sloc3_1_0 + 1)
   0127 B7*0D         [ 3]  276 	sta	*(___fsadd_sloc3_1_0 + 1)
   0129 B6*0F         [ 3]  277 	lda	*(___fsadd_sloc3_1_0 + 3)
   012B BE*0E         [ 3]  278 	ldx	*(___fsadd_sloc3_1_0 + 2)
   012D 48            [ 1]  279 	lsla
   012E 59            [ 1]  280 	rolx
   012F 48            [ 1]  281 	lsla
   0130 59            [ 1]  282 	rolx
   0131 48            [ 1]  283 	lsla
   0132 59            [ 1]  284 	rolx
   0133 48            [ 1]  285 	lsla
   0134 59            [ 1]  286 	rolx
   0135 B7*0F         [ 3]  287 	sta	*(___fsadd_sloc3_1_0 + 3)
   0137 BF*0E         [ 3]  288 	stx	*(___fsadd_sloc3_1_0 + 2)
   0139 B6*0C         [ 3]  289 	lda	*___fsadd_sloc3_1_0
   013B C7r00r08      [ 4]  290 	sta	___fsadd_mant1_65536_21
   013E B6*0D         [ 3]  291 	lda	*(___fsadd_sloc3_1_0 + 1)
   0140 C7r00r09      [ 4]  292 	sta	(___fsadd_mant1_65536_21 + 1)
   0143 B6*0E         [ 3]  293 	lda	*(___fsadd_sloc3_1_0 + 2)
   0145 C7r00r0A      [ 4]  294 	sta	(___fsadd_mant1_65536_21 + 2)
   0148 B6*0F         [ 3]  295 	lda	*(___fsadd_sloc3_1_0 + 3)
   014A C7r00r0B      [ 4]  296 	sta	(___fsadd_mant1_65536_21 + 3)
                            297 ;../_fsadd.c:190: if (SIGN(*pfl1))
   014D B6*04         [ 3]  298 	lda	*___fsadd_sloc1_1_0
   014F 49            [ 1]  299 	rola
   0150 4F            [ 1]  300 	clra
   0151 49            [ 1]  301 	rola
   0152 4D            [ 1]  302 	tsta
   0153 27 1B         [ 3]  303 	beq	00108$
                            304 ;../_fsadd.c:191: if (*pfl1 & 0x80000000)
   0155 0F*08 18      [ 5]  305 	brclr	#7,*___fsadd_sloc2_1_0,00108$
                            306 ;../_fsadd.c:192: mant1 = -mant1;
   0158 4F            [ 1]  307 	clra
   0159 B0*0F         [ 3]  308 	sub	*(___fsadd_sloc3_1_0 + 3)
   015B C7r00r0B      [ 4]  309 	sta	(___fsadd_mant1_65536_21 + 3)
   015E 4F            [ 1]  310 	clra
   015F B2*0E         [ 3]  311 	sbc	*(___fsadd_sloc3_1_0 + 2)
   0161 C7r00r0A      [ 4]  312 	sta	(___fsadd_mant1_65536_21 + 2)
   0164 4F            [ 1]  313 	clra
   0165 B2*0D         [ 3]  314 	sbc	*(___fsadd_sloc3_1_0 + 1)
   0167 C7r00r09      [ 4]  315 	sta	(___fsadd_mant1_65536_21 + 1)
   016A 4F            [ 1]  316 	clra
   016B B2*0C         [ 3]  317 	sbc	*___fsadd_sloc3_1_0
   016D C7r00r08      [ 4]  318 	sta	___fsadd_mant1_65536_21
   0170                     319 00108$:
                            320 ;../_fsadd.c:194: if (!*pfl1)
   0170 B6*08         [ 3]  321 	lda	*___fsadd_sloc2_1_0
   0172 BA*09         [ 3]  322 	ora	*(___fsadd_sloc2_1_0 + 1)
   0174 BA*0A         [ 3]  323 	ora	*(___fsadd_sloc2_1_0 + 2)
   0176 BA*0B         [ 3]  324 	ora	*(___fsadd_sloc2_1_0 + 3)
   0178 26 11         [ 3]  325 	bne	00110$
                            326 ;../_fsadd.c:195: return (a2);
   017A C6r00r04      [ 4]  327 	lda	___fsadd_PARM_2
   017D B7*00         [ 3]  328 	sta	*___SDCC_hc08_ret3
   017F C6r00r05      [ 4]  329 	lda	(___fsadd_PARM_2 + 1)
   0182 B7*00         [ 3]  330 	sta	*___SDCC_hc08_ret2
   0184 CEr00r06      [ 4]  331 	ldx	(___fsadd_PARM_2 + 2)
   0187 C6r00r07      [ 4]  332 	lda	(___fsadd_PARM_2 + 3)
   018A 81            [ 6]  333 	rts
   018B                     334 00110$:
                            335 ;../_fsadd.c:197: expd = exp1 - exp2;
   018B B6*01         [ 3]  336 	lda	*(___fsadd_sloc0_1_0 + 1)
   018D C0r00r13      [ 4]  337 	sub	(___fsadd_exp2_65536_21 + 1)
   0190 97            [ 1]  338 	tax
   0191 B6*00         [ 3]  339 	lda	*___fsadd_sloc0_1_0
   0193 C2r00r12      [ 4]  340 	sbc	___fsadd_exp2_65536_21
   0196 87            [ 2]  341 	psha
   0197 8A            [ 3]  342 	pulh
                            343 ;../_fsadd.c:198: if (expd > 25)
   0198 65 00 19      [ 3]  344 	cphx	#0x0019
   019B 93 11         [ 3]  345 	ble	00112$
                            346 ;../_fsadd.c:199: return (a1);
   019D C6r00r00      [ 4]  347 	lda	___fsadd_PARM_1
   01A0 B7*00         [ 3]  348 	sta	*___SDCC_hc08_ret3
   01A2 C6r00r01      [ 4]  349 	lda	(___fsadd_PARM_1 + 1)
   01A5 B7*00         [ 3]  350 	sta	*___SDCC_hc08_ret2
   01A7 CEr00r02      [ 4]  351 	ldx	(___fsadd_PARM_1 + 2)
   01AA C6r00r03      [ 4]  352 	lda	(___fsadd_PARM_1 + 3)
   01AD 81            [ 6]  353 	rts
   01AE                     354 00112$:
                            355 ;../_fsadd.c:200: if (expd < -25)
   01AE 65 FF E7      [ 3]  356 	cphx	#0xffe7
   01B1 90 11         [ 3]  357 	bge	00114$
                            358 ;../_fsadd.c:201: return (a2);
   01B3 C6r00r04      [ 4]  359 	lda	___fsadd_PARM_2
   01B6 B7*00         [ 3]  360 	sta	*___SDCC_hc08_ret3
   01B8 C6r00r05      [ 4]  361 	lda	(___fsadd_PARM_2 + 1)
   01BB B7*00         [ 3]  362 	sta	*___SDCC_hc08_ret2
   01BD CEr00r06      [ 4]  363 	ldx	(___fsadd_PARM_2 + 2)
   01C0 C6r00r07      [ 4]  364 	lda	(___fsadd_PARM_2 + 3)
   01C3 81            [ 6]  365 	rts
   01C4                     366 00114$:
                            367 ;../_fsadd.c:203: if (expd < 0)
   01C4 65 00 00      [ 3]  368 	cphx	#0x0000
   01C7 90 3F         [ 3]  369 	bge	00116$
                            370 ;../_fsadd.c:205: expd = -expd;
   01C9 4F            [ 1]  371 	clra
   01CA 89            [ 2]  372 	pshx
   01CB 9E E0 01      [ 4]  373 	sub	1,s
   01CE A7 01         [ 2]  374 	ais	#1
   01D0 97            [ 1]  375 	tax
   01D1 4F            [ 1]  376 	clra
   01D2 8B            [ 2]  377 	pshh
   01D3 9E E2 01      [ 4]  378 	sbc	1,s
   01D6 A7 01         [ 2]  379 	ais	#1
   01D8 87            [ 2]  380 	psha
   01D9 8A            [ 3]  381 	pulh
                            382 ;../_fsadd.c:206: exp1 += expd;
   01DA 9F            [ 1]  383 	txa
   01DB BB*01         [ 3]  384 	add	*(___fsadd_sloc0_1_0 + 1)
   01DD B7*01         [ 3]  385 	sta	*(___fsadd_sloc0_1_0 + 1)
   01DF 8B            [ 2]  386 	pshh
   01E0 86            [ 3]  387 	pula
   01E1 B9*00         [ 3]  388 	adc	*___fsadd_sloc0_1_0
   01E3 B7*00         [ 3]  389 	sta	*___fsadd_sloc0_1_0
                            390 ;../_fsadd.c:207: mant1 >>= expd;
   01E5 5D            [ 1]  391 	tstx
   01E6 27 1E         [ 3]  392 	beq	00249$
   01E8                     393 00248$:
   01E8 C6r00r08      [ 4]  394 	lda	___fsadd_mant1_65536_21
   01EB 47            [ 1]  395 	asra
   01EC C7r00r08      [ 4]  396 	sta	___fsadd_mant1_65536_21
   01EF C6r00r09      [ 4]  397 	lda	(___fsadd_mant1_65536_21 + 1)
   01F2 46            [ 1]  398 	rora
   01F3 C7r00r09      [ 4]  399 	sta	(___fsadd_mant1_65536_21 + 1)
   01F6 C6r00r0A      [ 4]  400 	lda	(___fsadd_mant1_65536_21 + 2)
   01F9 46            [ 1]  401 	rora
   01FA C7r00r0A      [ 4]  402 	sta	(___fsadd_mant1_65536_21 + 2)
   01FD C6r00r0B      [ 4]  403 	lda	(___fsadd_mant1_65536_21 + 3)
   0200 46            [ 1]  404 	rora
   0201 C7r00r0B      [ 4]  405 	sta	(___fsadd_mant1_65536_21 + 3)
   0204 5B E2         [ 4]  406 	dbnzx	00248$
   0206                     407 00249$:
   0206 20 21         [ 3]  408 	bra	00117$
   0208                     409 00116$:
                            410 ;../_fsadd.c:211: mant2 >>= expd;
   0208 5D            [ 1]  411 	tstx
   0209 27 1E         [ 3]  412 	beq	00251$
   020B                     413 00250$:
   020B C6r00r0C      [ 4]  414 	lda	___fsadd_mant2_65536_21
   020E 47            [ 1]  415 	asra
   020F C7r00r0C      [ 4]  416 	sta	___fsadd_mant2_65536_21
   0212 C6r00r0D      [ 4]  417 	lda	(___fsadd_mant2_65536_21 + 1)
   0215 46            [ 1]  418 	rora
   0216 C7r00r0D      [ 4]  419 	sta	(___fsadd_mant2_65536_21 + 1)
   0219 C6r00r0E      [ 4]  420 	lda	(___fsadd_mant2_65536_21 + 2)
   021C 46            [ 1]  421 	rora
   021D C7r00r0E      [ 4]  422 	sta	(___fsadd_mant2_65536_21 + 2)
   0220 C6r00r0F      [ 4]  423 	lda	(___fsadd_mant2_65536_21 + 3)
   0223 46            [ 1]  424 	rora
   0224 C7r00r0F      [ 4]  425 	sta	(___fsadd_mant2_65536_21 + 3)
   0227 5B E2         [ 4]  426 	dbnzx	00250$
   0229                     427 00251$:
   0229                     428 00117$:
                            429 ;../_fsadd.c:213: mant1 += mant2;
   0229 45r00r08      [ 3]  430 	ldhx	#___fsadd_mant1_65536_21
   022C E6 03         [ 3]  431 	lda	3,x
   022E CBr00r0F      [ 4]  432 	add	(___fsadd_mant2_65536_21 + 3)
   0231 E7 03         [ 3]  433 	sta	3,x
   0233 E6 02         [ 3]  434 	lda	2,x
   0235 C9r00r0E      [ 4]  435 	adc	(___fsadd_mant2_65536_21 + 2)
   0238 E7 02         [ 3]  436 	sta	2,x
   023A E6 01         [ 3]  437 	lda	1,x
   023C C9r00r0D      [ 4]  438 	adc	(___fsadd_mant2_65536_21 + 1)
   023F E7 01         [ 3]  439 	sta	1,x
   0241 F6            [ 3]  440 	lda	,x
   0242 C9r00r0C      [ 4]  441 	adc	___fsadd_mant2_65536_21
   0245 F7            [ 2]  442 	sta	,x
                            443 ;../_fsadd.c:215: sign = false;
   0246 4F            [ 1]  444 	clra
   0247 C7r00r14      [ 4]  445 	sta	___fsadd_sign_65536_21
                            446 ;../_fsadd.c:217: if (mant1 < 0)
   024A C6r00r08      [ 4]  447 	lda	___fsadd_mant1_65536_21
   024D A0 00         [ 2]  448 	sub	#0x00
   024F 90 23         [ 3]  449 	bge	00121$
                            450 ;../_fsadd.c:219: mant1 = -mant1;
   0251 4F            [ 1]  451 	clra
   0252 C0r00r0B      [ 4]  452 	sub	(___fsadd_mant1_65536_21 + 3)
   0255 C7r00r0B      [ 4]  453 	sta	(___fsadd_mant1_65536_21 + 3)
   0258 4F            [ 1]  454 	clra
   0259 C2r00r0A      [ 4]  455 	sbc	(___fsadd_mant1_65536_21 + 2)
   025C C7r00r0A      [ 4]  456 	sta	(___fsadd_mant1_65536_21 + 2)
   025F 4F            [ 1]  457 	clra
   0260 C2r00r09      [ 4]  458 	sbc	(___fsadd_mant1_65536_21 + 1)
   0263 C7r00r09      [ 4]  459 	sta	(___fsadd_mant1_65536_21 + 1)
   0266 4F            [ 1]  460 	clra
   0267 C2r00r08      [ 4]  461 	sbc	___fsadd_mant1_65536_21
   026A C7r00r08      [ 4]  462 	sta	___fsadd_mant1_65536_21
                            463 ;../_fsadd.c:220: sign = true;
   026D A6 01         [ 2]  464 	lda	#0x01
   026F C7r00r14      [ 4]  465 	sta	___fsadd_sign_65536_21
   0272 20 15         [ 3]  466 	bra	00154$
   0274                     467 00121$:
                            468 ;../_fsadd.c:222: else if (!mant1)
   0274 C6r00r08      [ 4]  469 	lda	___fsadd_mant1_65536_21
   0277 CAr00r09      [ 4]  470 	ora	(___fsadd_mant1_65536_21 + 1)
   027A CAr00r0A      [ 4]  471 	ora	(___fsadd_mant1_65536_21 + 2)
   027D CAr00r0B      [ 4]  472 	ora	(___fsadd_mant1_65536_21 + 3)
   0280 26 07         [ 3]  473 	bne	00154$
                            474 ;../_fsadd.c:223: return (0);
   0282 4F            [ 1]  475 	clra
   0283 97            [ 1]  476 	tax
   0284 B7*00         [ 3]  477 	sta	*___SDCC_hc08_ret2
   0286 B7*00         [ 3]  478 	sta	*___SDCC_hc08_ret3
   0288 81            [ 6]  479 	rts
                            480 ;../_fsadd.c:226: while (mant1 < (HIDDEN<<4)) {
   0289                     481 00154$:
   0289 4E*00*0C      [ 6]  482 	mov	*___fsadd_sloc0_1_0,*___fsadd_sloc3_1_0
   028C 4E*01*0D      [ 6]  483 	mov	*(___fsadd_sloc0_1_0 + 1),*(___fsadd_sloc3_1_0 + 1)
   028F                     484 00123$:
   028F 32r00r0A      [ 5]  485 	ldhx	(___fsadd_mant1_65536_21 + 2)
   0292 35*0A         [ 4]  486 	sthx	*(___fsadd_sloc2_1_0 + 2)
   0294 32r00r08      [ 5]  487 	ldhx	___fsadd_mant1_65536_21
   0297 35*08         [ 4]  488 	sthx	*___fsadd_sloc2_1_0
   0299 B6*08         [ 3]  489 	lda	*___fsadd_sloc2_1_0
   029B A0 08         [ 2]  490 	sub	#0x08
   029D 24 24         [ 3]  491 	bcc	00157$
                            492 ;../_fsadd.c:227: mant1 <<= 1;
   029F C6r00r0B      [ 4]  493 	lda	(___fsadd_mant1_65536_21 + 3)
   02A2 CEr00r0A      [ 4]  494 	ldx	(___fsadd_mant1_65536_21 + 2)
   02A5 48            [ 1]  495 	lsla
   02A6 59            [ 1]  496 	rolx
   02A7 C7r00r0B      [ 4]  497 	sta	(___fsadd_mant1_65536_21 + 3)
   02AA CFr00r0A      [ 4]  498 	stx	(___fsadd_mant1_65536_21 + 2)
   02AD C6r00r09      [ 4]  499 	lda	(___fsadd_mant1_65536_21 + 1)
   02B0 CEr00r08      [ 4]  500 	ldx	___fsadd_mant1_65536_21
   02B3 49            [ 1]  501 	rola
   02B4 59            [ 1]  502 	rolx
   02B5 C7r00r09      [ 4]  503 	sta	(___fsadd_mant1_65536_21 + 1)
   02B8 CFr00r08      [ 4]  504 	stx	___fsadd_mant1_65536_21
                            505 ;../_fsadd.c:228: exp1--;
   02BB 55*0C         [ 4]  506 	ldhx	*___fsadd_sloc3_1_0
   02BD AF FF         [ 2]  507 	aix	#-1
   02BF 35*0C         [ 4]  508 	sthx	*___fsadd_sloc3_1_0
   02C1 20 CC         [ 3]  509 	bra	00123$
                            510 ;../_fsadd.c:232: while (mant1 & 0xf0000000) {
   02C3                     511 00157$:
   02C3 55*0C         [ 4]  512 	ldhx	*___fsadd_sloc3_1_0
   02C5                     513 00128$:
   02C5 C6r00r08      [ 4]  514 	lda	___fsadd_mant1_65536_21
   02C8 A5 F0         [ 2]  515 	bit	#0xf0
   02CA 27 4C         [ 3]  516 	beq	00163$
                            517 ;../_fsadd.c:233: if (mant1&1)
   02CC C6r00r0B      [ 4]  518 	lda	(___fsadd_mant1_65536_21 + 3)
   02CF A5 01         [ 2]  519 	bit	#0x01
   02D1 27 23         [ 3]  520 	beq	00127$
                            521 ;../_fsadd.c:234: mant1 += 2;
   02D3 C6r00r0B      [ 4]  522 	lda	(___fsadd_mant1_65536_21 + 3)
   02D6 AB 02         [ 2]  523 	add	#0x02
   02D8 C7r00r0B      [ 4]  524 	sta	(___fsadd_mant1_65536_21 + 3)
   02DB 24 19         [ 3]  525 	bcc	00258$
   02DD C6r00r0A      [ 4]  526 	lda	(___fsadd_mant1_65536_21 + 2)
   02E0 4C            [ 1]  527 	inca
   02E1 C7r00r0A      [ 4]  528 	sta	(___fsadd_mant1_65536_21 + 2)
   02E4 26 10         [ 3]  529 	bne	00258$
   02E6 C6r00r09      [ 4]  530 	lda	(___fsadd_mant1_65536_21 + 1)
   02E9 4C            [ 1]  531 	inca
   02EA C7r00r09      [ 4]  532 	sta	(___fsadd_mant1_65536_21 + 1)
   02ED 26 07         [ 3]  533 	bne	00258$
   02EF C6r00r08      [ 4]  534 	lda	___fsadd_mant1_65536_21
   02F2 4C            [ 1]  535 	inca
   02F3 C7r00r08      [ 4]  536 	sta	___fsadd_mant1_65536_21
   02F6                     537 00258$:
   02F6                     538 00127$:
                            539 ;../_fsadd.c:235: mant1 >>= 1;
   02F6 89            [ 2]  540 	pshx
   02F7 C6r00r09      [ 4]  541 	lda	(___fsadd_mant1_65536_21 + 1)
   02FA CEr00r08      [ 4]  542 	ldx	___fsadd_mant1_65536_21
   02FD 57            [ 1]  543 	asrx
   02FE 46            [ 1]  544 	rora
   02FF C7r00r09      [ 4]  545 	sta	(___fsadd_mant1_65536_21 + 1)
   0302 CFr00r08      [ 4]  546 	stx	___fsadd_mant1_65536_21
   0305 C6r00r0B      [ 4]  547 	lda	(___fsadd_mant1_65536_21 + 3)
   0308 CEr00r0A      [ 4]  548 	ldx	(___fsadd_mant1_65536_21 + 2)
   030B 56            [ 1]  549 	rorx
   030C 46            [ 1]  550 	rora
   030D C7r00r0B      [ 4]  551 	sta	(___fsadd_mant1_65536_21 + 3)
   0310 CFr00r0A      [ 4]  552 	stx	(___fsadd_mant1_65536_21 + 2)
   0313 88            [ 3]  553 	pulx
                            554 ;../_fsadd.c:236: exp1++;
   0314 AF 01         [ 2]  555 	aix	#1
   0316 20 AD         [ 3]  556 	bra	00128$
   0318                     557 00163$:
   0318 96r00r10      [ 5]  558 	sthx	___fsadd_exp1_65536_21
                            559 ;../_fsadd.c:240: mant1 &= ~(HIDDEN<<4);
   031B C6r00r08      [ 4]  560 	lda	___fsadd_mant1_65536_21
   031E A4 F7         [ 2]  561 	and	#0xf7
   0320 C7r00r08      [ 4]  562 	sta	___fsadd_mant1_65536_21
                            563 ;../_fsadd.c:243: if (exp1 >= 0x100)
   0323 65 01 00      [ 3]  564 	cphx	#0x0100
   0326 91 30         [ 3]  565 	blt	00135$
                            566 ;../_fsadd.c:244: *pfl1 = (sign ? (SIGNBIT | __INFINITY) : __INFINITY);
   0328 C6r00r14      [ 4]  567 	lda	___fsadd_sign_65536_21
   032B 27 0B         [ 3]  568 	beq	00139$
   032D 45 FF 80      [ 3]  569 	ldhx	#0xff80
   0330 35*0C         [ 4]  570 	sthx	*___fsadd_sloc3_1_0
   0332 8C            [ 1]  571 	clrh
   0333 5F            [ 1]  572 	clrx
   0334 35*0E         [ 4]  573 	sthx	*(___fsadd_sloc3_1_0 + 2)
   0336 20 09         [ 3]  574 	bra	00140$
   0338                     575 00139$:
   0338 45 7F 80      [ 3]  576 	ldhx	#0x7f80
   033B 35*0C         [ 4]  577 	sthx	*___fsadd_sloc3_1_0
   033D 8C            [ 1]  578 	clrh
   033E 5F            [ 1]  579 	clrx
   033F 35*0E         [ 4]  580 	sthx	*(___fsadd_sloc3_1_0 + 2)
   0341                     581 00140$:
   0341 B6*0C         [ 3]  582 	lda	*___fsadd_sloc3_1_0
   0343 C7r00r00      [ 4]  583 	sta	___fsadd_PARM_1
   0346 B6*0D         [ 3]  584 	lda	*(___fsadd_sloc3_1_0 + 1)
   0348 C7r00r01      [ 4]  585 	sta	(___fsadd_PARM_1 + 1)
   034B B6*0E         [ 3]  586 	lda	*(___fsadd_sloc3_1_0 + 2)
   034D C7r00r02      [ 4]  587 	sta	(___fsadd_PARM_1 + 2)
   0350 B6*0F         [ 3]  588 	lda	*(___fsadd_sloc3_1_0 + 3)
   0352 C7r00r03      [ 4]  589 	sta	(___fsadd_PARM_1 + 3)
   0355 CCr04r19      [ 4]  590 	jmp	00136$
   0358                     591 00135$:
                            592 ;../_fsadd.c:245: else if (exp1 < 0)
   0358 65 00 00      [ 3]  593 	cphx	#0x0000
   035B 90 10         [ 3]  594 	bge	00132$
                            595 ;../_fsadd.c:246: *pfl1 = 0;
   035D 4F            [ 1]  596 	clra
   035E C7r00r00      [ 4]  597 	sta	___fsadd_PARM_1
   0361 C7r00r01      [ 4]  598 	sta	(___fsadd_PARM_1 + 1)
   0364 C7r00r02      [ 4]  599 	sta	(___fsadd_PARM_1 + 2)
   0367 C7r00r03      [ 4]  600 	sta	(___fsadd_PARM_1 + 3)
   036A CCr04r19      [ 4]  601 	jmp	00136$
   036D                     602 00132$:
                            603 ;../_fsadd.c:248: *pfl1 = PACK (sign ? SIGNBIT : 0 , exp1, mant1>>4);
   036D C6r00r14      [ 4]  604 	lda	___fsadd_sign_65536_21
   0370 27 0A         [ 3]  605 	beq	00141$
   0372 45 80 00      [ 3]  606 	ldhx	#0x8000
   0375 35*0C         [ 4]  607 	sthx	*___fsadd_sloc3_1_0
   0377 8C            [ 1]  608 	clrh
   0378 35*0E         [ 4]  609 	sthx	*(___fsadd_sloc3_1_0 + 2)
   037A 20 06         [ 3]  610 	bra	00142$
   037C                     611 00141$:
   037C 8C            [ 1]  612 	clrh
   037D 5F            [ 1]  613 	clrx
   037E 35*0C         [ 4]  614 	sthx	*___fsadd_sloc3_1_0
   0380 35*0E         [ 4]  615 	sthx	*(___fsadd_sloc3_1_0 + 2)
   0382                     616 00142$:
   0382 C6r00r11      [ 4]  617 	lda	(___fsadd_exp1_65536_21 + 1)
   0385 B7*0B         [ 3]  618 	sta	*(___fsadd_sloc2_1_0 + 3)
   0387 C6r00r10      [ 4]  619 	lda	___fsadd_exp1_65536_21
   038A B7*0A         [ 3]  620 	sta	*(___fsadd_sloc2_1_0 + 2)
   038C 49            [ 1]  621 	rola	
   038D 4F            [ 1]  622 	clra	
   038E A2 00         [ 2]  623 	sbc	#0x00
   0390 B7*09         [ 3]  624 	sta	*(___fsadd_sloc2_1_0 + 1)
   0392 B7*08         [ 3]  625 	sta	*___fsadd_sloc2_1_0
   0394 B6*0B         [ 3]  626 	lda	*(___fsadd_sloc2_1_0 + 3)
   0396 BE*0A         [ 3]  627 	ldx	*(___fsadd_sloc2_1_0 + 2)
   0398 54            [ 1]  628 	lsrx
   0399 46            [ 1]  629 	rora
   039A 97            [ 1]  630 	tax
   039B 4F            [ 1]  631 	clra
   039C 46            [ 1]  632 	rora
   039D B7*09         [ 3]  633 	sta	*(___fsadd_sloc2_1_0 + 1)
   039F BF*08         [ 3]  634 	stx	*___fsadd_sloc2_1_0
   03A1 6E 00*0B      [ 4]  635 	mov	#0x00,*(___fsadd_sloc2_1_0 + 3)
   03A4 6E 00*0A      [ 4]  636 	mov	#0x00,*(___fsadd_sloc2_1_0 + 2)
   03A7 B6*0F         [ 3]  637 	lda	*(___fsadd_sloc3_1_0 + 3)
   03A9 BA*0B         [ 3]  638 	ora	*(___fsadd_sloc2_1_0 + 3)
   03AB B7*0F         [ 3]  639 	sta	*(___fsadd_sloc3_1_0 + 3)
   03AD B6*0E         [ 3]  640 	lda	*(___fsadd_sloc3_1_0 + 2)
   03AF BA*0A         [ 3]  641 	ora	*(___fsadd_sloc2_1_0 + 2)
   03B1 B7*0E         [ 3]  642 	sta	*(___fsadd_sloc3_1_0 + 2)
   03B3 B6*0D         [ 3]  643 	lda	*(___fsadd_sloc3_1_0 + 1)
   03B5 BA*09         [ 3]  644 	ora	*(___fsadd_sloc2_1_0 + 1)
   03B7 B7*0D         [ 3]  645 	sta	*(___fsadd_sloc3_1_0 + 1)
   03B9 B6*0C         [ 3]  646 	lda	*___fsadd_sloc3_1_0
   03BB BA*08         [ 3]  647 	ora	*___fsadd_sloc2_1_0
   03BD B7*0C         [ 3]  648 	sta	*___fsadd_sloc3_1_0
   03BF C6r00r0B      [ 4]  649 	lda	(___fsadd_mant1_65536_21 + 3)
   03C2 CEr00r0A      [ 4]  650 	ldx	(___fsadd_mant1_65536_21 + 2)
   03C5 54            [ 1]  651 	lsrx
   03C6 46            [ 1]  652 	rora
   03C7 54            [ 1]  653 	lsrx
   03C8 46            [ 1]  654 	rora
   03C9 54            [ 1]  655 	lsrx
   03CA 46            [ 1]  656 	rora
   03CB 54            [ 1]  657 	lsrx
   03CC 46            [ 1]  658 	rora
   03CD B7*0B         [ 3]  659 	sta	*(___fsadd_sloc2_1_0 + 3)
   03CF BF*0A         [ 3]  660 	stx	*(___fsadd_sloc2_1_0 + 2)
   03D1 C6r00r09      [ 4]  661 	lda	(___fsadd_mant1_65536_21 + 1)
   03D4 62            [ 1]  662 	nsa	
   03D5 A4 F0         [ 2]  663 	and	#0xf0
   03D7 BA*0A         [ 3]  664 	ora	*(___fsadd_sloc2_1_0 + 2)
   03D9 B7*0A         [ 3]  665 	sta	*(___fsadd_sloc2_1_0 + 2)
   03DB C6r00r09      [ 4]  666 	lda	(___fsadd_mant1_65536_21 + 1)
   03DE CEr00r08      [ 4]  667 	ldx	___fsadd_mant1_65536_21
   03E1 57            [ 1]  668 	asrx
   03E2 46            [ 1]  669 	rora
   03E3 57            [ 1]  670 	asrx
   03E4 46            [ 1]  671 	rora
   03E5 57            [ 1]  672 	asrx
   03E6 46            [ 1]  673 	rora
   03E7 57            [ 1]  674 	asrx
   03E8 46            [ 1]  675 	rora
   03E9 B7*09         [ 3]  676 	sta	*(___fsadd_sloc2_1_0 + 1)
   03EB BF*08         [ 3]  677 	stx	*___fsadd_sloc2_1_0
   03ED B6*0F         [ 3]  678 	lda	*(___fsadd_sloc3_1_0 + 3)
   03EF BA*0B         [ 3]  679 	ora	*(___fsadd_sloc2_1_0 + 3)
   03F1 B7*0F         [ 3]  680 	sta	*(___fsadd_sloc3_1_0 + 3)
   03F3 B6*0E         [ 3]  681 	lda	*(___fsadd_sloc3_1_0 + 2)
   03F5 BA*0A         [ 3]  682 	ora	*(___fsadd_sloc2_1_0 + 2)
   03F7 B7*0E         [ 3]  683 	sta	*(___fsadd_sloc3_1_0 + 2)
   03F9 B6*0D         [ 3]  684 	lda	*(___fsadd_sloc3_1_0 + 1)
   03FB BA*09         [ 3]  685 	ora	*(___fsadd_sloc2_1_0 + 1)
   03FD B7*0D         [ 3]  686 	sta	*(___fsadd_sloc3_1_0 + 1)
   03FF B6*0C         [ 3]  687 	lda	*___fsadd_sloc3_1_0
   0401 BA*08         [ 3]  688 	ora	*___fsadd_sloc2_1_0
   0403 B7*0C         [ 3]  689 	sta	*___fsadd_sloc3_1_0
   0405 B6*0C         [ 3]  690 	lda	*___fsadd_sloc3_1_0
   0407 C7r00r00      [ 4]  691 	sta	___fsadd_PARM_1
   040A B6*0D         [ 3]  692 	lda	*(___fsadd_sloc3_1_0 + 1)
   040C C7r00r01      [ 4]  693 	sta	(___fsadd_PARM_1 + 1)
   040F B6*0E         [ 3]  694 	lda	*(___fsadd_sloc3_1_0 + 2)
   0411 C7r00r02      [ 4]  695 	sta	(___fsadd_PARM_1 + 2)
   0414 B6*0F         [ 3]  696 	lda	*(___fsadd_sloc3_1_0 + 3)
   0416 C7r00r03      [ 4]  697 	sta	(___fsadd_PARM_1 + 3)
   0419                     698 00136$:
                            699 ;../_fsadd.c:249: return (a1);
   0419 C6r00r00      [ 4]  700 	lda	___fsadd_PARM_1
   041C B7*00         [ 3]  701 	sta	*___SDCC_hc08_ret3
   041E C6r00r01      [ 4]  702 	lda	(___fsadd_PARM_1 + 1)
   0421 B7*00         [ 3]  703 	sta	*___SDCC_hc08_ret2
   0423 CEr00r02      [ 4]  704 	ldx	(___fsadd_PARM_1 + 2)
   0426 C6r00r03      [ 4]  705 	lda	(___fsadd_PARM_1 + 3)
                            706 ;../_fsadd.c:250: }
   0429 81            [ 6]  707 	rts
                            708 	.area CSEG    (CODE)
                            709 	.area CONST   (CODE)
                            710 	.area XINIT   (CODE)
                            711 	.area CABS    (ABS,CODE)
