============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Jun 11 2024  11:44:08 am
  Module:                 asy
  Technology library:     slow 
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                           
  Gate   Instances   Area  Library 
-----------------------------------
AND2X1           1   4.541    slow 
AOI21XL          1   4.541    slow 
DFFQX1           3  47.685    slow 
DFFQXL           1  15.895    slow 
NAND2XL          1   3.028    slow 
NOR2XL           5  15.138    slow 
NOR3X1           1   4.541    slow 
OAI21X1          1   4.541    slow 
-----------------------------------
total           14  99.911         


                                       
     Type      Instances  Area  Area % 
---------------------------------------
sequential             4 63.580   63.6 
logic                 10 36.331   36.4 
physical_cells         0  0.000    0.0 
---------------------------------------
total                 14 99.911  100.0 


