# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Projeto_PED_ULA.srcs/sources_1/new/TEST_BIN_TO_BCD.vhd" \

# Do not sort compile order
nosort
