0.7
2020.2
May 22 2024
19:03:11
D:/UESTC/2.2sum/loongson/exp6/myCPU/alu.v,1734342392,verilog,,D:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/testbench/async_ram.v,,alu,,,,,,,,
D:/UESTC/2.2sum/loongson/exp6/myCPU/mycpu_top.v,1734342392,verilog,,D:/UESTC/2.2sum/loongson/exp6/myCPU/regfile.v,,mycpu_top,,,,,,,,
D:/UESTC/2.2sum/loongson/exp6/myCPU/regfile.v,1734342394,verilog,,D:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/rtl/soc_lite_top.v,,regfile,,,,,,,,
D:/UESTC/2.2sum/loongson/exp6/myCPU/tools.v,1734342394,verilog,,D:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/testbench/mycpu_tb.v,,decoder_2_4;decoder_4_16;decoder_5_32;decoder_6_64,,,,,,,,
D:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/rtl/BRIDGE/bridge_1x2.v,1734342394,verilog,,D:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/rtl/CONFREG/confreg.v,,bridge_1x2,,,,,,,,
D:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/rtl/CONFREG/confreg.v,1734342394,verilog,,D:/UESTC/2.2sum/loongson/exp6/myCPU/mycpu_top.v,,confreg,,,,,,,,
D:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/rtl/soc_lite_top.v,1734342394,verilog,,D:/UESTC/2.2sum/loongson/exp6/myCPU/tools.v,,soc_lite_top,,,,,,,,
D:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/run_vivado/project/loongson.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
D:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/testbench/async_ram.v,1734342394,verilog,,D:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/rtl/BRIDGE/bridge_1x2.v,,async_ram;data_ram;inst_ram,,,,,,,,
D:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/testbench/mycpu_tb.v,1734342394,verilog,,,,tb_top,,,,,,,,
