// Seed: 1512234459
module module_0;
  wire id_1;
  assign module_2.id_2 = 0;
  parameter id_2 = "";
  wire [1 'h0 : 1] id_3;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    output uwire id_2,
    input supply1 id_3,
    output logic id_4
);
  wor [-1 : 'b0] id_6 = -1;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_4 <= -1;
  end
  always @(posedge -1'h0 or posedge -1);
endmodule
module module_2 #(
    parameter id_3 = 32'd77
) (
    input  uwire   id_0,
    input  uwire   id_1,
    output supply0 id_2,
    input  supply0 _id_3
);
  logic [id_3  *  1 'b0 : id_3] id_5;
  ;
  logic id_6;
  assign id_6 = 1;
  module_0 modCall_1 ();
endmodule
