<!doctype html><html lang=en-us dir=ltr><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><meta name=description content="Description # Updated version of the OrangeCrab, an electronics development board featuring a Lattice ECP5 FPGA, and DDR3 memory. Primarily designed to prototype RISCV SoC and evaluate custom peripherals.
This updated version improved the multiboot experience by connecting an FPGA I/O to the reset line.
This version was produced as a small batch for a GroupGets campaign.
Technical details # Here are the main details for the OrangeCrab (25F)"><meta name=theme-color media="(prefers-color-scheme: light)" content="#ffffff"><meta name=theme-color media="(prefers-color-scheme: dark)" content="#343a40"><meta name=color-scheme content="light dark"><meta property="og:title" content="Introduction"><meta property="og:description" content="Description # Updated version of the OrangeCrab, an electronics development board featuring a Lattice ECP5 FPGA, and DDR3 memory. Primarily designed to prototype RISCV SoC and evaluate custom peripherals.
This updated version improved the multiboot experience by connecting an FPGA I/O to the reset line.
This version was produced as a small batch for a GroupGets campaign.
Technical details # Here are the main details for the OrangeCrab (25F)"><meta property="og:type" content="article"><meta property="og:url" content="https://orangecrab-fpga.github.io/orangecrab-hardware/docs/r0.2/"><meta property="article:section" content="docs"><meta property="article:modified_time" content="2023-08-29T18:29:18+09:30"><title>Introduction | OrangeCrab</title><link rel=manifest href=/orangecrab-hardware/manifest.json><link rel=icon href=/orangecrab-hardware/favicon.png><link rel=stylesheet href=/orangecrab-hardware/book.min.7ebdd4a1b7bbb8c7d79fa9d98f6e624968d1cb784287b9c7e2f3e43b358353db.css integrity="sha256-fr3Uobe7uMfXn6nZj25iSWjRy3hCh7nH4vPkOzWDU9s=" crossorigin=anonymous><script defer src=/orangecrab-hardware/flexsearch.min.js></script>
<script defer src=/orangecrab-hardware/en.search.min.13b2b92cf7b3484376503726fb0824097e72c48236747a3bccb7b73149da8367.js integrity="sha256-E7K5LPezSEN2UDcm+wgkCX5yxII2dHo7zLe3MUnag2c=" crossorigin=anonymous></script></head><body dir=ltr><input type=checkbox class="hidden toggle" id=menu-control>
<input type=checkbox class="hidden toggle" id=toc-control><main class="container flex"><aside class=book-menu><div class=book-menu-content><nav><h2 class=book-brand><a class="flex align-center" href=/orangecrab-hardware/><span>OrangeCrab</span></a></h2><div class=book-search><input type=text id=book-search-input placeholder=Search aria-label=Search maxlength=64 data-hotkeys=s/><div class="book-search-spinner hidden"></div><ul id=book-search-results></ul></div><ul><li><a href=/orangecrab-hardware/>Hardware</a><ul><li><a href=/orangecrab-hardware/docs/r0.1/>r0.1</a></li><li><a href=/orangecrab-hardware/docs/r0.2/ class=active>r0.2</a></li><li><a href=/orangecrab-hardware/docs/r0.2.1/>r0.2.1</a></li></ul></li><li><a href=/orangecrab-hardware/docs/getting-started/>Getting Started</a></li><li><a href=/orangecrab-hardware/docs/pinout/>Pinout</a></li><li><a href=/orangecrab-hardware/docs/downloads/>Downloads</a></li></ul></nav><script>(function(){var e=document.querySelector("aside .book-menu-content");addEventListener("beforeunload",function(){localStorage.setItem("menu.scrollTop",e.scrollTop)}),e.scrollTop=localStorage.getItem("menu.scrollTop")})()</script></div></aside><div class=book-page><header class=book-header><div class="flex align-center justify-between"><label for=menu-control><img src=/orangecrab-hardware/svg/menu.svg class=book-icon alt=Menu></label>
<strong>Introduction</strong>
<label for=toc-control><img src=/orangecrab-hardware/svg/toc.svg class=book-icon alt="Table of Contents"></label></div><aside class="hidden clearfix"><nav id=TableOfContents><ul><li><a href=#description>Description</a></li><li><a href=#technical-details>Technical details</a></li><li><a href=#pinouts>Pinouts</a><ul><li><a href=#ddr3-iovcc135v>DDR3 (IOVCC=1.35V)</a></li><li><a href=#general-iovcc33v>General (IOVCC=3.3V)</a></li></ul></li><li><a href=#photos>Photos</a></li></ul></nav></aside></header><article class=markdown><p><img src=orangeCrab-1.jpg alt="Front Photo" title="Front Photo"></p><h2 id=description>Description
<a class=anchor href=#description>#</a></h2><p>Updated version of the OrangeCrab, an electronics development board featuring a Lattice ECP5 FPGA, and DDR3 memory. Primarily designed to prototype RISCV SoC and evaluate custom peripherals.</p><p>This updated version improved the multiboot experience by connecting an FPGA I/O to the reset line.</p><p>This version was produced as a small batch for a GroupGets campaign.</p><h2 id=technical-details>Technical details
<a class=anchor href=#technical-details>#</a></h2><p>Here are the main details for the OrangeCrab (25F)</p><ul><li>Lattice ECP5-25F FPGA in csfBGA285 package<ul><li>24 K - Look Up Tables</li><li>1008 Kb - Embedded Block RAM</li><li>194 Kb - Distributed RAM</li><li>28 - 18x18 Multipliers</li><li>PLLs: 2</li><li>Internal oscillator</li><li>Flexible I/O for DDR3 Memory Support</li></ul></li><li>DDR3L Memory<ul><li>128 Mbytes (1Gbit)</li><li>64M x16</li><li>1.35V low voltage operation</li></ul></li><li>Micro USB connection<ul><li>Full-speed (12Mbit) USB with direct connection to FPGA</li></ul></li><li>Non-volatile Storage<ul><li>128Mbit QSPI FLASH Memory<ul><li>Bootloader (First 4Mbits)</li><li>User Bitstream</li><li>User storage (Firmware/MSC backend/etc)</li><li>QSPI compatible</li></ul></li><li>MicroSD socket<ul><li>4bit SD interface (CK, CMD, DAT0-3)</li></ul></li></ul></li><li>Power supply<ul><li>High effeciency DCDC for main supplies</li><li>Battery charger (100mA), with charge indicator LED</li><li>LiPo battery connector (PH type)</li></ul></li><li>48MHz onboard oscillator</li><li>Standard 0.05" JTAG connector</li><li>User I/O<ul><li>1x Button</li><li>1x RGB LED</li><li>20x I/O on 0.1" headers</li></ul></li><li>Analog System<ul><li>Analog Mux</li><li>SAR ADC, external RC / input comparator of FPGA</li><li>Digital bypass</li><li>Internal channels for supply monitor</li><li>Battery voltage sensing</li></ul></li><li>Feather Format Board<ul><li>Dimensions: 22.86mm x 50.8mm (0.9" x 2.0")</li></ul></li></ul><h2 id=pinouts>Pinouts
<a class=anchor href=#pinouts>#</a></h2><h3 id=ddr3-iovcc135v>DDR3 (IOVCC=1.35V)
<a class=anchor href=#ddr3-iovcc135v>#</a></h3><div class="book-columns flex flex-wrap"><div class="flex-even markdown-inner"><table class=table-fill><thead><tr><th style=text-align:right>Name</th><th style=text-align:center>Pad</th></tr></thead><tbody><tr><td style=text-align:right>ADDR[0]</td><td style=text-align:center>C4</td></tr><tr><td style=text-align:right>ADDR[1]</td><td style=text-align:center>D2</td></tr><tr><td style=text-align:right>ADDR[2]</td><td style=text-align:center>D3</td></tr><tr><td style=text-align:right>ADDR[3]</td><td style=text-align:center>A3</td></tr><tr><td style=text-align:right>ADDR[4]</td><td style=text-align:center>A4</td></tr><tr><td style=text-align:right>ADDR[5]</td><td style=text-align:center>D4</td></tr><tr><td style=text-align:right>ADDR[6]</td><td style=text-align:center>C3</td></tr><tr><td style=text-align:right>ADDR[7]</td><td style=text-align:center>B2</td></tr><tr><td style=text-align:right>ADDR[8]</td><td style=text-align:center>B1</td></tr><tr><td style=text-align:right>ADDR[9]</td><td style=text-align:center>D1</td></tr><tr><td style=text-align:right>ADDR[10]</td><td style=text-align:center>A7</td></tr><tr><td style=text-align:right>ADDR[11]</td><td style=text-align:center>C2</td></tr><tr><td style=text-align:right>ADDR[12]</td><td style=text-align:center>B6</td></tr><tr><td style=text-align:right>ADDR[13]</td><td style=text-align:center>C1</td></tr><tr><td style=text-align:right>ADDR[14]</td><td style=text-align:center>A2</td></tr><tr><td style=text-align:right>ADDR[15]</td><td style=text-align:center>C7</td></tr><tr><td style=text-align:right>ODT</td><td style=text-align:center>C13</td></tr><tr><td style=text-align:right>RESETn</td><td style=text-align:center>L18</td></tr></tbody></table></div><div class="flex-even markdown-inner"><table class=table-fill><thead><tr><th style=text-align:right>Name</th><th style=text-align:center>Pad</th></tr></thead><tbody><tr><td style=text-align:right>BA[0]</td><td style=text-align:center>D6</td></tr><tr><td style=text-align:right>BA[1]</td><td style=text-align:center>B7</td></tr><tr><td style=text-align:right>BA[2]</td><td style=text-align:center>A6</td></tr><tr><td style=text-align:right>RAS</td><td style=text-align:center>C12</td></tr><tr><td style=text-align:right>CAS</td><td style=text-align:center>D13</td></tr><tr><td style=text-align:right>WEn</td><td style=text-align:center>B12</td></tr><tr><td style=text-align:right>CSn</td><td style=text-align:center>A12</td></tr><tr><td style=text-align:right>DM[0]</td><td style=text-align:center>D16</td></tr><tr><td style=text-align:right>DM[1]</td><td style=text-align:center>G16</td></tr><tr><td style=text-align:right>DQ[0]</td><td style=text-align:center>C17</td></tr><tr><td style=text-align:right>DQ[1]</td><td style=text-align:center>D15</td></tr><tr><td style=text-align:right>DQ[2]</td><td style=text-align:center>B17</td></tr><tr><td style=text-align:right>DQ[3]</td><td style=text-align:center>C16</td></tr><tr><td style=text-align:right>DQ[4]</td><td style=text-align:center>A15</td></tr><tr><td style=text-align:right>DQ[5]</td><td style=text-align:center>B13</td></tr><tr><td style=text-align:right>DQ[6]</td><td style=text-align:center>A17</td></tr><tr><td style=text-align:right>DQ[7]</td><td style=text-align:center>A13</td></tr><tr><td style=text-align:right>DQ[8]</td><td style=text-align:center>F17</td></tr></tbody></table></div><div class="flex-even markdown-inner"><table class=table-fill><thead><tr><th style=text-align:right>Name</th><th style=text-align:center>Pad</th></tr></thead><tbody><tr><td style=text-align:right>DQ[9]</td><td style=text-align:center>F16</td></tr><tr><td style=text-align:right>DQ[10]</td><td style=text-align:center>G15</td></tr><tr><td style=text-align:right>DQ[11]</td><td style=text-align:center>F15</td></tr><tr><td style=text-align:right>DQ[12]</td><td style=text-align:center>J16</td></tr><tr><td style=text-align:right>DQ[13]</td><td style=text-align:center>C18</td></tr><tr><td style=text-align:right>DQ[14]</td><td style=text-align:center>H16</td></tr><tr><td style=text-align:right>DQ[15]</td><td style=text-align:center>F18</td></tr><tr><td style=text-align:right>DQS_n[0]</td><td style=text-align:center>B15</td></tr><tr><td style=text-align:right>DQS_p[1]</td><td style=text-align:center>G18</td></tr><tr><td style=text-align:right>CLK_p</td><td style=text-align:center>J18</td></tr><tr><td style=text-align:right>CKE</td><td style=text-align:center>D18</td></tr><tr><td style=text-align:right>*virtual_vccio[0]</td><td style=text-align:center>K16</td></tr><tr><td style=text-align:right>*virtual_vccio[1]</td><td style=text-align:center>D17</td></tr><tr><td style=text-align:right>*virtual_vccio[2]</td><td style=text-align:center>K15</td></tr><tr><td style=text-align:right>*virtual_vccio[3]</td><td style=text-align:center>K17</td></tr><tr><td style=text-align:right>*virtual_vccio[4]</td><td style=text-align:center>B18</td></tr><tr><td style=text-align:right>*virtual_vccio[5]</td><td style=text-align:center>C6</td></tr><tr><td style=text-align:right>*virtual_gnd[0]</td><td style=text-align:center>L15</td></tr><tr><td style=text-align:right>*virtual_gnd[1]</td><td style=text-align:center>L16</td></tr></tbody></table></div></div><blockquote class="book-hint info"><ul><li>Virtual VCCIO and GND are connected to VCCIO and GND on the PCB. They should be driven HIGH and LOW respectively to reduce SSO noise on the DDR3 I/O bank.</li></ul></blockquote><h3 id=general-iovcc33v>General (IOVCC=3.3V)
<a class=anchor href=#general-iovcc33v>#</a></h3><div class="book-columns flex flex-wrap"><div class="flex-even markdown-inner"><table class=table-fill><thead><tr><th style=text-align:right>Name</th><th style=text-align:center>Pad</th></tr></thead><tbody><tr><td style=text-align:right>GPIO0</td><td style=text-align:center>N17</td></tr><tr><td style=text-align:right>GPIO1</td><td style=text-align:center>M18</td></tr><tr><td style=text-align:right>GPIO5</td><td style=text-align:center>B10</td></tr><tr><td style=text-align:right>GPIO6</td><td style=text-align:center>B9</td></tr><tr><td style=text-align:right>GPIO9</td><td style=text-align:center>C8</td></tr><tr><td style=text-align:right>GPIO10</td><td style=text-align:center>B8</td></tr><tr><td style=text-align:right>GPIO11</td><td style=text-align:center>A8</td></tr><tr><td style=text-align:right>GPIO12</td><td style=text-align:center>H2</td></tr><tr><td style=text-align:right>GPIO13</td><td style=text-align:center>J2</td></tr><tr><td style=text-align:right>GPIOA0</td><td style=text-align:center>L4</td></tr><tr><td style=text-align:right>GPIOA1</td><td style=text-align:center>N3</td></tr><tr><td style=text-align:right>GPIOA2</td><td style=text-align:center>N4</td></tr><tr><td style=text-align:right>GPIOA3</td><td style=text-align:center>H4</td></tr></tbody></table></div><div class="flex-even markdown-inner"><table class=table-fill><thead><tr><th style=text-align:right>Name</th><th style=text-align:center>Pad</th></tr></thead><tbody><tr><td style=text-align:right>clk48</td><td style=text-align:center>A9</td></tr><tr><td style=text-align:right>rgb_led0_r</td><td style=text-align:center>K4</td></tr><tr><td style=text-align:right>rgb_led0_g</td><td style=text-align:center>M3</td></tr><tr><td style=text-align:right>rgb_led0_b</td><td style=text-align:center>J3</td></tr><tr><td style=text-align:right>BTN</td><td style=text-align:center>J17</td></tr><tr><td style=text-align:right>RSTn</td><td style=text-align:center>V17</td></tr><tr><td style=text-align:right>USB_p</td><td style=text-align:center>N1</td></tr><tr><td style=text-align:right>USB_n</td><td style=text-align:center>M2</td></tr><tr><td style=text-align:right>USB_pu</td><td style=text-align:center>N2</td></tr><tr><td style=text-align:right>QSPI_CSn</td><td style=text-align:center>U17</td></tr><tr><td style=text-align:right>QSPI_CLK</td><td style=text-align:center>U16</td></tr><tr><td style=text-align:right>QSPI_DQ[0]</td><td style=text-align:center>U18</td></tr><tr><td style=text-align:right>QSPI_DQ[1]</td><td style=text-align:center>T18</td></tr><tr><td style=text-align:right>QSPI_DQ[2]</td><td style=text-align:center>R18</td></tr><tr><td style=text-align:right>QSPI_DQ[3]</td><td style=text-align:center>N18</td></tr></tbody></table></div><div class="flex-even markdown-inner"><table class=table-fill><thead><tr><th style=text-align:right>Name</th><th style=text-align:center>Pad</th></tr></thead><tbody><tr><td style=text-align:right>SD_DAT[0]</td><td style=text-align:center>J1</td></tr><tr><td style=text-align:right>SD_DAT[1]</td><td style=text-align:center>K3</td></tr><tr><td style=text-align:right>SD_DAT[2]</td><td style=text-align:center>L3</td></tr><tr><td style=text-align:right>SD_DAT[3]</td><td style=text-align:center>M1</td></tr><tr><td style=text-align:right>SD_CMD</td><td style=text-align:center>K2</td></tr><tr><td style=text-align:right>SD_CLK</td><td style=text-align:center>K1</td></tr><tr><td style=text-align:right>SD_CD</td><td style=text-align:center>L1</td></tr><tr><td style=text-align:right>ANA_MUX[0]</td><td style=text-align:center>F4</td></tr><tr><td style=text-align:right>ANA_MUX[0]</td><td style=text-align:center>F3</td></tr><tr><td style=text-align:right>ANA_MUX[0]</td><td style=text-align:center>F2</td></tr><tr><td style=text-align:right>ANA_MUX[0]</td><td style=text-align:center>H1</td></tr><tr><td style=text-align:right>ANA_SENSE_L</td><td style=text-align:center>G3</td></tr><tr><td style=text-align:right>ANA_SENSE_H</td><td style=text-align:center>H3</td></tr><tr><td style=text-align:right>ANA_CTRL[0]</td><td style=text-align:center>G1</td></tr><tr><td style=text-align:right>ANA_CTRL[1]</td><td style=text-align:center>F1</td></tr></tbody></table></div></div><h2 id=photos>Photos
<a class=anchor href=#photos>#</a></h2><p><img src=orangeCrab-5.jpg alt="Front Photo" title="Front Photo"><br><img src=orangeCrab-4.jpg alt="Back Photo" title="Back Photo"></p></article><footer class=book-footer><div class="flex flex-wrap justify-between"></div><script>(function(){function e(e){const t=window.getSelection(),n=document.createRange();n.selectNodeContents(e),t.removeAllRanges(),t.addRange(n)}document.querySelectorAll("pre code").forEach(t=>{t.addEventListener("click",function(){if(window.getSelection().toString())return;e(t.parentElement),navigator.clipboard&&navigator.clipboard.writeText(t.parentElement.textContent)})})})()</script></footer><div class=book-comments></div><label for=menu-control class="hidden book-menu-overlay"></label></div><aside class=book-toc><div class=book-toc-content><nav id=TableOfContents><ul><li><a href=#description>Description</a></li><li><a href=#technical-details>Technical details</a></li><li><a href=#pinouts>Pinouts</a><ul><li><a href=#ddr3-iovcc135v>DDR3 (IOVCC=1.35V)</a></li><li><a href=#general-iovcc33v>General (IOVCC=3.3V)</a></li></ul></li><li><a href=#photos>Photos</a></li></ul></nav></div></aside></main></body></html>