static T_1\r\nF_1 ( struct V_1 * V_2 ,\r\nT_2 V_3 ,\r\nT_2 V_4 )\r\n{\r\nF_2 ( F_1 ) ;\r\nV_2 -> V_5 = ( V_6 ) V_3 ;\r\nif ( V_2 -> V_7 > 32 ) {\r\nif ( V_2 -> V_8 >= 1 ) {\r\nV_2 -> V_9 = V_4 ;\r\n} else {\r\nV_2 -> V_9 = 0 ;\r\n}\r\n}\r\nF_3 ( V_10 ) ;\r\n}\r\nT_1\r\nF_4 ( T_2 V_3 ,\r\nT_2 V_4 )\r\n{\r\nF_2 ( F_4 ) ;\r\nif ( V_11 ) {\r\n( void ) F_1 ( V_11 ,\r\nV_3 ,\r\nV_4 ) ;\r\n}\r\nF_3 ( V_10 ) ;\r\n}\r\nT_1 F_5 ( V_6 V_3 )\r\n{\r\nT_1 V_12 ;\r\nF_2 ( F_5 ) ;\r\nV_12 = F_4 ( ( T_2 )\r\nV_3 , 0 ) ;\r\nF_3 ( V_12 ) ;\r\n}\r\nT_1 F_6 ( T_3 V_3 )\r\n{\r\nT_1 V_12 ;\r\nF_2 ( F_6 ) ;\r\nV_12 = F_4 ( 0 ,\r\n( T_2 )\r\nV_3 ) ;\r\nF_3 ( V_12 ) ;\r\n}\r\nT_1 F_7 ( void )\r\n{\r\nV_6 V_13 ;\r\nT_1 V_12 ;\r\nF_2 ( F_7 ) ;\r\nV_12 =\r\nF_8 ( V_14 , V_15 ) ;\r\nif ( F_9 ( V_12 ) ) {\r\nF_3 ( V_12 ) ;\r\n}\r\nV_12 = F_10 () ;\r\nif ( F_9 ( V_12 ) ) {\r\nF_3 ( V_12 ) ;\r\n}\r\nV_12 = F_11 () ;\r\nif ( F_9 ( V_12 ) ) {\r\nF_3 ( V_12 ) ;\r\n}\r\nV_16 = FALSE ;\r\nV_12 = F_12 () ;\r\nif ( F_9 ( V_12 ) ) {\r\nF_3 ( V_12 ) ;\r\n}\r\nF_13 () ;\r\nV_12 = F_14 ( V_17 . V_18 ,\r\n( V_6 ) V_17 . V_19 , 8 ) ;\r\ndo {\r\nF_15 ( V_20 ) ;\r\nV_12 =\r\nF_16 ( V_14 , & V_13 ) ;\r\nif ( F_9 ( V_12 ) ) {\r\nF_3 ( V_12 ) ;\r\n}\r\n} while ( ! V_13 );\r\nF_3 ( V_10 ) ;\r\n}\r\nstatic T_1 F_17 ( T_4 V_21 , V_6 V_22 )\r\n{\r\nT_1 V_12 ;\r\nstruct V_23 * V_24 =\r\n& V_25 [ V_22 ] ;\r\n#if ( ! V_26 )\r\nif ( V_27 ) {\r\nV_12 = V_24 -> V_28 ( V_21 ) ;\r\n} else {\r\nV_12 = V_24 -> V_29 ( V_21 ) ;\r\n}\r\nreturn ( V_12 ) ;\r\n#else\r\nV_12 = V_24 -> V_28 ( V_21 ) ;\r\nreturn ( V_12 ) ;\r\n#endif\r\n}\r\nT_1 F_18 ( T_4 V_21 )\r\n{\r\nT_1 V_12 ;\r\nstruct V_30 V_31 ;\r\nunion V_32 V_33 ;\r\nV_6 V_34 ;\r\nF_2 ( F_18 ) ;\r\nV_12 = F_19 ( V_21 ,\r\n& V_35 ,\r\n& V_36 ) ;\r\nif ( F_9 ( V_12 ) ) {\r\nF_3 ( V_12 ) ;\r\n}\r\nV_31 . V_37 = 1 ;\r\nV_31 . V_38 = & V_33 ;\r\nV_33 . type = V_39 ;\r\nV_33 . integer . V_40 = V_21 ;\r\nV_12 =\r\nF_20 ( NULL , V_41 , & V_31 , NULL ) ;\r\nif ( F_9 ( V_12 ) && V_12 != V_42 ) {\r\nF_3 ( V_12 ) ;\r\n}\r\nswitch ( V_21 ) {\r\ncase V_43 :\r\nV_34 = V_44 ;\r\nbreak;\r\ncase V_45 :\r\ncase V_46 :\r\ncase V_47 :\r\nV_34 = V_48 ;\r\nbreak;\r\ncase V_49 :\r\nV_34 = V_50 ;\r\nbreak;\r\ndefault:\r\nV_34 = V_51 ;\r\nbreak;\r\n}\r\nF_21 ( V_52 , V_34 ) ;\r\nF_3 ( V_10 ) ;\r\n}\r\nT_1 F_22 ( T_4 V_21 )\r\n{\r\nT_1 V_12 ;\r\nF_2 ( F_22 ) ;\r\nif ( ( V_35 > V_53 ) ||\r\n( V_36 > V_53 ) ) {\r\nF_23 ( ( V_54 , L_1 ,\r\nV_35 , V_36 ) ) ;\r\nF_3 ( V_55 ) ;\r\n}\r\nV_12 = F_17 ( V_21 , V_56 ) ;\r\nF_3 ( V_12 ) ;\r\n}\r\nT_1 F_24 ( T_4 V_21 )\r\n{\r\nT_1 V_12 ;\r\nF_2 ( F_24 ) ;\r\nV_12 =\r\nF_17 ( V_21 , V_57 ) ;\r\nF_3 ( V_12 ) ;\r\n}\r\nT_1 F_25 ( T_4 V_21 )\r\n{\r\nT_1 V_12 ;\r\nF_2 ( F_25 ) ;\r\nV_12 = F_17 ( V_21 , V_58 ) ;\r\nF_3 ( V_12 ) ;\r\n}
