<stg><name>conv1</name>


<trans_list>

<trans id="839" from="1" to="2">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="2" to="3">
<condition id="93">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="2" to="12">
<condition id="110">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="3" to="4">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="4" to="5">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="5" to="6">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="6" to="7">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="7" to="8">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="8" to="9">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="9" to="10">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="10" to="11">
<condition id="103">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="10" to="2">
<condition id="108">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="11" to="10">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="12" to="13">
<condition id="112">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="12" to="23">
<condition id="132">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="13" to="14">
<condition id="113">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="13" to="12">
<condition id="130">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="14" to="15">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="15" to="16">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="16" to="17">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="17" to="18">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="18" to="19">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="19" to="20">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="20" to="21">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="21" to="22">
<condition id="123">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="21" to="13">
<condition id="128">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="22" to="21">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="23" to="166">
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="23" to="24">
<condition id="424">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="24" to="25">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="25" to="26">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="26" to="27">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="27" to="28">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="28" to="29">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="29" to="30">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="30" to="31">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="31" to="32">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="32" to="33">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="33" to="34">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="34" to="35">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="35" to="36">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="36" to="37">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="37" to="38">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="38" to="39">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="39" to="40">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="40" to="41">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="41" to="42">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="42" to="43">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="43" to="44">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="44" to="45">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="45" to="46">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="46" to="47">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="47" to="48">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="48" to="49">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="49" to="50">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="50" to="51">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="51" to="52">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="52" to="53">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="53" to="54">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="54" to="55">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="55" to="56">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="56" to="57">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="57" to="58">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="58" to="59">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="59" to="60">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="60" to="61">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="61" to="62">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="62" to="63">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="63" to="64">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="64" to="65">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="65" to="66">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="66" to="67">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="67" to="68">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="68" to="69">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="69" to="70">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="70" to="71">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="71" to="72">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="72" to="73">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="73" to="74">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="74" to="75">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="75" to="76">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="76" to="77">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="77" to="78">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="78" to="79">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="79" to="80">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="80" to="81">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="81" to="82">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="82" to="83">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="83" to="84">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="84" to="85">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="85" to="86">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="86" to="87">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="87" to="88">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="88" to="89">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="89" to="90">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="90" to="91">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="91" to="92">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="92" to="93">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="93" to="94">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="94" to="95">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="95" to="96">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="96" to="97">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="97" to="98">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="98" to="99">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="99" to="100">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="100" to="101">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="101" to="102">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="102" to="103">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="103" to="104">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="104" to="105">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="105" to="106">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="106" to="107">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="107" to="108">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="108" to="109">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="109" to="110">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="110" to="111">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="111" to="112">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="112" to="113">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="113" to="114">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="114" to="115">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="115" to="116">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="116" to="117">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="117" to="118">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="118" to="119">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="119" to="120">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="120" to="121">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="121" to="122">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="122" to="123">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="123" to="124">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="124" to="125">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="125" to="126">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="126" to="127">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="127" to="128">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="128" to="129">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="129" to="130">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="130" to="131">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="131" to="132">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="132" to="133">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="133" to="134">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="134" to="135">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="135" to="136">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="136" to="137">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="137" to="138">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="138" to="139">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="139" to="140">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="140" to="141">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="141" to="142">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="142" to="143">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="143" to="144">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="144" to="145">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="145" to="146">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="146" to="147">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="147" to="148">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="148" to="149">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="149" to="150">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="150" to="151">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="151" to="152">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="152" to="153">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="153" to="154">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="154" to="155">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="155" to="156">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="156" to="157">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="157" to="158">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="158" to="159">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="159" to="160">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="160" to="161">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="161" to="162">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="162" to="163">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="163" to="164">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="164" to="165">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="165" to="23">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="166" to="167">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="168" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %output_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_r)

]]></Node>
<StgValue><ssdm name="output_read"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %bias_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bias)

]]></Node>
<StgValue><ssdm name="bias_read"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %weights_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weights)

]]></Node>
<StgValue><ssdm name="weights_read"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %input_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_r)

]]></Node>
<StgValue><ssdm name="input_read"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %output7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %output_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="output7"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="30">
<![CDATA[
:5  %tmp = zext i30 %output7 to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bias_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="31" op_0_bw="30">
<![CDATA[
:7  %tmp_10_cast = zext i30 %tmp_1 to i31

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %weights3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %weights_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="weights3"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="30">
<![CDATA[
:9  %tmp_3 = zext i30 %weights3 to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %input_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="31" op_0_bw="30">
<![CDATA[
:11  %tmp_12_cast = zext i30 %tmp_5 to i31

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(float* %DATA_OUTPUT), !map !61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(float* %DATA_BIAS), !map !68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(float* %DATA_WEIGHT), !map !73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(float* %DATA_INPUT), !map !79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !85

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @conv1_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
:18  %input_oc_0 = alloca [1024 x float], align 4

]]></Node>
<StgValue><ssdm name="input_oc_0"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
:19  %weights_oc_0 = alloca [150 x float], align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(float* %DATA_INPUT, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1024, [11 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecInterface(i32 %input_r, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1024, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecInterface(float* %DATA_WEIGHT, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 150, [12 x i8]* @p_str4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecInterface(i32 %weights, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 150, [1 x i8]* @bundle4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecInterface(float* %DATA_BIAS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 6, [10 x i8]* @p_str5, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecInterface(i32 %bias, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 6, [1 x i8]* @bundle6, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecInterface(float* %DATA_OUTPUT, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 4704, [12 x i8]* @p_str6, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecInterface(i32 %output_r, [10 x i8]* @mode7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 4704, [1 x i8]* @bundle8, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str7, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:29  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i6 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:1  %exitcond9 = icmp eq i6 %i, -32

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:3  %i_1 = add i6 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond9, label %.preheader14.preheader, label %.preheader15.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader15.preheader:0  %tmp_7 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %i, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="31" op_0_bw="11">
<![CDATA[
.preheader15.preheader:2  %tmp_9 = zext i11 %tmp_7 to i31

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader15.preheader:3  %tmp_10 = add i31 %tmp_9, %tmp_12_cast

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:0  br label %.preheader14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="31">
<![CDATA[
.preheader15.preheader:4  %tmp_11 = zext i31 %tmp_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.preheader15.preheader:5  %DATA_INPUT_addr = getelementptr float* %DATA_INPUT, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="DATA_INPUT_addr"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader15.preheader:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_INPUT_addr, i32 32)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="210" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader15.preheader:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_INPUT_addr, i32 32)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="211" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader15.preheader:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_INPUT_addr, i32 32)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="212" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader15.preheader:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_INPUT_addr, i32 32)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="213" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader15.preheader:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_INPUT_addr, i32 32)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="214" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader15.preheader:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_INPUT_addr, i32 32)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="215" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="11">
<![CDATA[
.preheader15.preheader:1  %tmp_14_cast = zext i11 %tmp_7 to i12

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader15.preheader:6  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_INPUT_addr, i32 32)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:7  br label %.preheader15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader15:0  %j = phi i6 [ %j_1, %1 ], [ 0, %.preheader15.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader15:1  %exitcond8 = icmp eq i6 %j, -32

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader15:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader15:3  %j_1 = add i6 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:4  br i1 %exitcond8, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="6">
<![CDATA[
:0  %tmp_3_cast = zext i6 %j to i12

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_14 = add i12 %tmp_14_cast, %tmp_3_cast

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %DATA_INPUT_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %DATA_INPUT_addr)

]]></Node>
<StgValue><ssdm name="DATA_INPUT_addr_read"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_17_cast = zext i12 %tmp_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_oc_0_addr = getelementptr [1024 x float]* %input_oc_0, i64 0, i64 %tmp_17_cast

]]></Node>
<StgValue><ssdm name="input_oc_0_addr"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:5  store float %DATA_INPUT_addr_read, float* %input_oc_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader14:0  %i1 = phi i3 [ %i_2, %.preheader14.loopexit ], [ 0, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader14:1  %exitcond7 = icmp eq i3 %i1, -2

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader14:3  %i_2 = add i3 %i1, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:4  br i1 %exitcond7, label %.preheader.preheader, label %.preheader13.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="3">
<![CDATA[
.preheader13.preheader:0  %tmp_1_cast = zext i3 %i1 to i6

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader13.preheader:1  %tmp_12 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="5">
<![CDATA[
.preheader13.preheader:2  %p_shl_cast = zext i5 %tmp_12 to i6

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader13.preheader:3  %tmp_13 = add i6 %tmp_1_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:4  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader13:0  %j2 = phi i3 [ 0, %.preheader13.preheader ], [ %j_2, %.preheader13.loopexit ]

]]></Node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader13:1  %exitcond6 = icmp eq i3 %j2, -3

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader13:3  %j_2 = add i3 %j2, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:4  br i1 %exitcond6, label %.preheader14.loopexit, label %.preheader12.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="3">
<![CDATA[
.preheader12.preheader:0  %tmp_7_cast = zext i3 %j2 to i6

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader12.preheader:1  %tmp_71 = add i6 %tmp_13, %tmp_7_cast

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="6">
<![CDATA[
.preheader12.preheader:2  %tmp_71_cast = zext i6 %tmp_71 to i64

]]></Node>
<StgValue><ssdm name="tmp_71_cast"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader12.preheader:3  %tmp_86 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_71, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="8">
<![CDATA[
.preheader12.preheader:4  %p_shl9 = zext i8 %tmp_86 to i64

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader12.preheader:5  %tmp_73 = add i64 %tmp_71_cast, %p_shl9

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader12.preheader:6  %tmp_87 = add i64 %tmp_73, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.preheader12.preheader:7  %DATA_WEIGHT_addr = getelementptr float* %DATA_WEIGHT, i64 %tmp_87

]]></Node>
<StgValue><ssdm name="DATA_WEIGHT_addr"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.loopexit:0  br label %.preheader14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="256" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:8  %p_rd_req83 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_WEIGHT_addr, i32 5)

]]></Node>
<StgValue><ssdm name="p_rd_req83"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="257" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:8  %p_rd_req83 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_WEIGHT_addr, i32 5)

]]></Node>
<StgValue><ssdm name="p_rd_req83"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="258" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:8  %p_rd_req83 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_WEIGHT_addr, i32 5)

]]></Node>
<StgValue><ssdm name="p_rd_req83"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="259" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:8  %p_rd_req83 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_WEIGHT_addr, i32 5)

]]></Node>
<StgValue><ssdm name="p_rd_req83"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="260" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:8  %p_rd_req83 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_WEIGHT_addr, i32 5)

]]></Node>
<StgValue><ssdm name="p_rd_req83"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="261" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:8  %p_rd_req83 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_WEIGHT_addr, i32 5)

]]></Node>
<StgValue><ssdm name="p_rd_req83"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="262" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:8  %p_rd_req83 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_WEIGHT_addr, i32 5)

]]></Node>
<StgValue><ssdm name="p_rd_req83"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:9  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="264" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader12:0  %k = phi i3 [ %k_1, %2 ], [ 0, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="265" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12:1  %exitcond5 = icmp eq i3 %k, -3

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="266" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="267" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12:3  %k_1 = add i3 %k, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="268" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:4  br i1 %exitcond5, label %.preheader13.loopexit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_s = zext i3 %k to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="270" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_74 = add i64 %tmp_s, %tmp_73

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="271" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %DATA_WEIGHT_addr_rea = call float @_ssdm_op_Read.m_axi.floatP(float* %DATA_WEIGHT_addr)

]]></Node>
<StgValue><ssdm name="DATA_WEIGHT_addr_rea"/></StgValue>
</operation>

<operation id="272" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.loopexit:0  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="273" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %weights_oc_0_addr = getelementptr [150 x float]* %weights_oc_0, i64 0, i64 %tmp_74

]]></Node>
<StgValue><ssdm name="weights_oc_0_addr"/></StgValue>
</operation>

<operation id="274" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float %DATA_WEIGHT_addr_rea, float* %weights_oc_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="276" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten1 = phi i13 [ %indvar_flatten_next1, %.preheader11 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="277" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:1  %co = phi i3 [ %tmp_5_mid2, %.preheader11 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="278" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten = phi i10 [ %indvar_flatten_next, %.preheader11 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="279" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:3  %h = phi i5 [ %tmp_9_mid2, %.preheader11 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="280" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:4  %w = phi i5 [ %w_1, %.preheader11 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="281" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:5  %exitcond_flatten1 = icmp eq i13 %indvar_flatten1, -3488

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="282" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:6  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4704, i64 4704, i64 4704)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="283" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:7  %indvar_flatten_next1 = add i13 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="284" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:8  br i1 %exitcond_flatten1, label %3, label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader11:0  %co_1 = add i3 1, %co

]]></Node>
<StgValue><ssdm name="co_1"/></StgValue>
</operation>

<operation id="286" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader11:1  %exitcond_flatten = icmp eq i10 %indvar_flatten, -240

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="287" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader11:3  %tmp_5_mid2 = select i1 %exitcond_flatten, i3 %co_1, i3 %co

]]></Node>
<StgValue><ssdm name="tmp_5_mid2"/></StgValue>
</operation>

<operation id="288" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="3">
<![CDATA[
.preheader11:10  %weights_oc_0_load_m_1 = zext i3 %tmp_5_mid2 to i9

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_m_1"/></StgValue>
</operation>

<operation id="289" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader11:11  %weights_oc_0_load_m = mul i9 25, %weights_oc_0_load_m_1

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_m"/></StgValue>
</operation>

<operation id="290" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="9">
<![CDATA[
.preheader11:13  %tmp_18 = trunc i9 %weights_oc_0_load_m to i8

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="291" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:112  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="292" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:113  %exitcond = icmp eq i5 %w, -4

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="293" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:114  %exitcond2_mid = and i1 %exitcond, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond2_mid"/></StgValue>
</operation>

<operation id="294" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:116  %tmp_19 = or i1 %exitcond2_mid, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="295" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:117  %w_mid2 = select i1 %tmp_19, i5 0, i5 %w

]]></Node>
<StgValue><ssdm name="w_mid2"/></StgValue>
</operation>

<operation id="296" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader11:310  %indvar_flatten_op = add i10 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="297" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:2  %h_mid = select i1 %exitcond_flatten, i5 0, i5 %h

]]></Node>
<StgValue><ssdm name="h_mid"/></StgValue>
</operation>

<operation id="298" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="9">
<![CDATA[
.preheader11:12  %weights_oc_0_load_m_2 = zext i9 %weights_oc_0_load_m to i64

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_m_2"/></StgValue>
</operation>

<operation id="299" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:14  %weights_oc_0_addr_1 = getelementptr [150 x float]* %weights_oc_0, i64 0, i64 %weights_oc_0_load_m_2

]]></Node>
<StgValue><ssdm name="weights_oc_0_addr_1"/></StgValue>
</operation>

<operation id="300" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:15  %weights_oc_0_load = load float* %weights_oc_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load"/></StgValue>
</operation>

<operation id="301" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:16  %weights_oc_0_load_1_2 = add i8 1, %tmp_18

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_1_2"/></StgValue>
</operation>

<operation id="302" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:17  %weights_oc_0_load_1_11 = zext i8 %weights_oc_0_load_1_2 to i64

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_1_11"/></StgValue>
</operation>

<operation id="303" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:18  %weights_oc_0_addr_2 = getelementptr [150 x float]* %weights_oc_0, i64 0, i64 %weights_oc_0_load_1_11

]]></Node>
<StgValue><ssdm name="weights_oc_0_addr_2"/></StgValue>
</operation>

<operation id="304" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:19  %weights_oc_0_load_1 = load float* %weights_oc_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_1"/></StgValue>
</operation>

<operation id="305" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond2_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:115  %h_1_dup = add i5 1, %h_mid

]]></Node>
<StgValue><ssdm name="h_1_dup"/></StgValue>
</operation>

<operation id="306" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:118  %tmp_9_mid2 = select i1 %exitcond2_mid, i5 %h_1_dup, i5 %h_mid

]]></Node>
<StgValue><ssdm name="tmp_9_mid2"/></StgValue>
</operation>

<operation id="307" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:145  %tmp_33 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_9_mid2, i5 %w_mid2)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="308" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="10">
<![CDATA[
.preheader11:146  %tmp_34 = zext i10 %tmp_33 to i64

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="309" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:147  %input_oc_0_addr_1 = getelementptr [1024 x float]* %input_oc_0, i64 0, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="input_oc_0_addr_1"/></StgValue>
</operation>

<operation id="310" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:160  %input_oc_0_load = load float* %input_oc_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load"/></StgValue>
</operation>

<operation id="311" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:163  %w_1 = add i5 1, %w_mid2

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>

<operation id="312" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:164  %tmp_43 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_9_mid2, i5 %w_1)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="313" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="10">
<![CDATA[
.preheader11:165  %tmp_44 = zext i10 %tmp_43 to i64

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="314" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:166  %input_oc_0_addr_2 = getelementptr [1024 x float]* %input_oc_0, i64 0, i64 %tmp_44

]]></Node>
<StgValue><ssdm name="input_oc_0_addr_2"/></StgValue>
</operation>

<operation id="315" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:179  %input_oc_0_load_1 = load float* %input_oc_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="316" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:15  %weights_oc_0_load = load float* %weights_oc_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load"/></StgValue>
</operation>

<operation id="317" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:19  %weights_oc_0_load_1 = load float* %weights_oc_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_1"/></StgValue>
</operation>

<operation id="318" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:20  %weights_oc_0_load_2_2 = add i8 2, %tmp_18

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_2_2"/></StgValue>
</operation>

<operation id="319" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:21  %weights_oc_0_load_2_3 = zext i8 %weights_oc_0_load_2_2 to i64

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_2_3"/></StgValue>
</operation>

<operation id="320" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:22  %weights_oc_0_addr_3 = getelementptr [150 x float]* %weights_oc_0, i64 0, i64 %weights_oc_0_load_2_3

]]></Node>
<StgValue><ssdm name="weights_oc_0_addr_3"/></StgValue>
</operation>

<operation id="321" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:23  %weights_oc_0_load_2 = load float* %weights_oc_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_2"/></StgValue>
</operation>

<operation id="322" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:24  %weights_oc_0_load_3_2 = add i8 3, %tmp_18

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_3_2"/></StgValue>
</operation>

<operation id="323" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:25  %weights_oc_0_load_3_1 = zext i8 %weights_oc_0_load_3_2 to i64

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_3_1"/></StgValue>
</operation>

<operation id="324" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:26  %weights_oc_0_addr_4 = getelementptr [150 x float]* %weights_oc_0, i64 0, i64 %weights_oc_0_load_3_1

]]></Node>
<StgValue><ssdm name="weights_oc_0_addr_4"/></StgValue>
</operation>

<operation id="325" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:27  %weights_oc_0_load_3 = load float* %weights_oc_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_3"/></StgValue>
</operation>

<operation id="326" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:160  %input_oc_0_load = load float* %input_oc_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load"/></StgValue>
</operation>

<operation id="327" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:179  %input_oc_0_load_1 = load float* %input_oc_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_1"/></StgValue>
</operation>

<operation id="328" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:182  %tmp_12_0_2 = add i5 2, %w_mid2

]]></Node>
<StgValue><ssdm name="tmp_12_0_2"/></StgValue>
</operation>

<operation id="329" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:183  %tmp_53 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_9_mid2, i5 %tmp_12_0_2)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="330" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="10">
<![CDATA[
.preheader11:184  %tmp_54 = zext i10 %tmp_53 to i64

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="331" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:185  %input_oc_0_addr_3 = getelementptr [1024 x float]* %input_oc_0, i64 0, i64 %tmp_54

]]></Node>
<StgValue><ssdm name="input_oc_0_addr_3"/></StgValue>
</operation>

<operation id="332" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:198  %input_oc_0_load_2 = load float* %input_oc_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_2"/></StgValue>
</operation>

<operation id="333" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:201  %tmp_12_0_3 = add i5 3, %w_mid2

]]></Node>
<StgValue><ssdm name="tmp_12_0_3"/></StgValue>
</operation>

<operation id="334" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:202  %tmp_76 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_9_mid2, i5 %tmp_12_0_3)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="335" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="10">
<![CDATA[
.preheader11:203  %tmp_61 = zext i10 %tmp_76 to i64

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="336" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:204  %input_oc_0_addr_4 = getelementptr [1024 x float]* %input_oc_0, i64 0, i64 %tmp_61

]]></Node>
<StgValue><ssdm name="input_oc_0_addr_4"/></StgValue>
</operation>

<operation id="337" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:217  %input_oc_0_load_3 = load float* %input_oc_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="338" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:23  %weights_oc_0_load_2 = load float* %weights_oc_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_2"/></StgValue>
</operation>

<operation id="339" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:27  %weights_oc_0_load_3 = load float* %weights_oc_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_3"/></StgValue>
</operation>

<operation id="340" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:28  %weights_oc_0_load_4_2 = add i8 4, %tmp_18

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_4_2"/></StgValue>
</operation>

<operation id="341" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:29  %weights_oc_0_load_4_1 = zext i8 %weights_oc_0_load_4_2 to i64

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_4_1"/></StgValue>
</operation>

<operation id="342" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:30  %weights_oc_0_addr_5 = getelementptr [150 x float]* %weights_oc_0, i64 0, i64 %weights_oc_0_load_4_1

]]></Node>
<StgValue><ssdm name="weights_oc_0_addr_5"/></StgValue>
</operation>

<operation id="343" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:31  %weights_oc_0_load_4 = load float* %weights_oc_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_4"/></StgValue>
</operation>

<operation id="344" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:32  %weights_oc_0_load_5_2 = add i8 5, %tmp_18

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_5_2"/></StgValue>
</operation>

<operation id="345" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:33  %weights_oc_0_load_5_1 = zext i8 %weights_oc_0_load_5_2 to i64

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_5_1"/></StgValue>
</operation>

<operation id="346" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:34  %weights_oc_0_addr_6 = getelementptr [150 x float]* %weights_oc_0, i64 0, i64 %weights_oc_0_load_5_1

]]></Node>
<StgValue><ssdm name="weights_oc_0_addr_6"/></StgValue>
</operation>

<operation id="347" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:35  %weights_oc_0_load_5 = load float* %weights_oc_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_5"/></StgValue>
</operation>

<operation id="348" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond2_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:124  %h_1_mid1 = add i5 2, %h_mid

]]></Node>
<StgValue><ssdm name="h_1_mid1"/></StgValue>
</operation>

<operation id="349" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond_flatten" val="0"/>
<literal name="exitcond2_mid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:125  %h_s = add i5 1, %h

]]></Node>
<StgValue><ssdm name="h_s"/></StgValue>
</operation>

<operation id="350" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond2_mid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:126  %tmp_24 = select i1 %exitcond_flatten, i5 1, i5 %h_s

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="351" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:127  %tmp_25 = select i1 %exitcond2_mid, i5 %h_1_mid1, i5 %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="352" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:148  %tmp_35 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_25, i5 %w_mid2)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="353" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="10">
<![CDATA[
.preheader11:149  %tmp_36 = zext i10 %tmp_35 to i64

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="354" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:150  %input_oc_0_addr_6 = getelementptr [1024 x float]* %input_oc_0, i64 0, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="input_oc_0_addr_6"/></StgValue>
</operation>

<operation id="355" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:161  %tmp_8 = fmul float %weights_oc_0_load, %input_oc_0_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="356" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:180  %tmp_14_0_1 = fmul float %weights_oc_0_load_1, %input_oc_0_load_1

]]></Node>
<StgValue><ssdm name="tmp_14_0_1"/></StgValue>
</operation>

<operation id="357" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:198  %input_oc_0_load_2 = load float* %input_oc_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_2"/></StgValue>
</operation>

<operation id="358" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:217  %input_oc_0_load_3 = load float* %input_oc_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_3"/></StgValue>
</operation>

<operation id="359" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:220  %tmp_12_0_4 = add i5 4, %w_mid2

]]></Node>
<StgValue><ssdm name="tmp_12_0_4"/></StgValue>
</operation>

<operation id="360" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:221  %tmp_81 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_9_mid2, i5 %tmp_12_0_4)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="361" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="10">
<![CDATA[
.preheader11:222  %tmp_66 = zext i10 %tmp_81 to i64

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="362" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:223  %input_oc_0_addr_5 = getelementptr [1024 x float]* %input_oc_0, i64 0, i64 %tmp_66

]]></Node>
<StgValue><ssdm name="input_oc_0_addr_5"/></StgValue>
</operation>

<operation id="363" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:236  %input_oc_0_load_4 = load float* %input_oc_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_4"/></StgValue>
</operation>

<operation id="364" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:239  %input_oc_0_load_5 = load float* %input_oc_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_5"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="365" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:31  %weights_oc_0_load_4 = load float* %weights_oc_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_4"/></StgValue>
</operation>

<operation id="366" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:35  %weights_oc_0_load_5 = load float* %weights_oc_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_5"/></StgValue>
</operation>

<operation id="367" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:36  %weights_oc_0_load_6_2 = add i8 6, %tmp_18

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_6_2"/></StgValue>
</operation>

<operation id="368" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:37  %weights_oc_0_load_6_1 = zext i8 %weights_oc_0_load_6_2 to i64

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_6_1"/></StgValue>
</operation>

<operation id="369" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:38  %weights_oc_0_addr_7 = getelementptr [150 x float]* %weights_oc_0, i64 0, i64 %weights_oc_0_load_6_1

]]></Node>
<StgValue><ssdm name="weights_oc_0_addr_7"/></StgValue>
</operation>

<operation id="370" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:39  %weights_oc_0_load_6 = load float* %weights_oc_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_6"/></StgValue>
</operation>

<operation id="371" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:40  %weights_oc_0_load_7_2 = add i8 7, %tmp_18

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_7_2"/></StgValue>
</operation>

<operation id="372" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:41  %weights_oc_0_load_7_1 = zext i8 %weights_oc_0_load_7_2 to i64

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_7_1"/></StgValue>
</operation>

<operation id="373" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:42  %weights_oc_0_addr_8 = getelementptr [150 x float]* %weights_oc_0, i64 0, i64 %weights_oc_0_load_7_1

]]></Node>
<StgValue><ssdm name="weights_oc_0_addr_8"/></StgValue>
</operation>

<operation id="374" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:43  %weights_oc_0_load_7 = load float* %weights_oc_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_7"/></StgValue>
</operation>

<operation id="375" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:161  %tmp_8 = fmul float %weights_oc_0_load, %input_oc_0_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="376" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:167  %tmp_45 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_25, i5 %w_1)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="377" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="10">
<![CDATA[
.preheader11:168  %tmp_46 = zext i10 %tmp_45 to i64

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="378" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:169  %input_oc_0_addr_7 = getelementptr [1024 x float]* %input_oc_0, i64 0, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="input_oc_0_addr_7"/></StgValue>
</operation>

<operation id="379" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:180  %tmp_14_0_1 = fmul float %weights_oc_0_load_1, %input_oc_0_load_1

]]></Node>
<StgValue><ssdm name="tmp_14_0_1"/></StgValue>
</operation>

<operation id="380" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:186  %tmp_55 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_25, i5 %tmp_12_0_2)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="381" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="10">
<![CDATA[
.preheader11:187  %tmp_56 = zext i10 %tmp_55 to i64

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="382" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:188  %input_oc_0_addr_8 = getelementptr [1024 x float]* %input_oc_0, i64 0, i64 %tmp_56

]]></Node>
<StgValue><ssdm name="input_oc_0_addr_8"/></StgValue>
</operation>

<operation id="383" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:199  %tmp_14_0_2 = fmul float %weights_oc_0_load_2, %input_oc_0_load_2

]]></Node>
<StgValue><ssdm name="tmp_14_0_2"/></StgValue>
</operation>

<operation id="384" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:218  %tmp_14_0_3 = fmul float %weights_oc_0_load_3, %input_oc_0_load_3

]]></Node>
<StgValue><ssdm name="tmp_14_0_3"/></StgValue>
</operation>

<operation id="385" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:236  %input_oc_0_load_4 = load float* %input_oc_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_4"/></StgValue>
</operation>

<operation id="386" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:239  %input_oc_0_load_5 = load float* %input_oc_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_5"/></StgValue>
</operation>

<operation id="387" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:242  %input_oc_0_load_6 = load float* %input_oc_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_6"/></StgValue>
</operation>

<operation id="388" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:245  %input_oc_0_load_7 = load float* %input_oc_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_7"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="389" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:39  %weights_oc_0_load_6 = load float* %weights_oc_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_6"/></StgValue>
</operation>

<operation id="390" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:43  %weights_oc_0_load_7 = load float* %weights_oc_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_7"/></StgValue>
</operation>

<operation id="391" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:44  %weights_oc_0_load_8_2 = add i8 8, %tmp_18

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_8_2"/></StgValue>
</operation>

<operation id="392" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:45  %weights_oc_0_load_8_1 = zext i8 %weights_oc_0_load_8_2 to i64

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_8_1"/></StgValue>
</operation>

<operation id="393" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:46  %weights_oc_0_addr_9 = getelementptr [150 x float]* %weights_oc_0, i64 0, i64 %weights_oc_0_load_8_1

]]></Node>
<StgValue><ssdm name="weights_oc_0_addr_9"/></StgValue>
</operation>

<operation id="394" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:47  %weights_oc_0_load_8 = load float* %weights_oc_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_8"/></StgValue>
</operation>

<operation id="395" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:48  %weights_oc_0_load_9_2 = add i8 9, %tmp_18

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_9_2"/></StgValue>
</operation>

<operation id="396" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:49  %weights_oc_0_load_9_1 = zext i8 %weights_oc_0_load_9_2 to i64

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_9_1"/></StgValue>
</operation>

<operation id="397" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:50  %weights_oc_0_addr_10 = getelementptr [150 x float]* %weights_oc_0, i64 0, i64 %weights_oc_0_load_9_1

]]></Node>
<StgValue><ssdm name="weights_oc_0_addr_10"/></StgValue>
</operation>

<operation id="398" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:51  %weights_oc_0_load_9 = load float* %weights_oc_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_9"/></StgValue>
</operation>

<operation id="399" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:161  %tmp_8 = fmul float %weights_oc_0_load, %input_oc_0_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="400" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:180  %tmp_14_0_1 = fmul float %weights_oc_0_load_1, %input_oc_0_load_1

]]></Node>
<StgValue><ssdm name="tmp_14_0_1"/></StgValue>
</operation>

<operation id="401" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:199  %tmp_14_0_2 = fmul float %weights_oc_0_load_2, %input_oc_0_load_2

]]></Node>
<StgValue><ssdm name="tmp_14_0_2"/></StgValue>
</operation>

<operation id="402" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:205  %tmp_77 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_25, i5 %tmp_12_0_3)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="403" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="10">
<![CDATA[
.preheader11:206  %tmp_62 = zext i10 %tmp_77 to i64

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="404" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:207  %input_oc_0_addr_9 = getelementptr [1024 x float]* %input_oc_0, i64 0, i64 %tmp_62

]]></Node>
<StgValue><ssdm name="input_oc_0_addr_9"/></StgValue>
</operation>

<operation id="405" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:218  %tmp_14_0_3 = fmul float %weights_oc_0_load_3, %input_oc_0_load_3

]]></Node>
<StgValue><ssdm name="tmp_14_0_3"/></StgValue>
</operation>

<operation id="406" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:224  %tmp_82 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_25, i5 %tmp_12_0_4)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="407" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="10">
<![CDATA[
.preheader11:225  %tmp_67 = zext i10 %tmp_82 to i64

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="408" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:226  %input_oc_0_addr_10 = getelementptr [1024 x float]* %input_oc_0, i64 0, i64 %tmp_67

]]></Node>
<StgValue><ssdm name="input_oc_0_addr_10"/></StgValue>
</operation>

<operation id="409" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:237  %tmp_14_0_4 = fmul float %weights_oc_0_load_4, %input_oc_0_load_4

]]></Node>
<StgValue><ssdm name="tmp_14_0_4"/></StgValue>
</operation>

<operation id="410" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:240  %tmp_14_1 = fmul float %weights_oc_0_load_5, %input_oc_0_load_5

]]></Node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>

<operation id="411" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:242  %input_oc_0_load_6 = load float* %input_oc_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_6"/></StgValue>
</operation>

<operation id="412" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:245  %input_oc_0_load_7 = load float* %input_oc_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_7"/></StgValue>
</operation>

<operation id="413" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:248  %input_oc_0_load_8 = load float* %input_oc_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_8"/></StgValue>
</operation>

<operation id="414" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:251  %input_oc_0_load_9 = load float* %input_oc_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_9"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="415" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:47  %weights_oc_0_load_8 = load float* %weights_oc_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_8"/></StgValue>
</operation>

<operation id="416" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:51  %weights_oc_0_load_9 = load float* %weights_oc_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_9"/></StgValue>
</operation>

<operation id="417" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:52  %weights_oc_0_load_1_4 = add i8 10, %tmp_18

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_1_4"/></StgValue>
</operation>

<operation id="418" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:53  %weights_oc_0_load_1_12 = zext i8 %weights_oc_0_load_1_4 to i64

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_1_12"/></StgValue>
</operation>

<operation id="419" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:54  %weights_oc_0_addr_11 = getelementptr [150 x float]* %weights_oc_0, i64 0, i64 %weights_oc_0_load_1_12

]]></Node>
<StgValue><ssdm name="weights_oc_0_addr_11"/></StgValue>
</operation>

<operation id="420" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:55  %weights_oc_0_load_10 = load float* %weights_oc_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_10"/></StgValue>
</operation>

<operation id="421" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:56  %weights_oc_0_load_1_6 = add i8 11, %tmp_18

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_1_6"/></StgValue>
</operation>

<operation id="422" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:57  %weights_oc_0_load_1_13 = zext i8 %weights_oc_0_load_1_6 to i64

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_1_13"/></StgValue>
</operation>

<operation id="423" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:58  %weights_oc_0_addr_12 = getelementptr [150 x float]* %weights_oc_0, i64 0, i64 %weights_oc_0_load_1_13

]]></Node>
<StgValue><ssdm name="weights_oc_0_addr_12"/></StgValue>
</operation>

<operation id="424" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:59  %weights_oc_0_load_11 = load float* %weights_oc_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_11"/></StgValue>
</operation>

<operation id="425" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond2_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:128  %tmp_8_2_mid1 = add i5 3, %h_mid

]]></Node>
<StgValue><ssdm name="tmp_8_2_mid1"/></StgValue>
</operation>

<operation id="426" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond_flatten" val="0"/>
<literal name="exitcond2_mid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:129  %tmp_8_s = add i5 2, %h

]]></Node>
<StgValue><ssdm name="tmp_8_s"/></StgValue>
</operation>

<operation id="427" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond2_mid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:130  %tmp_26 = select i1 %exitcond_flatten, i5 2, i5 %tmp_8_s

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="428" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:131  %tmp_27 = select i1 %exitcond2_mid, i5 %tmp_8_2_mid1, i5 %tmp_26

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="429" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond2_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:132  %tmp_8_3_mid1 = add i5 4, %h_mid

]]></Node>
<StgValue><ssdm name="tmp_8_3_mid1"/></StgValue>
</operation>

<operation id="430" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond_flatten" val="0"/>
<literal name="exitcond2_mid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:133  %tmp_8_1 = add i5 3, %h

]]></Node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="431" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond2_mid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:134  %tmp_28 = select i1 %exitcond_flatten, i5 3, i5 %tmp_8_1

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="432" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:135  %tmp_29 = select i1 %exitcond2_mid, i5 %tmp_8_3_mid1, i5 %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="433" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond2_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:136  %tmp_8_4_mid1 = add i5 5, %h_mid

]]></Node>
<StgValue><ssdm name="tmp_8_4_mid1"/></StgValue>
</operation>

<operation id="434" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond_flatten" val="0"/>
<literal name="exitcond2_mid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:137  %tmp_8_2 = add i5 4, %h

]]></Node>
<StgValue><ssdm name="tmp_8_2"/></StgValue>
</operation>

<operation id="435" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond2_mid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:138  %tmp_30 = select i1 %exitcond_flatten, i5 4, i5 %tmp_8_2

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="436" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:139  %tmp_31 = select i1 %exitcond2_mid, i5 %tmp_8_4_mid1, i5 %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="437" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:151  %tmp_37 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_27, i5 %w_mid2)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="438" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="10">
<![CDATA[
.preheader11:152  %tmp_38 = zext i10 %tmp_37 to i64

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="439" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:153  %input_oc_0_addr_11 = getelementptr [1024 x float]* %input_oc_0, i64 0, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="input_oc_0_addr_11"/></StgValue>
</operation>

<operation id="440" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:161  %tmp_8 = fmul float %weights_oc_0_load, %input_oc_0_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="441" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:170  %tmp_47 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_27, i5 %w_1)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="442" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="10">
<![CDATA[
.preheader11:171  %tmp_48 = zext i10 %tmp_47 to i64

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="443" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:172  %input_oc_0_addr_12 = getelementptr [1024 x float]* %input_oc_0, i64 0, i64 %tmp_48

]]></Node>
<StgValue><ssdm name="input_oc_0_addr_12"/></StgValue>
</operation>

<operation id="444" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:180  %tmp_14_0_1 = fmul float %weights_oc_0_load_1, %input_oc_0_load_1

]]></Node>
<StgValue><ssdm name="tmp_14_0_1"/></StgValue>
</operation>

<operation id="445" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:199  %tmp_14_0_2 = fmul float %weights_oc_0_load_2, %input_oc_0_load_2

]]></Node>
<StgValue><ssdm name="tmp_14_0_2"/></StgValue>
</operation>

<operation id="446" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:218  %tmp_14_0_3 = fmul float %weights_oc_0_load_3, %input_oc_0_load_3

]]></Node>
<StgValue><ssdm name="tmp_14_0_3"/></StgValue>
</operation>

<operation id="447" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:237  %tmp_14_0_4 = fmul float %weights_oc_0_load_4, %input_oc_0_load_4

]]></Node>
<StgValue><ssdm name="tmp_14_0_4"/></StgValue>
</operation>

<operation id="448" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:240  %tmp_14_1 = fmul float %weights_oc_0_load_5, %input_oc_0_load_5

]]></Node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>

<operation id="449" st_id="29" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:243  %tmp_14_1_1 = fmul float %weights_oc_0_load_6, %input_oc_0_load_6

]]></Node>
<StgValue><ssdm name="tmp_14_1_1"/></StgValue>
</operation>

<operation id="450" st_id="29" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:246  %tmp_14_1_2 = fmul float %weights_oc_0_load_7, %input_oc_0_load_7

]]></Node>
<StgValue><ssdm name="tmp_14_1_2"/></StgValue>
</operation>

<operation id="451" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:248  %input_oc_0_load_8 = load float* %input_oc_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_8"/></StgValue>
</operation>

<operation id="452" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:251  %input_oc_0_load_9 = load float* %input_oc_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_9"/></StgValue>
</operation>

<operation id="453" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:254  %input_oc_0_load_10 = load float* %input_oc_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_10"/></StgValue>
</operation>

<operation id="454" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:257  %input_oc_0_load_11 = load float* %input_oc_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_11"/></StgValue>
</operation>

<operation id="455" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader11:311  %indvar_flatten_next = select i1 %exitcond_flatten, i10 1, i10 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="456" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:55  %weights_oc_0_load_10 = load float* %weights_oc_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_10"/></StgValue>
</operation>

<operation id="457" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:59  %weights_oc_0_load_11 = load float* %weights_oc_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_11"/></StgValue>
</operation>

<operation id="458" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:60  %weights_oc_0_load_1_8 = add i8 12, %tmp_18

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_1_8"/></StgValue>
</operation>

<operation id="459" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:61  %weights_oc_0_load_1_14 = zext i8 %weights_oc_0_load_1_8 to i64

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_1_14"/></StgValue>
</operation>

<operation id="460" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:62  %weights_oc_0_addr_13 = getelementptr [150 x float]* %weights_oc_0, i64 0, i64 %weights_oc_0_load_1_14

]]></Node>
<StgValue><ssdm name="weights_oc_0_addr_13"/></StgValue>
</operation>

<operation id="461" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:63  %weights_oc_0_load_12 = load float* %weights_oc_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_12"/></StgValue>
</operation>

<operation id="462" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:64  %weights_oc_0_load_1_15 = add i8 13, %tmp_18

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_1_15"/></StgValue>
</operation>

<operation id="463" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:65  %weights_oc_0_load_1_16 = zext i8 %weights_oc_0_load_1_15 to i64

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_1_16"/></StgValue>
</operation>

<operation id="464" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:66  %weights_oc_0_addr_14 = getelementptr [150 x float]* %weights_oc_0, i64 0, i64 %weights_oc_0_load_1_16

]]></Node>
<StgValue><ssdm name="weights_oc_0_addr_14"/></StgValue>
</operation>

<operation id="465" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:67  %weights_oc_0_load_13 = load float* %weights_oc_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_13"/></StgValue>
</operation>

<operation id="466" st_id="30" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:162  %sum_2 = fadd float %tmp_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="467" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:189  %tmp_57 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_27, i5 %tmp_12_0_2)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="468" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="10">
<![CDATA[
.preheader11:190  %tmp_58 = zext i10 %tmp_57 to i64

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="469" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:191  %input_oc_0_addr_13 = getelementptr [1024 x float]* %input_oc_0, i64 0, i64 %tmp_58

]]></Node>
<StgValue><ssdm name="input_oc_0_addr_13"/></StgValue>
</operation>

<operation id="470" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:199  %tmp_14_0_2 = fmul float %weights_oc_0_load_2, %input_oc_0_load_2

]]></Node>
<StgValue><ssdm name="tmp_14_0_2"/></StgValue>
</operation>

<operation id="471" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:208  %tmp_78 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_27, i5 %tmp_12_0_3)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="472" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="10">
<![CDATA[
.preheader11:209  %tmp_63 = zext i10 %tmp_78 to i64

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="473" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:210  %input_oc_0_addr_14 = getelementptr [1024 x float]* %input_oc_0, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="input_oc_0_addr_14"/></StgValue>
</operation>

<operation id="474" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:218  %tmp_14_0_3 = fmul float %weights_oc_0_load_3, %input_oc_0_load_3

]]></Node>
<StgValue><ssdm name="tmp_14_0_3"/></StgValue>
</operation>

<operation id="475" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:237  %tmp_14_0_4 = fmul float %weights_oc_0_load_4, %input_oc_0_load_4

]]></Node>
<StgValue><ssdm name="tmp_14_0_4"/></StgValue>
</operation>

<operation id="476" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:240  %tmp_14_1 = fmul float %weights_oc_0_load_5, %input_oc_0_load_5

]]></Node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>

<operation id="477" st_id="30" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:243  %tmp_14_1_1 = fmul float %weights_oc_0_load_6, %input_oc_0_load_6

]]></Node>
<StgValue><ssdm name="tmp_14_1_1"/></StgValue>
</operation>

<operation id="478" st_id="30" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:246  %tmp_14_1_2 = fmul float %weights_oc_0_load_7, %input_oc_0_load_7

]]></Node>
<StgValue><ssdm name="tmp_14_1_2"/></StgValue>
</operation>

<operation id="479" st_id="30" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:249  %tmp_14_1_3 = fmul float %weights_oc_0_load_8, %input_oc_0_load_8

]]></Node>
<StgValue><ssdm name="tmp_14_1_3"/></StgValue>
</operation>

<operation id="480" st_id="30" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:252  %tmp_14_1_4 = fmul float %weights_oc_0_load_9, %input_oc_0_load_9

]]></Node>
<StgValue><ssdm name="tmp_14_1_4"/></StgValue>
</operation>

<operation id="481" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:254  %input_oc_0_load_10 = load float* %input_oc_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_10"/></StgValue>
</operation>

<operation id="482" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:257  %input_oc_0_load_11 = load float* %input_oc_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_11"/></StgValue>
</operation>

<operation id="483" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:260  %input_oc_0_load_12 = load float* %input_oc_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_12"/></StgValue>
</operation>

<operation id="484" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:263  %input_oc_0_load_13 = load float* %input_oc_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_13"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="485" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:63  %weights_oc_0_load_12 = load float* %weights_oc_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_12"/></StgValue>
</operation>

<operation id="486" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:67  %weights_oc_0_load_13 = load float* %weights_oc_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_13"/></StgValue>
</operation>

<operation id="487" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:68  %weights_oc_0_load_1_1 = add i8 14, %tmp_18

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_1_1"/></StgValue>
</operation>

<operation id="488" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:69  %weights_oc_0_load_1_17 = zext i8 %weights_oc_0_load_1_1 to i64

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_1_17"/></StgValue>
</operation>

<operation id="489" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:70  %weights_oc_0_addr_15 = getelementptr [150 x float]* %weights_oc_0, i64 0, i64 %weights_oc_0_load_1_17

]]></Node>
<StgValue><ssdm name="weights_oc_0_addr_15"/></StgValue>
</operation>

<operation id="490" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:71  %weights_oc_0_load_14 = load float* %weights_oc_0_addr_15, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_14"/></StgValue>
</operation>

<operation id="491" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:72  %weights_oc_0_load_1_3 = add i8 15, %tmp_18

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_1_3"/></StgValue>
</operation>

<operation id="492" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:73  %weights_oc_0_load_1_18 = zext i8 %weights_oc_0_load_1_3 to i64

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_1_18"/></StgValue>
</operation>

<operation id="493" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:74  %weights_oc_0_addr_16 = getelementptr [150 x float]* %weights_oc_0, i64 0, i64 %weights_oc_0_load_1_18

]]></Node>
<StgValue><ssdm name="weights_oc_0_addr_16"/></StgValue>
</operation>

<operation id="494" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:75  %weights_oc_0_load_15 = load float* %weights_oc_0_addr_16, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_15"/></StgValue>
</operation>

<operation id="495" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:154  %tmp_39 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_29, i5 %w_mid2)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="496" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="10">
<![CDATA[
.preheader11:155  %tmp_40 = zext i10 %tmp_39 to i64

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="497" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:156  %input_oc_0_addr_16 = getelementptr [1024 x float]* %input_oc_0, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="input_oc_0_addr_16"/></StgValue>
</operation>

<operation id="498" st_id="31" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:162  %sum_2 = fadd float %tmp_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="499" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:227  %tmp_83 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_27, i5 %tmp_12_0_4)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="500" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="10">
<![CDATA[
.preheader11:228  %tmp_68 = zext i10 %tmp_83 to i64

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="501" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:229  %input_oc_0_addr_15 = getelementptr [1024 x float]* %input_oc_0, i64 0, i64 %tmp_68

]]></Node>
<StgValue><ssdm name="input_oc_0_addr_15"/></StgValue>
</operation>

<operation id="502" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:237  %tmp_14_0_4 = fmul float %weights_oc_0_load_4, %input_oc_0_load_4

]]></Node>
<StgValue><ssdm name="tmp_14_0_4"/></StgValue>
</operation>

<operation id="503" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:240  %tmp_14_1 = fmul float %weights_oc_0_load_5, %input_oc_0_load_5

]]></Node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>

<operation id="504" st_id="31" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:243  %tmp_14_1_1 = fmul float %weights_oc_0_load_6, %input_oc_0_load_6

]]></Node>
<StgValue><ssdm name="tmp_14_1_1"/></StgValue>
</operation>

<operation id="505" st_id="31" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:246  %tmp_14_1_2 = fmul float %weights_oc_0_load_7, %input_oc_0_load_7

]]></Node>
<StgValue><ssdm name="tmp_14_1_2"/></StgValue>
</operation>

<operation id="506" st_id="31" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:249  %tmp_14_1_3 = fmul float %weights_oc_0_load_8, %input_oc_0_load_8

]]></Node>
<StgValue><ssdm name="tmp_14_1_3"/></StgValue>
</operation>

<operation id="507" st_id="31" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:252  %tmp_14_1_4 = fmul float %weights_oc_0_load_9, %input_oc_0_load_9

]]></Node>
<StgValue><ssdm name="tmp_14_1_4"/></StgValue>
</operation>

<operation id="508" st_id="31" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:255  %tmp_14_2 = fmul float %weights_oc_0_load_10, %input_oc_0_load_10

]]></Node>
<StgValue><ssdm name="tmp_14_2"/></StgValue>
</operation>

<operation id="509" st_id="31" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:258  %tmp_14_2_1 = fmul float %weights_oc_0_load_11, %input_oc_0_load_11

]]></Node>
<StgValue><ssdm name="tmp_14_2_1"/></StgValue>
</operation>

<operation id="510" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:260  %input_oc_0_load_12 = load float* %input_oc_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_12"/></StgValue>
</operation>

<operation id="511" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:263  %input_oc_0_load_13 = load float* %input_oc_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_13"/></StgValue>
</operation>

<operation id="512" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:266  %input_oc_0_load_14 = load float* %input_oc_0_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_14"/></StgValue>
</operation>

<operation id="513" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:269  %input_oc_0_load_15 = load float* %input_oc_0_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_15"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="514" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:71  %weights_oc_0_load_14 = load float* %weights_oc_0_addr_15, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_14"/></StgValue>
</operation>

<operation id="515" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:75  %weights_oc_0_load_15 = load float* %weights_oc_0_addr_16, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_15"/></StgValue>
</operation>

<operation id="516" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:76  %weights_oc_0_load_1_5 = add i8 16, %tmp_18

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_1_5"/></StgValue>
</operation>

<operation id="517" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:77  %weights_oc_0_load_1_19 = zext i8 %weights_oc_0_load_1_5 to i64

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_1_19"/></StgValue>
</operation>

<operation id="518" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:78  %weights_oc_0_addr_17 = getelementptr [150 x float]* %weights_oc_0, i64 0, i64 %weights_oc_0_load_1_19

]]></Node>
<StgValue><ssdm name="weights_oc_0_addr_17"/></StgValue>
</operation>

<operation id="519" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:79  %weights_oc_0_load_16 = load float* %weights_oc_0_addr_17, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_16"/></StgValue>
</operation>

<operation id="520" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:80  %weights_oc_0_load_1_7 = add i8 17, %tmp_18

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_1_7"/></StgValue>
</operation>

<operation id="521" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:81  %weights_oc_0_load_1_20 = zext i8 %weights_oc_0_load_1_7 to i64

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_1_20"/></StgValue>
</operation>

<operation id="522" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:82  %weights_oc_0_addr_18 = getelementptr [150 x float]* %weights_oc_0, i64 0, i64 %weights_oc_0_load_1_20

]]></Node>
<StgValue><ssdm name="weights_oc_0_addr_18"/></StgValue>
</operation>

<operation id="523" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:83  %weights_oc_0_load_17 = load float* %weights_oc_0_addr_18, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_17"/></StgValue>
</operation>

<operation id="524" st_id="32" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:162  %sum_2 = fadd float %tmp_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="525" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:173  %tmp_49 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_29, i5 %w_1)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="526" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="10">
<![CDATA[
.preheader11:174  %tmp_50 = zext i10 %tmp_49 to i64

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="527" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:175  %input_oc_0_addr_17 = getelementptr [1024 x float]* %input_oc_0, i64 0, i64 %tmp_50

]]></Node>
<StgValue><ssdm name="input_oc_0_addr_17"/></StgValue>
</operation>

<operation id="528" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:192  %tmp_72 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_29, i5 %tmp_12_0_2)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="529" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="10">
<![CDATA[
.preheader11:193  %tmp_59 = zext i10 %tmp_72 to i64

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="530" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:194  %input_oc_0_addr_18 = getelementptr [1024 x float]* %input_oc_0, i64 0, i64 %tmp_59

]]></Node>
<StgValue><ssdm name="input_oc_0_addr_18"/></StgValue>
</operation>

<operation id="531" st_id="32" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:243  %tmp_14_1_1 = fmul float %weights_oc_0_load_6, %input_oc_0_load_6

]]></Node>
<StgValue><ssdm name="tmp_14_1_1"/></StgValue>
</operation>

<operation id="532" st_id="32" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:246  %tmp_14_1_2 = fmul float %weights_oc_0_load_7, %input_oc_0_load_7

]]></Node>
<StgValue><ssdm name="tmp_14_1_2"/></StgValue>
</operation>

<operation id="533" st_id="32" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:249  %tmp_14_1_3 = fmul float %weights_oc_0_load_8, %input_oc_0_load_8

]]></Node>
<StgValue><ssdm name="tmp_14_1_3"/></StgValue>
</operation>

<operation id="534" st_id="32" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:252  %tmp_14_1_4 = fmul float %weights_oc_0_load_9, %input_oc_0_load_9

]]></Node>
<StgValue><ssdm name="tmp_14_1_4"/></StgValue>
</operation>

<operation id="535" st_id="32" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:255  %tmp_14_2 = fmul float %weights_oc_0_load_10, %input_oc_0_load_10

]]></Node>
<StgValue><ssdm name="tmp_14_2"/></StgValue>
</operation>

<operation id="536" st_id="32" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:258  %tmp_14_2_1 = fmul float %weights_oc_0_load_11, %input_oc_0_load_11

]]></Node>
<StgValue><ssdm name="tmp_14_2_1"/></StgValue>
</operation>

<operation id="537" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:261  %tmp_14_2_2 = fmul float %weights_oc_0_load_12, %input_oc_0_load_12

]]></Node>
<StgValue><ssdm name="tmp_14_2_2"/></StgValue>
</operation>

<operation id="538" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:264  %tmp_14_2_3 = fmul float %weights_oc_0_load_13, %input_oc_0_load_13

]]></Node>
<StgValue><ssdm name="tmp_14_2_3"/></StgValue>
</operation>

<operation id="539" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:266  %input_oc_0_load_14 = load float* %input_oc_0_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_14"/></StgValue>
</operation>

<operation id="540" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:269  %input_oc_0_load_15 = load float* %input_oc_0_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_15"/></StgValue>
</operation>

<operation id="541" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:272  %input_oc_0_load_16 = load float* %input_oc_0_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_16"/></StgValue>
</operation>

<operation id="542" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:275  %input_oc_0_load_17 = load float* %input_oc_0_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_17"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="543" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:79  %weights_oc_0_load_16 = load float* %weights_oc_0_addr_17, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_16"/></StgValue>
</operation>

<operation id="544" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:83  %weights_oc_0_load_17 = load float* %weights_oc_0_addr_18, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_17"/></StgValue>
</operation>

<operation id="545" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:84  %weights_oc_0_load_1_9 = add i8 18, %tmp_18

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_1_9"/></StgValue>
</operation>

<operation id="546" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:85  %weights_oc_0_load_1_21 = zext i8 %weights_oc_0_load_1_9 to i64

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_1_21"/></StgValue>
</operation>

<operation id="547" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:86  %weights_oc_0_addr_19 = getelementptr [150 x float]* %weights_oc_0, i64 0, i64 %weights_oc_0_load_1_21

]]></Node>
<StgValue><ssdm name="weights_oc_0_addr_19"/></StgValue>
</operation>

<operation id="548" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:87  %weights_oc_0_load_18 = load float* %weights_oc_0_addr_19, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_18"/></StgValue>
</operation>

<operation id="549" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:88  %weights_oc_0_load_1_10 = add i8 19, %tmp_18

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_1_10"/></StgValue>
</operation>

<operation id="550" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:89  %weights_oc_0_load_1_22 = zext i8 %weights_oc_0_load_1_10 to i64

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_1_22"/></StgValue>
</operation>

<operation id="551" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:90  %weights_oc_0_addr_20 = getelementptr [150 x float]* %weights_oc_0, i64 0, i64 %weights_oc_0_load_1_22

]]></Node>
<StgValue><ssdm name="weights_oc_0_addr_20"/></StgValue>
</operation>

<operation id="552" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:91  %weights_oc_0_load_19 = load float* %weights_oc_0_addr_20, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_19"/></StgValue>
</operation>

<operation id="553" st_id="33" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:162  %sum_2 = fadd float %tmp_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="554" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:211  %tmp_79 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_29, i5 %tmp_12_0_3)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="555" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="10">
<![CDATA[
.preheader11:212  %tmp_64 = zext i10 %tmp_79 to i64

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="556" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:213  %input_oc_0_addr_19 = getelementptr [1024 x float]* %input_oc_0, i64 0, i64 %tmp_64

]]></Node>
<StgValue><ssdm name="input_oc_0_addr_19"/></StgValue>
</operation>

<operation id="557" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:230  %tmp_84 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_29, i5 %tmp_12_0_4)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="558" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="10">
<![CDATA[
.preheader11:231  %tmp_69 = zext i10 %tmp_84 to i64

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="559" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:232  %input_oc_0_addr_20 = getelementptr [1024 x float]* %input_oc_0, i64 0, i64 %tmp_69

]]></Node>
<StgValue><ssdm name="input_oc_0_addr_20"/></StgValue>
</operation>

<operation id="560" st_id="33" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:249  %tmp_14_1_3 = fmul float %weights_oc_0_load_8, %input_oc_0_load_8

]]></Node>
<StgValue><ssdm name="tmp_14_1_3"/></StgValue>
</operation>

<operation id="561" st_id="33" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:252  %tmp_14_1_4 = fmul float %weights_oc_0_load_9, %input_oc_0_load_9

]]></Node>
<StgValue><ssdm name="tmp_14_1_4"/></StgValue>
</operation>

<operation id="562" st_id="33" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:255  %tmp_14_2 = fmul float %weights_oc_0_load_10, %input_oc_0_load_10

]]></Node>
<StgValue><ssdm name="tmp_14_2"/></StgValue>
</operation>

<operation id="563" st_id="33" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:258  %tmp_14_2_1 = fmul float %weights_oc_0_load_11, %input_oc_0_load_11

]]></Node>
<StgValue><ssdm name="tmp_14_2_1"/></StgValue>
</operation>

<operation id="564" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:261  %tmp_14_2_2 = fmul float %weights_oc_0_load_12, %input_oc_0_load_12

]]></Node>
<StgValue><ssdm name="tmp_14_2_2"/></StgValue>
</operation>

<operation id="565" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:264  %tmp_14_2_3 = fmul float %weights_oc_0_load_13, %input_oc_0_load_13

]]></Node>
<StgValue><ssdm name="tmp_14_2_3"/></StgValue>
</operation>

<operation id="566" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:267  %tmp_14_2_4 = fmul float %weights_oc_0_load_14, %input_oc_0_load_14

]]></Node>
<StgValue><ssdm name="tmp_14_2_4"/></StgValue>
</operation>

<operation id="567" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:270  %tmp_14_3 = fmul float %weights_oc_0_load_15, %input_oc_0_load_15

]]></Node>
<StgValue><ssdm name="tmp_14_3"/></StgValue>
</operation>

<operation id="568" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:272  %input_oc_0_load_16 = load float* %input_oc_0_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_16"/></StgValue>
</operation>

<operation id="569" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:275  %input_oc_0_load_17 = load float* %input_oc_0_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_17"/></StgValue>
</operation>

<operation id="570" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:278  %input_oc_0_load_18 = load float* %input_oc_0_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_18"/></StgValue>
</operation>

<operation id="571" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:281  %input_oc_0_load_19 = load float* %input_oc_0_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_19"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="572" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:87  %weights_oc_0_load_18 = load float* %weights_oc_0_addr_19, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_18"/></StgValue>
</operation>

<operation id="573" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:91  %weights_oc_0_load_19 = load float* %weights_oc_0_addr_20, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_19"/></StgValue>
</operation>

<operation id="574" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:92  %weights_oc_0_load_2_4 = add i8 20, %tmp_18

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_2_4"/></StgValue>
</operation>

<operation id="575" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:93  %weights_oc_0_load_2_5 = zext i8 %weights_oc_0_load_2_4 to i64

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_2_5"/></StgValue>
</operation>

<operation id="576" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:94  %weights_oc_0_addr_21 = getelementptr [150 x float]* %weights_oc_0, i64 0, i64 %weights_oc_0_load_2_5

]]></Node>
<StgValue><ssdm name="weights_oc_0_addr_21"/></StgValue>
</operation>

<operation id="577" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:95  %weights_oc_0_load_20 = load float* %weights_oc_0_addr_21, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_20"/></StgValue>
</operation>

<operation id="578" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:96  %weights_oc_0_load_2_6 = add i8 21, %tmp_18

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_2_6"/></StgValue>
</operation>

<operation id="579" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:97  %weights_oc_0_load_2_7 = zext i8 %weights_oc_0_load_2_6 to i64

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_2_7"/></StgValue>
</operation>

<operation id="580" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:98  %weights_oc_0_addr_22 = getelementptr [150 x float]* %weights_oc_0, i64 0, i64 %weights_oc_0_load_2_7

]]></Node>
<StgValue><ssdm name="weights_oc_0_addr_22"/></StgValue>
</operation>

<operation id="581" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:99  %weights_oc_0_load_21 = load float* %weights_oc_0_addr_22, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_21"/></StgValue>
</operation>

<operation id="582" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:157  %tmp_41 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_31, i5 %w_mid2)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="583" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="10">
<![CDATA[
.preheader11:158  %tmp_42 = zext i10 %tmp_41 to i64

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="584" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:159  %input_oc_0_addr_21 = getelementptr [1024 x float]* %input_oc_0, i64 0, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="input_oc_0_addr_21"/></StgValue>
</operation>

<operation id="585" st_id="34" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:162  %sum_2 = fadd float %tmp_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="586" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:176  %tmp_51 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_31, i5 %w_1)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="587" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="10">
<![CDATA[
.preheader11:177  %tmp_52 = zext i10 %tmp_51 to i64

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="588" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:178  %input_oc_0_addr_22 = getelementptr [1024 x float]* %input_oc_0, i64 0, i64 %tmp_52

]]></Node>
<StgValue><ssdm name="input_oc_0_addr_22"/></StgValue>
</operation>

<operation id="589" st_id="34" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:255  %tmp_14_2 = fmul float %weights_oc_0_load_10, %input_oc_0_load_10

]]></Node>
<StgValue><ssdm name="tmp_14_2"/></StgValue>
</operation>

<operation id="590" st_id="34" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:258  %tmp_14_2_1 = fmul float %weights_oc_0_load_11, %input_oc_0_load_11

]]></Node>
<StgValue><ssdm name="tmp_14_2_1"/></StgValue>
</operation>

<operation id="591" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:261  %tmp_14_2_2 = fmul float %weights_oc_0_load_12, %input_oc_0_load_12

]]></Node>
<StgValue><ssdm name="tmp_14_2_2"/></StgValue>
</operation>

<operation id="592" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:264  %tmp_14_2_3 = fmul float %weights_oc_0_load_13, %input_oc_0_load_13

]]></Node>
<StgValue><ssdm name="tmp_14_2_3"/></StgValue>
</operation>

<operation id="593" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:267  %tmp_14_2_4 = fmul float %weights_oc_0_load_14, %input_oc_0_load_14

]]></Node>
<StgValue><ssdm name="tmp_14_2_4"/></StgValue>
</operation>

<operation id="594" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:270  %tmp_14_3 = fmul float %weights_oc_0_load_15, %input_oc_0_load_15

]]></Node>
<StgValue><ssdm name="tmp_14_3"/></StgValue>
</operation>

<operation id="595" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:273  %tmp_14_3_1 = fmul float %weights_oc_0_load_16, %input_oc_0_load_16

]]></Node>
<StgValue><ssdm name="tmp_14_3_1"/></StgValue>
</operation>

<operation id="596" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:276  %tmp_14_3_2 = fmul float %weights_oc_0_load_17, %input_oc_0_load_17

]]></Node>
<StgValue><ssdm name="tmp_14_3_2"/></StgValue>
</operation>

<operation id="597" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:278  %input_oc_0_load_18 = load float* %input_oc_0_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_18"/></StgValue>
</operation>

<operation id="598" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:281  %input_oc_0_load_19 = load float* %input_oc_0_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_19"/></StgValue>
</operation>

<operation id="599" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:284  %input_oc_0_load_20 = load float* %input_oc_0_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_20"/></StgValue>
</operation>

<operation id="600" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:287  %input_oc_0_load_21 = load float* %input_oc_0_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_21"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="601" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:95  %weights_oc_0_load_20 = load float* %weights_oc_0_addr_21, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_20"/></StgValue>
</operation>

<operation id="602" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:99  %weights_oc_0_load_21 = load float* %weights_oc_0_addr_22, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_21"/></StgValue>
</operation>

<operation id="603" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:100  %weights_oc_0_load_2_8 = add i8 22, %tmp_18

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_2_8"/></StgValue>
</operation>

<operation id="604" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:101  %weights_oc_0_load_2_9 = zext i8 %weights_oc_0_load_2_8 to i64

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_2_9"/></StgValue>
</operation>

<operation id="605" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:102  %weights_oc_0_addr_23 = getelementptr [150 x float]* %weights_oc_0, i64 0, i64 %weights_oc_0_load_2_9

]]></Node>
<StgValue><ssdm name="weights_oc_0_addr_23"/></StgValue>
</operation>

<operation id="606" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:103  %weights_oc_0_load_22 = load float* %weights_oc_0_addr_23, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_22"/></StgValue>
</operation>

<operation id="607" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:104  %weights_oc_0_load_2_10 = add i8 23, %tmp_18

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_2_10"/></StgValue>
</operation>

<operation id="608" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:105  %weights_oc_0_load_2_11 = zext i8 %weights_oc_0_load_2_10 to i64

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_2_11"/></StgValue>
</operation>

<operation id="609" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:106  %weights_oc_0_addr_24 = getelementptr [150 x float]* %weights_oc_0, i64 0, i64 %weights_oc_0_load_2_11

]]></Node>
<StgValue><ssdm name="weights_oc_0_addr_24"/></StgValue>
</operation>

<operation id="610" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:107  %weights_oc_0_load_23 = load float* %weights_oc_0_addr_24, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_23"/></StgValue>
</operation>

<operation id="611" st_id="35" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:181  %sum_2_0_1 = fadd float %sum_2, %tmp_14_0_1

]]></Node>
<StgValue><ssdm name="sum_2_0_1"/></StgValue>
</operation>

<operation id="612" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:195  %tmp_75 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_31, i5 %tmp_12_0_2)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="613" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="10">
<![CDATA[
.preheader11:196  %tmp_60 = zext i10 %tmp_75 to i64

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="614" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:197  %input_oc_0_addr_23 = getelementptr [1024 x float]* %input_oc_0, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="input_oc_0_addr_23"/></StgValue>
</operation>

<operation id="615" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:214  %tmp_80 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_31, i5 %tmp_12_0_3)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="616" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="10">
<![CDATA[
.preheader11:215  %tmp_65 = zext i10 %tmp_80 to i64

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="617" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:216  %input_oc_0_addr_24 = getelementptr [1024 x float]* %input_oc_0, i64 0, i64 %tmp_65

]]></Node>
<StgValue><ssdm name="input_oc_0_addr_24"/></StgValue>
</operation>

<operation id="618" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:261  %tmp_14_2_2 = fmul float %weights_oc_0_load_12, %input_oc_0_load_12

]]></Node>
<StgValue><ssdm name="tmp_14_2_2"/></StgValue>
</operation>

<operation id="619" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:264  %tmp_14_2_3 = fmul float %weights_oc_0_load_13, %input_oc_0_load_13

]]></Node>
<StgValue><ssdm name="tmp_14_2_3"/></StgValue>
</operation>

<operation id="620" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:267  %tmp_14_2_4 = fmul float %weights_oc_0_load_14, %input_oc_0_load_14

]]></Node>
<StgValue><ssdm name="tmp_14_2_4"/></StgValue>
</operation>

<operation id="621" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:270  %tmp_14_3 = fmul float %weights_oc_0_load_15, %input_oc_0_load_15

]]></Node>
<StgValue><ssdm name="tmp_14_3"/></StgValue>
</operation>

<operation id="622" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:273  %tmp_14_3_1 = fmul float %weights_oc_0_load_16, %input_oc_0_load_16

]]></Node>
<StgValue><ssdm name="tmp_14_3_1"/></StgValue>
</operation>

<operation id="623" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:276  %tmp_14_3_2 = fmul float %weights_oc_0_load_17, %input_oc_0_load_17

]]></Node>
<StgValue><ssdm name="tmp_14_3_2"/></StgValue>
</operation>

<operation id="624" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:279  %tmp_14_3_3 = fmul float %weights_oc_0_load_18, %input_oc_0_load_18

]]></Node>
<StgValue><ssdm name="tmp_14_3_3"/></StgValue>
</operation>

<operation id="625" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:282  %tmp_14_3_4 = fmul float %weights_oc_0_load_19, %input_oc_0_load_19

]]></Node>
<StgValue><ssdm name="tmp_14_3_4"/></StgValue>
</operation>

<operation id="626" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:284  %input_oc_0_load_20 = load float* %input_oc_0_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_20"/></StgValue>
</operation>

<operation id="627" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:287  %input_oc_0_load_21 = load float* %input_oc_0_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_21"/></StgValue>
</operation>

<operation id="628" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:290  %input_oc_0_load_22 = load float* %input_oc_0_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_22"/></StgValue>
</operation>

<operation id="629" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:293  %input_oc_0_load_23 = load float* %input_oc_0_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_23"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="630" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:103  %weights_oc_0_load_22 = load float* %weights_oc_0_addr_23, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_22"/></StgValue>
</operation>

<operation id="631" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:107  %weights_oc_0_load_23 = load float* %weights_oc_0_addr_24, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_23"/></StgValue>
</operation>

<operation id="632" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:108  %weights_oc_0_load_2_1 = add i8 24, %tmp_18

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_2_1"/></StgValue>
</operation>

<operation id="633" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:109  %weights_oc_0_load_2_12 = zext i8 %weights_oc_0_load_2_1 to i64

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_2_12"/></StgValue>
</operation>

<operation id="634" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:110  %weights_oc_0_addr_25 = getelementptr [150 x float]* %weights_oc_0, i64 0, i64 %weights_oc_0_load_2_12

]]></Node>
<StgValue><ssdm name="weights_oc_0_addr_25"/></StgValue>
</operation>

<operation id="635" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:111  %weights_oc_0_load_24 = load float* %weights_oc_0_addr_25, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_24"/></StgValue>
</operation>

<operation id="636" st_id="36" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:181  %sum_2_0_1 = fadd float %sum_2, %tmp_14_0_1

]]></Node>
<StgValue><ssdm name="sum_2_0_1"/></StgValue>
</operation>

<operation id="637" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:233  %tmp_85 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_31, i5 %tmp_12_0_4)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="638" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="10">
<![CDATA[
.preheader11:234  %tmp_70 = zext i10 %tmp_85 to i64

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="639" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:235  %input_oc_0_addr_25 = getelementptr [1024 x float]* %input_oc_0, i64 0, i64 %tmp_70

]]></Node>
<StgValue><ssdm name="input_oc_0_addr_25"/></StgValue>
</operation>

<operation id="640" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:267  %tmp_14_2_4 = fmul float %weights_oc_0_load_14, %input_oc_0_load_14

]]></Node>
<StgValue><ssdm name="tmp_14_2_4"/></StgValue>
</operation>

<operation id="641" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:270  %tmp_14_3 = fmul float %weights_oc_0_load_15, %input_oc_0_load_15

]]></Node>
<StgValue><ssdm name="tmp_14_3"/></StgValue>
</operation>

<operation id="642" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:273  %tmp_14_3_1 = fmul float %weights_oc_0_load_16, %input_oc_0_load_16

]]></Node>
<StgValue><ssdm name="tmp_14_3_1"/></StgValue>
</operation>

<operation id="643" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:276  %tmp_14_3_2 = fmul float %weights_oc_0_load_17, %input_oc_0_load_17

]]></Node>
<StgValue><ssdm name="tmp_14_3_2"/></StgValue>
</operation>

<operation id="644" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:279  %tmp_14_3_3 = fmul float %weights_oc_0_load_18, %input_oc_0_load_18

]]></Node>
<StgValue><ssdm name="tmp_14_3_3"/></StgValue>
</operation>

<operation id="645" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:282  %tmp_14_3_4 = fmul float %weights_oc_0_load_19, %input_oc_0_load_19

]]></Node>
<StgValue><ssdm name="tmp_14_3_4"/></StgValue>
</operation>

<operation id="646" st_id="36" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:285  %tmp_14_4 = fmul float %weights_oc_0_load_20, %input_oc_0_load_20

]]></Node>
<StgValue><ssdm name="tmp_14_4"/></StgValue>
</operation>

<operation id="647" st_id="36" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:288  %tmp_14_4_1 = fmul float %weights_oc_0_load_21, %input_oc_0_load_21

]]></Node>
<StgValue><ssdm name="tmp_14_4_1"/></StgValue>
</operation>

<operation id="648" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:290  %input_oc_0_load_22 = load float* %input_oc_0_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_22"/></StgValue>
</operation>

<operation id="649" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:293  %input_oc_0_load_23 = load float* %input_oc_0_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_23"/></StgValue>
</operation>

<operation id="650" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:296  %input_oc_0_load_24 = load float* %input_oc_0_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_24"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="651" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="8">
<![CDATA[
.preheader11:111  %weights_oc_0_load_24 = load float* %weights_oc_0_addr_25, align 4

]]></Node>
<StgValue><ssdm name="weights_oc_0_load_24"/></StgValue>
</operation>

<operation id="652" st_id="37" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:181  %sum_2_0_1 = fadd float %sum_2, %tmp_14_0_1

]]></Node>
<StgValue><ssdm name="sum_2_0_1"/></StgValue>
</operation>

<operation id="653" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:273  %tmp_14_3_1 = fmul float %weights_oc_0_load_16, %input_oc_0_load_16

]]></Node>
<StgValue><ssdm name="tmp_14_3_1"/></StgValue>
</operation>

<operation id="654" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:276  %tmp_14_3_2 = fmul float %weights_oc_0_load_17, %input_oc_0_load_17

]]></Node>
<StgValue><ssdm name="tmp_14_3_2"/></StgValue>
</operation>

<operation id="655" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:279  %tmp_14_3_3 = fmul float %weights_oc_0_load_18, %input_oc_0_load_18

]]></Node>
<StgValue><ssdm name="tmp_14_3_3"/></StgValue>
</operation>

<operation id="656" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:282  %tmp_14_3_4 = fmul float %weights_oc_0_load_19, %input_oc_0_load_19

]]></Node>
<StgValue><ssdm name="tmp_14_3_4"/></StgValue>
</operation>

<operation id="657" st_id="37" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:285  %tmp_14_4 = fmul float %weights_oc_0_load_20, %input_oc_0_load_20

]]></Node>
<StgValue><ssdm name="tmp_14_4"/></StgValue>
</operation>

<operation id="658" st_id="37" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:288  %tmp_14_4_1 = fmul float %weights_oc_0_load_21, %input_oc_0_load_21

]]></Node>
<StgValue><ssdm name="tmp_14_4_1"/></StgValue>
</operation>

<operation id="659" st_id="37" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:291  %tmp_14_4_2 = fmul float %weights_oc_0_load_22, %input_oc_0_load_22

]]></Node>
<StgValue><ssdm name="tmp_14_4_2"/></StgValue>
</operation>

<operation id="660" st_id="37" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:294  %tmp_14_4_3 = fmul float %weights_oc_0_load_23, %input_oc_0_load_23

]]></Node>
<StgValue><ssdm name="tmp_14_4_3"/></StgValue>
</operation>

<operation id="661" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="10">
<![CDATA[
.preheader11:296  %input_oc_0_load_24 = load float* %input_oc_0_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_oc_0_load_24"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="662" st_id="38" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:181  %sum_2_0_1 = fadd float %sum_2, %tmp_14_0_1

]]></Node>
<StgValue><ssdm name="sum_2_0_1"/></StgValue>
</operation>

<operation id="663" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:279  %tmp_14_3_3 = fmul float %weights_oc_0_load_18, %input_oc_0_load_18

]]></Node>
<StgValue><ssdm name="tmp_14_3_3"/></StgValue>
</operation>

<operation id="664" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:282  %tmp_14_3_4 = fmul float %weights_oc_0_load_19, %input_oc_0_load_19

]]></Node>
<StgValue><ssdm name="tmp_14_3_4"/></StgValue>
</operation>

<operation id="665" st_id="38" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:285  %tmp_14_4 = fmul float %weights_oc_0_load_20, %input_oc_0_load_20

]]></Node>
<StgValue><ssdm name="tmp_14_4"/></StgValue>
</operation>

<operation id="666" st_id="38" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:288  %tmp_14_4_1 = fmul float %weights_oc_0_load_21, %input_oc_0_load_21

]]></Node>
<StgValue><ssdm name="tmp_14_4_1"/></StgValue>
</operation>

<operation id="667" st_id="38" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:291  %tmp_14_4_2 = fmul float %weights_oc_0_load_22, %input_oc_0_load_22

]]></Node>
<StgValue><ssdm name="tmp_14_4_2"/></StgValue>
</operation>

<operation id="668" st_id="38" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:294  %tmp_14_4_3 = fmul float %weights_oc_0_load_23, %input_oc_0_load_23

]]></Node>
<StgValue><ssdm name="tmp_14_4_3"/></StgValue>
</operation>

<operation id="669" st_id="38" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:297  %tmp_14_4_4 = fmul float %weights_oc_0_load_24, %input_oc_0_load_24

]]></Node>
<StgValue><ssdm name="tmp_14_4_4"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="670" st_id="39" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:181  %sum_2_0_1 = fadd float %sum_2, %tmp_14_0_1

]]></Node>
<StgValue><ssdm name="sum_2_0_1"/></StgValue>
</operation>

<operation id="671" st_id="39" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:285  %tmp_14_4 = fmul float %weights_oc_0_load_20, %input_oc_0_load_20

]]></Node>
<StgValue><ssdm name="tmp_14_4"/></StgValue>
</operation>

<operation id="672" st_id="39" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:288  %tmp_14_4_1 = fmul float %weights_oc_0_load_21, %input_oc_0_load_21

]]></Node>
<StgValue><ssdm name="tmp_14_4_1"/></StgValue>
</operation>

<operation id="673" st_id="39" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:291  %tmp_14_4_2 = fmul float %weights_oc_0_load_22, %input_oc_0_load_22

]]></Node>
<StgValue><ssdm name="tmp_14_4_2"/></StgValue>
</operation>

<operation id="674" st_id="39" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:294  %tmp_14_4_3 = fmul float %weights_oc_0_load_23, %input_oc_0_load_23

]]></Node>
<StgValue><ssdm name="tmp_14_4_3"/></StgValue>
</operation>

<operation id="675" st_id="39" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:297  %tmp_14_4_4 = fmul float %weights_oc_0_load_24, %input_oc_0_load_24

]]></Node>
<StgValue><ssdm name="tmp_14_4_4"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="676" st_id="40" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:200  %sum_2_0_2 = fadd float %sum_2_0_1, %tmp_14_0_2

]]></Node>
<StgValue><ssdm name="sum_2_0_2"/></StgValue>
</operation>

<operation id="677" st_id="40" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:291  %tmp_14_4_2 = fmul float %weights_oc_0_load_22, %input_oc_0_load_22

]]></Node>
<StgValue><ssdm name="tmp_14_4_2"/></StgValue>
</operation>

<operation id="678" st_id="40" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:294  %tmp_14_4_3 = fmul float %weights_oc_0_load_23, %input_oc_0_load_23

]]></Node>
<StgValue><ssdm name="tmp_14_4_3"/></StgValue>
</operation>

<operation id="679" st_id="40" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:297  %tmp_14_4_4 = fmul float %weights_oc_0_load_24, %input_oc_0_load_24

]]></Node>
<StgValue><ssdm name="tmp_14_4_4"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="680" st_id="41" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:200  %sum_2_0_2 = fadd float %sum_2_0_1, %tmp_14_0_2

]]></Node>
<StgValue><ssdm name="sum_2_0_2"/></StgValue>
</operation>

<operation id="681" st_id="41" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:297  %tmp_14_4_4 = fmul float %weights_oc_0_load_24, %input_oc_0_load_24

]]></Node>
<StgValue><ssdm name="tmp_14_4_4"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="682" st_id="42" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:200  %sum_2_0_2 = fadd float %sum_2_0_1, %tmp_14_0_2

]]></Node>
<StgValue><ssdm name="sum_2_0_2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="683" st_id="43" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:200  %sum_2_0_2 = fadd float %sum_2_0_1, %tmp_14_0_2

]]></Node>
<StgValue><ssdm name="sum_2_0_2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="684" st_id="44" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:200  %sum_2_0_2 = fadd float %sum_2_0_1, %tmp_14_0_2

]]></Node>
<StgValue><ssdm name="sum_2_0_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="685" st_id="45" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:219  %sum_2_0_3 = fadd float %sum_2_0_2, %tmp_14_0_3

]]></Node>
<StgValue><ssdm name="sum_2_0_3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="686" st_id="46" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:219  %sum_2_0_3 = fadd float %sum_2_0_2, %tmp_14_0_3

]]></Node>
<StgValue><ssdm name="sum_2_0_3"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="687" st_id="47" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:219  %sum_2_0_3 = fadd float %sum_2_0_2, %tmp_14_0_3

]]></Node>
<StgValue><ssdm name="sum_2_0_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="688" st_id="48" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:219  %sum_2_0_3 = fadd float %sum_2_0_2, %tmp_14_0_3

]]></Node>
<StgValue><ssdm name="sum_2_0_3"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="689" st_id="49" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:219  %sum_2_0_3 = fadd float %sum_2_0_2, %tmp_14_0_3

]]></Node>
<StgValue><ssdm name="sum_2_0_3"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="690" st_id="50" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:238  %sum_2_0_4 = fadd float %sum_2_0_3, %tmp_14_0_4

]]></Node>
<StgValue><ssdm name="sum_2_0_4"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="691" st_id="51" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:238  %sum_2_0_4 = fadd float %sum_2_0_3, %tmp_14_0_4

]]></Node>
<StgValue><ssdm name="sum_2_0_4"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="692" st_id="52" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:238  %sum_2_0_4 = fadd float %sum_2_0_3, %tmp_14_0_4

]]></Node>
<StgValue><ssdm name="sum_2_0_4"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="693" st_id="53" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:238  %sum_2_0_4 = fadd float %sum_2_0_3, %tmp_14_0_4

]]></Node>
<StgValue><ssdm name="sum_2_0_4"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="694" st_id="54" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:238  %sum_2_0_4 = fadd float %sum_2_0_3, %tmp_14_0_4

]]></Node>
<StgValue><ssdm name="sum_2_0_4"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="695" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:241  %sum_2_1 = fadd float %sum_2_0_4, %tmp_14_1

]]></Node>
<StgValue><ssdm name="sum_2_1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="696" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:241  %sum_2_1 = fadd float %sum_2_0_4, %tmp_14_1

]]></Node>
<StgValue><ssdm name="sum_2_1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="697" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:241  %sum_2_1 = fadd float %sum_2_0_4, %tmp_14_1

]]></Node>
<StgValue><ssdm name="sum_2_1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="698" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:241  %sum_2_1 = fadd float %sum_2_0_4, %tmp_14_1

]]></Node>
<StgValue><ssdm name="sum_2_1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="699" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:241  %sum_2_1 = fadd float %sum_2_0_4, %tmp_14_1

]]></Node>
<StgValue><ssdm name="sum_2_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="700" st_id="60" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:244  %sum_2_1_1 = fadd float %sum_2_1, %tmp_14_1_1

]]></Node>
<StgValue><ssdm name="sum_2_1_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="701" st_id="61" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:244  %sum_2_1_1 = fadd float %sum_2_1, %tmp_14_1_1

]]></Node>
<StgValue><ssdm name="sum_2_1_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="702" st_id="62" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:244  %sum_2_1_1 = fadd float %sum_2_1, %tmp_14_1_1

]]></Node>
<StgValue><ssdm name="sum_2_1_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="703" st_id="63" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:244  %sum_2_1_1 = fadd float %sum_2_1, %tmp_14_1_1

]]></Node>
<StgValue><ssdm name="sum_2_1_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="704" st_id="64" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:244  %sum_2_1_1 = fadd float %sum_2_1, %tmp_14_1_1

]]></Node>
<StgValue><ssdm name="sum_2_1_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="705" st_id="65" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:247  %sum_2_1_2 = fadd float %sum_2_1_1, %tmp_14_1_2

]]></Node>
<StgValue><ssdm name="sum_2_1_2"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="706" st_id="66" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:247  %sum_2_1_2 = fadd float %sum_2_1_1, %tmp_14_1_2

]]></Node>
<StgValue><ssdm name="sum_2_1_2"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="707" st_id="67" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:247  %sum_2_1_2 = fadd float %sum_2_1_1, %tmp_14_1_2

]]></Node>
<StgValue><ssdm name="sum_2_1_2"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="708" st_id="68" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:247  %sum_2_1_2 = fadd float %sum_2_1_1, %tmp_14_1_2

]]></Node>
<StgValue><ssdm name="sum_2_1_2"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="709" st_id="69" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:247  %sum_2_1_2 = fadd float %sum_2_1_1, %tmp_14_1_2

]]></Node>
<StgValue><ssdm name="sum_2_1_2"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="710" st_id="70" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:250  %sum_2_1_3 = fadd float %sum_2_1_2, %tmp_14_1_3

]]></Node>
<StgValue><ssdm name="sum_2_1_3"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="711" st_id="71" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:250  %sum_2_1_3 = fadd float %sum_2_1_2, %tmp_14_1_3

]]></Node>
<StgValue><ssdm name="sum_2_1_3"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="712" st_id="72" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:250  %sum_2_1_3 = fadd float %sum_2_1_2, %tmp_14_1_3

]]></Node>
<StgValue><ssdm name="sum_2_1_3"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="713" st_id="73" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:250  %sum_2_1_3 = fadd float %sum_2_1_2, %tmp_14_1_3

]]></Node>
<StgValue><ssdm name="sum_2_1_3"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="714" st_id="74" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:250  %sum_2_1_3 = fadd float %sum_2_1_2, %tmp_14_1_3

]]></Node>
<StgValue><ssdm name="sum_2_1_3"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="715" st_id="75" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:253  %sum_2_1_4 = fadd float %sum_2_1_3, %tmp_14_1_4

]]></Node>
<StgValue><ssdm name="sum_2_1_4"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="716" st_id="76" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:253  %sum_2_1_4 = fadd float %sum_2_1_3, %tmp_14_1_4

]]></Node>
<StgValue><ssdm name="sum_2_1_4"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="717" st_id="77" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:253  %sum_2_1_4 = fadd float %sum_2_1_3, %tmp_14_1_4

]]></Node>
<StgValue><ssdm name="sum_2_1_4"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="718" st_id="78" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:253  %sum_2_1_4 = fadd float %sum_2_1_3, %tmp_14_1_4

]]></Node>
<StgValue><ssdm name="sum_2_1_4"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="719" st_id="79" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:253  %sum_2_1_4 = fadd float %sum_2_1_3, %tmp_14_1_4

]]></Node>
<StgValue><ssdm name="sum_2_1_4"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="720" st_id="80" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:256  %sum_2_2 = fadd float %sum_2_1_4, %tmp_14_2

]]></Node>
<StgValue><ssdm name="sum_2_2"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="721" st_id="81" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:256  %sum_2_2 = fadd float %sum_2_1_4, %tmp_14_2

]]></Node>
<StgValue><ssdm name="sum_2_2"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="722" st_id="82" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:256  %sum_2_2 = fadd float %sum_2_1_4, %tmp_14_2

]]></Node>
<StgValue><ssdm name="sum_2_2"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="723" st_id="83" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:256  %sum_2_2 = fadd float %sum_2_1_4, %tmp_14_2

]]></Node>
<StgValue><ssdm name="sum_2_2"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="724" st_id="84" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:256  %sum_2_2 = fadd float %sum_2_1_4, %tmp_14_2

]]></Node>
<StgValue><ssdm name="sum_2_2"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="725" st_id="85" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:259  %sum_2_2_1 = fadd float %sum_2_2, %tmp_14_2_1

]]></Node>
<StgValue><ssdm name="sum_2_2_1"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="726" st_id="86" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:259  %sum_2_2_1 = fadd float %sum_2_2, %tmp_14_2_1

]]></Node>
<StgValue><ssdm name="sum_2_2_1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="727" st_id="87" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:259  %sum_2_2_1 = fadd float %sum_2_2, %tmp_14_2_1

]]></Node>
<StgValue><ssdm name="sum_2_2_1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="728" st_id="88" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:259  %sum_2_2_1 = fadd float %sum_2_2, %tmp_14_2_1

]]></Node>
<StgValue><ssdm name="sum_2_2_1"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="729" st_id="89" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:259  %sum_2_2_1 = fadd float %sum_2_2, %tmp_14_2_1

]]></Node>
<StgValue><ssdm name="sum_2_2_1"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="730" st_id="90" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:262  %sum_2_2_2 = fadd float %sum_2_2_1, %tmp_14_2_2

]]></Node>
<StgValue><ssdm name="sum_2_2_2"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="731" st_id="91" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:262  %sum_2_2_2 = fadd float %sum_2_2_1, %tmp_14_2_2

]]></Node>
<StgValue><ssdm name="sum_2_2_2"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="732" st_id="92" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:262  %sum_2_2_2 = fadd float %sum_2_2_1, %tmp_14_2_2

]]></Node>
<StgValue><ssdm name="sum_2_2_2"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="733" st_id="93" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:262  %sum_2_2_2 = fadd float %sum_2_2_1, %tmp_14_2_2

]]></Node>
<StgValue><ssdm name="sum_2_2_2"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="734" st_id="94" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:262  %sum_2_2_2 = fadd float %sum_2_2_1, %tmp_14_2_2

]]></Node>
<StgValue><ssdm name="sum_2_2_2"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="735" st_id="95" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:265  %sum_2_2_3 = fadd float %sum_2_2_2, %tmp_14_2_3

]]></Node>
<StgValue><ssdm name="sum_2_2_3"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="736" st_id="96" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:265  %sum_2_2_3 = fadd float %sum_2_2_2, %tmp_14_2_3

]]></Node>
<StgValue><ssdm name="sum_2_2_3"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="737" st_id="97" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:265  %sum_2_2_3 = fadd float %sum_2_2_2, %tmp_14_2_3

]]></Node>
<StgValue><ssdm name="sum_2_2_3"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="738" st_id="98" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:265  %sum_2_2_3 = fadd float %sum_2_2_2, %tmp_14_2_3

]]></Node>
<StgValue><ssdm name="sum_2_2_3"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="739" st_id="99" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:265  %sum_2_2_3 = fadd float %sum_2_2_2, %tmp_14_2_3

]]></Node>
<StgValue><ssdm name="sum_2_2_3"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="740" st_id="100" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:268  %sum_2_2_4 = fadd float %sum_2_2_3, %tmp_14_2_4

]]></Node>
<StgValue><ssdm name="sum_2_2_4"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="741" st_id="101" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:268  %sum_2_2_4 = fadd float %sum_2_2_3, %tmp_14_2_4

]]></Node>
<StgValue><ssdm name="sum_2_2_4"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="742" st_id="102" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:268  %sum_2_2_4 = fadd float %sum_2_2_3, %tmp_14_2_4

]]></Node>
<StgValue><ssdm name="sum_2_2_4"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="743" st_id="103" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:268  %sum_2_2_4 = fadd float %sum_2_2_3, %tmp_14_2_4

]]></Node>
<StgValue><ssdm name="sum_2_2_4"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="744" st_id="104" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:268  %sum_2_2_4 = fadd float %sum_2_2_3, %tmp_14_2_4

]]></Node>
<StgValue><ssdm name="sum_2_2_4"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="745" st_id="105" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:271  %sum_2_3 = fadd float %sum_2_2_4, %tmp_14_3

]]></Node>
<StgValue><ssdm name="sum_2_3"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="746" st_id="106" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:271  %sum_2_3 = fadd float %sum_2_2_4, %tmp_14_3

]]></Node>
<StgValue><ssdm name="sum_2_3"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="747" st_id="107" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:271  %sum_2_3 = fadd float %sum_2_2_4, %tmp_14_3

]]></Node>
<StgValue><ssdm name="sum_2_3"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="748" st_id="108" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:271  %sum_2_3 = fadd float %sum_2_2_4, %tmp_14_3

]]></Node>
<StgValue><ssdm name="sum_2_3"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="749" st_id="109" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:271  %sum_2_3 = fadd float %sum_2_2_4, %tmp_14_3

]]></Node>
<StgValue><ssdm name="sum_2_3"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="750" st_id="110" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:274  %sum_2_3_1 = fadd float %sum_2_3, %tmp_14_3_1

]]></Node>
<StgValue><ssdm name="sum_2_3_1"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="751" st_id="111" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:274  %sum_2_3_1 = fadd float %sum_2_3, %tmp_14_3_1

]]></Node>
<StgValue><ssdm name="sum_2_3_1"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="752" st_id="112" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:274  %sum_2_3_1 = fadd float %sum_2_3, %tmp_14_3_1

]]></Node>
<StgValue><ssdm name="sum_2_3_1"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="753" st_id="113" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:274  %sum_2_3_1 = fadd float %sum_2_3, %tmp_14_3_1

]]></Node>
<StgValue><ssdm name="sum_2_3_1"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="754" st_id="114" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:274  %sum_2_3_1 = fadd float %sum_2_3, %tmp_14_3_1

]]></Node>
<StgValue><ssdm name="sum_2_3_1"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="755" st_id="115" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:277  %sum_2_3_2 = fadd float %sum_2_3_1, %tmp_14_3_2

]]></Node>
<StgValue><ssdm name="sum_2_3_2"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="756" st_id="116" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:277  %sum_2_3_2 = fadd float %sum_2_3_1, %tmp_14_3_2

]]></Node>
<StgValue><ssdm name="sum_2_3_2"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="757" st_id="117" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:277  %sum_2_3_2 = fadd float %sum_2_3_1, %tmp_14_3_2

]]></Node>
<StgValue><ssdm name="sum_2_3_2"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="758" st_id="118" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:277  %sum_2_3_2 = fadd float %sum_2_3_1, %tmp_14_3_2

]]></Node>
<StgValue><ssdm name="sum_2_3_2"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="759" st_id="119" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:277  %sum_2_3_2 = fadd float %sum_2_3_1, %tmp_14_3_2

]]></Node>
<StgValue><ssdm name="sum_2_3_2"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="760" st_id="120" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:280  %sum_2_3_3 = fadd float %sum_2_3_2, %tmp_14_3_3

]]></Node>
<StgValue><ssdm name="sum_2_3_3"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="761" st_id="121" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:280  %sum_2_3_3 = fadd float %sum_2_3_2, %tmp_14_3_3

]]></Node>
<StgValue><ssdm name="sum_2_3_3"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="762" st_id="122" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:280  %sum_2_3_3 = fadd float %sum_2_3_2, %tmp_14_3_3

]]></Node>
<StgValue><ssdm name="sum_2_3_3"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="763" st_id="123" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:280  %sum_2_3_3 = fadd float %sum_2_3_2, %tmp_14_3_3

]]></Node>
<StgValue><ssdm name="sum_2_3_3"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="764" st_id="124" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:280  %sum_2_3_3 = fadd float %sum_2_3_2, %tmp_14_3_3

]]></Node>
<StgValue><ssdm name="sum_2_3_3"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="765" st_id="125" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:283  %sum_2_3_4 = fadd float %sum_2_3_3, %tmp_14_3_4

]]></Node>
<StgValue><ssdm name="sum_2_3_4"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="766" st_id="126" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:283  %sum_2_3_4 = fadd float %sum_2_3_3, %tmp_14_3_4

]]></Node>
<StgValue><ssdm name="sum_2_3_4"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="767" st_id="127" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:283  %sum_2_3_4 = fadd float %sum_2_3_3, %tmp_14_3_4

]]></Node>
<StgValue><ssdm name="sum_2_3_4"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="768" st_id="128" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:283  %sum_2_3_4 = fadd float %sum_2_3_3, %tmp_14_3_4

]]></Node>
<StgValue><ssdm name="sum_2_3_4"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="769" st_id="129" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:283  %sum_2_3_4 = fadd float %sum_2_3_3, %tmp_14_3_4

]]></Node>
<StgValue><ssdm name="sum_2_3_4"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="770" st_id="130" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:286  %sum_2_4 = fadd float %sum_2_3_4, %tmp_14_4

]]></Node>
<StgValue><ssdm name="sum_2_4"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="771" st_id="131" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:286  %sum_2_4 = fadd float %sum_2_3_4, %tmp_14_4

]]></Node>
<StgValue><ssdm name="sum_2_4"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="772" st_id="132" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:286  %sum_2_4 = fadd float %sum_2_3_4, %tmp_14_4

]]></Node>
<StgValue><ssdm name="sum_2_4"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="773" st_id="133" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:286  %sum_2_4 = fadd float %sum_2_3_4, %tmp_14_4

]]></Node>
<StgValue><ssdm name="sum_2_4"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="774" st_id="134" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:286  %sum_2_4 = fadd float %sum_2_3_4, %tmp_14_4

]]></Node>
<StgValue><ssdm name="sum_2_4"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="775" st_id="135" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:289  %sum_2_4_1 = fadd float %sum_2_4, %tmp_14_4_1

]]></Node>
<StgValue><ssdm name="sum_2_4_1"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="776" st_id="136" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:289  %sum_2_4_1 = fadd float %sum_2_4, %tmp_14_4_1

]]></Node>
<StgValue><ssdm name="sum_2_4_1"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="777" st_id="137" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:289  %sum_2_4_1 = fadd float %sum_2_4, %tmp_14_4_1

]]></Node>
<StgValue><ssdm name="sum_2_4_1"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="778" st_id="138" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:289  %sum_2_4_1 = fadd float %sum_2_4, %tmp_14_4_1

]]></Node>
<StgValue><ssdm name="sum_2_4_1"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="779" st_id="139" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:289  %sum_2_4_1 = fadd float %sum_2_4, %tmp_14_4_1

]]></Node>
<StgValue><ssdm name="sum_2_4_1"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="780" st_id="140" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:292  %sum_2_4_2 = fadd float %sum_2_4_1, %tmp_14_4_2

]]></Node>
<StgValue><ssdm name="sum_2_4_2"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="781" st_id="141" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:292  %sum_2_4_2 = fadd float %sum_2_4_1, %tmp_14_4_2

]]></Node>
<StgValue><ssdm name="sum_2_4_2"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="782" st_id="142" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:292  %sum_2_4_2 = fadd float %sum_2_4_1, %tmp_14_4_2

]]></Node>
<StgValue><ssdm name="sum_2_4_2"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="783" st_id="143" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:292  %sum_2_4_2 = fadd float %sum_2_4_1, %tmp_14_4_2

]]></Node>
<StgValue><ssdm name="sum_2_4_2"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="784" st_id="144" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:292  %sum_2_4_2 = fadd float %sum_2_4_1, %tmp_14_4_2

]]></Node>
<StgValue><ssdm name="sum_2_4_2"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="785" st_id="145" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:295  %sum_2_4_3 = fadd float %sum_2_4_2, %tmp_14_4_3

]]></Node>
<StgValue><ssdm name="sum_2_4_3"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="786" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="31" op_0_bw="3">
<![CDATA[
.preheader11:4  %tmp_5_mid2_cast = zext i3 %tmp_5_mid2 to i31

]]></Node>
<StgValue><ssdm name="tmp_5_mid2_cast"/></StgValue>
</operation>

<operation id="787" st_id="146" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:295  %sum_2_4_3 = fadd float %sum_2_4_2, %tmp_14_4_3

]]></Node>
<StgValue><ssdm name="sum_2_4_3"/></StgValue>
</operation>

<operation id="788" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader11:300  %bias6_sum = add i31 %tmp_5_mid2_cast, %tmp_10_cast

]]></Node>
<StgValue><ssdm name="bias6_sum"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="789" st_id="147" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:295  %sum_2_4_3 = fadd float %sum_2_4_2, %tmp_14_4_3

]]></Node>
<StgValue><ssdm name="sum_2_4_3"/></StgValue>
</operation>

<operation id="790" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="31">
<![CDATA[
.preheader11:301  %bias6_sum_cast = zext i31 %bias6_sum to i64

]]></Node>
<StgValue><ssdm name="bias6_sum_cast"/></StgValue>
</operation>

<operation id="791" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.preheader11:302  %DATA_BIAS_addr = getelementptr float* %DATA_BIAS, i64 %bias6_sum_cast

]]></Node>
<StgValue><ssdm name="DATA_BIAS_addr"/></StgValue>
</operation>

<operation id="792" st_id="147" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:303  %DATA_BIAS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_BIAS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="DATA_BIAS_load_req"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="793" st_id="148" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:295  %sum_2_4_3 = fadd float %sum_2_4_2, %tmp_14_4_3

]]></Node>
<StgValue><ssdm name="sum_2_4_3"/></StgValue>
</operation>

<operation id="794" st_id="148" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:303  %DATA_BIAS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_BIAS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="DATA_BIAS_load_req"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="795" st_id="149" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:295  %sum_2_4_3 = fadd float %sum_2_4_2, %tmp_14_4_3

]]></Node>
<StgValue><ssdm name="sum_2_4_3"/></StgValue>
</operation>

<operation id="796" st_id="149" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:303  %DATA_BIAS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_BIAS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="DATA_BIAS_load_req"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="797" st_id="150" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:298  %sum_2_4_4 = fadd float %sum_2_4_3, %tmp_14_4_4

]]></Node>
<StgValue><ssdm name="sum_2_4_4"/></StgValue>
</operation>

<operation id="798" st_id="150" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:303  %DATA_BIAS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_BIAS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="DATA_BIAS_load_req"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="799" st_id="151" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:298  %sum_2_4_4 = fadd float %sum_2_4_3, %tmp_14_4_4

]]></Node>
<StgValue><ssdm name="sum_2_4_4"/></StgValue>
</operation>

<operation id="800" st_id="151" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:303  %DATA_BIAS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_BIAS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="DATA_BIAS_load_req"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="801" st_id="152" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:298  %sum_2_4_4 = fadd float %sum_2_4_3, %tmp_14_4_4

]]></Node>
<StgValue><ssdm name="sum_2_4_4"/></StgValue>
</operation>

<operation id="802" st_id="152" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:303  %DATA_BIAS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_BIAS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="DATA_BIAS_load_req"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="803" st_id="153" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:298  %sum_2_4_4 = fadd float %sum_2_4_3, %tmp_14_4_4

]]></Node>
<StgValue><ssdm name="sum_2_4_4"/></StgValue>
</operation>

<operation id="804" st_id="153" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:303  %DATA_BIAS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %DATA_BIAS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="DATA_BIAS_load_req"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="805" st_id="154" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:298  %sum_2_4_4 = fadd float %sum_2_4_3, %tmp_14_4_4

]]></Node>
<StgValue><ssdm name="sum_2_4_4"/></StgValue>
</operation>

<operation id="806" st_id="154" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:304  %DATA_BIAS_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %DATA_BIAS_addr)

]]></Node>
<StgValue><ssdm name="DATA_BIAS_addr_read"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="807" st_id="155" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:305  %tmp_2 = fadd float %sum_2_4_4, %DATA_BIAS_addr_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="808" st_id="156" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:305  %tmp_2 = fadd float %sum_2_4_4, %DATA_BIAS_addr_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="809" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
.preheader11:5  %tmp_15 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_5_mid2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="810" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:6  %p_shl1 = zext i8 %tmp_15 to i64

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="811" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader11:7  %tmp_16 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_5_mid2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="812" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="5">
<![CDATA[
.preheader11:8  %p_shl2 = zext i5 %tmp_16 to i64

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="813" st_id="157" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader11:9  %tmp_17 = sub i64 %p_shl1, %p_shl2

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="814" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="5">
<![CDATA[
.preheader11:119  %tmp_9_mid2_cast = zext i5 %tmp_9_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_9_mid2_cast"/></StgValue>
</operation>

<operation id="815" st_id="157" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader11:120  %tmp_20 = add i64 %tmp_9_mid2_cast, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="816" st_id="157" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:305  %tmp_2 = fadd float %sum_2_4_4, %DATA_BIAS_addr_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="817" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader11:121  %tmp_21 = shl i64 %tmp_20, 5

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="818" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader11:122  %tmp_22 = shl i64 %tmp_20, 2

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="819" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader11:123  %tmp_23 = sub i64 %tmp_21, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="820" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="5">
<![CDATA[
.preheader11:141  %tmp_6 = zext i5 %w_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="821" st_id="158" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader11:142  %tmp_32 = add i64 %tmp_6, %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="822" st_id="158" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader11:143  %output8_sum = add i64 %tmp_32, %tmp

]]></Node>
<StgValue><ssdm name="output8_sum"/></StgValue>
</operation>

<operation id="823" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.preheader11:144  %DATA_OUTPUT_addr = getelementptr float* %DATA_OUTPUT, i64 %output8_sum

]]></Node>
<StgValue><ssdm name="DATA_OUTPUT_addr"/></StgValue>
</operation>

<operation id="824" st_id="158" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:305  %tmp_2 = fadd float %sum_2_4_4, %DATA_BIAS_addr_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="825" st_id="159" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:305  %tmp_2 = fadd float %sum_2_4_4, %DATA_BIAS_addr_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="826" st_id="159" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:306  %DATA_OUTPUT_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %DATA_OUTPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="DATA_OUTPUT_addr_req"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="827" st_id="160" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
.preheader11:307  call void @_ssdm_op_Write.m_axi.floatP(float* %DATA_OUTPUT_addr, float %tmp_2, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="828" st_id="161" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.preheader11:308  %DATA_OUTPUT_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %DATA_OUTPUT_addr)

]]></Node>
<StgValue><ssdm name="DATA_OUTPUT_addr_res"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="829" st_id="162" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.preheader11:308  %DATA_OUTPUT_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %DATA_OUTPUT_addr)

]]></Node>
<StgValue><ssdm name="DATA_OUTPUT_addr_res"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="830" st_id="163" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.preheader11:308  %DATA_OUTPUT_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %DATA_OUTPUT_addr)

]]></Node>
<StgValue><ssdm name="DATA_OUTPUT_addr_res"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="831" st_id="164" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.preheader11:308  %DATA_OUTPUT_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %DATA_OUTPUT_addr)

]]></Node>
<StgValue><ssdm name="DATA_OUTPUT_addr_res"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="832" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader11:140  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="833" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader11:299  call void (...)* @_ssdm_op_SpecPipeline(i32 13, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="834" st_id="165" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.preheader11:308  %DATA_OUTPUT_addr_res = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %DATA_OUTPUT_addr)

]]></Node>
<StgValue><ssdm name="DATA_OUTPUT_addr_res"/></StgValue>
</operation>

<operation id="835" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader11:309  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="836" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
.preheader11:312  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="837" st_id="166" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="838" st_id="167" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
