
*** Running vivado
    with args -log ROM_D.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ROM_D.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ROM_D.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1263.023 ; gain = 75.000 ; free physical = 886 ; free virtual = 25194
INFO: [Synth 8-638] synthesizing module 'ROM_D' [/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/ip/ROM_D/synth/ROM_D.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ROM_D' (4#1) [/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/ip/ROM_D/synth/ROM_D.vhd:66]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1309.555 ; gain = 121.531 ; free physical = 890 ; free virtual = 25199
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1309.555 ; gain = 121.531 ; free physical = 891 ; free virtual = 25200
INFO: [Device 21-403] Loading part xc7k325tffg676-2L
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1628.711 ; gain = 0.000 ; free physical = 579 ; free virtual = 24888
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:58 . Memory (MB): peak = 1628.711 ; gain = 440.688 ; free physical = 663 ; free virtual = 24972
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:58 . Memory (MB): peak = 1628.711 ; gain = 440.688 ; free physical = 663 ; free virtual = 24972
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:58 . Memory (MB): peak = 1628.711 ; gain = 440.688 ; free physical = 663 ; free virtual = 24972
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:58 . Memory (MB): peak = 1628.711 ; gain = 440.688 ; free physical = 663 ; free virtual = 24973
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:59 . Memory (MB): peak = 1628.727 ; gain = 440.703 ; free physical = 654 ; free virtual = 24963
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|rom         | rom[1023]  | 1024x31       | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:11 . Memory (MB): peak = 1635.727 ; gain = 447.703 ; free physical = 526 ; free virtual = 24835
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:11 . Memory (MB): peak = 1635.727 ; gain = 447.703 ; free physical = 526 ; free virtual = 24835
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:11 . Memory (MB): peak = 1644.742 ; gain = 456.719 ; free physical = 525 ; free virtual = 24834
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:12 . Memory (MB): peak = 1644.742 ; gain = 456.719 ; free physical = 525 ; free virtual = 24833
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:12 . Memory (MB): peak = 1644.742 ; gain = 456.719 ; free physical = 525 ; free virtual = 24833
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:12 . Memory (MB): peak = 1644.742 ; gain = 456.719 ; free physical = 525 ; free virtual = 24833
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:12 . Memory (MB): peak = 1644.742 ; gain = 456.719 ; free physical = 525 ; free virtual = 24833
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:12 . Memory (MB): peak = 1644.742 ; gain = 456.719 ; free physical = 525 ; free virtual = 24833
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:12 . Memory (MB): peak = 1644.742 ; gain = 456.719 ; free physical = 525 ; free virtual = 24833

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     1|
|2     |LUT5 |    14|
|3     |LUT6 |     1|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:12 . Memory (MB): peak = 1644.742 ; gain = 456.719 ; free physical = 525 ; free virtual = 24833
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:14 . Memory (MB): peak = 1687.758 ; gain = 521.109 ; free physical = 545 ; free virtual = 24853
