
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Thu Nov 28 16:43:04 2024
| Design       : TOP
| Device       : PG2L50H
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                           
**********************************************************************************************************
                                                                           Clock   Non-clock              
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources     
----------------------------------------------------------------------------------------------------------
 TOP|CLK_undiv            1000.000     {0 500}        Declared                20          26  {CLK_undiv} 
==========================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               TOP|CLK_undiv                             
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv                1.000 MHz     449.843 MHz       1000.000          2.223        997.777
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv              997.777       0.000              0             84
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv                0.194       0.000              0             84
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv                                     499.800       0.000              0             20
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv              998.754       0.000              0             84
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv                0.119       0.000              0             84
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv                                     499.800       0.000              0             20
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : count_fast[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[15]/opit_0_inv_AQ_perm/I0
Path Group  : TOP|CLK_undiv
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.053
  Launch Clock Delay      :  3.574
  Clock Pessimism Removal :  0.521

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       2.788         ntclkbufg_0      
 HCKB_165_227/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.484       3.574         _N0              
 CLMA_285_372/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK

 CLMA_285_372/Q0                   tco                   0.213       3.787 r       count_fast[13]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.580       4.367         count_fast[13]   
 CLMA_285_348/Y0                   td                    0.113       4.480 r       N117_11/gateop_perm/L6
                                   net (fanout=2)        0.445       4.925         _N16754          
 CLMS_279_367/Y2                   td                    0.240       5.165 r       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.296       5.461         N117_inv         
 CLMA_285_372/C0                                                           r       count_fast[15]/opit_0_inv_AQ_perm/I0

 Data arrival time                                                   5.461         Logic Levels: 2  
                                                                                   Logic: 0.566ns(29.995%), Route: 1.321ns(70.005%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_227/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.411    1003.053         _N0              
 CLMA_285_372/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.521    1003.574                          
 clock uncertainty                                      -0.050    1003.524                          

 Setup time                                             -0.286    1003.238                          

 Data required time                                               1003.238                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.238                          
 Data arrival time                                                   5.461                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.777                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[16]/opit_0_inv_AQ_perm/I1
Path Group  : TOP|CLK_undiv
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.053
  Launch Clock Delay      :  3.574
  Clock Pessimism Removal :  0.521

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       2.788         ntclkbufg_0      
 HCKB_165_227/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.484       3.574         _N0              
 CLMA_285_372/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK

 CLMA_285_372/Q0                   tco                   0.213       3.787 r       count_fast[13]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.580       4.367         count_fast[13]   
 CLMA_285_348/Y0                   td                    0.113       4.480 r       N117_11/gateop_perm/L6
                                   net (fanout=2)        0.445       4.925         _N16754          
 CLMS_279_367/Y2                   td                    0.240       5.165 r       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.296       5.461         N117_inv         
 CLMA_285_372/D1                                                           r       count_fast[16]/opit_0_inv_AQ_perm/I1

 Data arrival time                                                   5.461         Logic Levels: 2  
                                                                                   Logic: 0.566ns(29.995%), Route: 1.321ns(70.005%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_227/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.411    1003.053         _N0              
 CLMA_285_372/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.521    1003.574                          
 clock uncertainty                                      -0.050    1003.524                          

 Setup time                                             -0.257    1003.267                          

 Data required time                                               1003.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.267                          
 Data arrival time                                                   5.461                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.806                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[10]/opit_0_inv_L6QL5Q1_perm/I3
Path Group  : TOP|CLK_undiv
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.053
  Launch Clock Delay      :  3.574
  Clock Pessimism Removal :  0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       2.788         ntclkbufg_0      
 HCKB_165_227/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.484       3.574         _N0              
 CLMA_285_372/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK

 CLMA_285_372/Q0                   tco                   0.213       3.787 r       count_fast[13]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.580       4.367         count_fast[13]   
 CLMA_285_348/Y0                   td                    0.113       4.480 r       N117_11/gateop_perm/L6
                                   net (fanout=2)        0.445       4.925         _N16754          
 CLMS_279_367/Y2                   td                    0.240       5.165 r       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.296       5.461         N117_inv         
 CLMA_285_373/A3                                                           r       count_fast[10]/opit_0_inv_L6QL5Q1_perm/I3

 Data arrival time                                                   5.461         Logic Levels: 2  
                                                                                   Logic: 0.566ns(29.995%), Route: 1.321ns(70.005%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_227/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.411    1003.053         _N0              
 CLMA_285_373/CLK                                                          r       count_fast[10]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.492    1003.545                          
 clock uncertainty                                      -0.050    1003.495                          

 Setup time                                             -0.158    1003.337                          

 Data required time                                               1003.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.337                          
 Data arrival time                                                   5.461                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.876                          
====================================================================================================

====================================================================================================

Startpoint  : genblk1.clk_counter[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : genblk1.clk_counter[2]/opit_0_inv_AQ_perm/I3
Path Group  : TOP|CLK_undiv
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.210  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.565
  Launch Clock Delay      :  3.045
  Clock Pessimism Removal :  -0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766       0.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557       2.384         ntclkbufg_0      
 HCKB_165_160/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=1)        0.403       3.045         _N2              
 CLMS_159_289/CLK                                                          r       genblk1.clk_counter[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_159_289/Q0                   tco                   0.166       3.211 f       genblk1.clk_counter[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=3)        0.197       3.408         genblk1.clk_counter [0]
 CLMA_171_288/B3                                                           f       genblk1.clk_counter[2]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   3.408         Logic Levels: 0  
                                                                                   Logic: 0.166ns(45.730%), Route: 0.197ns(54.270%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       2.788         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=12)       0.475       3.565         _N1              
 CLMA_171_288/CLK                                                          r       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.310       3.255                          
 clock uncertainty                                       0.000       3.255                          

 Hold time                                              -0.041       3.214                          

 Data required time                                                  3.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.214                          
 Data arrival time                                                   3.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.194                          
====================================================================================================

====================================================================================================

Startpoint  : enable[1]/opit_0_inv_srl/CLK
Endpoint    : enable[3]/opit_0_inv_srl/D
Path Group  : TOP|CLK_undiv
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.574
  Launch Clock Delay      :  3.053
  Clock Pessimism Removal :  -0.521

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766       0.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557       2.384         ntclkbufg_0      
 HCKB_165_227/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.411       3.053         _N0              
 CLMA_279_366/CLK                                                          r       enable[1]/opit_0_inv_srl/CLK

 CLMA_279_366/CR2                  tco                   0.182       3.235 f       enable[1]/opit_0_inv_srl/CR0
                                   net (fanout=9)        0.076       3.311         enable[2]        
 CLMA_279_366/M3                                                           f       enable[3]/opit_0_inv_srl/D

 Data arrival time                                                   3.311         Logic Levels: 0  
                                                                                   Logic: 0.182ns(70.543%), Route: 0.076ns(29.457%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       2.788         ntclkbufg_0      
 HCKB_165_227/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.484       3.574         _N0              
 CLMA_279_366/CLK                                                          r       enable[3]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.521       3.053                          
 clock uncertainty                                       0.000       3.053                          

 Hold time                                               0.045       3.098                          

 Data required time                                                  3.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.098                          
 Data arrival time                                                   3.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.213                          
====================================================================================================

====================================================================================================

Startpoint  : genblk1.clk_counter[12]/opit_0_inv_AQ_perm/CLK
Endpoint    : genblk1.clk_counter[13]/opit_0_inv_AQ_perm/CIN
Path Group  : TOP|CLK_undiv
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.565
  Launch Clock Delay      :  3.046
  Clock Pessimism Removal :  -0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766       0.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.557       2.384         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=12)       0.404       3.046         _N1              
 CLMA_171_300/CLK                                                          r       genblk1.clk_counter[12]/opit_0_inv_AQ_perm/CLK

 CLMA_171_300/Q3                   tco                   0.166       3.212 f       genblk1.clk_counter[12]/opit_0_inv_AQ_perm/Q
                                   net (fanout=1)        0.092       3.304         genblk1.clk_counter [12]
 CLMA_171_300/COUT                 td                    0.201       3.505 f       genblk1.clk_counter[12]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.505         _N482            
 CLMA_171_306/CIN                                                          f       genblk1.clk_counter[13]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   3.505         Logic Levels: 1  
                                                                                   Logic: 0.367ns(79.956%), Route: 0.092ns(20.044%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       2.788         ntclkbufg_0      
 HCKB_165_227/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.475       3.565         _N0              
 CLMA_171_306/CLK                                                          r       genblk1.clk_counter[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.310       3.255                          
 clock uncertainty                                       0.000       3.255                          

 Hold time                                              -0.006       3.249                          

 Data required time                                                  3.249                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.249                          
 Data arrival time                                                   3.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[8] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       2.788         ntclkbufg_0      
 HCKB_165_227/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.485       3.575         _N0              
 CLMS_279_361/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK

 CLMS_279_361/CR3                  tco                   0.260       3.835 r       enable[5]/opit_0_inv_srl/CR0
                                   net (fanout=12)       0.593       4.428         enable[6]        
 CLMS_273_349/Y3                   td                    0.188       4.616 r       N52_30[1]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.284       4.900         _N853            
 CLMS_279_349/Y3                   td                    0.223       5.123 r       N52_31[1]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.125       5.248         _N857            
 CLMS_279_349/Y2                   td                    0.113       5.361 r       N52_33[1]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.591       5.952         _N865            
 CLMA_279_360/Y1                   td                    0.188       6.140 r       N52_35[1]/LUT6_inst_perm/L6
                                   net (fanout=7)        0.843       6.983         N52[1]           
 CLMA_285_445/Y0                   td                    0.240       7.223 r       N108[7]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.796       8.019         nt_SevenSegCatHL[8]
 IOLHR_292_522/DO_P                td                    1.231       9.250 r       SevenSegCatHL_obuf[8]/opit_1/DO_P
                                   net (fanout=1)        0.000       9.250         SevenSegCatHL_obuf[8]/ntO
 IOBS_300_522/PAD                  td                    2.421      11.671 r       SevenSegCatHL_obuf[8]/opit_0/O
                                   net (fanout=1)        0.051      11.722         SevenSegCatHL[8] 
 B4                                                                        r       SevenSegCatHL[8] (port)

 Data arrival time                                                  11.722         Logic Levels: 7  
                                                                                   Logic: 4.864ns(59.703%), Route: 3.283ns(40.297%)
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[10] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       2.788         ntclkbufg_0      
 HCKB_165_227/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.485       3.575         _N0              
 CLMS_279_361/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK

 CLMS_279_361/CR3                  tco                   0.260       3.835 r       enable[5]/opit_0_inv_srl/CR0
                                   net (fanout=12)       0.593       4.428         enable[6]        
 CLMS_273_349/Y3                   td                    0.188       4.616 r       N52_30[1]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.284       4.900         _N853            
 CLMS_279_349/Y3                   td                    0.223       5.123 r       N52_31[1]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.125       5.248         _N857            
 CLMS_279_349/Y2                   td                    0.113       5.361 r       N52_33[1]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.591       5.952         _N865            
 CLMA_279_360/Y1                   td                    0.188       6.140 r       N52_35[1]/LUT6_inst_perm/L6
                                   net (fanout=7)        0.998       7.138         N52[1]           
 CLMA_285_463/Y0                   td                    0.235       7.373 r       N108[9]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.635       8.008         nt_SevenSegCatHL[10]
 IOLHR_292_510/DO_P                td                    1.231       9.239 r       SevenSegCatHL_obuf[10]/opit_1/DO_P
                                   net (fanout=1)        0.000       9.239         SevenSegCatHL_obuf[10]/ntO
 IOBS_300_510/PAD                  td                    2.421      11.660 r       SevenSegCatHL_obuf[10]/opit_0/O
                                   net (fanout=1)        0.057      11.717         SevenSegCatHL[10]
 A3                                                                        r       SevenSegCatHL[10] (port)

 Data arrival time                                                  11.717         Logic Levels: 7  
                                                                                   Logic: 4.859ns(59.678%), Route: 3.283ns(40.322%)
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[9] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.651       2.788         ntclkbufg_0      
 HCKB_165_227/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.485       3.575         _N0              
 CLMS_279_361/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK

 CLMS_279_361/CR3                  tco                   0.260       3.835 r       enable[5]/opit_0_inv_srl/CR0
                                   net (fanout=12)       0.593       4.428         enable[6]        
 CLMS_273_349/Y3                   td                    0.188       4.616 r       N52_30[1]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.284       4.900         _N853            
 CLMS_279_349/Y3                   td                    0.223       5.123 r       N52_31[1]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.125       5.248         _N857            
 CLMS_279_349/Y2                   td                    0.113       5.361 r       N52_33[1]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.591       5.952         _N865            
 CLMA_279_360/Y1                   td                    0.188       6.140 r       N52_35[1]/LUT6_inst_perm/L6
                                   net (fanout=7)        0.907       7.047         N52[1]           
 CLMA_285_481/CR0                  td                    0.342       7.389 r       N108[10]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.583       7.972         nt_SevenSegCatHL[9]
 IOLHR_292_516/DO_P                td                    1.231       9.203 r       SevenSegCatHL_obuf[9]/opit_1/DO_P
                                   net (fanout=1)        0.000       9.203         SevenSegCatHL_obuf[9]/ntO
 IOBD_300_516/PAD                  td                    2.425      11.628 r       SevenSegCatHL_obuf[9]/opit_0/O
                                   net (fanout=1)        0.057      11.685         SevenSegCatHL[9] 
 A4                                                                        r       SevenSegCatHL[9] (port)

 Data arrival time                                                  11.685         Logic Levels: 7  
                                                                                   Logic: 4.970ns(61.282%), Route: 3.140ns(38.718%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : enable[1]/opit_0_inv_srl/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 f       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.678       0.709 f       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.709         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.095       0.804 f       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=73)       0.527       1.331         nt_RESET_n       
 CLMA_279_366/RS                                                           f       enable[1]/opit_0_inv_srl/RS

 Data arrival time                                                   1.331         Logic Levels: 2  
                                                                                   Logic: 0.773ns(58.077%), Route: 0.558ns(41.923%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : enable[3]/opit_0_inv_srl/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 f       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.678       0.709 f       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.709         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.095       0.804 f       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=73)       0.527       1.331         nt_RESET_n       
 CLMA_279_366/RS                                                           f       enable[3]/opit_0_inv_srl/RS

 Data arrival time                                                   1.331         Logic Levels: 2  
                                                                                   Logic: 0.773ns(58.077%), Route: 0.558ns(41.923%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : count_fast[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 f       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.678       0.709 f       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.709         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.095       0.804 f       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=73)       0.529       1.333         nt_RESET_n       
 CLMA_285_373/RS                                                           f       count_fast[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.333         Logic Levels: 2  
                                                                                   Logic: 0.773ns(57.989%), Route: 0.560ns(42.011%)
====================================================================================================

{TOP|CLK_undiv} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_285_373/CLK        count_fast[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_285_373/CLK        count_fast[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_285_354/CLK        count_fast[4]/opit_0_inv_AQ_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : count_fast[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[15]/opit_0_inv_AQ_perm/I0
Path Group  : TOP|CLK_undiv
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.940
  Launch Clock Delay      :  2.293
  Clock Pessimism Removal :  0.353

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       1.741         ntclkbufg_0      
 HCKB_165_227/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.319       2.293         _N0              
 CLMA_285_372/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK

 CLMA_285_372/Q0                   tco                   0.125       2.418 f       count_fast[13]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.323       2.741         count_fast[13]   
 CLMA_285_348/Y0                   td                    0.070       2.811 f       N117_11/gateop_perm/L6
                                   net (fanout=2)        0.251       3.062         _N16754          
 CLMS_279_367/Y2                   td                    0.125       3.187 f       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.164       3.351         N117_inv         
 CLMA_285_372/C0                                                           f       count_fast[15]/opit_0_inv_AQ_perm/I0

 Data arrival time                                                   3.351         Logic Levels: 2  
                                                                                   Logic: 0.320ns(30.246%), Route: 0.738ns(69.754%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_227/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.270    1001.940         _N0              
 CLMA_285_372/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.353    1002.293                          
 clock uncertainty                                      -0.050    1002.243                          

 Setup time                                             -0.138    1002.105                          

 Data required time                                               1002.105                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.105                          
 Data arrival time                                                   3.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.754                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[16]/opit_0_inv_AQ_perm/I1
Path Group  : TOP|CLK_undiv
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.940
  Launch Clock Delay      :  2.293
  Clock Pessimism Removal :  0.353

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       1.741         ntclkbufg_0      
 HCKB_165_227/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.319       2.293         _N0              
 CLMA_285_372/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK

 CLMA_285_372/Q0                   tco                   0.125       2.418 f       count_fast[13]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.323       2.741         count_fast[13]   
 CLMA_285_348/Y0                   td                    0.070       2.811 f       N117_11/gateop_perm/L6
                                   net (fanout=2)        0.251       3.062         _N16754          
 CLMS_279_367/Y2                   td                    0.125       3.187 f       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.164       3.351         N117_inv         
 CLMA_285_372/D1                                                           f       count_fast[16]/opit_0_inv_AQ_perm/I1

 Data arrival time                                                   3.351         Logic Levels: 2  
                                                                                   Logic: 0.320ns(30.246%), Route: 0.738ns(69.754%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_227/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.270    1001.940         _N0              
 CLMA_285_372/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.353    1002.293                          
 clock uncertainty                                      -0.050    1002.243                          

 Setup time                                             -0.131    1002.112                          

 Data required time                                               1002.112                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.112                          
 Data arrival time                                                   3.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.761                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[10]/opit_0_inv_L6QL5Q1_perm/I3
Path Group  : TOP|CLK_undiv
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.940
  Launch Clock Delay      :  2.293
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       1.741         ntclkbufg_0      
 HCKB_165_227/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.319       2.293         _N0              
 CLMA_285_372/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK

 CLMA_285_372/Q0                   tco                   0.125       2.418 f       count_fast[13]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.323       2.741         count_fast[13]   
 CLMA_285_348/Y0                   td                    0.070       2.811 f       N117_11/gateop_perm/L6
                                   net (fanout=2)        0.251       3.062         _N16754          
 CLMS_279_367/Y2                   td                    0.125       3.187 f       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.164       3.351         N117_inv         
 CLMA_285_373/A3                                                           f       count_fast[10]/opit_0_inv_L6QL5Q1_perm/I3

 Data arrival time                                                   3.351         Logic Levels: 2  
                                                                                   Logic: 0.320ns(30.246%), Route: 0.738ns(69.754%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_227/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.270    1001.940         _N0              
 CLMA_285_373/CLK                                                          r       count_fast[10]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.337    1002.277                          
 clock uncertainty                                      -0.050    1002.227                          

 Setup time                                             -0.082    1002.145                          

 Data required time                                               1002.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.145                          
 Data arrival time                                                   3.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.794                          
====================================================================================================

====================================================================================================

Startpoint  : genblk1.clk_counter[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : genblk1.clk_counter[2]/opit_0_inv_AQ_perm/I3
Path Group  : TOP|CLK_undiv
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.284
  Launch Clock Delay      :  1.933
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445       0.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334       1.475         ntclkbufg_0      
 HCKB_165_160/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=1)        0.263       1.933         _N2              
 CLMS_159_289/CLK                                                          r       genblk1.clk_counter[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_159_289/Q0                   tco                   0.103       2.036 r       genblk1.clk_counter[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=3)        0.137       2.173         genblk1.clk_counter [0]
 CLMA_171_288/B3                                                           r       genblk1.clk_counter[2]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   2.173         Logic Levels: 0  
                                                                                   Logic: 0.103ns(42.917%), Route: 0.137ns(57.083%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       1.741         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=12)       0.310       2.284         _N1              
 CLMA_171_288/CLK                                                          r       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.203       2.081                          
 clock uncertainty                                       0.000       2.081                          

 Hold time                                              -0.027       2.054                          

 Data required time                                                  2.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.054                          
 Data arrival time                                                   2.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.119                          
====================================================================================================

====================================================================================================

Startpoint  : enable[1]/opit_0_inv_srl/CLK
Endpoint    : enable[3]/opit_0_inv_srl/D
Path Group  : TOP|CLK_undiv
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.293
  Launch Clock Delay      :  1.940
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445       0.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334       1.475         ntclkbufg_0      
 HCKB_165_227/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.270       1.940         _N0              
 CLMA_279_366/CLK                                                          r       enable[1]/opit_0_inv_srl/CLK

 CLMA_279_366/CR2                  tco                   0.123       2.063 f       enable[1]/opit_0_inv_srl/CR0
                                   net (fanout=9)        0.053       2.116         enable[2]        
 CLMA_279_366/M3                                                           f       enable[3]/opit_0_inv_srl/D

 Data arrival time                                                   2.116         Logic Levels: 0  
                                                                                   Logic: 0.123ns(69.886%), Route: 0.053ns(30.114%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       1.741         ntclkbufg_0      
 HCKB_165_227/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.319       2.293         _N0              
 CLMA_279_366/CLK                                                          r       enable[3]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.352       1.941                          
 clock uncertainty                                       0.000       1.941                          

 Hold time                                               0.027       1.968                          

 Data required time                                                  1.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.968                          
 Data arrival time                                                   2.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.148                          
====================================================================================================

====================================================================================================

Startpoint  : genblk1.clk_counter[12]/opit_0_inv_AQ_perm/CLK
Endpoint    : genblk1.clk_counter[13]/opit_0_inv_AQ_perm/CIN
Path Group  : TOP|CLK_undiv
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.284
  Launch Clock Delay      :  1.934
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445       0.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.334       1.475         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=12)       0.264       1.934         _N1              
 CLMA_171_300/CLK                                                          r       genblk1.clk_counter[12]/opit_0_inv_AQ_perm/CLK

 CLMA_171_300/Q3                   tco                   0.103       2.037 r       genblk1.clk_counter[12]/opit_0_inv_AQ_perm/Q
                                   net (fanout=1)        0.056       2.093         genblk1.clk_counter [12]
 CLMA_171_300/COUT                 td                    0.135       2.228 f       genblk1.clk_counter[12]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       2.228         _N482            
 CLMA_171_306/CIN                                                          f       genblk1.clk_counter[13]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   2.228         Logic Levels: 1  
                                                                                   Logic: 0.238ns(80.952%), Route: 0.056ns(19.048%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       1.741         ntclkbufg_0      
 HCKB_165_227/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.310       2.284         _N0              
 CLMA_171_306/CLK                                                          r       genblk1.clk_counter[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.203       2.081                          
 clock uncertainty                                       0.000       2.081                          

 Hold time                                              -0.007       2.074                          

 Data required time                                                  2.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.074                          
 Data arrival time                                                   2.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.154                          
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[8] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       1.741         ntclkbufg_0      
 HCKB_165_227/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.320       2.294         _N0              
 CLMS_279_361/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK

 CLMS_279_361/CR3                  tco                   0.140       2.434 f       enable[5]/opit_0_inv_srl/CR0
                                   net (fanout=12)       0.321       2.755         enable[6]        
 CLMS_273_349/Y3                   td                    0.100       2.855 f       N52_30[1]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       3.015         _N853            
 CLMS_279_349/Y3                   td                    0.125       3.140 f       N52_31[1]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075       3.215         _N857            
 CLMS_279_349/Y2                   td                    0.070       3.285 f       N52_33[1]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.318       3.603         _N865            
 CLMA_279_360/Y1                   td                    0.100       3.703 f       N52_35[1]/LUT6_inst_perm/L6
                                   net (fanout=7)        0.510       4.213         N52[1]           
 CLMA_285_445/Y0                   td                    0.125       4.338 r       N108[7]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.447       4.785         nt_SevenSegCatHL[8]
 IOLHR_292_522/DO_P                td                    0.488       5.273 r       SevenSegCatHL_obuf[8]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.273         SevenSegCatHL_obuf[8]/ntO
 IOBS_300_522/PAD                  td                    1.860       7.133 r       SevenSegCatHL_obuf[8]/opit_0/O
                                   net (fanout=1)        0.051       7.184         SevenSegCatHL[8] 
 B4                                                                        r       SevenSegCatHL[8] (port)

 Data arrival time                                                   7.184         Logic Levels: 7  
                                                                                   Logic: 3.008ns(61.513%), Route: 1.882ns(38.487%)
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[9] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       1.741         ntclkbufg_0      
 HCKB_165_227/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.320       2.294         _N0              
 CLMS_279_361/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK

 CLMS_279_361/CR3                  tco                   0.140       2.434 f       enable[5]/opit_0_inv_srl/CR0
                                   net (fanout=12)       0.321       2.755         enable[6]        
 CLMS_273_349/Y3                   td                    0.100       2.855 f       N52_30[1]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       3.015         _N853            
 CLMS_279_349/Y3                   td                    0.125       3.140 f       N52_31[1]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075       3.215         _N857            
 CLMS_279_349/Y2                   td                    0.070       3.285 f       N52_33[1]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.318       3.603         _N865            
 CLMA_279_360/Y1                   td                    0.100       3.703 f       N52_35[1]/LUT6_inst_perm/L6
                                   net (fanout=7)        0.572       4.275         N52[1]           
 CLMA_285_481/CR0                  td                    0.184       4.459 r       N108[10]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.325       4.784         nt_SevenSegCatHL[9]
 IOLHR_292_516/DO_P                td                    0.488       5.272 r       SevenSegCatHL_obuf[9]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.272         SevenSegCatHL_obuf[9]/ntO
 IOBD_300_516/PAD                  td                    1.850       7.122 r       SevenSegCatHL_obuf[9]/opit_0/O
                                   net (fanout=1)        0.057       7.179         SevenSegCatHL[9] 
 A4                                                                        r       SevenSegCatHL[9] (port)

 Data arrival time                                                   7.179         Logic Levels: 7  
                                                                                   Logic: 3.057ns(62.579%), Route: 1.828ns(37.421%)
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[10] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.397       1.741         ntclkbufg_0      
 HCKB_165_227/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=33)       0.320       2.294         _N0              
 CLMS_279_361/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK

 CLMS_279_361/CR3                  tco                   0.140       2.434 f       enable[5]/opit_0_inv_srl/CR0
                                   net (fanout=12)       0.321       2.755         enable[6]        
 CLMS_273_349/Y3                   td                    0.100       2.855 f       N52_30[1]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       3.015         _N853            
 CLMS_279_349/Y3                   td                    0.125       3.140 f       N52_31[1]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075       3.215         _N857            
 CLMS_279_349/Y2                   td                    0.070       3.285 f       N52_33[1]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.318       3.603         _N865            
 CLMA_279_360/Y1                   td                    0.100       3.703 f       N52_35[1]/LUT6_inst_perm/L6
                                   net (fanout=7)        0.601       4.304         N52[1]           
 CLMA_285_463/Y0                   td                    0.123       4.427 r       N108[9]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.345       4.772         nt_SevenSegCatHL[10]
 IOLHR_292_510/DO_P                td                    0.488       5.260 r       SevenSegCatHL_obuf[10]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.260         SevenSegCatHL_obuf[10]/ntO
 IOBS_300_510/PAD                  td                    1.860       7.120 r       SevenSegCatHL_obuf[10]/opit_0/O
                                   net (fanout=1)        0.057       7.177         SevenSegCatHL[10]
 A3                                                                        r       SevenSegCatHL[10] (port)

 Data arrival time                                                   7.177         Logic Levels: 7  
                                                                                   Logic: 3.006ns(61.561%), Route: 1.877ns(38.439%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : enable[1]/opit_0_inv_srl/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 r       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.445       0.476 r       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.476         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.073       0.549 r       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=73)       0.327       0.876         nt_RESET_n       
 CLMA_279_366/RS                                                           r       enable[1]/opit_0_inv_srl/RS

 Data arrival time                                                   0.876         Logic Levels: 2  
                                                                                   Logic: 0.518ns(59.132%), Route: 0.358ns(40.868%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : enable[3]/opit_0_inv_srl/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 r       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.445       0.476 r       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.476         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.073       0.549 r       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=73)       0.327       0.876         nt_RESET_n       
 CLMA_279_366/RS                                                           r       enable[3]/opit_0_inv_srl/RS

 Data arrival time                                                   0.876         Logic Levels: 2  
                                                                                   Logic: 0.518ns(59.132%), Route: 0.358ns(40.868%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : count_fast[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 r       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.445       0.476 r       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.476         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.073       0.549 r       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=73)       0.330       0.879         nt_RESET_n       
 CLMA_285_373/RS                                                           r       count_fast[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   0.879         Logic Levels: 2  
                                                                                   Logic: 0.518ns(58.931%), Route: 0.361ns(41.069%)
====================================================================================================

{TOP|CLK_undiv} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_285_373/CLK        count_fast[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_285_373/CLK        count_fast[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_285_354/CLK        count_fast[4]/opit_0_inv_AQ_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                         
+---------------------------------------------------------------------------------------------------------------------------------+
| Input      | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/place_route/TOP_pnr.adf       
| Output     | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/report_timing/TOP_rtp.adf     
|            | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/report_timing/TOP.rtr         
|            | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/report_timing/rtr.db          
+---------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 822 MB
Total CPU  time to report_timing completion : 0h:0m:10s
Process Total CPU  time to report_timing completion : 0h:0m:10s
Total real time to report_timing completion : 0h:0m:17s
