============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Dec 30 2024  09:20:59 pm
  Module:                 BRISC_top_no_io
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (73399 ps) Setup Check with Pin U4/alu_result_reg[1]/CK->D
          Group: CLK
     Startpoint: (R) U4/execution_enable_buffer_reg[0]/CK
          Clock: (F) CLK
       Endpoint: (F) U4/alu_result_reg[1]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+  181000        90500     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=  181200        90700     
                                              
             Setup:-     796                  
       Uncertainty:-     300                  
     Required Time:=  180104                  
      Launch Clock:-   90700                  
         Data Path:-   16005                  
             Slack:=   73399                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  U4/execution_enable_buffer_reg[0]/CK -       -     R     (arrival)      7     -     0     0   90700    (-,-) 
  U4/execution_enable_buffer_reg[0]/Q  -       CK->Q F     DFFX1          2  86.0   942  3288   93988    (-,-) 
  U4/drc_bufs383228/Y                  -       A->Y  R     INVX2          2  89.3   275   839   94827    (-,-) 
  U4/drc_bufs383227/Y                  -       A->Y  F     INVX2          3 126.1   189   387   95214    (-,-) 
  U4/g379336/Y                         -       B->Y  F     AND2X1         3 166.4   464  1138   96352    (-,-) 
  U4/g379210/Y                         -       A->Y  R     INVX2          8 326.8   584  1051   97403    (-,-) 
  U4/g378841/Y                         -       B->Y  F     NOR2X2         2 111.4   242   474   97877    (-,-) 
  U4/g378158/Y                         -       B->Y  R     NAND2X2        2 114.2   263   533   98410    (-,-) 
  U4/g376431/Y                         -       B->Y  F     NOR2X2         7 363.4   519   768   99177    (-,-) 
  U4/g375751/Y                         -       B->Y  R     NAND2X2        9 347.4   662  1169  100346    (-,-) 
  U4/g370149/Y                         -       C->Y  F     AOI21X1        2  64.8   392   669  101016    (-,-) 
  U4/g384282/Y                         -       C->Y  R     AOI21X1        1  33.4   455   913  101928    (-,-) 
  U4/g384281/Y                         -       C->Y  R     OA21X1         2  89.3   377  1249  103177    (-,-) 
  U4/g369531/Y                         -       A->Y  F     OAI21X1        1  32.4   306   504  103681    (-,-) 
  U4/g369489/Y                         -       C->Y  R     AOI21X1        1  36.7   477   899  104580    (-,-) 
  U4/g369436/Y                         -       C->Y  F     NAND3X1        1  32.4   378   601  105181    (-,-) 
  U4/g369421/Y                         -       C->Y  R     AOI21X1        1  36.7   492   932  106113    (-,-) 
  U4/g369318/Y                         -       C->Y  F     NAND3X1        1  30.6   370   592  106705    (-,-) 
  U4/alu_result_reg[1]/D               <<<     -     F     DFFX1          1     -     -     0  106705    (-,-) 
#--------------------------------------------------------------------------------------------------------------

