## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Tue Sep 07 22:52:41 ä¸?å›½æ ‡å‡†æ—¶é—? 2010
##
vlib work
vlog  i2c_master_bit_ctrl.v
vlog  i2c_master_byte_ctrl.v
vlog  i2c_master_top.v
vlog  I2C_Ctrl.v
vlog  adv7180_config_top.v
vlog  test_7180.v
vlog  "C:/Xilinx/verilog/src/glbl.v"
vsim -t 1ps  -L xilinxcorelib_ver -L unisims_ver  -lib work test_7180_v glbl
do {test_7180_v.udo}
view wave
add wave *
view structure
view signals
run 1000ns
