

================================================================
== Vivado HLS Report for 'RC_RECEIVER'
================================================================
* Date:           Sun May 26 18:40:14 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        RC_Receiver
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.979|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   45|   45|   46|   46| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 46, depth = 46


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 46
* Pipeline : 1
  Pipeline-0 : II = 46, D = 46, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	31  / true
30 --> 
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	30  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%SBUS_data_addr = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 0" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 47 'getelementptr' 'SBUS_data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (2.32ns)   --->   "%SBUS_data_load = load i8* %SBUS_data_addr, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 48 'load' 'SBUS_data_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>

State 2 <SV = 1> <Delay = 5.57>
ST_2 : Operation 49 [1/2] (2.32ns)   --->   "%SBUS_data_load = load i8* %SBUS_data_addr, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 49 'load' 'SBUS_data_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_5 = zext i8 %SBUS_data_load to i32" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 50 'zext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%norm_out_addr = getelementptr [4096 x i32]* %norm_out, i64 0, i64 0" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 51 'getelementptr' 'norm_out_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (3.25ns)   --->   "store i32 %tmp_5, i32* %norm_out_addr, align 4" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 52 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%SBUS_data_addr_1 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 53 'getelementptr' 'SBUS_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (2.32ns)   --->   "%SBUS_data_load_3 = load i8* %SBUS_data_addr_1, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 54 'load' 'SBUS_data_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 55 [1/1] (1.55ns)   --->   "%tmp = icmp eq i8 %SBUS_data_load, 15" [RC_Receiver/RC_Receiver.cpp:67]   --->   Operation 55 'icmp' 'tmp' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 56 [1/2] (2.32ns)   --->   "%SBUS_data_load_3 = load i8* %SBUS_data_addr_1, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 56 'load' 'SBUS_data_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_5_1 = zext i8 %SBUS_data_load_3 to i32" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 57 'zext' 'tmp_5_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%norm_out_addr_1 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 1" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 58 'getelementptr' 'norm_out_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (3.25ns)   --->   "store i32 %tmp_5_1, i32* %norm_out_addr_1, align 4" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 59 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%SBUS_data_addr_2 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 2" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 60 'getelementptr' 'SBUS_data_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (2.32ns)   --->   "%SBUS_data_load_4 = load i8* %SBUS_data_addr_2, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 61 'load' 'SBUS_data_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 62 [1/2] (2.32ns)   --->   "%SBUS_data_load_4 = load i8* %SBUS_data_addr_2, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 62 'load' 'SBUS_data_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_5_2 = zext i8 %SBUS_data_load_4 to i32" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 63 'zext' 'tmp_5_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%norm_out_addr_2 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 2" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 64 'getelementptr' 'norm_out_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (3.25ns)   --->   "store i32 %tmp_5_2, i32* %norm_out_addr_2, align 4" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 65 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%SBUS_data_addr_3 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 3" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 66 'getelementptr' 'SBUS_data_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (2.32ns)   --->   "%SBUS_data_load_5 = load i8* %SBUS_data_addr_3, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 67 'load' 'SBUS_data_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>

State 5 <SV = 4> <Delay = 5.57>
ST_5 : Operation 68 [1/2] (2.32ns)   --->   "%SBUS_data_load_5 = load i8* %SBUS_data_addr_3, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 68 'load' 'SBUS_data_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_5_3 = zext i8 %SBUS_data_load_5 to i32" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 69 'zext' 'tmp_5_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%norm_out_addr_3 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 3" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 70 'getelementptr' 'norm_out_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (3.25ns)   --->   "store i32 %tmp_5_3, i32* %norm_out_addr_3, align 4" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 71 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%SBUS_data_addr_4 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 4" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 72 'getelementptr' 'SBUS_data_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (2.32ns)   --->   "%SBUS_data_load_6 = load i8* %SBUS_data_addr_4, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 73 'load' 'SBUS_data_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>

State 6 <SV = 5> <Delay = 5.57>
ST_6 : Operation 74 [1/2] (2.32ns)   --->   "%SBUS_data_load_6 = load i8* %SBUS_data_addr_4, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 74 'load' 'SBUS_data_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_5_4 = zext i8 %SBUS_data_load_6 to i32" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 75 'zext' 'tmp_5_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%norm_out_addr_4 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 4" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 76 'getelementptr' 'norm_out_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (3.25ns)   --->   "store i32 %tmp_5_4, i32* %norm_out_addr_4, align 4" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 77 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%SBUS_data_addr_5 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 5" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 78 'getelementptr' 'SBUS_data_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [2/2] (2.32ns)   --->   "%SBUS_data_load_7 = load i8* %SBUS_data_addr_5, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 79 'load' 'SBUS_data_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>

State 7 <SV = 6> <Delay = 5.57>
ST_7 : Operation 80 [1/2] (2.32ns)   --->   "%SBUS_data_load_7 = load i8* %SBUS_data_addr_5, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 80 'load' 'SBUS_data_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_5_5 = zext i8 %SBUS_data_load_7 to i32" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 81 'zext' 'tmp_5_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%norm_out_addr_5 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 5" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 82 'getelementptr' 'norm_out_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (3.25ns)   --->   "store i32 %tmp_5_5, i32* %norm_out_addr_5, align 4" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 83 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%SBUS_data_addr_6 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 6" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 84 'getelementptr' 'SBUS_data_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [2/2] (2.32ns)   --->   "%SBUS_data_load_8 = load i8* %SBUS_data_addr_6, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 85 'load' 'SBUS_data_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>

State 8 <SV = 7> <Delay = 5.57>
ST_8 : Operation 86 [1/2] (2.32ns)   --->   "%SBUS_data_load_8 = load i8* %SBUS_data_addr_6, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 86 'load' 'SBUS_data_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_5_6 = zext i8 %SBUS_data_load_8 to i32" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 87 'zext' 'tmp_5_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%norm_out_addr_6 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 6" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 88 'getelementptr' 'norm_out_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (3.25ns)   --->   "store i32 %tmp_5_6, i32* %norm_out_addr_6, align 4" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 89 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%SBUS_data_addr_7 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 7" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 90 'getelementptr' 'SBUS_data_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [2/2] (2.32ns)   --->   "%SBUS_data_load_9 = load i8* %SBUS_data_addr_7, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 91 'load' 'SBUS_data_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>

State 9 <SV = 8> <Delay = 5.57>
ST_9 : Operation 92 [1/2] (2.32ns)   --->   "%SBUS_data_load_9 = load i8* %SBUS_data_addr_7, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 92 'load' 'SBUS_data_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_5_7 = zext i8 %SBUS_data_load_9 to i32" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 93 'zext' 'tmp_5_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%norm_out_addr_7 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 7" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 94 'getelementptr' 'norm_out_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (3.25ns)   --->   "store i32 %tmp_5_7, i32* %norm_out_addr_7, align 4" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 95 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%SBUS_data_addr_8 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 8" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 96 'getelementptr' 'SBUS_data_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [2/2] (2.32ns)   --->   "%SBUS_data_load_10 = load i8* %SBUS_data_addr_8, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 97 'load' 'SBUS_data_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>

State 10 <SV = 9> <Delay = 5.57>
ST_10 : Operation 98 [1/2] (2.32ns)   --->   "%SBUS_data_load_10 = load i8* %SBUS_data_addr_8, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 98 'load' 'SBUS_data_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_5_8 = zext i8 %SBUS_data_load_10 to i32" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 99 'zext' 'tmp_5_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%norm_out_addr_8 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 8" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 100 'getelementptr' 'norm_out_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (3.25ns)   --->   "store i32 %tmp_5_8, i32* %norm_out_addr_8, align 4" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 101 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%SBUS_data_addr_9 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 9" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 102 'getelementptr' 'SBUS_data_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [2/2] (2.32ns)   --->   "%SBUS_data_load_11 = load i8* %SBUS_data_addr_9, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 103 'load' 'SBUS_data_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>

State 11 <SV = 10> <Delay = 5.57>
ST_11 : Operation 104 [1/2] (2.32ns)   --->   "%SBUS_data_load_11 = load i8* %SBUS_data_addr_9, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 104 'load' 'SBUS_data_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_5_9 = zext i8 %SBUS_data_load_11 to i32" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 105 'zext' 'tmp_5_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%norm_out_addr_9 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 9" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 106 'getelementptr' 'norm_out_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (3.25ns)   --->   "store i32 %tmp_5_9, i32* %norm_out_addr_9, align 4" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 107 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%SBUS_data_addr_10 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 10" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 108 'getelementptr' 'SBUS_data_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [2/2] (2.32ns)   --->   "%SBUS_data_load_12 = load i8* %SBUS_data_addr_10, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 109 'load' 'SBUS_data_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>

State 12 <SV = 11> <Delay = 5.57>
ST_12 : Operation 110 [1/2] (2.32ns)   --->   "%SBUS_data_load_12 = load i8* %SBUS_data_addr_10, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 110 'load' 'SBUS_data_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_5_s = zext i8 %SBUS_data_load_12 to i32" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 111 'zext' 'tmp_5_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%norm_out_addr_10 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 10" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 112 'getelementptr' 'norm_out_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (3.25ns)   --->   "store i32 %tmp_5_s, i32* %norm_out_addr_10, align 4" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 113 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%SBUS_data_addr_11 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 11" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 114 'getelementptr' 'SBUS_data_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [2/2] (2.32ns)   --->   "%SBUS_data_load_13 = load i8* %SBUS_data_addr_11, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 115 'load' 'SBUS_data_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>

State 13 <SV = 12> <Delay = 5.57>
ST_13 : Operation 116 [1/2] (2.32ns)   --->   "%SBUS_data_load_13 = load i8* %SBUS_data_addr_11, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 116 'load' 'SBUS_data_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_5_10 = zext i8 %SBUS_data_load_13 to i32" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 117 'zext' 'tmp_5_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%norm_out_addr_11 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 11" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 118 'getelementptr' 'norm_out_addr_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (3.25ns)   --->   "store i32 %tmp_5_10, i32* %norm_out_addr_11, align 4" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 119 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%SBUS_data_addr_13 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 12" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 120 'getelementptr' 'SBUS_data_addr_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [2/2] (2.32ns)   --->   "%SBUS_data_load_14 = load i8* %SBUS_data_addr_13, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 121 'load' 'SBUS_data_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>

State 14 <SV = 13> <Delay = 5.57>
ST_14 : Operation 122 [1/2] (2.32ns)   --->   "%SBUS_data_load_14 = load i8* %SBUS_data_addr_13, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 122 'load' 'SBUS_data_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_5_11 = zext i8 %SBUS_data_load_14 to i32" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 123 'zext' 'tmp_5_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%norm_out_addr_12 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 12" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 124 'getelementptr' 'norm_out_addr_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (3.25ns)   --->   "store i32 %tmp_5_11, i32* %norm_out_addr_12, align 4" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 125 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%SBUS_data_addr_14 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 13" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 126 'getelementptr' 'SBUS_data_addr_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [2/2] (2.32ns)   --->   "%SBUS_data_load_15 = load i8* %SBUS_data_addr_14, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 127 'load' 'SBUS_data_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>

State 15 <SV = 14> <Delay = 5.57>
ST_15 : Operation 128 [1/2] (2.32ns)   --->   "%SBUS_data_load_15 = load i8* %SBUS_data_addr_14, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 128 'load' 'SBUS_data_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_5_12 = zext i8 %SBUS_data_load_15 to i32" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 129 'zext' 'tmp_5_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%norm_out_addr_13 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 13" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 130 'getelementptr' 'norm_out_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (3.25ns)   --->   "store i32 %tmp_5_12, i32* %norm_out_addr_13, align 4" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 131 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%SBUS_data_addr_15 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 14" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 132 'getelementptr' 'SBUS_data_addr_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [2/2] (2.32ns)   --->   "%SBUS_data_load_16 = load i8* %SBUS_data_addr_15, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 133 'load' 'SBUS_data_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>

State 16 <SV = 15> <Delay = 5.57>
ST_16 : Operation 134 [1/2] (2.32ns)   --->   "%SBUS_data_load_16 = load i8* %SBUS_data_addr_15, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 134 'load' 'SBUS_data_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_5_13 = zext i8 %SBUS_data_load_16 to i32" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 135 'zext' 'tmp_5_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%norm_out_addr_14 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 14" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 136 'getelementptr' 'norm_out_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (3.25ns)   --->   "store i32 %tmp_5_13, i32* %norm_out_addr_14, align 4" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 137 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%SBUS_data_addr_16 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 15" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 138 'getelementptr' 'SBUS_data_addr_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 139 [2/2] (2.32ns)   --->   "%SBUS_data_load_17 = load i8* %SBUS_data_addr_16, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 139 'load' 'SBUS_data_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>

State 17 <SV = 16> <Delay = 5.57>
ST_17 : Operation 140 [1/2] (2.32ns)   --->   "%SBUS_data_load_17 = load i8* %SBUS_data_addr_16, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 140 'load' 'SBUS_data_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_5_14 = zext i8 %SBUS_data_load_17 to i32" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 141 'zext' 'tmp_5_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "%norm_out_addr_15 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 15" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 142 'getelementptr' 'norm_out_addr_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 143 [1/1] (3.25ns)   --->   "store i32 %tmp_5_14, i32* %norm_out_addr_15, align 4" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 143 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%SBUS_data_addr_17 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 16" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 144 'getelementptr' 'SBUS_data_addr_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 145 [2/2] (2.32ns)   --->   "%SBUS_data_load_18 = load i8* %SBUS_data_addr_17, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 145 'load' 'SBUS_data_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>

State 18 <SV = 17> <Delay = 5.57>
ST_18 : Operation 146 [1/2] (2.32ns)   --->   "%SBUS_data_load_18 = load i8* %SBUS_data_addr_17, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 146 'load' 'SBUS_data_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_5_15 = zext i8 %SBUS_data_load_18 to i32" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 147 'zext' 'tmp_5_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%norm_out_addr_16 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 16" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 148 'getelementptr' 'norm_out_addr_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (3.25ns)   --->   "store i32 %tmp_5_15, i32* %norm_out_addr_16, align 4" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 149 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%SBUS_data_addr_18 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 17" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 150 'getelementptr' 'SBUS_data_addr_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 151 [2/2] (2.32ns)   --->   "%SBUS_data_load_19 = load i8* %SBUS_data_addr_18, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 151 'load' 'SBUS_data_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>

State 19 <SV = 18> <Delay = 5.57>
ST_19 : Operation 152 [1/2] (2.32ns)   --->   "%SBUS_data_load_19 = load i8* %SBUS_data_addr_18, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 152 'load' 'SBUS_data_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_5_16 = zext i8 %SBUS_data_load_19 to i32" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 153 'zext' 'tmp_5_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%norm_out_addr_17 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 17" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 154 'getelementptr' 'norm_out_addr_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (3.25ns)   --->   "store i32 %tmp_5_16, i32* %norm_out_addr_17, align 4" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 155 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%SBUS_data_addr_19 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 18" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 156 'getelementptr' 'SBUS_data_addr_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 157 [2/2] (2.32ns)   --->   "%SBUS_data_load_20 = load i8* %SBUS_data_addr_19, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 157 'load' 'SBUS_data_load_20' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>

State 20 <SV = 19> <Delay = 5.57>
ST_20 : Operation 158 [1/2] (2.32ns)   --->   "%SBUS_data_load_20 = load i8* %SBUS_data_addr_19, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 158 'load' 'SBUS_data_load_20' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_20 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_5_17 = zext i8 %SBUS_data_load_20 to i32" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 159 'zext' 'tmp_5_17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 160 [1/1] (0.00ns)   --->   "%norm_out_addr_18 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 18" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 160 'getelementptr' 'norm_out_addr_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 161 [1/1] (3.25ns)   --->   "store i32 %tmp_5_17, i32* %norm_out_addr_18, align 4" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 161 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "%SBUS_data_addr_20 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 19" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 162 'getelementptr' 'SBUS_data_addr_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 163 [2/2] (2.32ns)   --->   "%SBUS_data_load_21 = load i8* %SBUS_data_addr_20, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 163 'load' 'SBUS_data_load_21' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>

State 21 <SV = 20> <Delay = 5.57>
ST_21 : Operation 164 [1/2] (2.32ns)   --->   "%SBUS_data_load_21 = load i8* %SBUS_data_addr_20, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 164 'load' 'SBUS_data_load_21' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_5_18 = zext i8 %SBUS_data_load_21 to i32" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 165 'zext' 'tmp_5_18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 166 [1/1] (0.00ns)   --->   "%norm_out_addr_19 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 19" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 166 'getelementptr' 'norm_out_addr_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 167 [1/1] (3.25ns)   --->   "store i32 %tmp_5_18, i32* %norm_out_addr_19, align 4" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 167 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 168 [1/1] (0.00ns)   --->   "%SBUS_data_addr_21 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 20" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 168 'getelementptr' 'SBUS_data_addr_21' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 169 [2/2] (2.32ns)   --->   "%SBUS_data_load_22 = load i8* %SBUS_data_addr_21, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 169 'load' 'SBUS_data_load_22' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>

State 22 <SV = 21> <Delay = 5.57>
ST_22 : Operation 170 [1/2] (2.32ns)   --->   "%SBUS_data_load_22 = load i8* %SBUS_data_addr_21, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 170 'load' 'SBUS_data_load_22' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_22 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_5_19 = zext i8 %SBUS_data_load_22 to i32" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 171 'zext' 'tmp_5_19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%norm_out_addr_20 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 20" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 172 'getelementptr' 'norm_out_addr_20' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 173 [1/1] (3.25ns)   --->   "store i32 %tmp_5_19, i32* %norm_out_addr_20, align 4" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 173 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 174 [1/1] (0.00ns)   --->   "%SBUS_data_addr_22 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 21" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 174 'getelementptr' 'SBUS_data_addr_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 175 [2/2] (2.32ns)   --->   "%SBUS_data_load_23 = load i8* %SBUS_data_addr_22, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 175 'load' 'SBUS_data_load_23' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>

State 23 <SV = 22> <Delay = 5.57>
ST_23 : Operation 176 [1/2] (2.32ns)   --->   "%SBUS_data_load_23 = load i8* %SBUS_data_addr_22, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 176 'load' 'SBUS_data_load_23' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_23 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_5_20 = zext i8 %SBUS_data_load_23 to i32" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 177 'zext' 'tmp_5_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 178 [1/1] (0.00ns)   --->   "%norm_out_addr_21 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 21" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 178 'getelementptr' 'norm_out_addr_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 179 [1/1] (3.25ns)   --->   "store i32 %tmp_5_20, i32* %norm_out_addr_21, align 4" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 179 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 180 [1/1] (0.00ns)   --->   "%SBUS_data_addr_24 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 22" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 180 'getelementptr' 'SBUS_data_addr_24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 181 [2/2] (2.32ns)   --->   "%SBUS_data_load_24 = load i8* %SBUS_data_addr_24, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 181 'load' 'SBUS_data_load_24' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>

State 24 <SV = 23> <Delay = 5.57>
ST_24 : Operation 182 [1/2] (2.32ns)   --->   "%SBUS_data_load_24 = load i8* %SBUS_data_addr_24, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 182 'load' 'SBUS_data_load_24' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_24 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_5_21 = zext i8 %SBUS_data_load_24 to i32" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 183 'zext' 'tmp_5_21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 184 [1/1] (0.00ns)   --->   "%norm_out_addr_22 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 22" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 184 'getelementptr' 'norm_out_addr_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 185 [1/1] (3.25ns)   --->   "store i32 %tmp_5_21, i32* %norm_out_addr_22, align 4" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 185 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 186 [1/1] (0.00ns)   --->   "%SBUS_data_addr_25 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 23" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 186 'getelementptr' 'SBUS_data_addr_25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 187 [2/2] (2.32ns)   --->   "%SBUS_data_load_25 = load i8* %SBUS_data_addr_25, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 187 'load' 'SBUS_data_load_25' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>

State 25 <SV = 24> <Delay = 5.57>
ST_25 : Operation 188 [1/2] (2.32ns)   --->   "%SBUS_data_load_25 = load i8* %SBUS_data_addr_25, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 188 'load' 'SBUS_data_load_25' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_25 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i8 %SBUS_data_load_25 to i1" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 189 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_5_22 = zext i8 %SBUS_data_load_25 to i32" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 190 'zext' 'tmp_5_22' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 191 [1/1] (0.00ns)   --->   "%norm_out_addr_23 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 23" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 191 'getelementptr' 'norm_out_addr_23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 192 [1/1] (3.25ns)   --->   "store i32 %tmp_5_22, i32* %norm_out_addr_23, align 4" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 192 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "%SBUS_data_addr_26 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 24" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 193 'getelementptr' 'SBUS_data_addr_26' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 194 [2/2] (2.32ns)   --->   "%SBUS_data_load_26 = load i8* %SBUS_data_addr_26, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 194 'load' 'SBUS_data_load_26' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>

State 26 <SV = 25> <Delay = 5.57>
ST_26 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %SBUS_data), !map !53"   --->   Operation 195 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %norm_out), !map !59"   --->   Operation 196 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %channel_scaled_V), !map !65"   --->   Operation 197 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %channel_data), !map !69"   --->   Operation 198 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @RC_RECEIVER_str) nounwind"   --->   Operation 199 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [RC_Receiver/RC_Receiver.cpp:12]   --->   Operation 200 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [RC_Receiver/RC_Receiver.cpp:14]   --->   Operation 201 'specinterface' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([30 x i8]* %SBUS_data, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 202 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([30 x i8]* %SBUS_data, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 203 'specinterface' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %norm_out, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4096, [10 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 204 'specinterface' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %norm_out, [1 x i8]* @p_str, [12 x i8]* @p_str4, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 205 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 206 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %channel_scaled_V, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4096, [11 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 206 'specinterface' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %channel_scaled_V, [1 x i8]* @p_str, [12 x i8]* @p_str4, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 207 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %channel_data, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4096, [10 x i8]* @p_str6, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 208 'specinterface' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %channel_data, [1 x i8]* @p_str, [12 x i8]* @p_str4, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 209 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 210 [1/2] (2.32ns)   --->   "%SBUS_data_load_26 = load i8* %SBUS_data_addr_26, align 1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 210 'load' 'SBUS_data_load_26' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_26 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_5_23 = zext i8 %SBUS_data_load_26 to i32" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 211 'zext' 'tmp_5_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 212 [1/1] (0.00ns)   --->   "%norm_out_addr_24 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 24" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 212 'getelementptr' 'norm_out_addr_24' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 213 [1/1] (3.25ns)   --->   "store i32 %tmp_5_23, i32* %norm_out_addr_24, align 4" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 213 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 214 [1/1] (1.55ns)   --->   "%tmp_7 = icmp eq i8 %SBUS_data_load_26, 0" [RC_Receiver/RC_Receiver.cpp:67]   --->   Operation 214 'icmp' 'tmp_7' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 215 [1/1] (0.97ns)   --->   "%or_cond = and i1 %tmp, %tmp_7" [RC_Receiver/RC_Receiver.cpp:67]   --->   Operation 215 'and' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 216 [1/1] (0.00ns)   --->   "%channels_0_load = load i11* @channels_0, align 2"   --->   Operation 216 'load' 'channels_0_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 217 [1/1] (0.00ns)   --->   "%channels_1_load = load i11* @channels_1, align 2"   --->   Operation 217 'load' 'channels_1_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 218 [1/1] (0.00ns)   --->   "%channels_2_load = load i11* @channels_2, align 2"   --->   Operation 218 'load' 'channels_2_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 219 [1/1] (0.00ns)   --->   "%channels_3_load = load i11* @channels_3, align 2"   --->   Operation 219 'load' 'channels_3_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 220 [1/1] (0.00ns)   --->   "%channels_4_load = load i11* @channels_4, align 2"   --->   Operation 220 'load' 'channels_4_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 221 [1/1] (0.00ns)   --->   "%channels_5_load = load i11* @channels_5, align 2"   --->   Operation 221 'load' 'channels_5_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 222 [1/1] (0.00ns)   --->   "%channels_6_load = load i11* @channels_6, align 2"   --->   Operation 222 'load' 'channels_6_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 223 [1/1] (0.00ns)   --->   "%channels_7_load = load i11* @channels_7, align 2"   --->   Operation 223 'load' 'channels_7_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 224 [1/1] (0.00ns)   --->   "%channels_8_load = load i11* @channels_8, align 2"   --->   Operation 224 'load' 'channels_8_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 225 [1/1] (0.00ns)   --->   "%channels_9_load = load i11* @channels_9, align 2"   --->   Operation 225 'load' 'channels_9_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 226 [1/1] (0.00ns)   --->   "%channels_10_load = load i11* @channels_10, align 2"   --->   Operation 226 'load' 'channels_10_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 227 [1/1] (0.00ns)   --->   "%channels_11_load = load i11* @channels_11, align 2"   --->   Operation 227 'load' 'channels_11_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 228 [1/1] (0.00ns)   --->   "%channels_12_load = load i11* @channels_12, align 2"   --->   Operation 228 'load' 'channels_12_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 229 [1/1] (0.00ns)   --->   "%channels_13_load = load i11* @channels_13, align 2"   --->   Operation 229 'load' 'channels_13_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 230 [1/1] (0.00ns)   --->   "%channels_14_load = load i11* @channels_14, align 2"   --->   Operation 230 'load' 'channels_14_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 231 [1/1] (0.00ns)   --->   "%channels_15_load = load i11* @channels_15, align 2"   --->   Operation 231 'load' 'channels_15_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 232 [1/1] (0.00ns)   --->   "%channels_16_load = load i11* @channels_16, align 2"   --->   Operation 232 'load' 'channels_16_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 233 [1/1] (0.00ns)   --->   "%channels_17_load = load i11* @channels_17, align 2"   --->   Operation 233 'load' 'channels_17_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 234 [1/1] (0.00ns)   --->   "%errors_load = load i32* @errors, align 4" [RC_Receiver/RC_Receiver.cpp:123]   --->   Operation 234 'load' 'errors_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "%norm_out_addr_25 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 25" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 235 'getelementptr' 'norm_out_addr_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 236 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %1, label %._crit_edge" [RC_Receiver/RC_Receiver.cpp:67]   --->   Operation 236 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 237 [1/1] (2.55ns)   --->   "%tmp_8 = add i32 %errors_load, 1" [RC_Receiver/RC_Receiver.cpp:123]   --->   Operation 237 'add' 'tmp_8' <Predicate = (!or_cond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 238 [1/1] (0.00ns)   --->   "store i32 %tmp_8, i32* @errors, align 4" [RC_Receiver/RC_Receiver.cpp:123]   --->   Operation 238 'store' <Predicate = (!or_cond)> <Delay = 0.00>
ST_26 : Operation 239 [1/1] (1.76ns)   --->   "br label %_ifconv"   --->   Operation 239 'br' <Predicate = (!or_cond)> <Delay = 1.76>
ST_26 : Operation 240 [1/1] (0.00ns)   --->   "%SBUS_data_addr_12 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 26" [RC_Receiver/RC_Receiver.cpp:72]   --->   Operation 240 'getelementptr' 'SBUS_data_addr_12' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 241 [2/2] (2.32ns)   --->   "%SBUS_data_load_1 = load i8* %SBUS_data_addr_12, align 1" [RC_Receiver/RC_Receiver.cpp:72]   --->   Operation 241 'load' 'SBUS_data_load_1' <Predicate = (or_cond)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_26 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i8 %SBUS_data_load_4 to i3" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 242 'trunc' 'tmp_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_3 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %tmp_2, i8 %SBUS_data_load_3)" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 243 'bitconcatenate' 'tmp_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 244 [1/1] (0.00ns)   --->   "store i11 %tmp_3, i11* @channels_0, align 2" [RC_Receiver/RC_Receiver.cpp:94]   --->   Operation 244 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_6 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %SBUS_data_load_4, i32 3, i32 7)" [RC_Receiver/RC_Receiver.cpp:95]   --->   Operation 245 'partselect' 'tmp_6' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i8 %SBUS_data_load_5 to i6" [RC_Receiver/RC_Receiver.cpp:95]   --->   Operation 246 'trunc' 'tmp_13' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_4 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_13, i5 %tmp_6)" [RC_Receiver/RC_Receiver.cpp:95]   --->   Operation 247 'bitconcatenate' 'tmp_4' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 248 [1/1] (0.00ns)   --->   "store i11 %tmp_4, i11* @channels_1, align 2" [RC_Receiver/RC_Receiver.cpp:95]   --->   Operation 248 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_10 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %SBUS_data_load_5, i32 6, i32 7)" [RC_Receiver/RC_Receiver.cpp:96]   --->   Operation 249 'partselect' 'tmp_10' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_11 = zext i2 %tmp_10 to i8" [RC_Receiver/RC_Receiver.cpp:96]   --->   Operation 250 'zext' 'tmp_11' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_12 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %SBUS_data_load_6, i2 0)" [RC_Receiver/RC_Receiver.cpp:96]   --->   Operation 251 'bitconcatenate' 'tmp_12' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i8 %SBUS_data_load_7 to i1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 252 'trunc' 'tmp_18' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_14 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_11)" [RC_Receiver/RC_Receiver.cpp:96]   --->   Operation 253 'bitconcatenate' 'tmp_14' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 254 [1/1] (0.99ns)   --->   "%tmp_15 = or i10 %tmp_14, %tmp_12" [RC_Receiver/RC_Receiver.cpp:96]   --->   Operation 254 'or' 'tmp_15' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_16 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_18, i10 %tmp_15)" [RC_Receiver/RC_Receiver.cpp:96]   --->   Operation 255 'bitconcatenate' 'tmp_16' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 256 [1/1] (0.00ns)   --->   "store i11 %tmp_16, i11* @channels_2, align 2" [RC_Receiver/RC_Receiver.cpp:96]   --->   Operation 256 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_17 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %SBUS_data_load_7, i32 1, i32 7)" [RC_Receiver/RC_Receiver.cpp:97]   --->   Operation 257 'partselect' 'tmp_17' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i8 %SBUS_data_load_8 to i4" [RC_Receiver/RC_Receiver.cpp:97]   --->   Operation 258 'trunc' 'tmp_21' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_19 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_21, i7 %tmp_17)" [RC_Receiver/RC_Receiver.cpp:97]   --->   Operation 259 'bitconcatenate' 'tmp_19' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 260 [1/1] (0.00ns)   --->   "store i11 %tmp_19, i11* @channels_3, align 2" [RC_Receiver/RC_Receiver.cpp:97]   --->   Operation 260 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_20 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %SBUS_data_load_8, i32 4, i32 7)" [RC_Receiver/RC_Receiver.cpp:98]   --->   Operation 261 'partselect' 'tmp_20' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i8 %SBUS_data_load_9 to i7" [RC_Receiver/RC_Receiver.cpp:98]   --->   Operation 262 'trunc' 'tmp_23' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_22 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_23, i4 %tmp_20)" [RC_Receiver/RC_Receiver.cpp:98]   --->   Operation 263 'bitconcatenate' 'tmp_22' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 264 [1/1] (0.00ns)   --->   "store i11 %tmp_22, i11* @channels_4, align 2" [RC_Receiver/RC_Receiver.cpp:98]   --->   Operation 264 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_9, i32 7)" [RC_Receiver/RC_Receiver.cpp:99]   --->   Operation 265 'bitselect' 'tmp_26' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_24 = zext i1 %tmp_26 to i8" [RC_Receiver/RC_Receiver.cpp:99]   --->   Operation 266 'zext' 'tmp_24' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_25 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %SBUS_data_load_10, i1 false)" [RC_Receiver/RC_Receiver.cpp:99]   --->   Operation 267 'bitconcatenate' 'tmp_25' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i8 %SBUS_data_load_11 to i2" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 268 'trunc' 'tmp_31' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_27 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_24)" [RC_Receiver/RC_Receiver.cpp:99]   --->   Operation 269 'bitconcatenate' 'tmp_27' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 270 [1/1] (0.99ns)   --->   "%tmp_28 = or i9 %tmp_27, %tmp_25" [RC_Receiver/RC_Receiver.cpp:99]   --->   Operation 270 'or' 'tmp_28' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_29 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %tmp_31, i9 %tmp_28)" [RC_Receiver/RC_Receiver.cpp:99]   --->   Operation 271 'bitconcatenate' 'tmp_29' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 272 [1/1] (0.00ns)   --->   "store i11 %tmp_29, i11* @channels_5, align 2" [RC_Receiver/RC_Receiver.cpp:99]   --->   Operation 272 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_30 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %SBUS_data_load_11, i32 2, i32 7)" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 273 'partselect' 'tmp_30' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i8 %SBUS_data_load_12 to i5" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 274 'trunc' 'tmp_35' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_32 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %tmp_35, i6 %tmp_30)" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 275 'bitconcatenate' 'tmp_32' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 276 [1/1] (0.00ns)   --->   "store i11 %tmp_32, i11* @channels_6, align 2" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 276 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_33 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %SBUS_data_load_12, i32 5, i32 7)" [RC_Receiver/RC_Receiver.cpp:101]   --->   Operation 277 'partselect' 'tmp_33' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_34 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %SBUS_data_load_13, i3 %tmp_33)" [RC_Receiver/RC_Receiver.cpp:101]   --->   Operation 278 'bitconcatenate' 'tmp_34' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 279 [1/1] (0.00ns)   --->   "store i11 %tmp_34, i11* @channels_7, align 2" [RC_Receiver/RC_Receiver.cpp:101]   --->   Operation 279 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i8 %SBUS_data_load_15 to i3" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 280 'trunc' 'tmp_38' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_36 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %tmp_38, i8 %SBUS_data_load_14)" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 281 'bitconcatenate' 'tmp_36' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 282 [1/1] (0.00ns)   --->   "store i11 %tmp_36, i11* @channels_8, align 2" [RC_Receiver/RC_Receiver.cpp:102]   --->   Operation 282 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_37 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %SBUS_data_load_15, i32 3, i32 7)" [RC_Receiver/RC_Receiver.cpp:103]   --->   Operation 283 'partselect' 'tmp_37' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_43 = trunc i8 %SBUS_data_load_16 to i6" [RC_Receiver/RC_Receiver.cpp:103]   --->   Operation 284 'trunc' 'tmp_43' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_39 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_43, i5 %tmp_37)" [RC_Receiver/RC_Receiver.cpp:103]   --->   Operation 285 'bitconcatenate' 'tmp_39' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 286 [1/1] (0.00ns)   --->   "store i11 %tmp_39, i11* @channels_9, align 2" [RC_Receiver/RC_Receiver.cpp:103]   --->   Operation 286 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_40 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %SBUS_data_load_16, i32 6, i32 7)" [RC_Receiver/RC_Receiver.cpp:104]   --->   Operation 287 'partselect' 'tmp_40' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_41 = zext i2 %tmp_40 to i8" [RC_Receiver/RC_Receiver.cpp:104]   --->   Operation 288 'zext' 'tmp_41' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_42 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %SBUS_data_load_17, i2 0)" [RC_Receiver/RC_Receiver.cpp:104]   --->   Operation 289 'bitconcatenate' 'tmp_42' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_48 = trunc i8 %SBUS_data_load_18 to i1" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 290 'trunc' 'tmp_48' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_44 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_41)" [RC_Receiver/RC_Receiver.cpp:104]   --->   Operation 291 'bitconcatenate' 'tmp_44' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 292 [1/1] (0.99ns)   --->   "%tmp_45 = or i10 %tmp_44, %tmp_42" [RC_Receiver/RC_Receiver.cpp:104]   --->   Operation 292 'or' 'tmp_45' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_46 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_48, i10 %tmp_45)" [RC_Receiver/RC_Receiver.cpp:104]   --->   Operation 293 'bitconcatenate' 'tmp_46' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 294 [1/1] (0.00ns)   --->   "store i11 %tmp_46, i11* @channels_10, align 2" [RC_Receiver/RC_Receiver.cpp:104]   --->   Operation 294 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_47 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %SBUS_data_load_18, i32 1, i32 7)" [RC_Receiver/RC_Receiver.cpp:105]   --->   Operation 295 'partselect' 'tmp_47' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_51 = trunc i8 %SBUS_data_load_19 to i4" [RC_Receiver/RC_Receiver.cpp:105]   --->   Operation 296 'trunc' 'tmp_51' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_49 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_51, i7 %tmp_47)" [RC_Receiver/RC_Receiver.cpp:105]   --->   Operation 297 'bitconcatenate' 'tmp_49' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 298 [1/1] (0.00ns)   --->   "store i11 %tmp_49, i11* @channels_11, align 2" [RC_Receiver/RC_Receiver.cpp:105]   --->   Operation 298 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_50 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %SBUS_data_load_19, i32 4, i32 7)" [RC_Receiver/RC_Receiver.cpp:106]   --->   Operation 299 'partselect' 'tmp_50' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_53 = trunc i8 %SBUS_data_load_20 to i7" [RC_Receiver/RC_Receiver.cpp:106]   --->   Operation 300 'trunc' 'tmp_53' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_52 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_53, i4 %tmp_50)" [RC_Receiver/RC_Receiver.cpp:106]   --->   Operation 301 'bitconcatenate' 'tmp_52' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 302 [1/1] (0.00ns)   --->   "store i11 %tmp_52, i11* @channels_12, align 2" [RC_Receiver/RC_Receiver.cpp:106]   --->   Operation 302 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_20, i32 7)" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 303 'bitselect' 'tmp_56' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_54 = zext i1 %tmp_56 to i8" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 304 'zext' 'tmp_54' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_55 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %SBUS_data_load_21, i1 false)" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 305 'bitconcatenate' 'tmp_55' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i8 %SBUS_data_load_22 to i2" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 306 'trunc' 'tmp_61' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_57 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_54)" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 307 'bitconcatenate' 'tmp_57' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 308 [1/1] (0.99ns)   --->   "%tmp_58 = or i9 %tmp_57, %tmp_55" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 308 'or' 'tmp_58' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_59 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %tmp_61, i9 %tmp_58)" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 309 'bitconcatenate' 'tmp_59' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 310 [1/1] (0.00ns)   --->   "store i11 %tmp_59, i11* @channels_13, align 2" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 310 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_60 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %SBUS_data_load_22, i32 2, i32 7)" [RC_Receiver/RC_Receiver.cpp:108]   --->   Operation 311 'partselect' 'tmp_60' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i8 %SBUS_data_load_23 to i5" [RC_Receiver/RC_Receiver.cpp:108]   --->   Operation 312 'trunc' 'tmp_65' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_62 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %tmp_65, i6 %tmp_60)" [RC_Receiver/RC_Receiver.cpp:108]   --->   Operation 313 'bitconcatenate' 'tmp_62' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 314 [1/1] (0.00ns)   --->   "store i11 %tmp_62, i11* @channels_14, align 2" [RC_Receiver/RC_Receiver.cpp:108]   --->   Operation 314 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_63 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %SBUS_data_load_23, i32 5, i32 7)" [RC_Receiver/RC_Receiver.cpp:109]   --->   Operation 315 'partselect' 'tmp_63' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_64 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %SBUS_data_load_24, i3 %tmp_63)" [RC_Receiver/RC_Receiver.cpp:109]   --->   Operation 316 'bitconcatenate' 'tmp_64' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 317 [1/1] (0.00ns)   --->   "store i11 %tmp_64, i11* @channels_15, align 2" [RC_Receiver/RC_Receiver.cpp:109]   --->   Operation 317 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 318 [1/1] (0.99ns)   --->   "%tmp_95_cast = select i1 %tmp_1, i11 -1, i11 0" [RC_Receiver/RC_Receiver.cpp:111]   --->   Operation 318 'select' 'tmp_95_cast' <Predicate = (or_cond)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 319 [1/1] (0.99ns)   --->   "%tmp_95_cast_cast_cas = select i1 %tmp_1, i11 -1, i11 0" [RC_Receiver/RC_Receiver.cpp:111]   --->   Operation 319 'select' 'tmp_95_cast_cast_cas' <Predicate = (or_cond)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 320 [1/1] (0.00ns)   --->   "store i11 %tmp_95_cast_cast_cas, i11* @channels_16, align 2" [RC_Receiver/RC_Receiver.cpp:111]   --->   Operation 320 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_25, i32 1)" [RC_Receiver/RC_Receiver.cpp:112]   --->   Operation 321 'bitselect' 'tmp_67' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 322 [1/1] (0.99ns)   --->   "%tmp_66 = select i1 %tmp_67, i11 -1, i11 0" [RC_Receiver/RC_Receiver.cpp:112]   --->   Operation 322 'select' 'tmp_66' <Predicate = (or_cond)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 323 [1/1] (0.99ns)   --->   "%tmp_98_cast_cast_cas = select i1 %tmp_67, i11 -1, i11 0" [RC_Receiver/RC_Receiver.cpp:112]   --->   Operation 323 'select' 'tmp_98_cast_cast_cas' <Predicate = (or_cond)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 324 [1/1] (0.00ns)   --->   "store i11 %tmp_98_cast_cast_cas, i11* @channels_17, align 2" [RC_Receiver/RC_Receiver.cpp:112]   --->   Operation 324 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_25, i32 2)" [RC_Receiver/RC_Receiver.cpp:115]   --->   Operation 325 'bitselect' 'tmp_109' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 326 [1/1] (1.76ns)   --->   "br label %_ifconv" [RC_Receiver/RC_Receiver.cpp:117]   --->   Operation 326 'br' <Predicate = (or_cond)> <Delay = 1.76>
ST_26 : Operation 327 [1/1] (0.00ns)   --->   "%channels_0_loc = phi i11 [ %tmp_3, %._crit_edge19 ], [ %channels_0_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 327 'phi' 'channels_0_loc' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 328 [1/1] (1.88ns)   --->   "%tmp_69 = icmp ult i11 %channels_0_loc, 200" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 328 'icmp' 'tmp_69' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 329 [1/1] (1.88ns)   --->   "%tmp_70 = icmp ugt i11 %channels_0_loc, -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 329 'icmp' 'tmp_70' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node tmp_111)   --->   "%tmp_71 = or i1 %tmp_69, %tmp_70" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 330 'or' 'tmp_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node tmp_111)   --->   "%tmp_110 = select i1 %tmp_69, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 331 'select' 'tmp_110' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 332 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_111 = select i1 %tmp_71, i11 %tmp_110, i11 %channels_0_loc" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 332 'select' 'tmp_111' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_74 = zext i11 %channels_0_loc to i32" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 333 'zext' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 334 [1/1] (0.00ns)   --->   "%channel_data_addr = getelementptr [4096 x i32]* %channel_data, i64 0, i64 0" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 334 'getelementptr' 'channel_data_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 335 [1/1] (3.25ns)   --->   "store i32 %tmp_74, i32* %channel_data_addr, align 4" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 335 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 27 <SV = 26> <Delay = 6.38>
ST_27 : Operation 336 [1/1] (3.25ns)   --->   "store i32 1, i32* %norm_out_addr_25, align 4" [RC_Receiver/RC_Receiver.cpp:121]   --->   Operation 336 'store' <Predicate = (!or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 337 [1/1] (3.25ns)   --->   "store i32 69, i32* %norm_out_addr_25, align 4" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 337 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 338 [1/2] (2.32ns)   --->   "%SBUS_data_load_1 = load i8* %SBUS_data_addr_12, align 1" [RC_Receiver/RC_Receiver.cpp:72]   --->   Operation 338 'load' 'SBUS_data_load_1' <Predicate = (or_cond)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_27 : Operation 339 [1/1] (0.00ns)   --->   "%SBUS_data_addr_23 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 27" [RC_Receiver/RC_Receiver.cpp:73]   --->   Operation 339 'getelementptr' 'SBUS_data_addr_23' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 340 [2/2] (2.32ns)   --->   "%SBUS_data_load_2 = load i8* %SBUS_data_addr_23, align 1" [RC_Receiver/RC_Receiver.cpp:73]   --->   Operation 340 'load' 'SBUS_data_load_2' <Predicate = (or_cond)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_27 : Operation 341 [1/1] (0.00ns)   --->   "%channels_1_loc = phi i11 [ %tmp_4, %._crit_edge19 ], [ %channels_1_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:95]   --->   Operation 341 'phi' 'channels_1_loc' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 342 [1/1] (0.00ns)   --->   "%channels_2_loc = phi i11 [ %tmp_16, %._crit_edge19 ], [ %channels_2_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:96]   --->   Operation 342 'phi' 'channels_2_loc' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 343 [1/1] (0.00ns)   --->   "%channels_3_loc = phi i11 [ %tmp_19, %._crit_edge19 ], [ %channels_3_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:97]   --->   Operation 343 'phi' 'channels_3_loc' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 344 [1/1] (0.00ns)   --->   "%channels_4_loc = phi i11 [ %tmp_22, %._crit_edge19 ], [ %channels_4_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:98]   --->   Operation 344 'phi' 'channels_4_loc' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 345 [1/1] (0.00ns)   --->   "%channels_5_loc = phi i11 [ %tmp_29, %._crit_edge19 ], [ %channels_5_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:99]   --->   Operation 345 'phi' 'channels_5_loc' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 346 [1/1] (0.00ns)   --->   "%channels_6_loc = phi i11 [ %tmp_32, %._crit_edge19 ], [ %channels_6_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 346 'phi' 'channels_6_loc' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 347 [1/1] (0.00ns)   --->   "%channels_7_loc = phi i11 [ %tmp_34, %._crit_edge19 ], [ %channels_7_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:101]   --->   Operation 347 'phi' 'channels_7_loc' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 348 [1/1] (0.00ns)   --->   "%channels_8_loc = phi i11 [ %tmp_36, %._crit_edge19 ], [ %channels_8_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 348 'phi' 'channels_8_loc' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 349 [1/1] (0.00ns)   --->   "%channels_9_loc = phi i11 [ %tmp_39, %._crit_edge19 ], [ %channels_9_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:103]   --->   Operation 349 'phi' 'channels_9_loc' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 350 [1/1] (0.00ns)   --->   "%channels_10_loc = phi i11 [ %tmp_46, %._crit_edge19 ], [ %channels_10_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:104]   --->   Operation 350 'phi' 'channels_10_loc' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 351 [1/1] (0.00ns)   --->   "%channels_11_loc = phi i11 [ %tmp_49, %._crit_edge19 ], [ %channels_11_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:105]   --->   Operation 351 'phi' 'channels_11_loc' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 352 [1/1] (0.00ns)   --->   "%channels_12_loc = phi i11 [ %tmp_52, %._crit_edge19 ], [ %channels_12_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:106]   --->   Operation 352 'phi' 'channels_12_loc' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 353 [1/1] (0.00ns)   --->   "%channels_13_loc = phi i11 [ %tmp_59, %._crit_edge19 ], [ %channels_13_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 353 'phi' 'channels_13_loc' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 354 [1/1] (0.00ns)   --->   "%channels_14_loc = phi i11 [ %tmp_62, %._crit_edge19 ], [ %channels_14_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:108]   --->   Operation 354 'phi' 'channels_14_loc' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 355 [1/1] (0.00ns)   --->   "%channels_15_loc = phi i11 [ %tmp_64, %._crit_edge19 ], [ %channels_15_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:109]   --->   Operation 355 'phi' 'channels_15_loc' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 356 [1/1] (0.00ns)   --->   "%channels_16_loc = phi i11 [ %tmp_95_cast, %._crit_edge19 ], [ %channels_16_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:111]   --->   Operation 356 'phi' 'channels_16_loc' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 357 [1/1] (0.00ns)   --->   "%channels_17_loc = phi i11 [ %tmp_66, %._crit_edge19 ], [ %channels_17_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:112]   --->   Operation 357 'phi' 'channels_17_loc' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 358 [1/1] (0.00ns)   --->   "%errors_loc = phi i32 [ %errors_load, %._crit_edge19 ], [ %tmp_8, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:123]   --->   Operation 358 'phi' 'errors_loc' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_i_cast_cast = zext i11 %tmp_111 to i22" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 359 'zext' 'tmp_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 360 [1/1] (3.36ns)   --->   "%tmp_1_i = mul i22 %tmp_i_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 360 'mul' 'tmp_1_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 361 [1/1] (3.02ns)   --->   "%tmp_2_i = add i22 %tmp_1_i, -199800" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 361 'add' 'tmp_2_i' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 362 [1/1] (1.88ns)   --->   "%tmp_106_1 = icmp ult i11 %channels_1_loc, 200" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 362 'icmp' 'tmp_106_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 363 [1/1] (1.88ns)   --->   "%tmp_107_1 = icmp ugt i11 %channels_1_loc, -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 363 'icmp' 'tmp_107_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node tmp_113)   --->   "%tmp_75 = or i1 %tmp_106_1, %tmp_107_1" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 364 'or' 'tmp_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node tmp_113)   --->   "%tmp_112 = select i1 %tmp_106_1, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 365 'select' 'tmp_112' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 366 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_113 = select i1 %tmp_75, i11 %tmp_112, i11 %channels_1_loc" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 366 'select' 'tmp_113' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_111_1 = zext i11 %channels_1_loc to i32" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 367 'zext' 'tmp_111_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 368 [1/1] (0.00ns)   --->   "%channel_data_addr_1 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 1" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 368 'getelementptr' 'channel_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 369 [1/1] (3.25ns)   --->   "store i32 %tmp_111_1, i32* %channel_data_addr_1, align 4" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 369 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 28 <SV = 27> <Delay = 7.97>
ST_28 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_9 = zext i8 %SBUS_data_load_1 to i32" [RC_Receiver/RC_Receiver.cpp:72]   --->   Operation 370 'zext' 'tmp_9' <Predicate = (or_cond)> <Delay = 0.00>
ST_28 : Operation 371 [1/1] (0.00ns)   --->   "%norm_out_addr_26 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 26" [RC_Receiver/RC_Receiver.cpp:72]   --->   Operation 371 'getelementptr' 'norm_out_addr_26' <Predicate = (or_cond)> <Delay = 0.00>
ST_28 : Operation 372 [1/1] (3.25ns)   --->   "store i32 %tmp_9, i32* %norm_out_addr_26, align 4" [RC_Receiver/RC_Receiver.cpp:72]   --->   Operation 372 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 373 [1/2] (2.32ns)   --->   "%SBUS_data_load_2 = load i8* %SBUS_data_addr_23, align 1" [RC_Receiver/RC_Receiver.cpp:73]   --->   Operation 373 'load' 'SBUS_data_load_2' <Predicate = (or_cond)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 30> <RAM>
ST_28 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_2_i_cast = sext i22 %tmp_2_i to i28" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 374 'sext' 'tmp_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 375 [1/1] (0.00ns)   --->   "%zext2_cast = zext i28 %tmp_2_i_cast to i57" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 375 'zext' 'zext2_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 376 [1/1] (7.97ns)   --->   "%mul1 = mul i57 %zext2_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 376 'mul' 'mul1' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_72 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul1, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 377 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_i1_cast_cast = zext i11 %tmp_113 to i22" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 378 'zext' 'tmp_i1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 379 [1/1] (3.36ns)   --->   "%tmp_1_i1 = mul i22 %tmp_i1_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 379 'mul' 'tmp_1_i1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 380 [1/1] (3.02ns)   --->   "%tmp_2_i1 = add i22 %tmp_1_i1, -199800" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 380 'add' 'tmp_2_i1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 381 [1/1] (1.88ns)   --->   "%tmp_106_2 = icmp ult i11 %channels_2_loc, 200" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 381 'icmp' 'tmp_106_2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 382 [1/1] (1.88ns)   --->   "%tmp_107_2 = icmp ugt i11 %channels_2_loc, -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 382 'icmp' 'tmp_107_2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node tmp_115)   --->   "%tmp_77 = or i1 %tmp_106_2, %tmp_107_2" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 383 'or' 'tmp_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node tmp_115)   --->   "%tmp_114 = select i1 %tmp_106_2, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 384 'select' 'tmp_114' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 385 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_115 = select i1 %tmp_77, i11 %tmp_114, i11 %channels_2_loc" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 385 'select' 'tmp_115' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_111_2 = zext i11 %channels_2_loc to i32" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 386 'zext' 'tmp_111_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 387 [1/1] (0.00ns)   --->   "%channel_data_addr_2 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 2" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 387 'getelementptr' 'channel_data_addr_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 388 [1/1] (3.25ns)   --->   "store i32 %tmp_111_2, i32* %channel_data_addr_2, align 4" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 388 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 29 <SV = 28> <Delay = 7.97>
ST_29 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_s = zext i8 %SBUS_data_load_2 to i32" [RC_Receiver/RC_Receiver.cpp:73]   --->   Operation 389 'zext' 'tmp_s' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 390 [1/1] (0.00ns)   --->   "%norm_out_addr_27 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 27" [RC_Receiver/RC_Receiver.cpp:73]   --->   Operation 390 'getelementptr' 'norm_out_addr_27' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 391 [1/1] (3.25ns)   --->   "store i32 %tmp_s, i32* %norm_out_addr_27, align 4" [RC_Receiver/RC_Receiver.cpp:73]   --->   Operation 391 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 392 [1/1] (0.00ns)   --->   "br i1 %tmp_109, label %2, label %._crit_edge19" [RC_Receiver/RC_Receiver.cpp:115]   --->   Operation 392 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_73 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_72, i16 0)" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 393 'bitconcatenate' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 394 [1/1] (0.00ns)   --->   "%channel_scaled_V_add = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 0" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 394 'getelementptr' 'channel_scaled_V_add' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 395 [1/1] (3.25ns)   --->   "store i32 %tmp_73, i32* %channel_scaled_V_add, align 4" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 395 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_2_i1_cast = sext i22 %tmp_2_i1 to i28" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 396 'sext' 'tmp_2_i1_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 397 [1/1] (0.00ns)   --->   "%zext3_cast = zext i28 %tmp_2_i1_cast to i57" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 397 'zext' 'zext3_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 398 [1/1] (7.97ns)   --->   "%mul3 = mul i57 %zext3_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 398 'mul' 'mul3' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_76 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul3, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 399 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_i2_cast_cast = zext i11 %tmp_115 to i22" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 400 'zext' 'tmp_i2_cast_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 401 [1/1] (3.36ns)   --->   "%tmp_1_i2 = mul i22 %tmp_i2_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 401 'mul' 'tmp_1_i2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 402 [1/1] (3.02ns)   --->   "%tmp_2_i2 = add i22 %tmp_1_i2, -199800" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 402 'add' 'tmp_2_i2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 403 [1/1] (1.88ns)   --->   "%tmp_106_3 = icmp ult i11 %channels_3_loc, 200" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 403 'icmp' 'tmp_106_3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 404 [1/1] (1.88ns)   --->   "%tmp_107_3 = icmp ugt i11 %channels_3_loc, -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 404 'icmp' 'tmp_107_3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node tmp_117)   --->   "%tmp_79 = or i1 %tmp_106_3, %tmp_107_3" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 405 'or' 'tmp_79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node tmp_117)   --->   "%tmp_116 = select i1 %tmp_106_3, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 406 'select' 'tmp_116' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 407 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_117 = select i1 %tmp_79, i11 %tmp_116, i11 %channels_3_loc" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 407 'select' 'tmp_117' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_111_3 = zext i11 %channels_3_loc to i32" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 408 'zext' 'tmp_111_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 409 [1/1] (0.00ns)   --->   "%channel_data_addr_3 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 3" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 409 'getelementptr' 'channel_data_addr_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 410 [1/1] (3.25ns)   --->   "store i32 %tmp_111_3, i32* %channel_data_addr_3, align 4" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 410 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 30 <SV = 45> <Delay = 3.25>
ST_30 : Operation 411 [1/1] (0.00ns)   --->   "%lost_load = load i32* @lost, align 4" [RC_Receiver/RC_Receiver.cpp:115]   --->   Operation 411 'load' 'lost_load' <Predicate = (or_cond & tmp_109)> <Delay = 0.00>
ST_30 : Operation 412 [1/1] (2.55ns)   --->   "%tmp_68 = add nsw i32 %lost_load, 1" [RC_Receiver/RC_Receiver.cpp:115]   --->   Operation 412 'add' 'tmp_68' <Predicate = (or_cond & tmp_109)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 413 [1/1] (0.00ns)   --->   "store i32 %tmp_68, i32* @lost, align 4" [RC_Receiver/RC_Receiver.cpp:115]   --->   Operation 413 'store' <Predicate = (or_cond & tmp_109)> <Delay = 0.00>
ST_30 : Operation 414 [1/1] (0.00ns)   --->   "br label %._crit_edge19" [RC_Receiver/RC_Receiver.cpp:115]   --->   Operation 414 'br' <Predicate = (or_cond & tmp_109)> <Delay = 0.00>
ST_30 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_110_16 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_108, i16 0)" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 415 'bitconcatenate' 'tmp_110_16' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 416 [1/1] (0.00ns)   --->   "%channel_scaled_V_add_17 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 17" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 416 'getelementptr' 'channel_scaled_V_add_17' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 417 [1/1] (3.25ns)   --->   "store i32 %tmp_110_16, i32* %channel_scaled_V_add_17, align 4" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 417 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 418 [1/1] (0.00ns)   --->   "ret void" [RC_Receiver/RC_Receiver.cpp:138]   --->   Operation 418 'ret' <Predicate = true> <Delay = 0.00>

State 31 <SV = 29> <Delay = 7.97>
ST_31 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_110_1 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_76, i16 0)" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 419 'bitconcatenate' 'tmp_110_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 420 [1/1] (0.00ns)   --->   "%channel_scaled_V_add_1 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 1" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 420 'getelementptr' 'channel_scaled_V_add_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 421 [1/1] (3.25ns)   --->   "store i32 %tmp_110_1, i32* %channel_scaled_V_add_1, align 4" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 421 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_2_i2_cast = sext i22 %tmp_2_i2 to i28" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 422 'sext' 'tmp_2_i2_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 423 [1/1] (0.00ns)   --->   "%zext5_cast = zext i28 %tmp_2_i2_cast to i57" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 423 'zext' 'zext5_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 424 [1/1] (7.97ns)   --->   "%mul4 = mul i57 %zext5_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 424 'mul' 'mul4' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_78 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul4, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 425 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_i3_cast_cast = zext i11 %tmp_117 to i22" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 426 'zext' 'tmp_i3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 427 [1/1] (3.36ns)   --->   "%tmp_1_i3 = mul i22 %tmp_i3_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 427 'mul' 'tmp_1_i3' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 428 [1/1] (3.02ns)   --->   "%tmp_2_i3 = add i22 %tmp_1_i3, -199800" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 428 'add' 'tmp_2_i3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 429 [1/1] (1.88ns)   --->   "%tmp_106_4 = icmp ult i11 %channels_4_loc, 200" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 429 'icmp' 'tmp_106_4' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 430 [1/1] (1.88ns)   --->   "%tmp_107_4 = icmp ugt i11 %channels_4_loc, -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 430 'icmp' 'tmp_107_4' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node tmp_119)   --->   "%tmp_81 = or i1 %tmp_106_4, %tmp_107_4" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 431 'or' 'tmp_81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node tmp_119)   --->   "%tmp_118 = select i1 %tmp_106_4, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 432 'select' 'tmp_118' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 433 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_119 = select i1 %tmp_81, i11 %tmp_118, i11 %channels_4_loc" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 433 'select' 'tmp_119' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_111_4 = zext i11 %channels_4_loc to i32" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 434 'zext' 'tmp_111_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 435 [1/1] (0.00ns)   --->   "%channel_data_addr_4 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 4" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 435 'getelementptr' 'channel_data_addr_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 436 [1/1] (3.25ns)   --->   "store i32 %tmp_111_4, i32* %channel_data_addr_4, align 4" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 436 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 32 <SV = 30> <Delay = 7.97>
ST_32 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_110_2 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_78, i16 0)" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 437 'bitconcatenate' 'tmp_110_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 438 [1/1] (0.00ns)   --->   "%channel_scaled_V_add_2 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 2" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 438 'getelementptr' 'channel_scaled_V_add_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 439 [1/1] (3.25ns)   --->   "store i32 %tmp_110_2, i32* %channel_scaled_V_add_2, align 4" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 439 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_2_i3_cast = sext i22 %tmp_2_i3 to i28" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 440 'sext' 'tmp_2_i3_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 441 [1/1] (0.00ns)   --->   "%zext6_cast = zext i28 %tmp_2_i3_cast to i57" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 441 'zext' 'zext6_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 442 [1/1] (7.97ns)   --->   "%mul6 = mul i57 %zext6_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 442 'mul' 'mul6' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_80 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul6, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 443 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_i4_cast_cast = zext i11 %tmp_119 to i22" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 444 'zext' 'tmp_i4_cast_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 445 [1/1] (3.36ns)   --->   "%tmp_1_i4 = mul i22 %tmp_i4_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 445 'mul' 'tmp_1_i4' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 446 [1/1] (3.02ns)   --->   "%tmp_2_i4 = add i22 %tmp_1_i4, -199800" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 446 'add' 'tmp_2_i4' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 447 [1/1] (1.88ns)   --->   "%tmp_106_5 = icmp ult i11 %channels_5_loc, 200" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 447 'icmp' 'tmp_106_5' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 448 [1/1] (1.88ns)   --->   "%tmp_107_5 = icmp ugt i11 %channels_5_loc, -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 448 'icmp' 'tmp_107_5' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node tmp_121)   --->   "%tmp_83 = or i1 %tmp_106_5, %tmp_107_5" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 449 'or' 'tmp_83' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node tmp_121)   --->   "%tmp_120 = select i1 %tmp_106_5, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 450 'select' 'tmp_120' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 451 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_121 = select i1 %tmp_83, i11 %tmp_120, i11 %channels_5_loc" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 451 'select' 'tmp_121' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_111_5 = zext i11 %channels_5_loc to i32" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 452 'zext' 'tmp_111_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 453 [1/1] (0.00ns)   --->   "%channel_data_addr_5 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 5" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 453 'getelementptr' 'channel_data_addr_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 454 [1/1] (3.25ns)   --->   "store i32 %tmp_111_5, i32* %channel_data_addr_5, align 4" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 454 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 33 <SV = 31> <Delay = 7.97>
ST_33 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_110_3 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_80, i16 0)" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 455 'bitconcatenate' 'tmp_110_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 456 [1/1] (0.00ns)   --->   "%channel_scaled_V_add_3 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 3" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 456 'getelementptr' 'channel_scaled_V_add_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 457 [1/1] (3.25ns)   --->   "store i32 %tmp_110_3, i32* %channel_scaled_V_add_3, align 4" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 457 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_2_i4_cast = sext i22 %tmp_2_i4 to i28" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 458 'sext' 'tmp_2_i4_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 459 [1/1] (0.00ns)   --->   "%zext8_cast = zext i28 %tmp_2_i4_cast to i57" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 459 'zext' 'zext8_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 460 [1/1] (7.97ns)   --->   "%mul7 = mul i57 %zext8_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 460 'mul' 'mul7' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_82 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul7, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 461 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_i5_cast_cast = zext i11 %tmp_121 to i22" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 462 'zext' 'tmp_i5_cast_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 463 [1/1] (3.36ns)   --->   "%tmp_1_i5 = mul i22 %tmp_i5_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 463 'mul' 'tmp_1_i5' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 464 [1/1] (3.02ns)   --->   "%tmp_2_i5 = add i22 %tmp_1_i5, -199800" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 464 'add' 'tmp_2_i5' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 465 [1/1] (1.88ns)   --->   "%tmp_106_6 = icmp ult i11 %channels_6_loc, 200" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 465 'icmp' 'tmp_106_6' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 466 [1/1] (1.88ns)   --->   "%tmp_107_6 = icmp ugt i11 %channels_6_loc, -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 466 'icmp' 'tmp_107_6' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node tmp_123)   --->   "%tmp_85 = or i1 %tmp_106_6, %tmp_107_6" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 467 'or' 'tmp_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node tmp_123)   --->   "%tmp_122 = select i1 %tmp_106_6, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 468 'select' 'tmp_122' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 469 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_123 = select i1 %tmp_85, i11 %tmp_122, i11 %channels_6_loc" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 469 'select' 'tmp_123' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_111_6 = zext i11 %channels_6_loc to i32" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 470 'zext' 'tmp_111_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 471 [1/1] (0.00ns)   --->   "%channel_data_addr_6 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 6" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 471 'getelementptr' 'channel_data_addr_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 472 [1/1] (3.25ns)   --->   "store i32 %tmp_111_6, i32* %channel_data_addr_6, align 4" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 472 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 34 <SV = 32> <Delay = 7.97>
ST_34 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_110_4 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_82, i16 0)" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 473 'bitconcatenate' 'tmp_110_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 474 [1/1] (0.00ns)   --->   "%channel_scaled_V_add_4 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 4" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 474 'getelementptr' 'channel_scaled_V_add_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 475 [1/1] (3.25ns)   --->   "store i32 %tmp_110_4, i32* %channel_scaled_V_add_4, align 4" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 475 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_34 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_2_i5_cast = sext i22 %tmp_2_i5 to i28" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 476 'sext' 'tmp_2_i5_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 477 [1/1] (0.00ns)   --->   "%zext9_cast = zext i28 %tmp_2_i5_cast to i57" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 477 'zext' 'zext9_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 478 [1/1] (7.97ns)   --->   "%mul9 = mul i57 %zext9_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 478 'mul' 'mul9' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_84 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul9, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 479 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_i6_cast_cast = zext i11 %tmp_123 to i22" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 480 'zext' 'tmp_i6_cast_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 481 [1/1] (3.36ns)   --->   "%tmp_1_i6 = mul i22 %tmp_i6_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 481 'mul' 'tmp_1_i6' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 482 [1/1] (3.02ns)   --->   "%tmp_2_i6 = add i22 %tmp_1_i6, -199800" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 482 'add' 'tmp_2_i6' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 483 [1/1] (1.88ns)   --->   "%tmp_106_7 = icmp ult i11 %channels_7_loc, 200" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 483 'icmp' 'tmp_106_7' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 484 [1/1] (1.88ns)   --->   "%tmp_107_7 = icmp ugt i11 %channels_7_loc, -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 484 'icmp' 'tmp_107_7' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node tmp_125)   --->   "%tmp_87 = or i1 %tmp_106_7, %tmp_107_7" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 485 'or' 'tmp_87' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node tmp_125)   --->   "%tmp_124 = select i1 %tmp_106_7, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 486 'select' 'tmp_124' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 487 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_125 = select i1 %tmp_87, i11 %tmp_124, i11 %channels_7_loc" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 487 'select' 'tmp_125' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_111_7 = zext i11 %channels_7_loc to i32" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 488 'zext' 'tmp_111_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 489 [1/1] (0.00ns)   --->   "%channel_data_addr_7 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 7" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 489 'getelementptr' 'channel_data_addr_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 490 [1/1] (3.25ns)   --->   "store i32 %tmp_111_7, i32* %channel_data_addr_7, align 4" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 490 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 35 <SV = 33> <Delay = 7.97>
ST_35 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_110_5 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_84, i16 0)" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 491 'bitconcatenate' 'tmp_110_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 492 [1/1] (0.00ns)   --->   "%channel_scaled_V_add_5 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 5" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 492 'getelementptr' 'channel_scaled_V_add_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 493 [1/1] (3.25ns)   --->   "store i32 %tmp_110_5, i32* %channel_scaled_V_add_5, align 4" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 493 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_35 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_2_i6_cast = sext i22 %tmp_2_i6 to i28" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 494 'sext' 'tmp_2_i6_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 495 [1/1] (0.00ns)   --->   "%zext11_cast = zext i28 %tmp_2_i6_cast to i57" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 495 'zext' 'zext11_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 496 [1/1] (7.97ns)   --->   "%mul10 = mul i57 %zext11_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 496 'mul' 'mul10' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_86 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul10, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 497 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_i7_cast_cast = zext i11 %tmp_125 to i22" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 498 'zext' 'tmp_i7_cast_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 499 [1/1] (3.36ns)   --->   "%tmp_1_i7 = mul i22 %tmp_i7_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 499 'mul' 'tmp_1_i7' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 500 [1/1] (3.02ns)   --->   "%tmp_2_i7 = add i22 %tmp_1_i7, -199800" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 500 'add' 'tmp_2_i7' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 501 [1/1] (1.88ns)   --->   "%tmp_106_8 = icmp ult i11 %channels_8_loc, 200" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 501 'icmp' 'tmp_106_8' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 502 [1/1] (1.88ns)   --->   "%tmp_107_8 = icmp ugt i11 %channels_8_loc, -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 502 'icmp' 'tmp_107_8' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node tmp_127)   --->   "%tmp_89 = or i1 %tmp_106_8, %tmp_107_8" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 503 'or' 'tmp_89' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node tmp_127)   --->   "%tmp_126 = select i1 %tmp_106_8, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 504 'select' 'tmp_126' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 505 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_127 = select i1 %tmp_89, i11 %tmp_126, i11 %channels_8_loc" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 505 'select' 'tmp_127' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_111_8 = zext i11 %channels_8_loc to i32" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 506 'zext' 'tmp_111_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 507 [1/1] (0.00ns)   --->   "%channel_data_addr_8 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 8" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 507 'getelementptr' 'channel_data_addr_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 508 [1/1] (3.25ns)   --->   "store i32 %tmp_111_8, i32* %channel_data_addr_8, align 4" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 508 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 36 <SV = 34> <Delay = 7.97>
ST_36 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_110_6 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_86, i16 0)" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 509 'bitconcatenate' 'tmp_110_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 510 [1/1] (0.00ns)   --->   "%channel_scaled_V_add_6 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 6" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 510 'getelementptr' 'channel_scaled_V_add_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 511 [1/1] (3.25ns)   --->   "store i32 %tmp_110_6, i32* %channel_scaled_V_add_6, align 4" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 511 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_36 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_2_i7_cast = sext i22 %tmp_2_i7 to i28" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 512 'sext' 'tmp_2_i7_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 513 [1/1] (0.00ns)   --->   "%zext12_cast = zext i28 %tmp_2_i7_cast to i57" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 513 'zext' 'zext12_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 514 [1/1] (7.97ns)   --->   "%mul12 = mul i57 %zext12_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 514 'mul' 'mul12' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_88 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul12, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 515 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_i8_cast_cast = zext i11 %tmp_127 to i22" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 516 'zext' 'tmp_i8_cast_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 517 [1/1] (3.36ns)   --->   "%tmp_1_i8 = mul i22 %tmp_i8_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 517 'mul' 'tmp_1_i8' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 518 [1/1] (3.02ns)   --->   "%tmp_2_i8 = add i22 %tmp_1_i8, -199800" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 518 'add' 'tmp_2_i8' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 519 [1/1] (1.88ns)   --->   "%tmp_106_9 = icmp ult i11 %channels_9_loc, 200" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 519 'icmp' 'tmp_106_9' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 520 [1/1] (1.88ns)   --->   "%tmp_107_9 = icmp ugt i11 %channels_9_loc, -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 520 'icmp' 'tmp_107_9' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node tmp_129)   --->   "%tmp_91 = or i1 %tmp_106_9, %tmp_107_9" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 521 'or' 'tmp_91' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node tmp_129)   --->   "%tmp_128 = select i1 %tmp_106_9, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 522 'select' 'tmp_128' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 523 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_129 = select i1 %tmp_91, i11 %tmp_128, i11 %channels_9_loc" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 523 'select' 'tmp_129' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_111_9 = zext i11 %channels_9_loc to i32" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 524 'zext' 'tmp_111_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 525 [1/1] (0.00ns)   --->   "%channel_data_addr_9 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 9" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 525 'getelementptr' 'channel_data_addr_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 526 [1/1] (3.25ns)   --->   "store i32 %tmp_111_9, i32* %channel_data_addr_9, align 4" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 526 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 37 <SV = 35> <Delay = 7.97>
ST_37 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_110_7 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_88, i16 0)" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 527 'bitconcatenate' 'tmp_110_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 528 [1/1] (0.00ns)   --->   "%channel_scaled_V_add_7 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 7" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 528 'getelementptr' 'channel_scaled_V_add_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 529 [1/1] (3.25ns)   --->   "store i32 %tmp_110_7, i32* %channel_scaled_V_add_7, align 4" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 529 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_37 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_2_i8_cast = sext i22 %tmp_2_i8 to i28" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 530 'sext' 'tmp_2_i8_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 531 [1/1] (0.00ns)   --->   "%zext14_cast = zext i28 %tmp_2_i8_cast to i57" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 531 'zext' 'zext14_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 532 [1/1] (7.97ns)   --->   "%mul13 = mul i57 %zext14_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 532 'mul' 'mul13' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 533 [1/1] (0.00ns)   --->   "%tmp_90 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul13, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 533 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_i9_cast_cast = zext i11 %tmp_129 to i22" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 534 'zext' 'tmp_i9_cast_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 535 [1/1] (3.36ns)   --->   "%tmp_1_i9 = mul i22 %tmp_i9_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 535 'mul' 'tmp_1_i9' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 536 [1/1] (3.02ns)   --->   "%tmp_2_i9 = add i22 %tmp_1_i9, -199800" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 536 'add' 'tmp_2_i9' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 537 [1/1] (1.88ns)   --->   "%tmp_106_s = icmp ult i11 %channels_10_loc, 200" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 537 'icmp' 'tmp_106_s' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 538 [1/1] (1.88ns)   --->   "%tmp_107_s = icmp ugt i11 %channels_10_loc, -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 538 'icmp' 'tmp_107_s' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node tmp_131)   --->   "%tmp_93 = or i1 %tmp_106_s, %tmp_107_s" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 539 'or' 'tmp_93' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node tmp_131)   --->   "%tmp_130 = select i1 %tmp_106_s, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 540 'select' 'tmp_130' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 541 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_131 = select i1 %tmp_93, i11 %tmp_130, i11 %channels_10_loc" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 541 'select' 'tmp_131' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_111_s = zext i11 %channels_10_loc to i32" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 542 'zext' 'tmp_111_s' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 543 [1/1] (0.00ns)   --->   "%channel_data_addr_10 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 10" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 543 'getelementptr' 'channel_data_addr_10' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 544 [1/1] (3.25ns)   --->   "store i32 %tmp_111_s, i32* %channel_data_addr_10, align 4" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 544 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 38 <SV = 36> <Delay = 7.97>
ST_38 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_110_8 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_90, i16 0)" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 545 'bitconcatenate' 'tmp_110_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 546 [1/1] (0.00ns)   --->   "%channel_scaled_V_add_8 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 8" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 546 'getelementptr' 'channel_scaled_V_add_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 547 [1/1] (3.25ns)   --->   "store i32 %tmp_110_8, i32* %channel_scaled_V_add_8, align 4" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 547 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_38 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_2_i9_cast = sext i22 %tmp_2_i9 to i28" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 548 'sext' 'tmp_2_i9_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 549 [1/1] (0.00ns)   --->   "%zext15_cast = zext i28 %tmp_2_i9_cast to i57" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 549 'zext' 'zext15_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 550 [1/1] (7.97ns)   --->   "%mul15 = mul i57 %zext15_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 550 'mul' 'mul15' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_92 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul15, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 551 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 552 [1/1] (0.00ns)   --->   "%tmp_i10_cast_cast = zext i11 %tmp_131 to i22" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 552 'zext' 'tmp_i10_cast_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 553 [1/1] (3.36ns)   --->   "%tmp_1_i10 = mul i22 %tmp_i10_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 553 'mul' 'tmp_1_i10' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 554 [1/1] (3.02ns)   --->   "%tmp_2_i10 = add i22 %tmp_1_i10, -199800" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 554 'add' 'tmp_2_i10' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 555 [1/1] (1.88ns)   --->   "%tmp_106_10 = icmp ult i11 %channels_11_loc, 200" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 555 'icmp' 'tmp_106_10' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 556 [1/1] (1.88ns)   --->   "%tmp_107_10 = icmp ugt i11 %channels_11_loc, -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 556 'icmp' 'tmp_107_10' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node tmp_133)   --->   "%tmp_95 = or i1 %tmp_106_10, %tmp_107_10" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 557 'or' 'tmp_95' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node tmp_133)   --->   "%tmp_132 = select i1 %tmp_106_10, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 558 'select' 'tmp_132' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 559 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_133 = select i1 %tmp_95, i11 %tmp_132, i11 %channels_11_loc" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 559 'select' 'tmp_133' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_111_10 = zext i11 %channels_11_loc to i32" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 560 'zext' 'tmp_111_10' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 561 [1/1] (0.00ns)   --->   "%channel_data_addr_11 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 11" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 561 'getelementptr' 'channel_data_addr_11' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 562 [1/1] (3.25ns)   --->   "store i32 %tmp_111_10, i32* %channel_data_addr_11, align 4" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 562 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 39 <SV = 37> <Delay = 7.97>
ST_39 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_110_9 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_92, i16 0)" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 563 'bitconcatenate' 'tmp_110_9' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 564 [1/1] (0.00ns)   --->   "%channel_scaled_V_add_9 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 9" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 564 'getelementptr' 'channel_scaled_V_add_9' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 565 [1/1] (3.25ns)   --->   "store i32 %tmp_110_9, i32* %channel_scaled_V_add_9, align 4" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 565 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_39 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_2_i10_cast = sext i22 %tmp_2_i10 to i28" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 566 'sext' 'tmp_2_i10_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 567 [1/1] (0.00ns)   --->   "%zext17_cast = zext i28 %tmp_2_i10_cast to i57" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 567 'zext' 'zext17_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 568 [1/1] (7.97ns)   --->   "%mul16 = mul i57 %zext17_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 568 'mul' 'mul16' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_94 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul16, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 569 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_i11_cast_cast = zext i11 %tmp_133 to i22" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 570 'zext' 'tmp_i11_cast_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 571 [1/1] (3.36ns)   --->   "%tmp_1_i11 = mul i22 %tmp_i11_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 571 'mul' 'tmp_1_i11' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 572 [1/1] (3.02ns)   --->   "%tmp_2_i11 = add i22 %tmp_1_i11, -199800" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 572 'add' 'tmp_2_i11' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 573 [1/1] (1.88ns)   --->   "%tmp_106_11 = icmp ult i11 %channels_12_loc, 200" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 573 'icmp' 'tmp_106_11' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 574 [1/1] (1.88ns)   --->   "%tmp_107_11 = icmp ugt i11 %channels_12_loc, -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 574 'icmp' 'tmp_107_11' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node tmp_135)   --->   "%tmp_97 = or i1 %tmp_106_11, %tmp_107_11" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 575 'or' 'tmp_97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node tmp_135)   --->   "%tmp_134 = select i1 %tmp_106_11, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 576 'select' 'tmp_134' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 577 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_135 = select i1 %tmp_97, i11 %tmp_134, i11 %channels_12_loc" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 577 'select' 'tmp_135' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_111_11 = zext i11 %channels_12_loc to i32" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 578 'zext' 'tmp_111_11' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 579 [1/1] (0.00ns)   --->   "%channel_data_addr_12 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 12" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 579 'getelementptr' 'channel_data_addr_12' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 580 [1/1] (3.25ns)   --->   "store i32 %tmp_111_11, i32* %channel_data_addr_12, align 4" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 580 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 40 <SV = 38> <Delay = 7.97>
ST_40 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_110_s = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_94, i16 0)" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 581 'bitconcatenate' 'tmp_110_s' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 582 [1/1] (0.00ns)   --->   "%channel_scaled_V_add_10 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 10" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 582 'getelementptr' 'channel_scaled_V_add_10' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 583 [1/1] (3.25ns)   --->   "store i32 %tmp_110_s, i32* %channel_scaled_V_add_10, align 4" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 583 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_40 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_2_i11_cast = sext i22 %tmp_2_i11 to i28" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 584 'sext' 'tmp_2_i11_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 585 [1/1] (0.00ns)   --->   "%zext16_cast = zext i28 %tmp_2_i11_cast to i57" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 585 'zext' 'zext16_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 586 [1/1] (7.97ns)   --->   "%mul17 = mul i57 %zext16_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 586 'mul' 'mul17' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_96 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul17, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 587 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_i12_cast_cast = zext i11 %tmp_135 to i22" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 588 'zext' 'tmp_i12_cast_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 589 [1/1] (3.36ns)   --->   "%tmp_1_i12 = mul i22 %tmp_i12_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 589 'mul' 'tmp_1_i12' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 590 [1/1] (3.02ns)   --->   "%tmp_2_i12 = add i22 %tmp_1_i12, -199800" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 590 'add' 'tmp_2_i12' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 591 [1/1] (1.88ns)   --->   "%tmp_106_12 = icmp ult i11 %channels_13_loc, 200" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 591 'icmp' 'tmp_106_12' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 592 [1/1] (1.88ns)   --->   "%tmp_107_12 = icmp ugt i11 %channels_13_loc, -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 592 'icmp' 'tmp_107_12' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node tmp_137)   --->   "%tmp_99 = or i1 %tmp_106_12, %tmp_107_12" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 593 'or' 'tmp_99' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node tmp_137)   --->   "%tmp_136 = select i1 %tmp_106_12, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 594 'select' 'tmp_136' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 595 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_137 = select i1 %tmp_99, i11 %tmp_136, i11 %channels_13_loc" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 595 'select' 'tmp_137' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_111_12 = zext i11 %channels_13_loc to i32" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 596 'zext' 'tmp_111_12' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 597 [1/1] (0.00ns)   --->   "%channel_data_addr_13 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 13" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 597 'getelementptr' 'channel_data_addr_13' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 598 [1/1] (3.25ns)   --->   "store i32 %tmp_111_12, i32* %channel_data_addr_13, align 4" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 598 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 41 <SV = 39> <Delay = 7.97>
ST_41 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_110_10 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_96, i16 0)" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 599 'bitconcatenate' 'tmp_110_10' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 600 [1/1] (0.00ns)   --->   "%channel_scaled_V_add_11 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 11" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 600 'getelementptr' 'channel_scaled_V_add_11' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 601 [1/1] (3.25ns)   --->   "store i32 %tmp_110_10, i32* %channel_scaled_V_add_11, align 4" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 601 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_41 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_2_i12_cast = sext i22 %tmp_2_i12 to i28" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 602 'sext' 'tmp_2_i12_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 603 [1/1] (0.00ns)   --->   "%zext13_cast = zext i28 %tmp_2_i12_cast to i57" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 603 'zext' 'zext13_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 604 [1/1] (7.97ns)   --->   "%mul14 = mul i57 %zext13_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 604 'mul' 'mul14' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_98 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul14, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 605 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_i13_cast_cast = zext i11 %tmp_137 to i22" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 606 'zext' 'tmp_i13_cast_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 607 [1/1] (3.36ns)   --->   "%tmp_1_i13 = mul i22 %tmp_i13_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 607 'mul' 'tmp_1_i13' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 608 [1/1] (3.02ns)   --->   "%tmp_2_i13 = add i22 %tmp_1_i13, -199800" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 608 'add' 'tmp_2_i13' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 609 [1/1] (1.88ns)   --->   "%tmp_106_13 = icmp ult i11 %channels_14_loc, 200" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 609 'icmp' 'tmp_106_13' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 610 [1/1] (1.88ns)   --->   "%tmp_107_13 = icmp ugt i11 %channels_14_loc, -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 610 'icmp' 'tmp_107_13' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node tmp_139)   --->   "%tmp_101 = or i1 %tmp_106_13, %tmp_107_13" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 611 'or' 'tmp_101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node tmp_139)   --->   "%tmp_138 = select i1 %tmp_106_13, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 612 'select' 'tmp_138' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 613 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_139 = select i1 %tmp_101, i11 %tmp_138, i11 %channels_14_loc" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 613 'select' 'tmp_139' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_111_13 = zext i11 %channels_14_loc to i32" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 614 'zext' 'tmp_111_13' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 615 [1/1] (0.00ns)   --->   "%channel_data_addr_14 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 14" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 615 'getelementptr' 'channel_data_addr_14' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 616 [1/1] (3.25ns)   --->   "store i32 %tmp_111_13, i32* %channel_data_addr_14, align 4" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 616 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 42 <SV = 40> <Delay = 7.97>
ST_42 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_110_11 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_98, i16 0)" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 617 'bitconcatenate' 'tmp_110_11' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 618 [1/1] (0.00ns)   --->   "%channel_scaled_V_add_12 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 12" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 618 'getelementptr' 'channel_scaled_V_add_12' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 619 [1/1] (3.25ns)   --->   "store i32 %tmp_110_11, i32* %channel_scaled_V_add_12, align 4" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 619 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_42 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_2_i13_cast = sext i22 %tmp_2_i13 to i28" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 620 'sext' 'tmp_2_i13_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 621 [1/1] (0.00ns)   --->   "%zext10_cast = zext i28 %tmp_2_i13_cast to i57" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 621 'zext' 'zext10_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 622 [1/1] (7.97ns)   --->   "%mul11 = mul i57 %zext10_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 622 'mul' 'mul11' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_100 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul11, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 623 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_i14_cast_cast = zext i11 %tmp_139 to i22" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 624 'zext' 'tmp_i14_cast_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 625 [1/1] (3.36ns)   --->   "%tmp_1_i14 = mul i22 %tmp_i14_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 625 'mul' 'tmp_1_i14' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 626 [1/1] (3.02ns)   --->   "%tmp_2_i14 = add i22 %tmp_1_i14, -199800" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 626 'add' 'tmp_2_i14' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 627 [1/1] (1.88ns)   --->   "%tmp_106_14 = icmp ult i11 %channels_15_loc, 200" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 627 'icmp' 'tmp_106_14' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 628 [1/1] (1.88ns)   --->   "%tmp_107_14 = icmp ugt i11 %channels_15_loc, -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 628 'icmp' 'tmp_107_14' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node tmp_141)   --->   "%tmp_103 = or i1 %tmp_106_14, %tmp_107_14" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 629 'or' 'tmp_103' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node tmp_141)   --->   "%tmp_140 = select i1 %tmp_106_14, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 630 'select' 'tmp_140' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 631 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_141 = select i1 %tmp_103, i11 %tmp_140, i11 %channels_15_loc" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 631 'select' 'tmp_141' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_111_14 = zext i11 %channels_15_loc to i32" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 632 'zext' 'tmp_111_14' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 633 [1/1] (0.00ns)   --->   "%channel_data_addr_15 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 15" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 633 'getelementptr' 'channel_data_addr_15' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 634 [1/1] (3.25ns)   --->   "store i32 %tmp_111_14, i32* %channel_data_addr_15, align 4" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 634 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 43 <SV = 41> <Delay = 7.97>
ST_43 : Operation 635 [1/1] (0.00ns)   --->   "%tmp_110_12 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_100, i16 0)" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 635 'bitconcatenate' 'tmp_110_12' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 636 [1/1] (0.00ns)   --->   "%channel_scaled_V_add_13 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 13" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 636 'getelementptr' 'channel_scaled_V_add_13' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 637 [1/1] (3.25ns)   --->   "store i32 %tmp_110_12, i32* %channel_scaled_V_add_13, align 4" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 637 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_43 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_2_i14_cast = sext i22 %tmp_2_i14 to i28" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 638 'sext' 'tmp_2_i14_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 639 [1/1] (0.00ns)   --->   "%zext7_cast = zext i28 %tmp_2_i14_cast to i57" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 639 'zext' 'zext7_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 640 [1/1] (7.97ns)   --->   "%mul8 = mul i57 %zext7_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 640 'mul' 'mul8' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_102 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul8, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 641 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 642 [1/1] (0.00ns)   --->   "%tmp_i15_cast_cast = zext i11 %tmp_141 to i22" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 642 'zext' 'tmp_i15_cast_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 643 [1/1] (3.36ns)   --->   "%tmp_1_i15 = mul i22 %tmp_i15_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 643 'mul' 'tmp_1_i15' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 644 [1/1] (3.02ns)   --->   "%tmp_2_i15 = add i22 %tmp_1_i15, -199800" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 644 'add' 'tmp_2_i15' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 645 [1/1] (1.88ns)   --->   "%tmp_106_15 = icmp ult i11 %channels_16_loc, 200" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 645 'icmp' 'tmp_106_15' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 646 [1/1] (1.88ns)   --->   "%tmp_107_15 = icmp ugt i11 %channels_16_loc, -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 646 'icmp' 'tmp_107_15' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node tmp_143)   --->   "%tmp_105 = or i1 %tmp_106_15, %tmp_107_15" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 647 'or' 'tmp_105' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node tmp_143)   --->   "%tmp_142 = select i1 %tmp_106_15, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 648 'select' 'tmp_142' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 649 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_143 = select i1 %tmp_105, i11 %tmp_142, i11 %channels_16_loc" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 649 'select' 'tmp_143' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_111_15 = zext i11 %channels_16_loc to i32" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 650 'zext' 'tmp_111_15' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 651 [1/1] (0.00ns)   --->   "%channel_data_addr_16 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 16" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 651 'getelementptr' 'channel_data_addr_16' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 652 [1/1] (3.25ns)   --->   "store i32 %tmp_111_15, i32* %channel_data_addr_16, align 4" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 652 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 44 <SV = 42> <Delay = 7.97>
ST_44 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_110_13 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_102, i16 0)" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 653 'bitconcatenate' 'tmp_110_13' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 654 [1/1] (0.00ns)   --->   "%channel_scaled_V_add_14 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 14" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 654 'getelementptr' 'channel_scaled_V_add_14' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 655 [1/1] (3.25ns)   --->   "store i32 %tmp_110_13, i32* %channel_scaled_V_add_14, align 4" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 655 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_44 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_2_i15_cast = sext i22 %tmp_2_i15 to i28" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 656 'sext' 'tmp_2_i15_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 657 [1/1] (0.00ns)   --->   "%zext4_cast = zext i28 %tmp_2_i15_cast to i57" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 657 'zext' 'zext4_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 658 [1/1] (7.97ns)   --->   "%mul5 = mul i57 %zext4_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 658 'mul' 'mul5' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_104 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul5, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 659 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_i16_cast_cast = zext i11 %tmp_143 to i22" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 660 'zext' 'tmp_i16_cast_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 661 [1/1] (3.36ns)   --->   "%tmp_1_i16 = mul i22 %tmp_i16_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 661 'mul' 'tmp_1_i16' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 662 [1/1] (3.02ns)   --->   "%tmp_2_i16 = add i22 %tmp_1_i16, -199800" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 662 'add' 'tmp_2_i16' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 663 [1/1] (1.88ns)   --->   "%tmp_106_16 = icmp ult i11 %channels_17_loc, 200" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 663 'icmp' 'tmp_106_16' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 664 [1/1] (1.88ns)   --->   "%tmp_107_16 = icmp ugt i11 %channels_17_loc, -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 664 'icmp' 'tmp_107_16' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node tmp_145)   --->   "%tmp_107 = or i1 %tmp_106_16, %tmp_107_16" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 665 'or' 'tmp_107' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node tmp_145)   --->   "%tmp_144 = select i1 %tmp_106_16, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 666 'select' 'tmp_144' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 667 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_145 = select i1 %tmp_107, i11 %tmp_144, i11 %channels_17_loc" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 667 'select' 'tmp_145' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_111_16 = zext i11 %channels_17_loc to i32" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 668 'zext' 'tmp_111_16' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 669 [1/1] (0.00ns)   --->   "%channel_data_addr_17 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 17" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 669 'getelementptr' 'channel_data_addr_17' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 670 [1/1] (3.25ns)   --->   "store i32 %tmp_111_16, i32* %channel_data_addr_17, align 4" [RC_Receiver/RC_Receiver.cpp:132]   --->   Operation 670 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 45 <SV = 43> <Delay = 7.97>
ST_45 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_110_14 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_104, i16 0)" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 671 'bitconcatenate' 'tmp_110_14' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 672 [1/1] (0.00ns)   --->   "%channel_scaled_V_add_15 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 15" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 672 'getelementptr' 'channel_scaled_V_add_15' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 673 [1/1] (3.25ns)   --->   "store i32 %tmp_110_14, i32* %channel_scaled_V_add_15, align 4" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 673 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_45 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_2_i16_cast = sext i22 %tmp_2_i16 to i28" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 674 'sext' 'tmp_2_i16_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 675 [1/1] (0.00ns)   --->   "%zext1_cast = zext i28 %tmp_2_i16_cast to i57" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 675 'zext' 'zext1_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 676 [1/1] (7.97ns)   --->   "%mul2 = mul i57 %zext1_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 676 'mul' 'mul2' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_106 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul2, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 677 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_i17_cast_cast = zext i11 %tmp_145 to i22" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 678 'zext' 'tmp_i17_cast_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 679 [1/1] (3.36ns)   --->   "%tmp_1_i17 = mul i22 %tmp_i17_cast_cast, 999" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 679 'mul' 'tmp_1_i17' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 680 [1/1] (3.02ns)   --->   "%tmp_2_i17 = add i22 %tmp_1_i17, -199800" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 680 'add' 'tmp_2_i17' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 681 [1/1] (0.00ns)   --->   "%channel_data_addr17 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 19" [RC_Receiver/RC_Receiver.cpp:136]   --->   Operation 681 'getelementptr' 'channel_data_addr17' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 682 [1/1] (3.25ns)   --->   "store i32 %errors_loc, i32* %channel_data_addr17, align 4" [RC_Receiver/RC_Receiver.cpp:136]   --->   Operation 682 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 46 <SV = 44> <Delay = 7.97>
ST_46 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_110_15 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_106, i16 0)" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 683 'bitconcatenate' 'tmp_110_15' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 684 [1/1] (0.00ns)   --->   "%channel_scaled_V_add_16 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 16" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 684 'getelementptr' 'channel_scaled_V_add_16' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 685 [1/1] (3.25ns)   --->   "store i32 %tmp_110_15, i32* %channel_scaled_V_add_16, align 4" [RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 685 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_46 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_2_i17_cast = sext i22 %tmp_2_i17 to i28" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 686 'sext' 'tmp_2_i17_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 687 [1/1] (0.00ns)   --->   "%zext_cast = zext i28 %tmp_2_i17_cast to i57" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 687 'zext' 'zext_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 688 [1/1] (7.97ns)   --->   "%mul = mul i57 %zext_cast, 343597384" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 688 'mul' 'mul' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_108 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul, i32 39, i32 54)" [RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129]   --->   Operation 689 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('SBUS_data_addr', RC_Receiver/RC_Receiver.cpp:44) [40]  (0 ns)
	'load' operation ('SBUS_data_load', RC_Receiver/RC_Receiver.cpp:44) on array 'SBUS_data' [41]  (2.32 ns)

 <State 2>: 5.58ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load', RC_Receiver/RC_Receiver.cpp:44) on array 'SBUS_data' [41]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:47) of variable 'tmp_5', RC_Receiver/RC_Receiver.cpp:47 on array 'norm_out' [44]  (3.25 ns)

 <State 3>: 5.58ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_3', RC_Receiver/RC_Receiver.cpp:44) on array 'SBUS_data' [46]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:47) of variable 'tmp_5_1', RC_Receiver/RC_Receiver.cpp:47 on array 'norm_out' [49]  (3.25 ns)

 <State 4>: 5.58ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_4', RC_Receiver/RC_Receiver.cpp:44) on array 'SBUS_data' [51]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:47) of variable 'tmp_5_2', RC_Receiver/RC_Receiver.cpp:47 on array 'norm_out' [54]  (3.25 ns)

 <State 5>: 5.58ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_5', RC_Receiver/RC_Receiver.cpp:44) on array 'SBUS_data' [56]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:47) of variable 'tmp_5_3', RC_Receiver/RC_Receiver.cpp:47 on array 'norm_out' [59]  (3.25 ns)

 <State 6>: 5.58ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_6', RC_Receiver/RC_Receiver.cpp:44) on array 'SBUS_data' [61]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:47) of variable 'tmp_5_4', RC_Receiver/RC_Receiver.cpp:47 on array 'norm_out' [64]  (3.25 ns)

 <State 7>: 5.58ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_7', RC_Receiver/RC_Receiver.cpp:44) on array 'SBUS_data' [66]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:47) of variable 'tmp_5_5', RC_Receiver/RC_Receiver.cpp:47 on array 'norm_out' [69]  (3.25 ns)

 <State 8>: 5.58ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_8', RC_Receiver/RC_Receiver.cpp:44) on array 'SBUS_data' [71]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:47) of variable 'tmp_5_6', RC_Receiver/RC_Receiver.cpp:47 on array 'norm_out' [74]  (3.25 ns)

 <State 9>: 5.58ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_9', RC_Receiver/RC_Receiver.cpp:44) on array 'SBUS_data' [76]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:47) of variable 'tmp_5_7', RC_Receiver/RC_Receiver.cpp:47 on array 'norm_out' [79]  (3.25 ns)

 <State 10>: 5.58ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_10', RC_Receiver/RC_Receiver.cpp:44) on array 'SBUS_data' [81]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:47) of variable 'tmp_5_8', RC_Receiver/RC_Receiver.cpp:47 on array 'norm_out' [84]  (3.25 ns)

 <State 11>: 5.58ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_11', RC_Receiver/RC_Receiver.cpp:44) on array 'SBUS_data' [86]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:47) of variable 'tmp_5_9', RC_Receiver/RC_Receiver.cpp:47 on array 'norm_out' [89]  (3.25 ns)

 <State 12>: 5.58ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_12', RC_Receiver/RC_Receiver.cpp:44) on array 'SBUS_data' [91]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:47) of variable 'tmp_5_s', RC_Receiver/RC_Receiver.cpp:47 on array 'norm_out' [94]  (3.25 ns)

 <State 13>: 5.58ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_13', RC_Receiver/RC_Receiver.cpp:44) on array 'SBUS_data' [96]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:47) of variable 'tmp_5_10', RC_Receiver/RC_Receiver.cpp:47 on array 'norm_out' [99]  (3.25 ns)

 <State 14>: 5.58ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_14', RC_Receiver/RC_Receiver.cpp:44) on array 'SBUS_data' [101]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:47) of variable 'tmp_5_11', RC_Receiver/RC_Receiver.cpp:47 on array 'norm_out' [104]  (3.25 ns)

 <State 15>: 5.58ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_15', RC_Receiver/RC_Receiver.cpp:44) on array 'SBUS_data' [106]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:47) of variable 'tmp_5_12', RC_Receiver/RC_Receiver.cpp:47 on array 'norm_out' [109]  (3.25 ns)

 <State 16>: 5.58ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_16', RC_Receiver/RC_Receiver.cpp:44) on array 'SBUS_data' [111]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:47) of variable 'tmp_5_13', RC_Receiver/RC_Receiver.cpp:47 on array 'norm_out' [114]  (3.25 ns)

 <State 17>: 5.58ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_17', RC_Receiver/RC_Receiver.cpp:44) on array 'SBUS_data' [116]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:47) of variable 'tmp_5_14', RC_Receiver/RC_Receiver.cpp:47 on array 'norm_out' [119]  (3.25 ns)

 <State 18>: 5.58ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_18', RC_Receiver/RC_Receiver.cpp:44) on array 'SBUS_data' [121]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:47) of variable 'tmp_5_15', RC_Receiver/RC_Receiver.cpp:47 on array 'norm_out' [124]  (3.25 ns)

 <State 19>: 5.58ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_19', RC_Receiver/RC_Receiver.cpp:44) on array 'SBUS_data' [126]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:47) of variable 'tmp_5_16', RC_Receiver/RC_Receiver.cpp:47 on array 'norm_out' [129]  (3.25 ns)

 <State 20>: 5.58ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_20', RC_Receiver/RC_Receiver.cpp:44) on array 'SBUS_data' [131]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:47) of variable 'tmp_5_17', RC_Receiver/RC_Receiver.cpp:47 on array 'norm_out' [134]  (3.25 ns)

 <State 21>: 5.58ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_21', RC_Receiver/RC_Receiver.cpp:44) on array 'SBUS_data' [136]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:47) of variable 'tmp_5_18', RC_Receiver/RC_Receiver.cpp:47 on array 'norm_out' [139]  (3.25 ns)

 <State 22>: 5.58ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_22', RC_Receiver/RC_Receiver.cpp:44) on array 'SBUS_data' [141]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:47) of variable 'tmp_5_19', RC_Receiver/RC_Receiver.cpp:47 on array 'norm_out' [144]  (3.25 ns)

 <State 23>: 5.58ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_23', RC_Receiver/RC_Receiver.cpp:44) on array 'SBUS_data' [146]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:47) of variable 'tmp_5_20', RC_Receiver/RC_Receiver.cpp:47 on array 'norm_out' [149]  (3.25 ns)

 <State 24>: 5.58ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_24', RC_Receiver/RC_Receiver.cpp:44) on array 'SBUS_data' [151]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:47) of variable 'tmp_5_21', RC_Receiver/RC_Receiver.cpp:47 on array 'norm_out' [154]  (3.25 ns)

 <State 25>: 5.58ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_25', RC_Receiver/RC_Receiver.cpp:44) on array 'SBUS_data' [156]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:47) of variable 'tmp_5_22', RC_Receiver/RC_Receiver.cpp:47 on array 'norm_out' [160]  (3.25 ns)

 <State 26>: 5.58ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_26', RC_Receiver/RC_Receiver.cpp:44) on array 'SBUS_data' [162]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:47) of variable 'tmp_5_23', RC_Receiver/RC_Receiver.cpp:47 on array 'norm_out' [165]  (3.25 ns)

 <State 27>: 6.38ns
The critical path consists of the following:
	'mul' operation ('tmp_1_i', RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129) [325]  (3.36 ns)
	'add' operation ('tmp_2_i', RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:129) [326]  (3.02 ns)

 <State 28>: 7.98ns
The critical path consists of the following:
	'mul' operation ('mul1', RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129) [329]  (7.98 ns)

 <State 29>: 7.98ns
The critical path consists of the following:
	'mul' operation ('mul3', RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129) [347]  (7.98 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'store' operation (RC_Receiver/RC_Receiver.cpp:129) of variable 'tmp_110_16', RC_Receiver/RC_Receiver.cpp:129 on array 'channel_scaled_V' [639]  (3.25 ns)

 <State 31>: 7.98ns
The critical path consists of the following:
	'mul' operation ('mul4', RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129) [365]  (7.98 ns)

 <State 32>: 7.98ns
The critical path consists of the following:
	'mul' operation ('mul6', RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129) [383]  (7.98 ns)

 <State 33>: 7.98ns
The critical path consists of the following:
	'mul' operation ('mul7', RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129) [401]  (7.98 ns)

 <State 34>: 7.98ns
The critical path consists of the following:
	'mul' operation ('mul9', RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129) [419]  (7.98 ns)

 <State 35>: 7.98ns
The critical path consists of the following:
	'mul' operation ('mul10', RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129) [437]  (7.98 ns)

 <State 36>: 7.98ns
The critical path consists of the following:
	'mul' operation ('mul12', RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129) [455]  (7.98 ns)

 <State 37>: 7.98ns
The critical path consists of the following:
	'mul' operation ('mul13', RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129) [473]  (7.98 ns)

 <State 38>: 7.98ns
The critical path consists of the following:
	'mul' operation ('mul15', RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129) [491]  (7.98 ns)

 <State 39>: 7.98ns
The critical path consists of the following:
	'mul' operation ('mul16', RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129) [509]  (7.98 ns)

 <State 40>: 7.98ns
The critical path consists of the following:
	'mul' operation ('mul17', RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129) [527]  (7.98 ns)

 <State 41>: 7.98ns
The critical path consists of the following:
	'mul' operation ('mul14', RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129) [545]  (7.98 ns)

 <State 42>: 7.98ns
The critical path consists of the following:
	'mul' operation ('mul11', RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129) [563]  (7.98 ns)

 <State 43>: 7.98ns
The critical path consists of the following:
	'mul' operation ('mul8', RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129) [581]  (7.98 ns)

 <State 44>: 7.98ns
The critical path consists of the following:
	'mul' operation ('mul5', RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129) [599]  (7.98 ns)

 <State 45>: 7.98ns
The critical path consists of the following:
	'mul' operation ('mul2', RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129) [617]  (7.98 ns)

 <State 46>: 7.98ns
The critical path consists of the following:
	'mul' operation ('mul', RC_Receiver/RC_Receiver.cpp:149->RC_Receiver/RC_Receiver.cpp:129) [635]  (7.98 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
