0.6
2017.4
Dec 15 2017
20:57:24
/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,xil_defaultlib,,,,,,
/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sim_1/new/TB_TDMA.sv,1579966169,systemVerilog,,,,TB_TDMA,,xil_defaultlib,/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/new/TDMA.sv,1579966358,systemVerilog,,/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sim_1/new/TB_TDMA.sv,,TDMA,,xil_defaultlib,/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
