// Seed: 1366122330
module module_0 (
    output tri0 id_0
);
  uwire id_2 = id_2;
  reg   id_3;
  wire  id_4;
  assign module_1.type_1 = 0;
  always_latch begin : LABEL_0
    @(posedge id_3) begin : LABEL_0
      id_3 = -1;
    end
    id_3 <= 1;
  end
  wand id_5 = id_2, id_6, id_7 = 1 < -1, id_8;
  wire id_9, id_10;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    output logic id_2,
    input wor id_3,
    id_17,
    input uwire id_4,
    input logic id_5,
    input wire id_6,
    input tri id_7,
    input uwire id_8,
    input tri0 id_9,
    input wor id_10,
    output tri1 id_11,
    input supply1 id_12,
    output uwire id_13,
    input wor id_14,
    input wor id_15
);
  always
    if (1) begin : LABEL_0
      id_2 <= id_5;
    end
  module_0 modCall_1 (id_13);
endmodule
