# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -Lf /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim -L /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work -L /home/ecegrid/a/ece337/Class0.5u/GOLD_LIB "+no_glitch_msg" -coverage -voptargs="+acc" -suppress 12110 -i -t ps mapped_work.tb_ahb_slave_cdl 
# Start time: 20:35:14 on Apr 28,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_ahb_slave_cdl(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave_cdl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.math_real(body)
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.dffsr(metastabilitywrapperarch)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.prim(body)
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.dffsr_core(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.nand2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.oai21x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.nor2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.invx2(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.bufx2(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.and2x2(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.invx4(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.and2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.aoi22x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.aoi21x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.oai22x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.nand3x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.invx1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.xor2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.mux2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.nor3x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.xnor2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.or2x1(behavioral)#1
# ** Warning: (vsim-3839) Variable '/tb_ahb_slave_cdl/tb_hready', driven via a port connection, is multiply driven. See source/tb_ahb_slave_cdl.sv(163).
#    Time: 0 ps  Iteration: 0  Instance: /tb_ahb_slave_cdl File: source/tb_ahb_slave_cdl.sv Line: 396
# ** Warning: (vsim-3839) Variable '/tb_ahb_slave_cdl/tb_hresp', driven via a port connection, is multiply driven. See source/tb_ahb_slave_cdl.sv(163).
#    Time: 0 ps  Iteration: 0  Instance: /tb_ahb_slave_cdl File: source/tb_ahb_slave_cdl.sv Line: 395
do /home/ecegridfs/a/mg173/ece337/AHB/wave_slave.do
run -a
# ** Info: Correct 'tx_packet' output Power-on-Reset during Power-on-Reset test case
#    Time: 40 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 231
# ** Info: Correct 'get_rx_data' output Power-on-Reset during Power-on-Reset test case
#    Time: 40 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 239
# ** Info: Correct 'store_tx_data' output Power-on-Reset during Power-on-Reset test case
#    Time: 40 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 247
# ** Info: Correct 'dmode' output Power-on-Reset during Power-on-Reset test case
#    Time: 40 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 263
# ** Info: Correct 'hresp' output Power-on-Reset during Power-on-Reset test case
#    Time: 40 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 271
# ** Info: Correct 'clear' output Power-on-Reset during Power-on-Reset test case
#    Time: 40 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 279
# ** Info: Correct 'hready' output Power-on-Reset during Power-on-Reset test case
#    Time: 40 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 288
# ** Info: Correct 'tx_data' output Power-on-Reset during Power-on-Reset test case
#    Time: 40 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 296
# ** Info: Correct 'tx_packet' output after Write 1 TX Control Reg during Write 1 TX Control Reg test case
#    Time: 110 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 231
# ** Info: Correct 'get_rx_data' output after Write 1 TX Control Reg during Write 1 TX Control Reg test case
#    Time: 110 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 239
# ** Info: Correct 'store_tx_data' output after Write 1 TX Control Reg during Write 1 TX Control Reg test case
#    Time: 110 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 247
# ** Info: Correct 'dmode' output after Write 1 TX Control Reg during Write 1 TX Control Reg test case
#    Time: 110 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 263
# ** Info: Correct 'hresp' output after Write 1 TX Control Reg during Write 1 TX Control Reg test case
#    Time: 110 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 271
# ** Info: Correct 'clear' output after Write 1 TX Control Reg during Write 1 TX Control Reg test case
#    Time: 110 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 279
# ** Info: Correct 'hready' output after Write 1 TX Control Reg during Write 1 TX Control Reg test case
#    Time: 110 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 288
# ** Info: Correct 'tx_data' output after Write 1 TX Control Reg during Write 1 TX Control Reg test case
#    Time: 110 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 296
# ** Info: Correct 'tx_packet' output after Write 2 TX Control Reg during Write TX 2 Control Reg test case
#    Time: 200 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 231
# ** Info: Correct 'get_rx_data' output after Write 2 TX Control Reg during Write TX 2 Control Reg test case
#    Time: 200 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 239
# ** Info: Correct 'store_tx_data' output after Write 2 TX Control Reg during Write TX 2 Control Reg test case
#    Time: 200 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 247
# ** Info: Correct 'dmode' output after Write 2 TX Control Reg during Write TX 2 Control Reg test case
#    Time: 200 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 263
# ** Info: Correct 'hresp' output after Write 2 TX Control Reg during Write TX 2 Control Reg test case
#    Time: 200 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 271
# ** Info: Correct 'clear' output after Write 2 TX Control Reg during Write TX 2 Control Reg test case
#    Time: 200 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 279
# ** Info: Correct 'hready' output after Write 2 TX Control Reg during Write TX 2 Control Reg test case
#    Time: 200 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 288
# ** Info: Correct 'tx_data' output after Write 2 TX Control Reg during Write TX 2 Control Reg test case
#    Time: 200 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 296
# ** Info: Correct 'tx_packet' output after Write 4 TX Control Reg during Write TX 4 Control Reg test case
#    Time: 290 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 231
# ** Info: Correct 'get_rx_data' output after Write 4 TX Control Reg during Write TX 4 Control Reg test case
#    Time: 290 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 239
# ** Info: Correct 'store_tx_data' output after Write 4 TX Control Reg during Write TX 4 Control Reg test case
#    Time: 290 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 247
# ** Info: Correct 'dmode' output after Write 4 TX Control Reg during Write TX 4 Control Reg test case
#    Time: 290 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 263
# ** Info: Correct 'hresp' output after Write 4 TX Control Reg during Write TX 4 Control Reg test case
#    Time: 290 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 271
# ** Info: Correct 'clear' output after Write 4 TX Control Reg during Write TX 4 Control Reg test case
#    Time: 290 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 279
# ** Info: Correct 'hready' output after Write 4 TX Control Reg during Write TX 4 Control Reg test case
#    Time: 290 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 288
# ** Info: Correct 'tx_data' output after Write 4 TX Control Reg during Write TX 4 Control Reg test case
#    Time: 290 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 296
# ** Info: Correct 'tx_packet' output after CLEAR 4 TX Control Reg during Write TX 4 Control Reg test case
#    Time: 337400 ps  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 231
# ** Info: Correct 'get_rx_data' output after CLEAR 4 TX Control Reg during Write TX 4 Control Reg test case
#    Time: 337400 ps  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 239
# ** Info: Correct 'store_tx_data' output after CLEAR 4 TX Control Reg during Write TX 4 Control Reg test case
#    Time: 337400 ps  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 247
# ** Info: Correct 'dmode' output after CLEAR 4 TX Control Reg during Write TX 4 Control Reg test case
#    Time: 337400 ps  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 263
# ** Info: Correct 'hresp' output after CLEAR 4 TX Control Reg during Write TX 4 Control Reg test case
#    Time: 337400 ps  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 271
# ** Info: Correct 'clear' output after CLEAR 4 TX Control Reg during Write TX 4 Control Reg test case
#    Time: 337400 ps  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 279
# ** Info: Correct 'hready' output after CLEAR 4 TX Control Reg during Write TX 4 Control Reg test case
#    Time: 337400 ps  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 288
# ** Info: Correct 'tx_data' output after CLEAR 4 TX Control Reg during Write TX 4 Control Reg test case
#    Time: 337400 ps  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 296
# ** Info: Correct 'tx_packet' output after Write FLUSH during Write FLUSH test case
#    Time: 430 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 231
# ** Info: Correct 'get_rx_data' output after Write FLUSH during Write FLUSH test case
#    Time: 430 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 239
# ** Info: Correct 'store_tx_data' output after Write FLUSH during Write FLUSH test case
#    Time: 430 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 247
# ** Info: Correct 'dmode' output after Write FLUSH during Write FLUSH test case
#    Time: 430 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 263
# ** Info: Correct 'hresp' output after Write FLUSH during Write FLUSH test case
#    Time: 430 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 271
# ** Info: Correct 'clear' output after Write FLUSH during Write FLUSH test case
#    Time: 430 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 279
# ** Info: Correct 'hready' output after Write FLUSH during Write FLUSH test case
#    Time: 430 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 288
# ** Info: Correct 'tx_data' output after Write FLUSH during Write FLUSH test case
#    Time: 430 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 296
# ** Info: Correct 'tx_packet' output after CLEAR FLUSH during Write FLUSH test case
#    Time: 475800 ps  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 231
# ** Info: Correct 'get_rx_data' output after CLEAR FLUSH during Write FLUSH test case
#    Time: 475800 ps  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 239
# ** Info: Correct 'store_tx_data' output after CLEAR FLUSH during Write FLUSH test case
#    Time: 475800 ps  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 247
# ** Info: Correct 'dmode' output after CLEAR FLUSH during Write FLUSH test case
#    Time: 475800 ps  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 263
# ** Info: Correct 'hresp' output after CLEAR FLUSH during Write FLUSH test case
#    Time: 475800 ps  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 271
# ** Info: Correct 'clear' output after CLEAR FLUSH during Write FLUSH test case
#    Time: 475800 ps  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 279
# ** Info: Correct 'hready' output after CLEAR FLUSH during Write FLUSH test case
#    Time: 475800 ps  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 288
# ** Info: Correct 'tx_data' output after CLEAR FLUSH during Write FLUSH test case
#    Time: 475800 ps  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 296
# ** Info: Correct 'tx_packet' output Write to INVALID ADDR during Write to INVALID ADDR test case
#    Time: 570 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 231
# ** Info: Correct 'get_rx_data' output Write to INVALID ADDR during Write to INVALID ADDR test case
#    Time: 570 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 239
# ** Info: Correct 'store_tx_data' output Write to INVALID ADDR during Write to INVALID ADDR test case
#    Time: 570 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 247
# ** Info: Correct 'dmode' output Write to INVALID ADDR during Write to INVALID ADDR test case
#    Time: 570 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 263
# ** Error: Incorrect 'hresp' output Write to INVALID ADDR during Write to INVALID ADDR test case
#    Time: 570 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 275
# ** Info: Correct 'clear' output Write to INVALID ADDR during Write to INVALID ADDR test case
#    Time: 570 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 279
# ** Error: Incorrect 'hready' output Write to INVALID ADDR during Write to INVALID ADDR test case
#    Time: 570 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 292
# ** Info: Correct 'tx_data' output Write to INVALID ADDR during Write to INVALID ADDR test case
#    Time: 570 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 296
# ** Info: Correct 'tx_packet' output Write 1 to STATUS ADDR during Write 1 to STATUS ADDR test case
#    Time: 670 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 231
# ** Info: Correct 'get_rx_data' output Write 1 to STATUS ADDR during Write 1 to STATUS ADDR test case
#    Time: 670 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 239
# ** Info: Correct 'store_tx_data' output Write 1 to STATUS ADDR during Write 1 to STATUS ADDR test case
#    Time: 670 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 247
# ** Info: Correct 'dmode' output Write 1 to STATUS ADDR during Write 1 to STATUS ADDR test case
#    Time: 670 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 263
# ** Info: Correct 'hresp' output Write 1 to STATUS ADDR during Write 1 to STATUS ADDR test case
#    Time: 670 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 271
# ** Info: Correct 'clear' output Write 1 to STATUS ADDR during Write 1 to STATUS ADDR test case
#    Time: 670 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 279
# ** Error: Incorrect 'hready' output Write 1 to STATUS ADDR during Write 1 to STATUS ADDR test case
#    Time: 670 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 292
# ** Info: Correct 'tx_data' output Write 1 to STATUS ADDR during Write 1 to STATUS ADDR test case
#    Time: 670 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 296
# ** Info: Correct 'tx_packet' output READ STATUS NEW DATA during READ STATUS NEW DATA test case
#    Time: 770 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 231
# ** Info: Correct 'get_rx_data' output READ STATUS NEW DATA during READ STATUS NEW DATA test case
#    Time: 770 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 239
# ** Info: Correct 'store_tx_data' output READ STATUS NEW DATA during READ STATUS NEW DATA test case
#    Time: 770 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 247
# ** Info: Correct 'dmode' output READ STATUS NEW DATA during READ STATUS NEW DATA test case
#    Time: 770 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 263
# ** Info: Correct 'hresp' output READ STATUS NEW DATA during READ STATUS NEW DATA test case
#    Time: 770 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 271
# ** Info: Correct 'clear' output READ STATUS NEW DATA during READ STATUS NEW DATA test case
#    Time: 770 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 279
# ** Info: Correct 'hready' output READ STATUS NEW DATA during READ STATUS NEW DATA test case
#    Time: 770 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 288
# ** Info: Correct 'tx_data' output READ STATUS NEW DATA during READ STATUS NEW DATA test case
#    Time: 770 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 296
# ** Info: Correct 'tx_packet' output READ STATUS IN during READ STATUS IN test case
#    Time: 860 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 231
# ** Info: Correct 'get_rx_data' output READ STATUS IN during READ STATUS IN test case
#    Time: 860 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 239
# ** Info: Correct 'store_tx_data' output READ STATUS IN during READ STATUS IN test case
#    Time: 860 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 247
# ** Info: Correct 'dmode' output READ STATUS IN during READ STATUS IN test case
#    Time: 860 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 263
# ** Info: Correct 'hresp' output READ STATUS IN during READ STATUS IN test case
#    Time: 860 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 271
# ** Info: Correct 'clear' output READ STATUS IN during READ STATUS IN test case
#    Time: 860 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 279
# ** Info: Correct 'hready' output READ STATUS IN during READ STATUS IN test case
#    Time: 860 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 288
# ** Info: Correct 'tx_data' output READ STATUS IN during READ STATUS IN test case
#    Time: 860 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 296
# ** Info: Correct 'tx_packet' output READ STATUS NEW DATA during READ STATUS ACK test case
#    Time: 950 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 231
# ** Info: Correct 'get_rx_data' output READ STATUS NEW DATA during READ STATUS ACK test case
#    Time: 950 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 239
# ** Info: Correct 'store_tx_data' output READ STATUS NEW DATA during READ STATUS ACK test case
#    Time: 950 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 247
# ** Info: Correct 'dmode' output READ STATUS NEW DATA during READ STATUS ACK test case
#    Time: 950 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 263
# ** Info: Correct 'hresp' output READ STATUS NEW DATA during READ STATUS ACK test case
#    Time: 950 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 271
# ** Info: Correct 'clear' output READ STATUS NEW DATA during READ STATUS ACK test case
#    Time: 950 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 279
# ** Info: Correct 'hready' output READ STATUS NEW DATA during READ STATUS ACK test case
#    Time: 950 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 288
# ** Info: Correct 'tx_data' output READ STATUS NEW DATA during READ STATUS ACK test case
#    Time: 950 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 296
# ** Info: Correct 'tx_packet' output READ STATUS RX during READ STATUS RX test case
#    Time: 1040 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 231
# ** Info: Correct 'get_rx_data' output READ STATUS RX during READ STATUS RX test case
#    Time: 1040 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 239
# ** Info: Correct 'store_tx_data' output READ STATUS RX during READ STATUS RX test case
#    Time: 1040 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 247
# ** Info: Correct 'dmode' output READ STATUS RX during READ STATUS RX test case
#    Time: 1040 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 263
# ** Info: Correct 'hresp' output READ STATUS RX during READ STATUS RX test case
#    Time: 1040 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 271
# ** Info: Correct 'clear' output READ STATUS RX during READ STATUS RX test case
#    Time: 1040 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 279
# ** Info: Correct 'hready' output READ STATUS RX during READ STATUS RX test case
#    Time: 1040 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 288
# ** Info: Correct 'tx_data' output READ STATUS RX during READ STATUS RX test case
#    Time: 1040 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 296
# ** Info: Correct 'tx_packet' output READ STATUS TX during READ STATUS TX test case
#    Time: 1130 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 231
# ** Info: Correct 'get_rx_data' output READ STATUS TX during READ STATUS TX test case
#    Time: 1130 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 239
# ** Info: Correct 'store_tx_data' output READ STATUS TX during READ STATUS TX test case
#    Time: 1130 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 247
# ** Info: Correct 'dmode' output READ STATUS TX during READ STATUS TX test case
#    Time: 1130 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 263
# ** Info: Correct 'hresp' output READ STATUS TX during READ STATUS TX test case
#    Time: 1130 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 271
# ** Info: Correct 'clear' output READ STATUS TX during READ STATUS TX test case
#    Time: 1130 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 279
# ** Info: Correct 'hready' output READ STATUS TX during READ STATUS TX test case
#    Time: 1130 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 288
# ** Info: Correct 'tx_data' output READ STATUS TX during READ STATUS TX test case
#    Time: 1130 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 296
# ** Info: Correct 'tx_packet' output READ ERR TX during READ ERR TX test case
#    Time: 1220 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 231
# ** Info: Correct 'get_rx_data' output READ ERR TX during READ ERR TX test case
#    Time: 1220 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 239
# ** Info: Correct 'store_tx_data' output READ ERR TX during READ ERR TX test case
#    Time: 1220 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 247
# ** Info: Correct 'dmode' output READ ERR TX during READ ERR TX test case
#    Time: 1220 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 263
# ** Info: Correct 'hresp' output READ ERR TX during READ ERR TX test case
#    Time: 1220 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 271
# ** Info: Correct 'clear' output READ ERR TX during READ ERR TX test case
#    Time: 1220 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 279
# ** Info: Correct 'hready' output READ ERR TX during READ ERR TX test case
#    Time: 1220 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 288
# ** Info: Correct 'tx_data' output READ ERR TX during READ ERR TX test case
#    Time: 1220 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 296
# ** Info: Correct 'tx_packet' output READ ERR RX during READ ERR RX test case
#    Time: 1310 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 231
# ** Info: Correct 'get_rx_data' output READ ERR RX during READ ERR RX test case
#    Time: 1310 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 239
# ** Info: Correct 'store_tx_data' output READ ERR RX during READ ERR RX test case
#    Time: 1310 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 247
# ** Info: Correct 'dmode' output READ ERR RX during READ ERR RX test case
#    Time: 1310 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 263
# ** Info: Correct 'hresp' output READ ERR RX during READ ERR RX test case
#    Time: 1310 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 271
# ** Info: Correct 'clear' output READ ERR RX during READ ERR RX test case
#    Time: 1310 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 279
# ** Info: Correct 'hready' output READ ERR RX during READ ERR RX test case
#    Time: 1310 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 288
# ** Info: Correct 'tx_data' output READ ERR RX during READ ERR RX test case
#    Time: 1310 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 296
# ** Info: Correct 'tx_packet' output READ BUFFER OCCUPANCY during READ BUFFER OCCUPANCY test case
#    Time: 1400 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 231
# ** Info: Correct 'get_rx_data' output READ BUFFER OCCUPANCY during READ BUFFER OCCUPANCY test case
#    Time: 1400 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 239
# ** Info: Correct 'store_tx_data' output READ BUFFER OCCUPANCY during READ BUFFER OCCUPANCY test case
#    Time: 1400 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 247
# ** Info: Correct 'dmode' output READ BUFFER OCCUPANCY during READ BUFFER OCCUPANCY test case
#    Time: 1400 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 263
# ** Info: Correct 'hresp' output READ BUFFER OCCUPANCY during READ BUFFER OCCUPANCY test case
#    Time: 1400 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 271
# ** Info: Correct 'clear' output READ BUFFER OCCUPANCY during READ BUFFER OCCUPANCY test case
#    Time: 1400 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 279
# ** Info: Correct 'hready' output READ BUFFER OCCUPANCY during READ BUFFER OCCUPANCY test case
#    Time: 1400 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 288
# ** Info: Correct 'tx_data' output READ BUFFER OCCUPANCY during READ BUFFER OCCUPANCY test case
#    Time: 1400 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 296
# ** Info: Correct 'tx_packet' output READ 2 STATUS & ERROR during READ 2 STATUS & ERROR test case
#    Time: 1500 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 231
# ** Info: Correct 'get_rx_data' output READ 2 STATUS & ERROR during READ 2 STATUS & ERROR test case
#    Time: 1500 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 239
# ** Info: Correct 'store_tx_data' output READ 2 STATUS & ERROR during READ 2 STATUS & ERROR test case
#    Time: 1500 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 247
# ** Info: Correct 'dmode' output READ 2 STATUS & ERROR during READ 2 STATUS & ERROR test case
#    Time: 1500 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 263
# ** Info: Correct 'hresp' output READ 2 STATUS & ERROR during READ 2 STATUS & ERROR test case
#    Time: 1500 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 271
# ** Info: Correct 'clear' output READ 2 STATUS & ERROR during READ 2 STATUS & ERROR test case
#    Time: 1500 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 279
# ** Info: Correct 'hready' output READ 2 STATUS & ERROR during READ 2 STATUS & ERROR test case
#    Time: 1500 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 288
# ** Info: Correct 'tx_data' output READ 2 STATUS & ERROR during READ 2 STATUS & ERROR test case
#    Time: 1500 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 296
# ** Info: Correct 'tx_packet' output Write 1 DATA BUFFER during Write 1 DATA BUFFER test case
#    Time: 1595 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 231
# ** Info: Correct 'get_rx_data' output Write 1 DATA BUFFER during Write 1 DATA BUFFER test case
#    Time: 1595 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 239
# ** Info: Correct 'store_tx_data' output Write 1 DATA BUFFER during Write 1 DATA BUFFER test case
#    Time: 1595 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 247
# ** Info: Correct 'dmode' output Write 1 DATA BUFFER during Write 1 DATA BUFFER test case
#    Time: 1595 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 263
# ** Info: Correct 'hresp' output Write 1 DATA BUFFER during Write 1 DATA BUFFER test case
#    Time: 1595 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 271
# ** Info: Correct 'clear' output Write 1 DATA BUFFER during Write 1 DATA BUFFER test case
#    Time: 1595 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 279
# ** Info: Correct 'hready' output Write 1 DATA BUFFER during Write 1 DATA BUFFER test case
#    Time: 1595 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 288
# ** Error: Incorrect 'tx_data' output Write 1 DATA BUFFER during Write 1 DATA BUFFER test case
#    Time: 1595 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 300
# ** Info: Correct 'tx_packet' output Write 4 DATA BUFFER - 1 during Write 4 DATA BUFFER test case
#    Time: 1695 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 231
# ** Info: Correct 'get_rx_data' output Write 4 DATA BUFFER - 1 during Write 4 DATA BUFFER test case
#    Time: 1695 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 239
# ** Info: Correct 'store_tx_data' output Write 4 DATA BUFFER - 1 during Write 4 DATA BUFFER test case
#    Time: 1695 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 247
# ** Info: Correct 'dmode' output Write 4 DATA BUFFER - 1 during Write 4 DATA BUFFER test case
#    Time: 1695 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 263
# ** Info: Correct 'hresp' output Write 4 DATA BUFFER - 1 during Write 4 DATA BUFFER test case
#    Time: 1695 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 271
# ** Info: Correct 'clear' output Write 4 DATA BUFFER - 1 during Write 4 DATA BUFFER test case
#    Time: 1695 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 279
# ** Info: Correct 'hready' output Write 4 DATA BUFFER - 1 during Write 4 DATA BUFFER test case
#    Time: 1695 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 288
# ** Info: Correct 'tx_data' output Write 4 DATA BUFFER - 1 during Write 4 DATA BUFFER test case
#    Time: 1695 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 296
# ** Info: Correct 'tx_packet' output Write 4 DATA BUFFER - 2 during Write 4 DATA BUFFER test case
#    Time: 1705 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 231
# ** Info: Correct 'get_rx_data' output Write 4 DATA BUFFER - 2 during Write 4 DATA BUFFER test case
#    Time: 1705 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 239
# ** Info: Correct 'store_tx_data' output Write 4 DATA BUFFER - 2 during Write 4 DATA BUFFER test case
#    Time: 1705 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 247
# ** Info: Correct 'dmode' output Write 4 DATA BUFFER - 2 during Write 4 DATA BUFFER test case
#    Time: 1705 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 263
# ** Info: Correct 'hresp' output Write 4 DATA BUFFER - 2 during Write 4 DATA BUFFER test case
#    Time: 1705 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 271
# ** Info: Correct 'clear' output Write 4 DATA BUFFER - 2 during Write 4 DATA BUFFER test case
#    Time: 1705 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 279
# ** Info: Correct 'hready' output Write 4 DATA BUFFER - 2 during Write 4 DATA BUFFER test case
#    Time: 1705 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 288
# ** Info: Correct 'tx_data' output Write 4 DATA BUFFER - 2 during Write 4 DATA BUFFER test case
#    Time: 1705 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 296
# ** Info: Correct 'tx_packet' output Write 4 DATA BUFFER - 3 during Write 4 DATA BUFFER test case
#    Time: 1715 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 231
# ** Info: Correct 'get_rx_data' output Write 4 DATA BUFFER - 3 during Write 4 DATA BUFFER test case
#    Time: 1715 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 239
# ** Info: Correct 'store_tx_data' output Write 4 DATA BUFFER - 3 during Write 4 DATA BUFFER test case
#    Time: 1715 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 247
# ** Info: Correct 'dmode' output Write 4 DATA BUFFER - 3 during Write 4 DATA BUFFER test case
#    Time: 1715 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 263
# ** Info: Correct 'hresp' output Write 4 DATA BUFFER - 3 during Write 4 DATA BUFFER test case
#    Time: 1715 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 271
# ** Info: Correct 'clear' output Write 4 DATA BUFFER - 3 during Write 4 DATA BUFFER test case
#    Time: 1715 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 279
# ** Info: Correct 'hready' output Write 4 DATA BUFFER - 3 during Write 4 DATA BUFFER test case
#    Time: 1715 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 288
# ** Info: Correct 'tx_data' output Write 4 DATA BUFFER - 3 during Write 4 DATA BUFFER test case
#    Time: 1715 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 296
# ** Info: Correct 'tx_packet' output Write 4 DATA BUFFER - 4 during Write 4 DATA BUFFER test case
#    Time: 1725 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 231
# ** Info: Correct 'get_rx_data' output Write 4 DATA BUFFER - 4 during Write 4 DATA BUFFER test case
#    Time: 1725 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 239
# ** Info: Correct 'store_tx_data' output Write 4 DATA BUFFER - 4 during Write 4 DATA BUFFER test case
#    Time: 1725 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 247
# ** Info: Correct 'dmode' output Write 4 DATA BUFFER - 4 during Write 4 DATA BUFFER test case
#    Time: 1725 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 263
# ** Info: Correct 'hresp' output Write 4 DATA BUFFER - 4 during Write 4 DATA BUFFER test case
#    Time: 1725 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 271
# ** Info: Correct 'clear' output Write 4 DATA BUFFER - 4 during Write 4 DATA BUFFER test case
#    Time: 1725 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 279
# ** Info: Correct 'hready' output Write 4 DATA BUFFER - 4 during Write 4 DATA BUFFER test case
#    Time: 1725 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 288
# ** Info: Correct 'tx_data' output Write 4 DATA BUFFER - 4 during Write 4 DATA BUFFER test case
#    Time: 1725 ns  Scope: tb_ahb_slave_cdl.check_outputs File: source/tb_ahb_slave_cdl.sv Line: 296
# ** Info: DONE
#    Time: 2080 ns  Scope: tb_ahb_slave_cdl File: source/tb_ahb_slave_cdl.sv Line: 1011
# ** Info: DONE
#    Time: 2260 ns  Scope: tb_ahb_slave_cdl File: source/tb_ahb_slave_cdl.sv Line: 1042
# ** Note: $stop    : source/tb_ahb_slave_cdl.sv(1047)
#    Time: 2280 ns  Iteration: 0  Instance: /tb_ahb_slave_cdl
# Break in Module tb_ahb_slave_cdl at source/tb_ahb_slave_cdl.sv line 1047
quit
# End time: 20:35:53 on Apr 28,2023, Elapsed time: 0:00:39
# Errors: 4, Warnings: 2
