xilinx rtfpga
INFO: [Synth 8-5544] ROM "result" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "result" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "result" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "result" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "result" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "result" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "result" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "result" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "result" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "result" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "result" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "result" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "result" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "result" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "result" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "result" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/aiml/Desktop/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13367]
INFO: [Synth 8-4471] merging register 'kernelModule_in2_CP_2710.kernelModule_in2_cp_element_group_108.gj_kernelModule_in2_cp_element_group_108/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'kernelModule_in2_CP_2710.kernelModule_in2_cp_element_group_89.gj_kernelModule_in2_cp_element_group_89/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/aiml/Desktop/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13367]
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP x, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP x.
DSP Report: register A is absorbed into DSP x.
DSP Report: operator x is absorbed into DSP x.
DSP Report: Generating DSP x, operation Mode is: C+A*B.
DSP Report: operator x is absorbed into DSP x.
DSP Report: operator x is absorbed into DSP x.
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[4].placeBlock.dly/UnitDelay.ack_reg' [/home/aiml/Desktop/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13367]
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[4].placeBlock.dly/UnitDelay.ack_reg' [/home/aiml/Desktop/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13367]
WARNING: [Synth 8-3331] design UnsharedOperatorWithBuffering__parameterized27__1 has unconnected port dataL[63]
WARNING: [Synth 8-3331] design UnsharedOperatorWithBuffering__parameterized27__1 has unconnected port dataL[62]
WARNING: [Synth 8-3331] design UnsharedOperatorWithBuffering__parameterized27__1 has unconnected port dataL[61]
WARNING: [Synth 8-3331] design UnsharedOperatorWithBuffering__parameterized25__1 has unconnected port dataL[63]
WARNING: [Synth 8-3331] design UnsharedOperatorWithBuffering__parameterized25__1 has unconnected port dataL[62]
WARNING: [Synth 8-3331] design UnsharedOperatorWithBuffering__parameterized25__1 has unconnected port dataL[61]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernelModule_in2_instance/\data_path.readModule_convolutionk_call_group_0.CallReq /\RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernelModule_in2_instance/\data_path.readModule_convolutionk_call_group_0.CallReq /\RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][31] )
