<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: minimal -&gt; operator simulation test (without result verification)
rc: 1 (means success: 0)
tags: 11.4.7
incdirs: /tmpfs/src/github/sv-tests/tests/generated/simple_logical_operators_sim
top_module: 
type: simulation parsing
mode: parsing
files: <a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_impl_logical_operator.sv.html" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_impl_logical_operator.sv</a>
defines: 
time_elapsed: 0.404s
ram usage: 30036 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpfxnp__wc/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/generated/simple_logical_operators_sim <a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_impl_logical_operator.sv.html" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_impl_logical_operator.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_impl_logical_operator.sv.html#l-7" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_impl_logical_operator.sv:7</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_impl_logical_operator.sv.html#l-7" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_impl_logical_operator.sv:7</a>: Compile module &#34;work@top&#34;.

[ERR:UH0700] <a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_impl_logical_operator.sv.html#l-8" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_impl_logical_operator.sv:8</a>: Unsupported expression &#34;&lt;n&lt;&gt; u&lt;31&gt; t&lt;Expression&gt; p&lt;37&gt; c&lt;30&gt; s&lt;32&gt; l&lt;8&gt;&gt;     assign c = a -&gt; b;
&#34;.

[NTE:CP0309] <a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_impl_logical_operator.sv.html#l-7" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_impl_logical_operator.sv:7</a>: Implicit port type (wire) for &#34;c&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_impl_logical_operator.sv.html#l-7" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_impl_logical_operator.sv:7</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 1
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpfxnp__wc/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpfxnp__wc/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpfxnp__wc/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_impl_logical_operator.sv.html" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_impl_logical_operator.sv</a>, line:7, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiPort:
   \_port: (a), line:7
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:7
         |vpiName:a
         |vpiFullName:work@top.a
   |vpiPort:
   \_port: (b), line:7
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:7
         |vpiName:b
         |vpiFullName:work@top.b
   |vpiPort:
   \_port: (c), line:7
     |vpiName:c
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (c), line:7
         |vpiName:c
         |vpiFullName:work@top.c
   |vpiContAssign:
   \_cont_assign: , line:8
     |vpiRhs:
     \_unsupported_expr: , line:8
       |STRING:    assign c = a -&gt; b;

     |vpiLhs:
     \_ref_obj: (c), line:8
       |vpiName:c
       |vpiFullName:work@top.c
   |vpiNet:
   \_logic_net: (a), line:7
   |vpiNet:
   \_logic_net: (b), line:7
   |vpiNet:
   \_logic_net: (c), line:7
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_impl_logical_operator.sv.html" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_impl_logical_operator.sv</a>, line:7
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiPort:
   \_port: (a), line:7, parent:work@top
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:7, parent:work@top
         |vpiName:a
         |vpiFullName:work@top.a
   |vpiPort:
   \_port: (b), line:7, parent:work@top
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:7, parent:work@top
         |vpiName:b
         |vpiFullName:work@top.b
   |vpiPort:
   \_port: (c), line:7, parent:work@top
     |vpiName:c
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (c), line:7, parent:work@top
         |vpiName:c
         |vpiFullName:work@top.c
   |vpiNet:
   \_logic_net: (a), line:7, parent:work@top
   |vpiNet:
   \_logic_net: (b), line:7, parent:work@top
   |vpiNet:
   \_logic_net: (c), line:7, parent:work@top
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \a of type 44
Object: \b of type 44
Object: \c of type 44
Object: \a of type 36
Object: \b of type 36
Object: \c of type 36
Object: \work_top of type 32
Object: \a of type 44
Object: \b of type 44
Object: \c of type 44
Object:  of type 8
Object: \c of type 608
Object:  of type 4001
ERROR: Encountered unhandled object type: 4001

</pre>
</body>