/*
 * ar8327.c: AR8216 switch driver
 *
 * Copyright (C) 2009 Felix Fietkau <nbd@nbd.name>
 * Copyright (C) 2011-2012 Gabor Juhos <juhosg@openwrt.org>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <linux/list.h>
#include <linux/bitops.h>
#include <linux/switch.h>
#include <linux/delay.h>
#include <linux/phy.h>
#include <linux/lockdep.h>
#include <linux/ar8216_platform.h>
#include <linux/workqueue.h>
#include <linux/of_device.h>
#include <linux/leds.h>
#include <linux/mdio.h>

#include "ar8216.h"
#include "ar8327.h"

extern const struct ar8xxx_mib_desc ar8236_mibs[41];
extern const struct switch_attr ar8xxx_sw_attr_vlan[2];

static u32
ar8327_get_pad_cfg(struct ar8327_pad_cfg *cfg)
{
	u32 t;

	if (!cfg)
		return 0;

	t = 0;
	switch (cfg->mode) {
	case AR8327_PAD_NC:
		break;

	case AR8327_PAD_MAC2MAC_MII:
		t = AR8327_PAD_MAC_MII_EN;
		if (cfg->rxclk_sel)
			t |= AR8327_PAD_MAC_MII_RXCLK_SEL;
		if (cfg->txclk_sel)
			t |= AR8327_PAD_MAC_MII_TXCLK_SEL;
		break;

	case AR8327_PAD_MAC2MAC_GMII:
		t = AR8327_PAD_MAC_GMII_EN;
		if (cfg->rxclk_sel)
			t |= AR8327_PAD_MAC_GMII_RXCLK_SEL;
		if (cfg->txclk_sel)
			t |= AR8327_PAD_MAC_GMII_TXCLK_SEL;
		break;

	case AR8327_PAD_MAC_SGMII:
		t = AR8327_PAD_SGMII_EN;

		/*
		 * WAR for the QUalcomm Atheros AP136 board.
		 * It seems that RGMII TX/RX delay settings needs to be
		 * applied for SGMII mode as well, The ethernet is not
		 * reliable without this.
		 */
		t |= cfg->txclk_delay_sel << AR8327_PAD_RGMII_TXCLK_DELAY_SEL_S;
		t |= cfg->rxclk_delay_sel << AR8327_PAD_RGMII_RXCLK_DELAY_SEL_S;
		if (cfg->rxclk_delay_en)
			t |= AR8327_PAD_RGMII_RXCLK_DELAY_EN;
		if (cfg->txclk_delay_en)
			t |= AR8327_PAD_RGMII_TXCLK_DELAY_EN;

		if (cfg->sgmii_delay_en)
			t |= AR8327_PAD_SGMII_DELAY_EN;

		break;

	case AR8327_PAD_MAC2PHY_MII:
		t = AR8327_PAD_PHY_MII_EN;
		if (cfg->rxclk_sel)
			t |= AR8327_PAD_PHY_MII_RXCLK_SEL;
		if (cfg->txclk_sel)
			t |= AR8327_PAD_PHY_MII_TXCLK_SEL;
		break;

	case AR8327_PAD_MAC2PHY_GMII:
		t = AR8327_PAD_PHY_GMII_EN;
		if (cfg->pipe_rxclk_sel)
			t |= AR8327_PAD_PHY_GMII_PIPE_RXCLK_SEL;
		if (cfg->rxclk_sel)
			t |= AR8327_PAD_PHY_GMII_RXCLK_SEL;
		if (cfg->txclk_sel)
			t |= AR8327_PAD_PHY_GMII_TXCLK_SEL;
		break;

	case AR8327_PAD_MAC_RGMII:
		t = AR8327_PAD_RGMII_EN;
		t |= cfg->txclk_delay_sel << AR8327_PAD_RGMII_TXCLK_DELAY_SEL_S;
		t |= cfg->rxclk_delay_sel << AR8327_PAD_RGMII_RXCLK_DELAY_SEL_S;
		if (cfg->rxclk_delay_en)
			t |= AR8327_PAD_RGMII_RXCLK_DELAY_EN;
		if (cfg->txclk_delay_en)
			t |= AR8327_PAD_RGMII_TXCLK_DELAY_EN;
		break;

	case AR8327_PAD_PHY_GMII:
		t = AR8327_PAD_PHYX_GMII_EN;
		break;

	case AR8327_PAD_PHY_RGMII:
		t = AR8327_PAD_PHYX_RGMII_EN;
		break;

	case AR8327_PAD_PHY_MII:
		t = AR8327_PAD_PHYX_MII_EN;
		break;
	}

	return t;
}

static int
ar8327_portno_to_phyno(int portno)
{
	return (portno != AR8327_PORT_NUM_CPU_0 && portno != AR8327_PORT_NUM_CPU_1 &&
		portno < AR8327_NUM_PORTS) ?
		       (portno - 1) :
		       (-EINVAL);
}

static int
ar8327_phyaddr_to_portno(int phy_addr)
{
	int port;
	switch (phy_addr) {
	case AR8327_PHY_ADDR_CPU_0:
		port = AR8327_PORT_NUM_CPU_0;
		break;
	case AR8327_PHY_ADDR_CPU_1:
		port = AR8327_PORT_NUM_CPU_1;
		break;
	default:
		port = -EINVAL;
		break;
	}
	return port;
}

static void
ar8327_phy_rgmii_set(struct ar8xxx_priv *priv, struct phy_device *phydev)
{
	u16 phy_val = 0;
	int phyaddr = phydev->mdio.addr;
	struct device_node *np = phydev->mdio.dev.of_node;

	if (!np)
		return;

	if (!of_property_read_bool(np, "qca,phy-rgmii-en")) {
		pr_err("ar8327: qca,phy-rgmii-en is not specified\n");
		return;
	}
	ar8xxx_phy_dbg_read(priv, phyaddr,
				AR8327_PHY_MODE_SEL, &phy_val);
	phy_val |= AR8327_PHY_MODE_SEL_RGMII;
	ar8xxx_phy_dbg_write(priv, phyaddr,
				AR8327_PHY_MODE_SEL, phy_val);

	/* set rgmii tx clock delay if needed */
	if (!of_property_read_bool(np, "qca,txclk-delay-en")) {
		pr_err("ar8327: qca,txclk-delay-en is not specified\n");
		return;
	}
	ar8xxx_phy_dbg_read(priv, phyaddr,
				AR8327_PHY_SYS_CTRL, &phy_val);
	phy_val |= AR8327_PHY_SYS_CTRL_RGMII_TX_DELAY;
	ar8xxx_phy_dbg_write(priv, phyaddr,
				AR8327_PHY_SYS_CTRL, phy_val);

	/* set rgmii rx clock delay if needed */
	if (!of_property_read_bool(np, "qca,rxclk-delay-en")) {
		pr_err("ar8327: qca,rxclk-delay-en is not specified\n");
		return;
	}
	ar8xxx_phy_dbg_read(priv, phyaddr,
				AR8327_PHY_TEST_CTRL, &phy_val);
	phy_val |= AR8327_PHY_TEST_CTRL_RGMII_RX_DELAY;
	ar8xxx_phy_dbg_write(priv, phyaddr,
				AR8327_PHY_TEST_CTRL, phy_val);
}

static void
ar8327_phy_fixup(struct ar8xxx_priv *priv, int phy)
{
	/**
	 * No fixups for QCA8337 switch chips
	 */
}

static int
ar8327_sw_set_port_link (struct switch_dev *sw_dev, int port,
			     struct switch_port_link *link)
{
	struct ar8xxx_priv *priv = swdev_to_ar8xxx(sw_dev);
	uint32_t status = 0;
	int rc = 0;

	/* don't allow to control MAC of CPU ports */
	if(AR8337_HAS_NO_PHY(port)) {
		return -ENOTSUPP;
	}

	/* Handle PHY */
	if((rc = switch_generic_set_link(sw_dev, port-1, link))) {
		return rc;
	}

	/* Handle MAC */
#ifdef CONFIG_SWCONFIG_UBNT_EXT
	if(!link->power_down)
#endif
	{
		status = AR8216_PORT_STATUS_TXMAC | AR8216_PORT_STATUS_RXMAC;
		if(link->aneg) {
			status |= AR8216_PORT_STATUS_LINK_AUTO | AR8216_PORT_STATUS_FLOW_CONTROL;
		} else {
			switch (link->speed) {
			case SWITCH_PORT_SPEED_10:
				status |= AR8216_PORT_SPEED_10M;
				break;
			case SWITCH_PORT_SPEED_100:
				status |= AR8216_PORT_SPEED_100M;
				break;
			case SWITCH_PORT_SPEED_1000:
				status |= AR8216_PORT_SPEED_1000M;
				break;
			default:
				return -ENOTSUPP;
			}
			status |= link->duplex ? AR8216_PORT_STATUS_DUPLEX : 0;
			status |= link->rx_flow ? AR8216_PORT_STATUS_RXFLOW : 0;
			status |= link->tx_flow ? AR8216_PORT_STATUS_TXFLOW : 0;
		}
	}

	ar8xxx_write(priv, AR8327_REG_PORT_STATUS(port), 0);
	msleep(100);
	ar8xxx_write(priv, AR8327_REG_PORT_STATUS(port), status);

	return 0;
}

static u32
ar8327_get_port_init_status(struct ar8327_port_cfg *cfg)
{
	u32 t;

	if (!cfg->force_link)
		return AR8216_PORT_STATUS_LINK_AUTO;

	t = AR8216_PORT_STATUS_TXMAC | AR8216_PORT_STATUS_RXMAC;
	t |= cfg->duplex ? AR8216_PORT_STATUS_DUPLEX : 0;
	t |= cfg->rxpause ? AR8216_PORT_STATUS_RXFLOW : 0;
	t |= cfg->txpause ? AR8216_PORT_STATUS_TXFLOW : 0;

	switch (cfg->speed) {
	case AR8327_PORT_SPEED_10:
		t |= AR8216_PORT_SPEED_10M;
		break;
	case AR8327_PORT_SPEED_100:
		t |= AR8216_PORT_SPEED_100M;
		break;
	case AR8327_PORT_SPEED_1000:
		t |= AR8216_PORT_SPEED_1000M;
		break;
	}

	return t;
}

#define AR8327_LED_ENTRY(_num, _reg, _shift) \
	[_num] = { .reg = (_reg), .shift = (_shift) }

static const struct ar8327_led_entry
ar8327_led_map[AR8327_NUM_LEDS] = {
	AR8327_LED_ENTRY(AR8327_LED_PHY0_0, 0, 14),
	AR8327_LED_ENTRY(AR8327_LED_PHY0_1, 1, 14),
	AR8327_LED_ENTRY(AR8327_LED_PHY0_2, 2, 14),

	AR8327_LED_ENTRY(AR8327_LED_PHY1_0, 3, 8),
	AR8327_LED_ENTRY(AR8327_LED_PHY1_1, 3, 10),
	AR8327_LED_ENTRY(AR8327_LED_PHY1_2, 3, 12),

	AR8327_LED_ENTRY(AR8327_LED_PHY2_0, 3, 14),
	AR8327_LED_ENTRY(AR8327_LED_PHY2_1, 3, 16),
	AR8327_LED_ENTRY(AR8327_LED_PHY2_2, 3, 18),

	AR8327_LED_ENTRY(AR8327_LED_PHY3_0, 3, 20),
	AR8327_LED_ENTRY(AR8327_LED_PHY3_1, 3, 22),
	AR8327_LED_ENTRY(AR8327_LED_PHY3_2, 3, 24),

	AR8327_LED_ENTRY(AR8327_LED_PHY4_0, 0, 30),
	AR8327_LED_ENTRY(AR8327_LED_PHY4_1, 1, 30),
	AR8327_LED_ENTRY(AR8327_LED_PHY4_2, 2, 30),
};

static void
ar8327_set_led_pattern(struct ar8xxx_priv *priv, unsigned int led_num,
		       enum ar8327_led_pattern pattern)
{
	const struct ar8327_led_entry *entry;

	entry = &ar8327_led_map[led_num];
	ar8xxx_rmw(priv, AR8327_REG_LED_CTRL(entry->reg),
		   (3 << entry->shift), pattern << entry->shift);
}

static void
ar8327_led_work_func(struct work_struct *work)
{
	struct ar8327_led *aled;
	u8 pattern;

	aled = container_of(work, struct ar8327_led, led_work);

	pattern = aled->pattern;

	ar8327_set_led_pattern(aled->sw_priv, aled->led_num,
			       pattern);
}

static void
ar8327_led_schedule_change(struct ar8327_led *aled, u8 pattern)
{
	if (aled->pattern == pattern)
		return;

	aled->pattern = pattern;
	schedule_work(&aled->led_work);
}

static inline struct ar8327_led *
led_cdev_to_ar8327_led(struct led_classdev *led_cdev)
{
	return container_of(led_cdev, struct ar8327_led, cdev);
}

static int
ar8327_led_blink_set(struct led_classdev *led_cdev,
		     unsigned long *delay_on,
		     unsigned long *delay_off)
{
	struct ar8327_led *aled = led_cdev_to_ar8327_led(led_cdev);

	if (*delay_on == 0 && *delay_off == 0) {
		*delay_on = 125;
		*delay_off = 125;
	}

	if (*delay_on != 125 || *delay_off != 125) {
		/*
		 * The hardware only supports blinking at 4Hz. Fall back
		 * to software implementation in other cases.
		 */
		return -EINVAL;
	}

	spin_lock(&aled->lock);

	aled->enable_hw_mode = false;
	ar8327_led_schedule_change(aled, AR8327_LED_PATTERN_BLINK);

	spin_unlock(&aled->lock);

	return 0;
}

static void
ar8327_led_set_brightness(struct led_classdev *led_cdev,
			  enum led_brightness brightness)
{
	struct ar8327_led *aled = led_cdev_to_ar8327_led(led_cdev);
	u8 pattern;
	bool active;

	active = (brightness != LED_OFF);
	active ^= aled->active_low;

	pattern = (active) ? AR8327_LED_PATTERN_ON :
			     AR8327_LED_PATTERN_OFF;

	spin_lock(&aled->lock);

	aled->enable_hw_mode = false;
	ar8327_led_schedule_change(aled, pattern);

	spin_unlock(&aled->lock);
}

static ssize_t
ar8327_led_enable_hw_mode_show(struct device *dev,
			       struct device_attribute *attr,
			       char *buf)
{
	struct led_classdev *led_cdev = dev_get_drvdata(dev);
	struct ar8327_led *aled = led_cdev_to_ar8327_led(led_cdev);
	ssize_t ret = 0;

	ret += scnprintf(buf, PAGE_SIZE, "%d\n", aled->enable_hw_mode);

	return ret;
}

static ssize_t
ar8327_led_enable_hw_mode_store(struct device *dev,
				struct device_attribute *attr,
				const char *buf,
				size_t size)
{
        struct led_classdev *led_cdev = dev_get_drvdata(dev);
	struct ar8327_led *aled = led_cdev_to_ar8327_led(led_cdev);
	u8 pattern;
	u8 value;
	int ret;

	ret = kstrtou8(buf, 10, &value);
	if (ret < 0)
		return -EINVAL;

	spin_lock(&aled->lock);

	aled->enable_hw_mode = !!value;
	if (aled->enable_hw_mode)
		pattern = AR8327_LED_PATTERN_RULE;
	else
		pattern = AR8327_LED_PATTERN_OFF;

	ar8327_led_schedule_change(aled, pattern);

	spin_unlock(&aled->lock);

	return size;
}

static DEVICE_ATTR(enable_hw_mode,  S_IRUGO | S_IWUSR,
		   ar8327_led_enable_hw_mode_show,
		   ar8327_led_enable_hw_mode_store);

static int
ar8327_led_register(struct ar8327_led *aled)
{
	int ret;

	ret = led_classdev_register(NULL, &aled->cdev);
	if (ret < 0)
		return ret;

	if (aled->mode == AR8327_LED_MODE_HW) {
		ret = device_create_file(aled->cdev.dev,
					 &dev_attr_enable_hw_mode);
		if (ret)
			goto err_unregister;
	}

	return 0;

err_unregister:
	led_classdev_unregister(&aled->cdev);
	return ret;
}

static void
ar8327_led_unregister(struct ar8327_led *aled)
{
	if (aled->mode == AR8327_LED_MODE_HW)
		device_remove_file(aled->cdev.dev, &dev_attr_enable_hw_mode);

	led_classdev_unregister(&aled->cdev);
	cancel_work_sync(&aled->led_work);
}

static int
ar8327_led_create(struct ar8xxx_priv *priv,
		  const struct ar8327_led_info *led_info)
{
	struct ar8327_data *data = priv->chip_data;
	struct ar8327_led *aled;
	int ret;

	if (!IS_ENABLED(CONFIG_AR8216_PHY_LEDS))
		return 0;

	if (!led_info->name)
		return -EINVAL;

	if (led_info->led_num >= AR8327_NUM_LEDS)
		return -EINVAL;

	aled = kzalloc(sizeof(*aled) + strlen(led_info->name) + 1,
		       GFP_KERNEL);
	if (!aled)
		return -ENOMEM;

	aled->sw_priv = priv;
	aled->led_num = led_info->led_num;
	aled->active_low = led_info->active_low;
	aled->mode = led_info->mode;

	if (aled->mode == AR8327_LED_MODE_HW)
		aled->enable_hw_mode = true;

	aled->name = (char *)(aled + 1);
	strcpy(aled->name, led_info->name);

	aled->cdev.name = aled->name;
	aled->cdev.brightness_set = ar8327_led_set_brightness;
	aled->cdev.blink_set = ar8327_led_blink_set;
	aled->cdev.default_trigger = led_info->default_trigger;

	spin_lock_init(&aled->lock);
	mutex_init(&aled->mutex);
	INIT_WORK(&aled->led_work, ar8327_led_work_func);

	ret = ar8327_led_register(aled);
	if (ret)
		goto err_free;

	data->leds[data->num_leds++] = aled;

	return 0;

err_free:
	kfree(aled);
	return ret;
}

static void
ar8327_led_destroy(struct ar8327_led *aled)
{
	ar8327_led_unregister(aled);
	kfree(aled);
}

static void
ar8327_leds_init(struct ar8xxx_priv *priv)
{
	struct ar8327_data *data = priv->chip_data;
	unsigned i;

	if (!IS_ENABLED(CONFIG_AR8216_PHY_LEDS))
		return;

	for (i = 0; i < data->num_leds; i++) {
		struct ar8327_led *aled;

		aled = data->leds[i];

		if (aled->enable_hw_mode)
			aled->pattern = AR8327_LED_PATTERN_RULE;
		else
			aled->pattern = AR8327_LED_PATTERN_OFF;

		ar8327_set_led_pattern(priv, aled->led_num, aled->pattern);
	}
}

static void
ar8327_leds_cleanup(struct ar8xxx_priv *priv)
{
	struct ar8327_data *data = priv->chip_data;
	unsigned i;

	if (!IS_ENABLED(CONFIG_AR8216_PHY_LEDS))
		return;

	for (i = 0; i < data->num_leds; i++) {
		struct ar8327_led *aled;

		aled = data->leds[i];
		ar8327_led_destroy(aled);
	}

	kfree(data->leds);
}

static struct ar8327_pad_cfg default_ar8327_pad0_cfg = {
	.mode = AR8327_PAD_MAC_RGMII,
	.txclk_delay_en = true,
	.rxclk_delay_en = true,
	.txclk_delay_sel = AR8327_CLK_DELAY_SEL3,
	.rxclk_delay_sel = AR8327_CLK_DELAY_SEL3,
	.mac06_exchange_dis=1,
};

static struct ar8327_pad_cfg default_ar8327_pad6_cfg = {
	.mode = AR8327_PAD_MAC_RGMII,
	.txclk_delay_en = true,
	.rxclk_delay_en = true,
	.txclk_delay_sel = AR8327_CLK_DELAY_SEL3,
	.rxclk_delay_sel = AR8327_CLK_DELAY_SEL3,
};

static struct ar8327_platform_data default_ar8327_data = {
	.pad0_cfg = &default_ar8327_pad0_cfg,
	.pad6_cfg = &default_ar8327_pad6_cfg,
	.port0_cfg = {
		.force_link = 1,
		.speed = AR8327_PORT_SPEED_1000,
		.duplex = 1,
		.txpause = 0,
		.rxpause = 0,
	},
	.port6_cfg = {
		.force_link = 1,
		.speed = AR8327_PORT_SPEED_1000,
		.duplex = 1,
		.txpause = 0,
		.rxpause = 0,
	},
};

/*
#define DEBUG_REGS(X) \
	X(AR8327_REG_PAD0_MODE)\
    X(AR8327_REG_PAD5_MODE)\
	X(AR8327_REG_PAD6_MODE)\
	X(AR8327_REG_FWD_CTRL0)\
    X(AR8327_REG_FWD_CTRL1)

#define DEBUG_PORT_REGS(X) \
	X(AR8327_REG_PORT_STATUS) \

static char * dump_helper_print_bits (uint32_t val, char *buf_out){
	int i = 0;
	uint32_t sz = sizeof(val)*8;
	uint32_t lp = 1 << (sz - 1);
	buf_out[0] = '\0';
	char *p = &buf_out[0];

	for(i = 0; i < sz; ++i) {

		if( ! (i % 4) ){
			*p++ = ' ';
		}
		*p = (val & lp) ? '1' : '0';
		val = val << 1;
		p++;
	}
	*p = '\0';

	return buf_out;
}
static void dump_regs(struct ar8xxx_priv *priv){

	char buf[256];
	uint32_t val = 0;

	#define X(reg) val=ar8xxx_read(priv, reg); printk( #reg "\t:\t0x%0X\t%s\n", val, dump_helper_print_bits(val, buf) );
		DEBUG_REGS(X)
	#undef X
}
*/

static int
ar8327_hw_config_pdata(struct ar8xxx_priv *priv,
		       struct ar8327_platform_data *pdata)
{
	struct ar8327_led_cfg *led_cfg;
	struct ar8327_data *data = priv->chip_data;
	u32 pos, new_pos;
	u32 t;

	/*
	if (!pdata)
		return -EINVAL;
	*/

	/* TODO : Should be a part of DTS */
	if (!pdata) {
		pdata = &default_ar8327_data;
	}

	priv->get_port_link = pdata->get_port_link;

	data->port0_status = ar8327_get_port_init_status(&pdata->port0_cfg);
	data->port6_status = ar8327_get_port_init_status(&pdata->port6_cfg);

	t = ar8327_get_pad_cfg(pdata->pad0_cfg);
	if (chip_is_ar8337(priv) && !pdata->pad0_cfg->mac06_exchange_dis)
	    t |= AR8337_PAD_MAC06_EXCHANGE_EN;
	ar8xxx_write(priv, AR8327_REG_PAD0_MODE, t);

	t = ar8327_get_pad_cfg(pdata->pad5_cfg);
	if (chip_is_ar8337(priv)) {
		/*
		 * Workaround: RGMII RX delay setting needs to be
		 * always specified for AR8337 to avoid port 5
		 * RX hang on high traffic / flood conditions
		 */
		t |= AR8327_PAD_RGMII_RXCLK_DELAY_EN;
	}
	ar8xxx_write(priv, AR8327_REG_PAD5_MODE, t);
	t = ar8327_get_pad_cfg(pdata->pad6_cfg);
	ar8xxx_write(priv, AR8327_REG_PAD6_MODE, t);

	pos = ar8xxx_read(priv, AR8327_REG_POWER_ON_STRIP);
	new_pos = pos;

	led_cfg = pdata->led_cfg;
	if (led_cfg) {
		if (led_cfg->open_drain)
			new_pos |= AR8327_POWER_ON_STRIP_LED_OPEN_EN;
		else
			new_pos &= ~AR8327_POWER_ON_STRIP_LED_OPEN_EN;

		ar8xxx_write(priv, AR8327_REG_LED_CTRL0, led_cfg->led_ctrl0);
		ar8xxx_write(priv, AR8327_REG_LED_CTRL1, led_cfg->led_ctrl1);
		ar8xxx_write(priv, AR8327_REG_LED_CTRL2, led_cfg->led_ctrl2);
		ar8xxx_write(priv, AR8327_REG_LED_CTRL3, led_cfg->led_ctrl3);

		if (new_pos != pos)
			new_pos |= AR8327_POWER_ON_STRIP_POWER_ON_SEL;
	}

	if (pdata->sgmii_cfg) {
		t = pdata->sgmii_cfg->sgmii_ctrl;
		if (priv->chip_rev == 1)
			t |= AR8327_SGMII_CTRL_EN_PLL |
			     AR8327_SGMII_CTRL_EN_RX |
			     AR8327_SGMII_CTRL_EN_TX;
		else
			t &= ~(AR8327_SGMII_CTRL_EN_PLL |
			       AR8327_SGMII_CTRL_EN_RX |
			       AR8327_SGMII_CTRL_EN_TX);

		ar8xxx_write(priv, AR8327_REG_SGMII_CTRL, t);

		if (pdata->sgmii_cfg->serdes_aen)
			new_pos &= ~AR8327_POWER_ON_STRIP_SERDES_AEN;
		else
			new_pos |= AR8327_POWER_ON_STRIP_SERDES_AEN;
	}

	ar8xxx_write(priv, AR8327_REG_POWER_ON_STRIP, new_pos);

	if (pdata->leds && pdata->num_leds) {
		int i;

		data->leds = kzalloc(pdata->num_leds * sizeof(void *),
				     GFP_KERNEL);
		if (!data->leds)
			return -ENOMEM;

		for (i = 0; i < pdata->num_leds; i++)
			ar8327_led_create(priv, &pdata->leds[i]);
	}

	return 0;
}

#ifdef CONFIG_OF
static int
ar8327_hw_config_of(struct ar8xxx_priv *priv, struct device_node *np)
{
	struct ar8327_data *data = priv->chip_data;
	const __be32 *paddr;
	int len;
	int i;

	paddr = of_get_property(np, "qca,ar8327-initvals", &len);
	if (!paddr || len < (2 * sizeof(*paddr)))
		return -EINVAL;

	len /= sizeof(*paddr);

	for (i = 0; i < len - 1; i += 2) {
		u32 reg;
		u32 val;

		reg = be32_to_cpup(paddr + i);
		val = be32_to_cpup(paddr + i + 1);

		switch (reg) {
		case AR8327_REG_PORT_STATUS(0):
			data->port0_status = val;
			break;
		case AR8327_REG_PORT_STATUS(6):
			data->port6_status = val;
			break;
		default:
			ar8xxx_write(priv, reg, val);
			break;
		}
	}

	return 0;
}
#else
static inline int
ar8327_hw_config_of(struct ar8xxx_priv *priv, struct device_node *np)
{
	return -EINVAL;
}
#endif

static int
ar8327_hw_init(struct ar8xxx_priv *priv)
{
	int ret;

	priv->chip_data = kzalloc(sizeof(struct ar8327_data), GFP_KERNEL);
	if (!priv->chip_data)
		return -ENOMEM;

	if (priv->phy->mdio.dev.of_node)
		ret = ar8327_hw_config_of(priv, priv->phy->mdio.dev.of_node);
	else
		ret = ar8327_hw_config_pdata(priv,
					     priv->phy->mdio.dev.platform_data);

	if (ret)
		return ret;

	ar8327_leds_init(priv);

	ar8xxx_phy_init(priv);

	priv->hw_acl.max_ports = priv->dev.ports;

	if ((ret = ubnt_acl_init(&priv->hw_acl))) {
		return ret;
	}

	if ((ret = ubnt_acl_preload(&priv->hw_acl))) {
		return ret;
	}

	return 0;
}

static void
ar8327_cleanup(struct ar8xxx_priv *priv)
{
	ar8327_leds_cleanup(priv);
	ubnt_acl_destroy(&priv->hw_acl);
}

static void
ar8327_init_globals(struct ar8xxx_priv *priv)
{
	struct ar8327_data *data = priv->chip_data;
	u32 t;
	int i;

	/* enable CPU port and disable mirror port */
	t = AR8327_FWD_CTRL0_CPU_PORT_EN |
	    AR8327_FWD_CTRL0_MIRROR_PORT;

	ar8xxx_write(priv, AR8327_REG_FWD_CTRL0, t);

	/* forward multicast and broadcast frames to CPU */
	t = (AR8327_PORTS_ALL << AR8327_FWD_CTRL1_UC_FLOOD_S) |
	    (AR8327_PORTS_ALL << AR8327_FWD_CTRL1_MC_FLOOD_S) |
	    (AR8327_PORTS_ALL << AR8327_FWD_CTRL1_BC_FLOOD_S);
	ar8xxx_write(priv, AR8327_REG_FWD_CTRL1, t);

	/* enable jumbo frames */
	ar8xxx_rmw(priv, AR8327_REG_MAX_FRAME_SIZE,
		   AR8327_MAX_FRAME_SIZE_MTU, 9018 + 8 + 2);

	/* Enable MIB counters */
	ar8xxx_reg_set(priv, AR8327_REG_MODULE_EN,
		       AR8327_MODULE_EN_MIB);

	/* Port isolation is disabled by default */
	memset(data->port_isolation, 0, sizeof(data->port_isolation));

	/* Disable EEE on all phy's due to stability issues */
	for (i = 0; i < AR8XXX_NUM_PHYS; i++)
		data->eee[i] = false;

	if (chip_is_ar8337(priv)) {
		/* Update HOL registers with values suggested by QCA switch team */
		for (i = 0; i < AR8327_NUM_PORTS; i++) {
			if (i == AR8327_PORT_NUM_CPU_0 || i == AR8327_PORT_NUM_CPU_1 ||
			    i == AR8327_PORT_NUM_PHY_5) {
				t = 0x3 << AR8327_PORT_HOL_CTRL0_EG_PRI0_BUF_S;
				t |= 0x4 << AR8327_PORT_HOL_CTRL0_EG_PRI1_BUF_S;
				t |= 0x4 << AR8327_PORT_HOL_CTRL0_EG_PRI2_BUF_S;
				t |= 0x4 << AR8327_PORT_HOL_CTRL0_EG_PRI3_BUF_S;
				t |= 0x6 << AR8327_PORT_HOL_CTRL0_EG_PRI4_BUF_S;
				t |= 0x8 << AR8327_PORT_HOL_CTRL0_EG_PRI5_BUF_S;
				t |= 0x1e << AR8327_PORT_HOL_CTRL0_EG_PORT_BUF_S;
			} else {
				t = 0x3 << AR8327_PORT_HOL_CTRL0_EG_PRI0_BUF_S;
				t |= 0x4 << AR8327_PORT_HOL_CTRL0_EG_PRI1_BUF_S;
				t |= 0x6 << AR8327_PORT_HOL_CTRL0_EG_PRI2_BUF_S;
				t |= 0x8 << AR8327_PORT_HOL_CTRL0_EG_PRI3_BUF_S;
				t |= 0x19 << AR8327_PORT_HOL_CTRL0_EG_PORT_BUF_S;
			}
			ar8xxx_write(priv, AR8327_REG_PORT_HOL_CTRL0(i), t);

			t = 0x6 << AR8327_PORT_HOL_CTRL1_ING_BUF_S;
			t |= AR8327_PORT_HOL_CTRL1_EG_PRI_BUF_EN;
			t |= AR8327_PORT_HOL_CTRL1_EG_PORT_BUF_EN;
			t |= AR8327_PORT_HOL_CTRL1_WRED_EN;
			ar8xxx_rmw(priv, AR8327_REG_PORT_HOL_CTRL1(i),
				   AR8327_PORT_HOL_CTRL1_ING_BUF |
				   AR8327_PORT_HOL_CTRL1_EG_PRI_BUF_EN |
				   AR8327_PORT_HOL_CTRL1_EG_PORT_BUF_EN |
				   AR8327_PORT_HOL_CTRL1_WRED_EN,
				   t);
		}
	}
}

static void
ar8327_init_port(struct ar8xxx_priv *priv, int port)
{
	struct ar8327_data *data = priv->chip_data;
	u32 t;
	int phy;

	if (port == AR8327_PORT_NUM_CPU_0)
		t = data->port0_status;
	else if (port == AR8327_PORT_NUM_CPU_1)
		t = data->port6_status;
	else
		t = AR8216_PORT_STATUS_LINK_AUTO;

	if (port != AR8327_PORT_NUM_CPU_0 && port != AR8327_PORT_NUM_CPU_1) {
		/*hw limitation:if configure mac when there is traffic,
		port MAC may work abnormal. Need disable lan&wan mac at fisrt*/
		ar8xxx_write(priv, AR8327_REG_PORT_STATUS(port), 0);
		msleep(100);
		t |= AR8216_PORT_STATUS_FLOW_CONTROL;
		ar8xxx_write(priv, AR8327_REG_PORT_STATUS(port), t);
		/* disable EEE advertisement */
		phy = port - 1;
		ar8xxx_phy_mmd_write(priv, phy,
				AR8327_PHY_MMD7_ADDR, AR8327_PHY_MMD7_EEE_ADV, 0x0);
	} else {
		ar8xxx_write(priv, AR8327_REG_PORT_STATUS(port), t);
	}

	ar8xxx_write(priv, AR8327_REG_PORT_HEADER(port), 0);

	ar8xxx_write(priv, AR8327_REG_PORT_VLAN0(port), 0);

	t = AR8327_PORT_VLAN1_OUT_MODE_UNTOUCH << AR8327_PORT_VLAN1_OUT_MODE_S;
	ar8xxx_write(priv, AR8327_REG_PORT_VLAN1(port), t);

	t = AR8327_PORT_LOOKUP_LEARN;
	t |= AR8216_PORT_STATE_FORWARD << AR8327_PORT_LOOKUP_STATE_S;
	ar8xxx_write(priv, AR8327_REG_PORT_LOOKUP(port), t);
}

static u32
ar8327_read_port_status(struct ar8xxx_priv *priv, int port)
{
	u32 t;

	t = ar8xxx_read(priv, AR8327_REG_PORT_STATUS(port));
	/* map the flow control autoneg result bits to the flow control bits
	 * used in forced mode to allow ar8216_read_port_link detect
	 * flow control properly if autoneg is used
	 */
	if (t & AR8216_PORT_STATUS_LINK_UP &&
	    t & AR8216_PORT_STATUS_LINK_AUTO) {
		t &= ~(AR8216_PORT_STATUS_TXFLOW | AR8216_PORT_STATUS_RXFLOW);
		if (t & AR8327_PORT_STATUS_TXFLOW_AUTO)
			t |= AR8216_PORT_STATUS_TXFLOW;
		if (t & AR8327_PORT_STATUS_RXFLOW_AUTO)
			t |= AR8216_PORT_STATUS_RXFLOW;
	}

	return t;
}

static u32
ar8327_read_port_eee_status(struct ar8xxx_priv *priv, int port)
{
	int phy;
	u16 t;

	if (port >= priv->dev.ports)
		return 0;

	if (port == AR8327_PORT_NUM_CPU_0 || port == AR8327_PORT_NUM_CPU_1)
		return 0;

	phy = port - 1;

	/* EEE Ability Auto-negotiation Result */
	t = ar8xxx_phy_mmd_read(priv, phy, AR8327_PHY_MMD7_ADDR, 0x8000);

	return mmd_eee_adv_to_ethtool_adv_t(t);
}

static int
ar8327_atu_flush(struct ar8xxx_priv *priv)
{
	int ret;

	ret = ar8216_wait_bit(priv, AR8327_REG_ATU_FUNC,
			      AR8327_ATU_FUNC_BUSY, 0);
	if (!ret)
		ar8xxx_write(priv, AR8327_REG_ATU_FUNC,
			     AR8327_ATU_FUNC_OP_FLUSH |
			     AR8327_ATU_FUNC_BUSY);

	return ret;
}

static int
ar8327_atu_flush_port(struct ar8xxx_priv *priv, int port)
{
	u32 t;
	int ret;

	ret = ar8216_wait_bit(priv, AR8327_REG_ATU_FUNC,
			      AR8327_ATU_FUNC_BUSY, 0);
	if (!ret) {
		t = (port << AR8327_ATU_PORT_NUM_S);
		t |= AR8327_ATU_FUNC_OP_FLUSH_PORT;
		t |= AR8327_ATU_FUNC_BUSY;
		ar8xxx_write(priv, AR8327_REG_ATU_FUNC, t);
	}

	return ret;
}

static int
ar8327_get_port_igmp(struct ar8xxx_priv *priv, int port)
{
	u32 fwd_ctrl, frame_ack;

	fwd_ctrl = (BIT(port) << AR8327_FWD_CTRL1_IGMP_S);
	frame_ack = ((AR8327_FRAME_ACK_CTRL_IGMP_MLD |
		      AR8327_FRAME_ACK_CTRL_IGMP_JOIN |
		      AR8327_FRAME_ACK_CTRL_IGMP_LEAVE) <<
		     AR8327_FRAME_ACK_CTRL_S(port));

	return (ar8xxx_read(priv, AR8327_REG_FWD_CTRL1) &
			fwd_ctrl) == fwd_ctrl &&
		(ar8xxx_read(priv, AR8327_REG_FRAME_ACK_CTRL(port)) &
			frame_ack) == frame_ack;
}

static void
ar8327_set_port_igmp(struct ar8xxx_priv *priv, int port, int enable)
{
	int reg_frame_ack = AR8327_REG_FRAME_ACK_CTRL(port);
	u32 val_frame_ack = (AR8327_FRAME_ACK_CTRL_IGMP_MLD |
			  AR8327_FRAME_ACK_CTRL_IGMP_JOIN |
			  AR8327_FRAME_ACK_CTRL_IGMP_LEAVE) <<
			 AR8327_FRAME_ACK_CTRL_S(port);

	if (enable) {
		ar8xxx_rmw(priv, AR8327_REG_FWD_CTRL1,
			   BIT(port) << AR8327_FWD_CTRL1_MC_FLOOD_S,
			   BIT(port) << AR8327_FWD_CTRL1_IGMP_S);
		ar8xxx_reg_set(priv, reg_frame_ack, val_frame_ack);
	} else {
		ar8xxx_rmw(priv, AR8327_REG_FWD_CTRL1,
			   BIT(port) << AR8327_FWD_CTRL1_IGMP_S,
			   BIT(port) << AR8327_FWD_CTRL1_MC_FLOOD_S);
		ar8xxx_reg_clear(priv, reg_frame_ack, val_frame_ack);
	}
}

static void
ar8327_vtu_op(struct ar8xxx_priv *priv, u32 op, u32 val)
{
	if (ar8216_wait_bit(priv, AR8327_REG_VTU_FUNC1,
			    AR8327_VTU_FUNC1_BUSY, 0))
		return;

	if ((op & AR8327_VTU_FUNC1_OP) == AR8327_VTU_FUNC1_OP_LOAD)
		ar8xxx_write(priv, AR8327_REG_VTU_FUNC0, val);

	op |= AR8327_VTU_FUNC1_BUSY;
	ar8xxx_write(priv, AR8327_REG_VTU_FUNC1, op);
}

static void
ar8327_vtu_flush(struct ar8xxx_priv *priv)
{
	ar8327_vtu_op(priv, AR8327_VTU_FUNC1_OP_FLUSH, 0);
}

static void
ar8327_vtu_load_vlan(struct ar8xxx_priv *priv, u32 vid, u32 port_mask)
{
	u32 op;
	u32 val;
	int i;

	op = AR8327_VTU_FUNC1_OP_LOAD | (vid << AR8327_VTU_FUNC1_VID_S);
	val = AR8327_VTU_FUNC0_VALID;
	if (priv->use_ivl[vid])
		val |= AR8327_VTU_FUNC0_IVL;

	for (i = 0; i < AR8327_NUM_PORTS; i++) {
		u32 mode;

		if ((port_mask & BIT(i)) == 0)
			mode = AR8327_VTU_FUNC0_EG_MODE_NOT;
		else if (priv->vlan == 0)
			mode = AR8327_VTU_FUNC0_EG_MODE_KEEP;
		else if ((priv->vlan_tagged & BIT(i)) || (priv->vlan_id[priv->pvid[i]] != vid))
			mode = AR8327_VTU_FUNC0_EG_MODE_TAG;
		else
			mode = AR8327_VTU_FUNC0_EG_MODE_UNTAG;

		val |= mode << AR8327_VTU_FUNC0_EG_MODE_S(i);
	}
	ar8327_vtu_op(priv, op, val);
}

static void
ar8327_setup_port(struct ar8xxx_priv *priv, int port, u32 members)
{
	struct ar8327_data *data = priv->chip_data;
	u32 t;
	u32 egress, ingress;
	u32 pvid = priv->vlan_id[priv->pvid[port]];

	egress = AR8327_PORT_VLAN1_OUT_MODE_UNTOUCH;

	if ((priv->vlan & (1 << port))) {
		ingress = AR8216_IN_SECURE;
	} else {
		ingress = AR8216_IN_PORT_ONLY;
	}

	t = pvid << AR8327_PORT_VLAN0_DEF_SVID_S;
	t |= pvid << AR8327_PORT_VLAN0_DEF_CVID_S;
	if (priv->vlan && priv->port_vlan_prio[port]) {
		u32 prio = priv->port_vlan_prio[port];

		t |= prio << AR8327_PORT_VLAN0_DEF_SPRI_S;
		t |= prio << AR8327_PORT_VLAN0_DEF_CPRI_S;
	}
	ar8xxx_write(priv, AR8327_REG_PORT_VLAN0(port), t);

	t = AR8327_PORT_VLAN1_PORT_VLAN_PROP;
	t |= egress << AR8327_PORT_VLAN1_OUT_MODE_S;
	if (priv->vlan && priv->port_vlan_prio[port])
		t |= AR8327_PORT_VLAN1_VLAN_PRI_PROP;

	ar8xxx_write(priv, AR8327_REG_PORT_VLAN1(port), t);

	/* Apply port isolation mask instead if not zero */
	t = data->port_isolation[port] ?
		    (AR8327_PORT_FORCE_PORT_VLAN_EN | data->port_isolation[port]) :
		    members;
	t |= AR8327_PORT_LOOKUP_LEARN;
	t |= ingress << AR8327_PORT_LOOKUP_IN_MODE_S;
	t |= AR8216_PORT_STATE_FORWARD << AR8327_PORT_LOOKUP_STATE_S;
	ar8xxx_write(priv, AR8327_REG_PORT_LOOKUP(port), t);
}

static int ar8327_sw_set_vlan(struct switch_dev *dev, const struct switch_attr *attr,
			      struct switch_val *val)
{
	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
	int port = val->port_vlan;

	if (port >= dev->ports)
		return -EINVAL;

	if (val->value.i) {
		priv->vlan |= (1 << port);
	} else {
		priv->vlan &= ~(1 << port);
	}
	return 0;
}

static int ar8327_sw_get_vlan(struct switch_dev *dev, const struct switch_attr *attr,
			      struct switch_val *val)
{
	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
	int port = val->port_vlan;

	if (port >= dev->ports)
		return -EINVAL;

	val->value.i = !!(priv->vlan & (1 << port));

	return 0;
}

static int ar8327_sw_get_port_isolation(struct switch_dev *dev, const struct switch_attr *attr,
					struct switch_val *val)
{
	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
	struct ar8327_data *data = priv->chip_data;
	struct switch_port *p_it;
	uint32_t port_members;
	int i, port = val->port_vlan;

	if (port >= dev->ports) {
		return -EINVAL;
	}

	port_members = data->port_isolation[port];

	if (port_members) {
		for (i = 0; i < dev->ports; ++i) {
			if (!(port_members & (1 << i))) {
				continue;
			}
			p_it = &val->value.ports[val->len++];
			p_it->id = i;
		}
	}

	return 0;
}

static int ar8327_sw_set_port_isolation(struct switch_dev *dev, const struct switch_attr *attr,
					struct switch_val *val)
{
	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
	struct ar8327_data *data = priv->chip_data;
	struct switch_port *p_it;
	uint32_t port_members = 0;
	int i, port = val->port_vlan;

	if (port >= dev->ports) {
		return -EINVAL;
	}

	for (i = 0; i < val->len; ++i) {
		p_it = &val->value.ports[i];

		/* This prevents frames going out the port they received in*/
		if (port == p_it->id) {
			continue;
		}

		port_members |= (1 << p_it->id);
	}

	data->port_isolation[port] = port_members;

	return 0;
}

static int
ar8327_sw_get_ports(struct switch_dev *dev, struct switch_val *val)
{
	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
	u8 ports = priv->vlan_table[val->port_vlan];
	int i;

	val->len = 0;
	for (i = 0; i < dev->ports; i++) {
		struct switch_port *p;

		if (!(ports & (1 << i)))
			continue;

		p = &val->value.ports[val->len++];
		p->id = i;
		if ((priv->vlan_tagged & (1 << i)) || (priv->pvid[i] != val->port_vlan))
			p->flags = (1 << SWITCH_PORT_FLAG_TAGGED);
		else
			p->flags = 0;
	}
	return 0;
}

static int
ar8327_sw_set_ports(struct switch_dev *dev, struct switch_val *val)
{
	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
	u8 *vt = &priv->vlan_table[val->port_vlan];
	int i;

	*vt = 0;
	for (i = 0; i < val->len; i++) {
		struct switch_port *p = &val->value.ports[i];

		if (p->flags & (1 << SWITCH_PORT_FLAG_TAGGED)) {
			if (val->port_vlan == priv->pvid[p->id]) {
				priv->vlan_tagged |= (1 << p->id);
			}
		} else {
			priv->vlan_tagged &= ~(1 << p->id);
			priv->pvid[p->id] = val->port_vlan;
		}

		*vt |= 1 << p->id;
	}
	return 0;
}

static void
ar8327_set_mirror_regs(struct ar8xxx_priv *priv)
{
	int port;

	/* reset all mirror registers */
	ar8xxx_rmw(priv, AR8327_REG_FWD_CTRL0,
		   AR8327_FWD_CTRL0_MIRROR_PORT,
		   (0xF << AR8327_FWD_CTRL0_MIRROR_PORT_S));
	for (port = 0; port < AR8327_NUM_PORTS; port++) {
		ar8xxx_reg_clear(priv, AR8327_REG_PORT_LOOKUP(port),
			   AR8327_PORT_LOOKUP_ING_MIRROR_EN);

		ar8xxx_reg_clear(priv, AR8327_REG_PORT_HOL_CTRL1(port),
			   AR8327_PORT_HOL_CTRL1_EG_MIRROR_EN);
	}

	/* now enable mirroring if necessary */
	if (priv->source_port >= AR8327_NUM_PORTS ||
	    priv->monitor_port >= AR8327_NUM_PORTS ||
	    priv->source_port == priv->monitor_port) {
		return;
	}

	ar8xxx_rmw(priv, AR8327_REG_FWD_CTRL0,
		   AR8327_FWD_CTRL0_MIRROR_PORT,
		   (priv->monitor_port << AR8327_FWD_CTRL0_MIRROR_PORT_S));

	if (priv->mirror_rx)
		ar8xxx_reg_set(priv, AR8327_REG_PORT_LOOKUP(priv->source_port),
			   AR8327_PORT_LOOKUP_ING_MIRROR_EN);

	if (priv->mirror_tx)
		ar8xxx_reg_set(priv, AR8327_REG_PORT_HOL_CTRL1(priv->source_port),
			   AR8327_PORT_HOL_CTRL1_EG_MIRROR_EN);
}

static int
ar8327_sw_set_eee(struct switch_dev *dev,
		  const struct switch_attr *attr,
		  struct switch_val *val)
{
	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
	struct ar8327_data *data = priv->chip_data;
	int port = val->port_vlan;
	int phy;

	if (port >= dev->ports)
		return -EINVAL;
	if (port == AR8327_PORT_NUM_CPU_0 || port == AR8327_PORT_NUM_CPU_1)
		return -EOPNOTSUPP;

	phy = port - 1;

	data->eee[phy] = !!(val->value.i);

	return 0;
}

static int
ar8327_sw_get_eee(struct switch_dev *dev,
		  const struct switch_attr *attr,
		  struct switch_val *val)
{
	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
	const struct ar8327_data *data = priv->chip_data;
	int port = val->port_vlan;
	int phy;

	if (port >= dev->ports)
		return -EINVAL;
	if (port == AR8327_PORT_NUM_CPU_0 || port == AR8327_PORT_NUM_CPU_1)
		return -EOPNOTSUPP;

	phy = port - 1;

	val->value.i = data->eee[phy];

	return 0;
}

static void
ar8327_wait_atu_ready(struct ar8xxx_priv *priv, u16 r2, u16 r1)
{
	int timeout = 20;

	while (ar8xxx_mii_read32(priv, r2, r1) & AR8327_ATU_FUNC_BUSY && --timeout) {
		udelay(10);
		cond_resched();
	}

	if (!timeout)
		pr_err("ar8327: timeout waiting for atu to become ready\n");
}

static void ar8327_get_arl_entry(struct ar8xxx_priv *priv,
				 struct arl_entry *a, u32 *status, enum arl_op op)
{
	struct mii_bus *bus = priv->mii_bus;
	u16 r2, page;
	u16 r1_data0, r1_data1, r1_data2, r1_func;
	u32 t, val0, val1, val2;
	int i;

	split_addr(AR8327_REG_ATU_DATA0, &r1_data0, &r2, &page);
	r2 |= 0x10;

	r1_data1 = (AR8327_REG_ATU_DATA1 >> 1) & 0x1e;
	r1_data2 = (AR8327_REG_ATU_DATA2 >> 1) & 0x1e;
	r1_func  = (AR8327_REG_ATU_FUNC >> 1) & 0x1e;

	switch (op) {
	case AR8XXX_ARL_INITIALIZE:
		/* all ATU registers are on the same page
		* therefore set page only once
		*/
		bus->write(bus, 0x18, 0, page);
		wait_for_page_switch();

		ar8327_wait_atu_ready(priv, r2, r1_func);

		ar8xxx_mii_write32(priv, r2, r1_data0, 0);
		ar8xxx_mii_write32(priv, r2, r1_data1, 0);
		ar8xxx_mii_write32(priv, r2, r1_data2, 0);
		break;
	case AR8XXX_ARL_GET_NEXT:
		ar8xxx_mii_write32(priv, r2, r1_func,
				   AR8327_ATU_FUNC_OP_GET_NEXT |
				   AR8327_ATU_FUNC_BUSY);
		ar8327_wait_atu_ready(priv, r2, r1_func);

		val0 = ar8xxx_mii_read32(priv, r2, r1_data0);
		val1 = ar8xxx_mii_read32(priv, r2, r1_data1);
		val2 = ar8xxx_mii_read32(priv, r2, r1_data2);

		*status = val2 & AR8327_ATU_STATUS;
		if (!*status)
			break;

		i = 0;
		t = AR8327_ATU_PORT0;
		while (!(val1 & t) && ++i < AR8327_NUM_PORTS)
			t <<= 1;

		a->portmap = i;
		a->mac[0] = (val0 & AR8327_ATU_ADDR0) >> AR8327_ATU_ADDR0_S;
		a->mac[1] = (val0 & AR8327_ATU_ADDR1) >> AR8327_ATU_ADDR1_S;
		a->mac[2] = (val0 & AR8327_ATU_ADDR2) >> AR8327_ATU_ADDR2_S;
		a->mac[3] = (val0 & AR8327_ATU_ADDR3) >> AR8327_ATU_ADDR3_S;
		a->mac[4] = (val1 & AR8327_ATU_ADDR4) >> AR8327_ATU_ADDR4_S;
		a->mac[5] = (val1 & AR8327_ATU_ADDR5) >> AR8327_ATU_ADDR5_S;
		a->vid = (val2 & AR8327_ATU_VID) >> AR8327_ATU_VID_S;
		break;
	}
}

#ifdef CONFIG_SWCONFIG_UBNT_EXT
/**
 * @brief Get ARL entry (swconfig ubnt extension)
 */
static int ar8327_uext_get_arl_entry(struct switch_dev *dev, struct uext_arl_lut_entry *entry_out,
				     struct uext_arl_iter *it)
{
	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
	struct arl_entry ar8327_entry = { 0 };
	int rc = 0, i = 0;

	if (NULL == dev || NULL == priv || NULL == it) {
		return -EINVAL;
	}

	switch (it->op) {
	case UEXT_ARL_IT_BEGIN:
		/* Start of iteration */
		mutex_lock(&priv->mii_bus->mdio_lock);
		ar8327_get_arl_entry(priv, &ar8327_entry, &rc, AR8XXX_ARL_INITIALIZE);
		break;

	case UEXT_ARL_IT_END:
		mutex_unlock(&priv->mii_bus->mdio_lock);
		break;

	case UEXT_ARL_IT_NEXT:
		if (NULL == entry_out) {
			return -EINVAL;
		}

		ar8327_get_arl_entry(priv, &ar8327_entry, &rc, AR8XXX_ARL_GET_NEXT);
		if (!rc) {
			return -ENODATA;
		}

		entry_out->port = ar8327_entry.portmap;
		entry_out->vid = ar8327_entry.vid;
		for(i = 0; i < ETH_ALEN; ++i ){
			entry_out->mac[i] = ar8327_entry.mac[(ETH_ALEN-1)-i];
		}
		break;
	default:
		return -EINVAL;
	}
	return 0;
}

#endif /* CONFIG_SWCONFIG_UBNT_EXT */

static int
ar8327_sw_hw_apply(struct switch_dev *dev)
{
	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
	const struct ar8327_data *data = priv->chip_data;
	int ret, i;

	ret = ar8xxx_sw_hw_apply(dev);
	if (ret)
		return ret;

	ret = ubnt_acl_sync(&priv->hw_acl);
	if (ret)
		return ret;

	for (i=0; i < AR8XXX_NUM_PHYS; i++) {
		if (data->eee[i])
			ar8xxx_reg_clear(priv, AR8327_REG_EEE_CTRL,
			       AR8327_EEE_CTRL_DISABLE_PHY(i));
		else
			ar8xxx_reg_set(priv, AR8327_REG_EEE_CTRL,
			       AR8327_EEE_CTRL_DISABLE_PHY(i));
	}

	return 0;
}

int
ar8327_sw_get_port_igmp_snooping(struct switch_dev *dev,
				 const struct switch_attr *attr,
				 struct switch_val *val)
{
	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
	int port = val->port_vlan;

	if (port >= dev->ports)
		return -EINVAL;

	mutex_lock(&priv->reg_mutex);
	val->value.i = ar8327_get_port_igmp(priv, port);
	mutex_unlock(&priv->reg_mutex);

	return 0;
}

int
ar8327_sw_set_port_igmp_snooping(struct switch_dev *dev,
				 const struct switch_attr *attr,
				 struct switch_val *val)
{
	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
	int port = val->port_vlan;

	if (port >= dev->ports)
		return -EINVAL;

	mutex_lock(&priv->reg_mutex);
	ar8327_set_port_igmp(priv, port, val->value.i);
	mutex_unlock(&priv->reg_mutex);

	return 0;
}

int
ar8327_sw_get_igmp_snooping(struct switch_dev *dev,
			    const struct switch_attr *attr,
			    struct switch_val *val)
{
	int port;

	for (port = 0; port < dev->ports; port++) {
		val->port_vlan = port;
		if (ar8327_sw_get_port_igmp_snooping(dev, attr, val) ||
		    !val->value.i)
			break;
	}

	return 0;
}

int
ar8327_sw_set_igmp_snooping(struct switch_dev *dev,
			    const struct switch_attr *attr,
			    struct switch_val *val)
{
	int port;

	for (port = 0; port < dev->ports; port++) {
		val->port_vlan = port;
		if (ar8327_sw_set_port_igmp_snooping(dev, attr, val))
			break;
	}

	return 0;
}

int
ar8327_sw_get_igmp_v3(struct switch_dev *dev,
		      const struct switch_attr *attr,
		      struct switch_val *val)
{
	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
	u32 val_reg;

	mutex_lock(&priv->reg_mutex);
	val_reg = ar8xxx_read(priv, AR8327_REG_FRAME_ACK_CTRL1);
	val->value.i = ((val_reg & AR8327_FRAME_ACK_CTRL_IGMP_V3_EN) != 0);
	mutex_unlock(&priv->reg_mutex);

	return 0;
}

int
ar8327_sw_set_igmp_v3(struct switch_dev *dev,
		      const struct switch_attr *attr,
		      struct switch_val *val)
{
	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);

	mutex_lock(&priv->reg_mutex);
	if (val->value.i)
		ar8xxx_reg_set(priv, AR8327_REG_FRAME_ACK_CTRL1,
			       AR8327_FRAME_ACK_CTRL_IGMP_V3_EN);
	else
		ar8xxx_reg_clear(priv, AR8327_REG_FRAME_ACK_CTRL1,
				 AR8327_FRAME_ACK_CTRL_IGMP_V3_EN);
	mutex_unlock(&priv->reg_mutex);

	return 0;
}

static int
ar8327_sw_set_port_vlan_prio(struct switch_dev *dev, const struct switch_attr *attr,
			     struct switch_val *val)
{
	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
	int port = val->port_vlan;

	if (port >= dev->ports)
		return -EINVAL;
	if (port == AR8327_PORT_NUM_CPU_0 || port == AR8327_PORT_NUM_CPU_1)
		return -EOPNOTSUPP;
	if (val->value.i < 0 || val->value.i > 7)
		return -EINVAL;

	priv->port_vlan_prio[port] = val->value.i;

	return 0;
}

static int
ar8327_sw_get_port_vlan_prio(struct switch_dev *dev, const struct switch_attr *attr,
                  struct switch_val *val)
{
	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
	int port = val->port_vlan;

	val->value.i = priv->port_vlan_prio[port];

	return 0;
}

/**
 * Retrieve pointer to ar8xxx_priv structure from acl chip structure
 */
static inline struct ar8xxx_priv *acl_hw_to_ar8xxx_priv(struct acl_hw *hw)
{
	return container_of(hw, struct ar8xxx_priv, hw_acl);
}

/**
 * @brief Read one part of the ACL rule from the switch chip
 */
static int ar8327_acl_rule_read_part(struct ar8xxx_priv *priv, int idx, uint32_t reg[],
				     ar8327_acl_rule_part_t part)
{
	uint32_t i, addr, data, size;
	int timeout = 20;
	uint16_t page, r1, r2;

	switch (part) {
	case ACL_RULE_PART_ACT:
		size = ACL_RULE_PART_ACT_SIZE;
		break;
	case ACL_RULE_PART_VLU:
		size = ACL_RULE_PART_VLU_SIZE;
		break;
	case ACL_RULE_PART_MSK:
		size = ACL_RULE_PART_MSK_SIZE;
		break;
	default:
		return -EINVAL;
	}

	addr = AR8327_ACL_FUNC0_REG;
	data = (idx & 0x7f) | (part << 8) | (0x1 << 10) | (0x1 << 31);

	split_addr(addr, &r1, &r2, &page);
	r2 |= 0x10;

	ar8xxx_mii_write32(priv, r2, r1, data);

	while (ar8xxx_mii_read32(priv, r2, r1) & AR8327_ACL_FUNC0_BUSY && --timeout) {
		udelay(10);
		cond_resched();
	}

	if (!timeout) {
		return -ETIME;
	}

	for (i = 0; i < size; ++i) {
		addr = AR8327_ACL_FUNC0_REG + ((i + 1) << 2);
		split_addr(addr, &r1, &r2, &page);
		data = ar8xxx_mii_read32(priv, 0x10 | r2, r1);
		reg[i] = data;
	}

	return 0;
}

/**
 * @brief Write one part of the ACL rule from the switch chip
 */
static int ar8327_acl_rule_write_part(struct ar8xxx_priv *priv, int idx, uint32_t reg[],
				      ar8327_acl_rule_part_t part)
{
	uint32_t i, addr, data, size;
	int timeout = 20;
	uint16_t page, r1, r2;

	switch (part) {
	case ACL_RULE_PART_ACT:
		size = ACL_RULE_PART_ACT_SIZE;
		break;
	case ACL_RULE_PART_VLU:
		size = ACL_RULE_PART_VLU_SIZE;
		break;
	case ACL_RULE_PART_MSK:
		size = ACL_RULE_PART_MSK_SIZE;
		break;
	default:
		return -EINVAL;
	}

	for (i = 0; i < size; i++) {
		addr = AR8327_ACL_FUNC0_REG + ((i + 1) << 2);
		split_addr(addr, &r1, &r2, &page);
		ar8xxx_mii_write32(priv, 0x10 | r2, r1, reg[i]);
	}

	addr = AR8327_ACL_FUNC0_REG;
	data = (idx & 0x7f) | (part << 8) | (0x1 << 31);

	split_addr(addr, &r1, &r2, &page);
	r2 |= 0x10;
	ar8xxx_mii_write32(priv, r2, r1, data);

	while (ar8xxx_mii_read32(priv, r2, r1) & AR8327_ACL_FUNC0_BUSY && --timeout) {
		udelay(10);
		cond_resched();
	}

	if (!timeout) {
		return -ETIME;
	} else {
		return 0;
	}
}

/**
 * @brief Write the ACL rule to the ACL list
 */
static int ar8327_acl_rule_hw_write(struct ar8xxx_priv *priv, int idx, ar8327_acl_entry_hw_t *entry_hw)
{
	uint32_t rc;
	uint16_t page;
	struct mii_bus *bus = priv->mii_bus;

	page = (uint16_t) ((AR8327_ACL_FUNC0_REG >> 9) & 0x1ff);
	bus->write(bus, 0x18, 0, page);
	wait_for_page_switch();

	if ((rc = ar8327_acl_rule_write_part(priv, idx, entry_hw->part.vlu, ACL_RULE_PART_VLU))) {
		printk(KERN_ERR "%s: unable to write vlu to ACL table %d\n", __func__, rc);
		return rc;
	}

	if ((rc = ar8327_acl_rule_write_part(priv, idx, entry_hw->part.msk, ACL_RULE_PART_MSK))) {
		printk(KERN_ERR "%s: unable to write msk to ACL table %d\n", __func__, rc);
		return rc;
	}

	if ((rc = ar8327_acl_rule_write_part(priv, idx, entry_hw->part.act, ACL_RULE_PART_ACT))) {
		printk(KERN_ERR "%s: unable to write act to ACL table %d\n", __func__, rc);
		return rc;
	}
	return 0;
}

/**
 * @brief Read the ACL rule to the ACL list
 */
static int ar8327_acl_rule_hw_read(struct ar8xxx_priv *priv, int idx, ar8327_acl_entry_hw_t *entry_hw)
{
	uint32_t rc;
	uint16_t page;
	struct mii_bus *bus = priv->mii_bus;

	page = (uint16_t) ((AR8327_ACL_FUNC0_REG >> 9) & 0x1ff);
	bus->write(bus, 0x18, 0, page);
	wait_for_page_switch();

	if ((rc = ar8327_acl_rule_read_part(priv, idx, entry_hw->part.vlu, ACL_RULE_PART_VLU))) {
		printk(KERN_ERR "%s: unable to read vlu from ACL table %d\n", __func__, rc);
		return rc;
	}

	if ((rc = ar8327_acl_rule_read_part(priv, idx, entry_hw->part.msk, ACL_RULE_PART_MSK))) {
		printk(KERN_ERR "%s: unable to read msk from ACL table %d\n", __func__, rc);
		return rc;
	}

	if ((rc = ar8327_acl_rule_read_part(priv, idx, entry_hw->part.act, ACL_RULE_PART_ACT))) {
		printk(KERN_ERR "%s: unable to read act from ACL table %d\n", __func__, rc);
		return rc;
	}

	return 0;
}

/**
 * @brief Convert the HW structure of ACL rule into the SW structure
 */
static int ar8327_acl_rule_hw_to_sw(struct acl_hw *hw, void *data_in,
				    acl_entry_t *entry)
{
	uint32_t data;
	ar8327_acl_entry_hw_t *entry_hw = data_in;

	if (NULL == entry_hw) {
		return -EINVAL;
	}

	memset(entry, 0, sizeof(*entry));

	FIELD_GET(AR8327_MAC_RUL_M4, RULE_TYP, data);

	if (data == AR8327_ACL_FILTER_MAC) {
		entry->type = ACL_RULE_PORT_REDIRECTION;

		FIELD_GET(AR8327_ACL_RSLT2, DES_PORT_EN, data);

		if (1 == data) {
			/*
			* NOTE : In our case there is harcoded action for ACL_RULE_PORT_REDIRECTION type which is
			* redirect incoming frame from port_src with SA to port_dst.
			*/
			entry->type = ACL_RULE_PORT_REDIRECTION;

			FIELD_GET(AR8327_ACL_RSLT1, DES_PORT0, entry->port_dst);
			FIELD_GET(AR8327_ACL_RSLT2, DES_PORT1, data);
			entry->port_dst |= (data << 3);

			/* source mac address */
			FIELD_GET(AR8327_MAC_RUL_V2, SAV_BYTE0, entry->mac_sa.uc[0]);
			FIELD_GET(AR8327_MAC_RUL_V2, SAV_BYTE1, entry->mac_sa.uc[1]);
			FIELD_GET(AR8327_MAC_RUL_V2, SAV_BYTE2, entry->mac_sa.uc[2]);
			FIELD_GET(AR8327_MAC_RUL_V2, SAV_BYTE3, entry->mac_sa.uc[3]);
			FIELD_GET(AR8327_MAC_RUL_V1, SAV_BYTE4, entry->mac_sa.uc[4]);
			FIELD_GET(AR8327_MAC_RUL_V1, SAV_BYTE5, entry->mac_sa.uc[5]);

			/* destination mac address */
			FIELD_GET(AR8327_MAC_RUL_V0, DAV_BYTE2, entry->mac_da.uc[2]);
			FIELD_GET(AR8327_MAC_RUL_V0, DAV_BYTE3, entry->mac_da.uc[3]);
			FIELD_GET(AR8327_MAC_RUL_V0, DAV_BYTE4, entry->mac_da.uc[4]);
			FIELD_GET(AR8327_MAC_RUL_V0, DAV_BYTE5, entry->mac_da.uc[5]);
			FIELD_GET(AR8327_MAC_RUL_V1, DAV_BYTE0, entry->mac_da.uc[0]);
			FIELD_GET(AR8327_MAC_RUL_V1, DAV_BYTE1, entry->mac_da.uc[1]);

			entry->vlan_dst = (entry_hw->part.act[0] >> 16);
			entry->vlan_src = (0xFFFF & entry_hw->part.vlu[3]);
			entry->ether_type = (entry_hw->part.vlu[3] >> 16);
			entry->force_vtu = !!(entry_hw->part.act[1] & (1 << (45 - 32)));

			FIELD_GET(AR8327_MAC_RUL_V4, SRC_PT, entry->port_src);
		} else {
			goto not_supp;
		}

	} else {
		goto not_supp;
	}

	return 0;

not_supp:
	return -EOPNOTSUPP;
}

/**
 * @brief Convert the SW structure of ACL rule into the HW structure
 */
static int ar8327_acl_rule_sw_to_hw(struct acl_hw *hw, acl_entry_t *entry,
				    void *data_out)
{
	uint32_t des_pts;
	ar8327_acl_entry_hw_t *entry_hw = data_out;

	if (NULL == entry_hw) {
		return -EINVAL;
	}

	memset(entry_hw, 0, sizeof(*entry_hw));
	/*
	 * NOTE : In our case there is harcoded action for ACL_RULE_PORT_REDIRECTION type which is
	 * redirect incoming frame from port_src with SA to port_dst.
	 */
	if (entry->type == ACL_RULE_PORT_REDIRECTION ||
	    entry->type == ACL_RULE_ETHVLAN) {
		/**
		 * SET ACTION
		 */
		 // Force dst port
		if (entry->port_dst) {
			FIELD_SET(AR8327_ACL_RSLT2, DES_PORT_EN, 1);
		}
		des_pts = (entry->port_dst >> 3) & 0xf;
		FIELD_SET(AR8327_ACL_RSLT2, DES_PORT1, des_pts);

		des_pts = entry->port_dst & 0x7;
		FIELD_SET(AR8327_ACL_RSLT1, DES_PORT0, des_pts);

		/**
		 * SET PATTERN
		 */
		if (ubnt_mac_zero_addr(&entry->mac_sa)) {

			FIELD_SET(AR8327_MAC_RUL_V1, SAV_BYTE4, entry->mac_sa.uc[4]);
			FIELD_SET(AR8327_MAC_RUL_V1, SAV_BYTE5, entry->mac_sa.uc[5]);
			FIELD_SET(AR8327_MAC_RUL_V2, SAV_BYTE0, entry->mac_sa.uc[0]);
			FIELD_SET(AR8327_MAC_RUL_V2, SAV_BYTE1, entry->mac_sa.uc[1]);
			FIELD_SET(AR8327_MAC_RUL_V2, SAV_BYTE2, entry->mac_sa.uc[2]);
			FIELD_SET(AR8327_MAC_RUL_V2, SAV_BYTE3, entry->mac_sa.uc[3]);

			FIELD_SET(AR8327_MAC_RUL_M1, SAM_BYTE4, 0xff);
			FIELD_SET(AR8327_MAC_RUL_M1, SAM_BYTE5, 0xff);
			FIELD_SET(AR8327_MAC_RUL_M2, SAM_BYTE0, 0xff);
			FIELD_SET(AR8327_MAC_RUL_M2, SAM_BYTE1, 0xff);
			FIELD_SET(AR8327_MAC_RUL_M2, SAM_BYTE2, 0xff);
			FIELD_SET(AR8327_MAC_RUL_M2, SAM_BYTE3, 0xff);
		}

		if (ubnt_mac_zero_addr(&entry->mac_da)) {

			FIELD_SET(AR8327_MAC_RUL_V0, DAV_BYTE2, entry->mac_da.uc[2]);
			FIELD_SET(AR8327_MAC_RUL_V0, DAV_BYTE3, entry->mac_da.uc[3]);
			FIELD_SET(AR8327_MAC_RUL_V0, DAV_BYTE4, entry->mac_da.uc[4]);
			FIELD_SET(AR8327_MAC_RUL_V0, DAV_BYTE5, entry->mac_da.uc[5]);
			FIELD_SET(AR8327_MAC_RUL_V1, DAV_BYTE0, entry->mac_da.uc[0]);
			FIELD_SET(AR8327_MAC_RUL_V1, DAV_BYTE1, entry->mac_da.uc[1]);

			FIELD_SET(AR8327_MAC_RUL_M0, DAM_BYTE2, 0xff);
			FIELD_SET(AR8327_MAC_RUL_M0, DAM_BYTE3, 0xff);
			FIELD_SET(AR8327_MAC_RUL_M0, DAM_BYTE4, 0xff);
			FIELD_SET(AR8327_MAC_RUL_M0, DAM_BYTE5, 0xff);
			FIELD_SET(AR8327_MAC_RUL_M1, DAM_BYTE0, 0xff);
			FIELD_SET(AR8327_MAC_RUL_M1, DAM_BYTE1, 0xff);
		}

		// lookup vid
		entry_hw->part.act[1] |= (entry->force_vtu << (45 - 32));
		// Set VLAN rule to be MASK, nor RANGE, always
		entry_hw->part.msk[4] |= (1 << 3);

		if (entry->vlan_dst) {
			entry_hw->part.act[0] |= (entry->vlan_dst << 16);
			entry_hw->part.act[1] |= (1 << (44 - 32)); // ctag swap
		}

		if (entry->vlan_src) {
			entry_hw->part.msk[3] |= 0x0000FFFF;
			entry_hw->part.vlu[3] |= entry->vlan_src;
		}

		if (entry->ether_type) {
			entry_hw->part.msk[3] |= 0xFFFF0000;
			entry_hw->part.vlu[3] |= (entry->ether_type << 16);
		}

		/**
		 * SET PATTERN MASK
		 */
		FIELD_SET(AR8327_MAC_RUL_M4, RULE_TYP, AR8327_ACL_FILTER_MAC);
		FIELD_SET(AR8327_MAC_RUL_V4, SRC_PT, entry->port_src);

		/* set type start & end */
		FIELD_SET(AR8327_MAC_RUL_M4, RULE_VALID, AR8327_ACL_FLT_STARTEND);
	} else {
		return -EOPNOTSUPP;
	}

	return 0;
}

/**
 * @brief Get the ACL rule from the ACL list
 */
static int ar8327_acl_hw_rule_get(struct acl_hw *hw, int idx, void *data_out)
{
	struct ar8xxx_priv *priv = acl_hw_to_ar8xxx_priv(hw);
	struct mii_bus *bus = priv->mii_bus;
	int rc;
	ar8327_acl_entry_hw_t *entry_hw = data_out;

	if (NULL == entry_hw || NULL == hw) {
		return -EINVAL;
	}

	memset(entry_hw->data, 0, sizeof(entry_hw->data));

	mutex_lock(&bus->mdio_lock);
	rc = ar8327_acl_rule_hw_read(priv, idx, entry_hw);
	mutex_unlock(&bus->mdio_lock);

	return rc;
}

/**
 * @brief Remove the ACL rule from the ACL list
 */
static int ar8327_acl_hw_rule_delete(struct acl_hw *hw, int idx)
{
	struct ar8xxx_priv *priv = acl_hw_to_ar8xxx_priv(hw);
	struct mii_bus *bus = priv->mii_bus;
	int rc;
	ar8327_acl_entry_hw_t entry_hw;;

	if (NULL == hw) {
		return -EINVAL;
	}

	memset(entry_hw.data, 0, sizeof(entry_hw.data));

	mutex_lock(&bus->mdio_lock);
	rc = ar8327_acl_rule_hw_write(priv, idx, &entry_hw);
	mutex_unlock(&bus->mdio_lock);
	return rc;
}

/**
 * @brief Add the ACL rule to the ACL list
 */
static int ar8327_acl_hw_rule_set(struct acl_hw *hw, int idx, void *data_in)
{
	struct ar8xxx_priv *priv = acl_hw_to_ar8xxx_priv(hw);
	struct mii_bus *bus = priv->mii_bus;
	int rc;
	ar8327_acl_entry_hw_t *entry_hw = data_in;

	if (NULL == entry_hw || NULL == hw) {
		return -EINVAL;
	}

	mutex_lock(&bus->mdio_lock);
	rc = ar8327_acl_rule_hw_write(priv, idx, entry_hw);
	mutex_unlock(&bus->mdio_lock);

	return rc;
}

/**
 * @brief Flush the switch chip's ACL & clear the ACL linked list
 */
static int ar8327_acl_hw_flush(struct acl_hw *hw)
{
	int i = 0, rc = 0;

	if (NULL == hw) {
		return -EINVAL;
	}

	if (NULL == hw->ops) {
		return -EINVAL;
	}

	for (i = 0; i < hw->ops->max_entries; ++i) {
		rc = ar8327_acl_hw_rule_delete(hw, i);
		if (rc) {
			break;
		}
	}
	return rc;
}

/**
 * @brief Enable ACL
 */
static int ar8327_acl_hw_enable(struct acl_hw *hw, uint8_t enable)
{
	struct ar8xxx_priv *priv = acl_hw_to_ar8xxx_priv(hw);

	if (NULL == hw) {
		return -EINVAL;
	}

	/* Enable ACL module */
	if (enable) {
		ar8xxx_reg_set(priv, AR8327_REG_MODULE_EN, AR8327_MODULE_EN_ACL);
	} else {
		ar8xxx_reg_clear(priv, AR8327_REG_MODULE_EN, AR8327_MODULE_EN_ACL);
	}
	return 0;
}

/**
 * @brief Add MAC redirect ACL rule for src port
 */
static int ar8327_sw_set_acl_redirect(struct switch_dev *dev, const struct switch_attr *attr,
					   struct switch_val *val)
{
	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
	return ubnt_acl_rule_process(&priv->hw_acl, val->value.s, ACL_RULE_PORT_REDIRECTION);
}

/**
 * @brief Add VLAN to port or ethertype to VLAN/port ACL redirect rule.
 */
static int ar8327_sw_set_ethvlan(struct switch_dev *dev, const struct switch_attr *attr,
					   struct switch_val *val)
{
	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
	return ubnt_acl_rule_process(&priv->hw_acl, val->value.s, ACL_RULE_ETHVLAN);
}

/**
 * @brief Get ACL table
 */
static int ar8327_sw_get_acl_table(struct switch_dev *dev, const struct switch_attr *attr,
				   struct switch_val *val)
{
	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
	int rc = 0;

	if ((rc = ubnt_acl_get_acl_table(&priv->hw_acl))) {
		return rc;
	}

	val->value.s = priv->hw_acl.str;
	val->len = priv->hw_acl.str_len;

	return 0;
}

/**
 * @brief Flush the switch chip's ACL & clear the ACL linked list
 */
static int ar8327_acl_flush(struct ar8xxx_priv *priv)
{
	return ubnt_acl_flush(&priv->hw_acl);
}

/**
 * @brief Flush ACL list
 */
static int ar8327_sw_flush_acl_table(struct switch_dev *dev, const struct switch_attr *attr,
				       struct switch_val *val)
{
	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);

	return ar8327_acl_flush(priv);
}

/**
 * @brief Enable the ACL module
 */
static int ar8327_sw_set_acl(struct switch_dev *dev, const struct switch_attr *attr,
		   struct switch_val *val)
{
	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
	return 	ubnt_acl_enable_set(&priv->hw_acl, val->value.i);
}

/**
 * @brief Retrive the status of the ACL module
 */
static int ar8327_sw_get_acl(struct switch_dev *dev, const struct switch_attr *attr,
			     struct switch_val *val)
{
	int enable, rc;
	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);

	rc = ubnt_acl_enable_get(&priv->hw_acl, &enable);
	if (rc) {
		return -EINVAL;
	}
	val->value.i = enable;
	return 0;
}

/**
 * @brief Init HW ACL
 */
static int ar8327_acl_hw_init(struct acl_hw *hw)
{
	if (NULL == hw) {
		return -EINVAL;
	}
	return 0;
}

/**
 * @brief Allocate platform dependent data structure
 */
static int ar8327_acl_hw_alloc(struct acl_hw *hw)
{
	if (NULL == hw) {
		return -EINVAL;
	}
	hw->data = kzalloc(sizeof(ar8327_acl_entry_hw_t), GFP_KERNEL);
	if (NULL == hw->data) {
		return -ENOMEM;
	}
	return 0;
}

/**
 * @brief Destroy platform dependent data structure
 */
static void ar8327_acl_hw_destroy(struct acl_hw *hw)
{
	if (NULL != hw && hw->data) {
		kfree(hw->data);
	}
}

static const struct switch_attr ar8327_sw_attr_globals[] = {
	{
		.type = SWITCH_TYPE_NOVAL,
		.name = "reset_mibs",
		.description = "Reset all MIB counters",
		.set = ar8xxx_sw_set_reset_mibs,
	},
	{
		.type = SWITCH_TYPE_INT,
		.name = "enable_mirror_rx",
		.description = "Enable mirroring of RX packets",
		.set = ar8xxx_sw_set_mirror_rx_enable,
		.get = ar8xxx_sw_get_mirror_rx_enable,
		.max = 1
	},
	{
		.type = SWITCH_TYPE_INT,
		.name = "enable_mirror_tx",
		.description = "Enable mirroring of TX packets",
		.set = ar8xxx_sw_set_mirror_tx_enable,
		.get = ar8xxx_sw_get_mirror_tx_enable,
		.max = 1
	},
	{
		.type = SWITCH_TYPE_INT,
		.name = "mirror_monitor_port",
		.description = "Mirror monitor port",
		.set = ar8xxx_sw_set_mirror_monitor_port,
		.get = ar8xxx_sw_get_mirror_monitor_port,
		.max = AR8327_NUM_PORTS - 1
	},
	{
		.type = SWITCH_TYPE_INT,
		.name = "mirror_source_port",
		.description = "Mirror source port",
		.set = ar8xxx_sw_set_mirror_source_port,
		.get = ar8xxx_sw_get_mirror_source_port,
		.max = AR8327_NUM_PORTS - 1
	},
	{
		.type = SWITCH_TYPE_INT,
		.name = "arl_age_time",
		.description = "ARL age time (secs)",
		.set = ar8xxx_sw_set_arl_age_time,
		.get = ar8xxx_sw_get_arl_age_time,
	},
	{
		.type = SWITCH_TYPE_STRING,
		.name = "arl_table",
		.description = "Get ARL table",
		.set = NULL,
		.get = ar8xxx_sw_get_arl_table,
	},
	{
		.type = SWITCH_TYPE_NOVAL,
		.name = "flush_arl_table",
		.description = "Flush ARL table",
		.set = ar8xxx_sw_set_flush_arl_table,
	},
	{
		.type = SWITCH_TYPE_STRING,
		.name = "acl_table",
		.description = "Get ACL table",
		.set = NULL,
		.get = ar8327_sw_get_acl_table,
	},
	{
		.type = SWITCH_TYPE_NOVAL,
		.name = "flush_acl_table",
		.description = "Flush ACL table",
		.set = ar8327_sw_flush_acl_table,
	},
	{
		/**
		 * Command "acl_redirect" allows to redirect frames from the source ports to
		 * the destination port based on their source/destination MAC addresses.
		 * NOTE:
		 * To simplify the management (joining/splitting rules) of the ACL table, there
		 * is one entry in ACL table for every dst_port. The rules with the same set of
		 * source ports (and MAC addresses) and the different dst_port set are no longer
		 * joined together.
		 */
		.type = SWITCH_TYPE_STRING,
		.name = "acl_redirect",
		.description = "Add MAC redirection rule to ACL",
		.set = ar8327_sw_set_acl_redirect,
		.get = NULL,
	},
	{
		.type = SWITCH_TYPE_STRING,
		.name = "ethvlan",
		.description = "Add ethvlan redirection to ACL",
		.set = ar8327_sw_set_ethvlan,
		.get = NULL,
	},
	{
		.type = SWITCH_TYPE_INT,
		.name = "enable_acl",
		.description = "Enable ACL mode",
		.set = ar8327_sw_set_acl,
		.get = ar8327_sw_get_acl,
		.max = 1
	},
	{
		.type = SWITCH_TYPE_INT,
		.name = "igmp_snooping",
		.description = "Enable IGMP Snooping",
		.set = ar8327_sw_set_igmp_snooping,
		.get = ar8327_sw_get_igmp_snooping,
		.max = 1
	},
	{
		.type = SWITCH_TYPE_INT,
		.name = "igmp_v3",
		.description = "Enable IGMPv3 support",
		.set = ar8327_sw_set_igmp_v3,
		.get = ar8327_sw_get_igmp_v3,
		.max = 1
	},
};

static const struct switch_attr ar8327_sw_attr_port[] = {
	{
		.type = SWITCH_TYPE_NOVAL,
		.name = "reset_mib",
		.description = "Reset single port MIB counters",
		.set = ar8xxx_sw_set_port_reset_mib,
	},
	{
		.type = SWITCH_TYPE_STRING,
		.name = "mib",
		.description = "Get port's MIB counters",
		.set = NULL,
		.get = ar8xxx_sw_get_port_mib,
	},
	{
		.type = SWITCH_TYPE_INT,
		.name = "enable_eee",
		.description = "Enable EEE PHY sleep mode",
		.set = ar8327_sw_set_eee,
		.get = ar8327_sw_get_eee,
		.max = 1,
	},
	{
		.type = SWITCH_TYPE_NOVAL,
		.name = "flush_arl_table",
		.description = "Flush port's ARL table entries",
		.set = ar8xxx_sw_set_flush_port_arl_table,
	},
	{
		.type = SWITCH_TYPE_INT,
		.name = "igmp_snooping",
		.description = "Enable port's IGMP Snooping",
		.set = ar8327_sw_set_port_igmp_snooping,
		.get = ar8327_sw_get_port_igmp_snooping,
		.max = 1
	},
	{
		.type = SWITCH_TYPE_INT,
		.name = "vlan_prio",
		.description = "Port VLAN default priority (VLAN PCP) (0-7)",
		.set = ar8327_sw_set_port_vlan_prio,
		.get = ar8327_sw_get_port_vlan_prio,
		.max = 7,
	},
	{
		.type = SWITCH_TYPE_INT,
		.name = "enable_vlan",
		.description = "Enable VLAN mode",
		.set = ar8327_sw_set_vlan,
		.get = ar8327_sw_get_vlan,
		.max = 1
	},
	{
		.type = SWITCH_TYPE_PORTS,
		.name = "isolation",
		.description ="Get/Set a port isolation mask",
		.set = ar8327_sw_set_port_isolation,
		.get = ar8327_sw_get_port_isolation,
	},
};

static const struct switch_dev_ops ar8327_sw_ops = {
	.attr_global = {
		.attr = ar8327_sw_attr_globals,
		.n_attr = ARRAY_SIZE(ar8327_sw_attr_globals),
	},
	.attr_port = {
		.attr = ar8327_sw_attr_port,
		.n_attr = ARRAY_SIZE(ar8327_sw_attr_port),
	},
	.attr_vlan = {
		.attr = ar8xxx_sw_attr_vlan,
		.n_attr = ARRAY_SIZE(ar8xxx_sw_attr_vlan),
	},
	.get_port_pvid = ar8xxx_sw_get_pvid,
	.set_port_pvid = ar8xxx_sw_set_pvid,
	.get_vlan_ports = ar8327_sw_get_ports,
	.set_vlan_ports = ar8327_sw_set_ports,
	.apply_config = ar8327_sw_hw_apply,
	.reset_switch = ar8xxx_sw_reset_switch,
	.get_port_link = ar8xxx_sw_get_port_link,
/* The following op is disabled as it hogs the CPU and degrades performance.
   An implementation has been attempted in 4d8a66d but reading MIB data is slow
   on ar8xxx switches.

   The high CPU load has been traced down to the ar8xxx_reg_wait() call in
   ar8xxx_mib_op(), which has to usleep_range() till the MIB busy flag set by
   the request to update the MIB counter is cleared. */
#if 0
	.get_port_stats = ar8xxx_sw_get_port_stats,
#endif

#ifdef CONFIG_SWCONFIG_UBNT_EXT
	.ubnt_ext_ops = {
		.get_arl_entry = ar8327_uext_get_arl_entry,
		.get_port_mib = ar8xxx_uext_get_port_mib,
	},
#endif
	.set_port_link = ar8327_sw_set_port_link,
	.phy_write16 = ar8xxx_sw_phy_write16,
};

/**
 * @brief ACL platform dependent structure
 */
const struct acl_hw_ops ar8337_acl_ops = {
	.init = ar8327_acl_hw_init,
	.alloc = ar8327_acl_hw_alloc,
	.destroy = ar8327_acl_hw_destroy,
	.flush = ar8327_acl_hw_flush,
	.enable = ar8327_acl_hw_enable,
	.rule_delete = ar8327_acl_hw_rule_delete,
	.rule_set = ar8327_acl_hw_rule_set,
	.rule_get = ar8327_acl_hw_rule_get,

	.rule_hw_to_sw = ar8327_acl_rule_hw_to_sw,
	.rule_sw_to_hw = ar8327_acl_rule_sw_to_hw,
	.max_entries = AR8XXX_NUM_ACL_ENTRIES,
};

const struct ar8xxx_chip ar8327_chip = {
	.caps = AR8XXX_CAP_GIGE | AR8XXX_CAP_MIB_COUNTERS,
	.config_at_probe = true,
	.mii_lo_first = true,

	.name = "Atheros AR8327",
	.ports = AR8327_NUM_PORTS,
	.vlans = AR8X16_MAX_VLANS,
	.swops = &ar8327_sw_ops,

	.reg_port_stats_start = 0x1000,
	.reg_port_stats_length = 0x100,
	.reg_arl_ctrl = AR8327_REG_ARL_CTRL,

	.phyaddr_to_portno = ar8327_phyaddr_to_portno,
	.portno_to_phyno = ar8327_portno_to_phyno,
	.hw_init = ar8327_hw_init,
	.cleanup = ar8327_cleanup,
	.init_globals = ar8327_init_globals,
	.init_port = ar8327_init_port,
	.setup_port = ar8327_setup_port,
	.read_port_status = ar8327_read_port_status,
	.read_port_eee_status = ar8327_read_port_eee_status,
	.atu_flush = ar8327_atu_flush,
	.atu_flush_port = ar8327_atu_flush_port,
	.vtu_flush = ar8327_vtu_flush,
	.vtu_load_vlan = ar8327_vtu_load_vlan,
	.phy_fixup = ar8327_phy_fixup,
	.set_mirror_regs = ar8327_set_mirror_regs,
	.get_arl_entry = ar8327_get_arl_entry,
	.sw_hw_apply = ar8327_sw_hw_apply,
	.acl_flush = ar8327_acl_flush,

	.num_mibs = ARRAY_SIZE(ar8236_mibs),
	.mib_decs = ar8236_mibs,
	.mib_func = AR8327_REG_MIB_FUNC
};

const struct ar8xxx_chip ar8337_chip = {
	.caps = AR8XXX_CAP_GIGE | AR8XXX_CAP_MIB_COUNTERS,
	.config_at_probe = true,
	.mii_lo_first = true,

	.name = "Atheros AR8337/Qualcomm QCA8337",
	.ports = AR8327_NUM_PORTS,
	.vlans = AR8X16_MAX_VLANS,
	.swops = &ar8327_sw_ops,

	.reg_port_stats_start = 0x1000,
	.reg_port_stats_length = 0x100,
	.reg_arl_ctrl = AR8327_REG_ARL_CTRL,

	.phyaddr_to_portno = ar8327_phyaddr_to_portno,
	.portno_to_phyno = ar8327_portno_to_phyno,
	.hw_init = ar8327_hw_init,
	.cleanup = ar8327_cleanup,
	.init_globals = ar8327_init_globals,
	.init_port = ar8327_init_port,
	.setup_port = ar8327_setup_port,
	.read_port_status = ar8327_read_port_status,
	.read_port_eee_status = ar8327_read_port_eee_status,
	.atu_flush = ar8327_atu_flush,
	.atu_flush_port = ar8327_atu_flush_port,
	.vtu_flush = ar8327_vtu_flush,
	.vtu_load_vlan = ar8327_vtu_load_vlan,
	.phy_fixup = ar8327_phy_fixup,
	.set_mirror_regs = ar8327_set_mirror_regs,
	.get_arl_entry = ar8327_get_arl_entry,
	.sw_hw_apply = ar8327_sw_hw_apply,
	.phy_rgmii_set = ar8327_phy_rgmii_set,
	.acl_flush = ar8327_acl_flush,

	.num_mibs = ARRAY_SIZE(ar8236_mibs),
	.mib_decs = ar8236_mibs,
	.mib_func = AR8327_REG_MIB_FUNC
};
