

================================================================
== Vivado HLS Report for 'MatrixBackPropagatio_1'
================================================================
* Date:           Mon Oct 31 21:59:12 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_3
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.507|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   88|   88|   88|   88|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   87|   87|        29|          -|          -|     3|    no    |
        | + Loop 1.1  |   27|   27|         9|          -|          -|     3|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     64|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     355|    352|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     71|    -|
|Register         |        -|      -|      92|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     447|    487|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |forw_back_fmul_32cud_U90  |forw_back_fmul_32cud  |        0|      3|  128|  138|    0|
    |forw_back_fsub_32ncg_U89  |forw_back_fsub_32ncg  |        0|      2|  227|  214|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  355|  352|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln101_fu_145_p2   |     +    |      0|  0|  15|           5|           5|
    |i_fu_105_p2           |     +    |      0|  0|   9|           2|           1|
    |j_fu_139_p2           |     +    |      0|  0|   9|           2|           1|
    |sub_ln101_fu_123_p2   |     -    |      0|  0|  15|           5|           5|
    |icmp_ln100_fu_133_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln99_fu_99_p2    |   icmp   |      0|  0|   8|           2|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  64|          18|          16|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  53|         12|    1|         12|
    |i_0_reg_63  |   9|          2|    2|          4|
    |j_0_reg_74  |   9|          2|    2|          4|
    +------------+----+-----------+-----+-----------+
    |Total       |  71|         16|    5|         20|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  11|   0|   11|          0|
    |i_0_reg_63                  |   2|   0|    2|          0|
    |i_reg_168                   |   2|   0|    2|          0|
    |input_matrix_load_reg_196   |  32|   0|   32|          0|
    |j_0_reg_74                  |   2|   0|    2|          0|
    |j_reg_181                   |   2|   0|    2|          0|
    |output_matrix_addr_reg_186  |   4|   0|    4|          0|
    |sub_ln101_reg_173           |   5|   0|    5|          0|
    |tmp_reg_201                 |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  92|   0|   92|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | MatrixBackPropagatio.1 | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | MatrixBackPropagatio.1 | return value |
|ap_start                |  in |    1| ap_ctrl_hs | MatrixBackPropagatio.1 | return value |
|ap_done                 | out |    1| ap_ctrl_hs | MatrixBackPropagatio.1 | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | MatrixBackPropagatio.1 | return value |
|ap_ready                | out |    1| ap_ctrl_hs | MatrixBackPropagatio.1 | return value |
|input_matrix_address0   | out |    4|  ap_memory |      input_matrix      |     array    |
|input_matrix_ce0        | out |    1|  ap_memory |      input_matrix      |     array    |
|input_matrix_q0         |  in |   32|  ap_memory |      input_matrix      |     array    |
|output_matrix_address0  | out |    4|  ap_memory |      output_matrix     |     array    |
|output_matrix_ce0       | out |    1|  ap_memory |      output_matrix     |     array    |
|output_matrix_we0       | out |    1|  ap_memory |      output_matrix     |     array    |
|output_matrix_d0        | out |   32|  ap_memory |      output_matrix     |     array    |
|output_matrix_q0        |  in |   32|  ap_memory |      output_matrix     |     array    |
|lr                      |  in |   32|   ap_none  |           lr           |    scalar    |
+------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%lr_read = call float @_ssdm_op_Read.ap_auto.float(float %lr)" [f_b_1/forw_back_LTL.c:98]   --->   Operation 12 'read' 'lr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:99]   --->   Operation 13 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.75ns)   --->   "br label %.loopexit" [f_b_1/forw_back_LTL.c:99]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 0.86>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 15 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_0_cast1 = zext i2 %i_0 to i5" [f_b_1/forw_back_LTL.c:99]   --->   Operation 16 'zext' 'i_0_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.51ns)   --->   "%icmp_ln99 = icmp eq i2 %i_0, -1" [f_b_1/forw_back_LTL.c:99]   --->   Operation 18 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.62ns)   --->   "%i = add i2 %i_0, 1" [f_b_1/forw_back_LTL.c:99]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln99, label %2, label %.preheader.preheader" [f_b_1/forw_back_LTL.c:99]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0, i2 0)" [f_b_1/forw_back_LTL.c:101]   --->   Operation 21 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln101_4 = zext i4 %shl_ln to i5" [f_b_1/forw_back_LTL.c:101]   --->   Operation 22 'zext' 'zext_ln101_4' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.86ns)   --->   "%sub_ln101 = sub i5 %zext_ln101_4, %i_0_cast1" [f_b_1/forw_back_LTL.c:101]   --->   Operation 23 'sub' 'sub_ln101' <Predicate = (!icmp_ln99)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.75ns)   --->   "br label %.preheader" [f_b_1/forw_back_LTL.c:100]   --->   Operation 24 'br' <Predicate = (!icmp_ln99)> <Delay = 0.75>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [f_b_1/forw_back_LTL.c:102]   --->   Operation 25 'ret' <Predicate = (icmp_ln99)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.66>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ %j, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 26 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%j_0_cast = zext i2 %j_0 to i5" [f_b_1/forw_back_LTL.c:100]   --->   Operation 27 'zext' 'j_0_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 28 'speclooptripcount' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.51ns)   --->   "%icmp_ln100 = icmp eq i2 %j_0, -1" [f_b_1/forw_back_LTL.c:100]   --->   Operation 29 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.62ns)   --->   "%j = add i2 %j_0, 1" [f_b_1/forw_back_LTL.c:100]   --->   Operation 30 'add' 'j' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln100, label %.loopexit.loopexit, label %1" [f_b_1/forw_back_LTL.c:100]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.87ns)   --->   "%add_ln101 = add i5 %sub_ln101, %j_0_cast" [f_b_1/forw_back_LTL.c:101]   --->   Operation 32 'add' 'add_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i5 %add_ln101 to i32" [f_b_1/forw_back_LTL.c:101]   --->   Operation 33 'sext' 'sext_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i32 %sext_ln101 to i64" [f_b_1/forw_back_LTL.c:101]   --->   Operation 34 'zext' 'zext_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%output_matrix_addr = getelementptr [9 x float]* %output_matrix, i64 0, i64 %zext_ln101" [f_b_1/forw_back_LTL.c:101]   --->   Operation 35 'getelementptr' 'output_matrix_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%input_matrix_addr = getelementptr [9 x float]* %input_matrix, i64 0, i64 %zext_ln101" [f_b_1/forw_back_LTL.c:101]   --->   Operation 36 'getelementptr' 'input_matrix_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (0.79ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_1/forw_back_LTL.c:101]   --->   Operation 37 'load' 'input_matrix_load' <Predicate = (!icmp_ln100)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 38 'br' <Predicate = (icmp_ln100)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.79>
ST_4 : Operation 39 [1/2] (0.79ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_1/forw_back_LTL.c:101]   --->   Operation 39 'load' 'input_matrix_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 8.28>
ST_5 : Operation 40 [3/3] (8.28ns)   --->   "%tmp = fmul float %input_matrix_load, %lr_read" [f_b_1/forw_back_LTL.c:101]   --->   Operation 40 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.28>
ST_6 : Operation 41 [2/3] (8.28ns)   --->   "%tmp = fmul float %input_matrix_load, %lr_read" [f_b_1/forw_back_LTL.c:101]   --->   Operation 41 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.28>
ST_7 : Operation 42 [1/3] (8.28ns)   --->   "%tmp = fmul float %input_matrix_load, %lr_read" [f_b_1/forw_back_LTL.c:101]   --->   Operation 42 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 43 [2/2] (0.79ns)   --->   "%output_matrix_load = load float* %output_matrix_addr, align 4" [f_b_1/forw_back_LTL.c:101]   --->   Operation 43 'load' 'output_matrix_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 8.50>
ST_8 : Operation 44 [1/2] (0.79ns)   --->   "%output_matrix_load = load float* %output_matrix_addr, align 4" [f_b_1/forw_back_LTL.c:101]   --->   Operation 44 'load' 'output_matrix_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 45 [4/4] (7.71ns)   --->   "%tmp_s = fsub float %output_matrix_load, %tmp" [f_b_1/forw_back_LTL.c:101]   --->   Operation 45 'fsub' 'tmp_s' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.71>
ST_9 : Operation 46 [3/4] (7.71ns)   --->   "%tmp_s = fsub float %output_matrix_load, %tmp" [f_b_1/forw_back_LTL.c:101]   --->   Operation 46 'fsub' 'tmp_s' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.71>
ST_10 : Operation 47 [2/4] (7.71ns)   --->   "%tmp_s = fsub float %output_matrix_load, %tmp" [f_b_1/forw_back_LTL.c:101]   --->   Operation 47 'fsub' 'tmp_s' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.50>
ST_11 : Operation 48 [1/4] (7.71ns)   --->   "%tmp_s = fsub float %output_matrix_load, %tmp" [f_b_1/forw_back_LTL.c:101]   --->   Operation 48 'fsub' 'tmp_s' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 49 [1/1] (0.79ns)   --->   "store float %tmp_s, float* %output_matrix_addr, align 4" [f_b_1/forw_back_LTL.c:101]   --->   Operation 49 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "br label %.preheader" [f_b_1/forw_back_LTL.c:100]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ lr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lr_read            (read             ) [ 001111111111]
specmemcore_ln99   (specmemcore      ) [ 000000000000]
br_ln99            (br               ) [ 011111111111]
i_0                (phi              ) [ 001000000000]
i_0_cast1          (zext             ) [ 000000000000]
empty              (speclooptripcount) [ 000000000000]
icmp_ln99          (icmp             ) [ 001111111111]
i                  (add              ) [ 011111111111]
br_ln99            (br               ) [ 000000000000]
shl_ln             (bitconcatenate   ) [ 000000000000]
zext_ln101_4       (zext             ) [ 000000000000]
sub_ln101          (sub              ) [ 000111111111]
br_ln100           (br               ) [ 001111111111]
ret_ln102          (ret              ) [ 000000000000]
j_0                (phi              ) [ 000100000000]
j_0_cast           (zext             ) [ 000000000000]
empty_116          (speclooptripcount) [ 000000000000]
icmp_ln100         (icmp             ) [ 001111111111]
j                  (add              ) [ 001111111111]
br_ln100           (br               ) [ 000000000000]
add_ln101          (add              ) [ 000000000000]
sext_ln101         (sext             ) [ 000000000000]
zext_ln101         (zext             ) [ 000000000000]
output_matrix_addr (getelementptr    ) [ 000011111111]
input_matrix_addr  (getelementptr    ) [ 000010000000]
br_ln0             (br               ) [ 011111111111]
input_matrix_load  (load             ) [ 000001110000]
tmp                (fmul             ) [ 000000001111]
output_matrix_load (load             ) [ 000000000111]
tmp_s              (fsub             ) [ 000000000000]
store_ln101        (store            ) [ 000000000000]
br_ln100           (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_matrix">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_matrix"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_matrix">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_matrix"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_hidden_layer2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="lr_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lr_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="output_matrix_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="32" slack="0"/>
<pin id="42" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_matrix_addr/3 "/>
</bind>
</comp>

<comp id="45" class="1004" name="input_matrix_addr_gep_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="32" slack="0"/>
<pin id="47" dir="0" index="1" bw="1" slack="0"/>
<pin id="48" dir="0" index="2" bw="32" slack="0"/>
<pin id="49" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_matrix_addr/3 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_access_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="4" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="55" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="56" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_matrix_load/3 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="4" slack="4"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_matrix_load/7 store_ln101/11 "/>
</bind>
</comp>

<comp id="63" class="1005" name="i_0_reg_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="2" slack="1"/>
<pin id="65" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="67" class="1004" name="i_0_phi_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="1"/>
<pin id="69" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="2" slack="0"/>
<pin id="71" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="74" class="1005" name="j_0_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="2" slack="1"/>
<pin id="76" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="j_0_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="2" slack="0"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="1" slack="1"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="1"/>
<pin id="88" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="1"/>
<pin id="93" dir="0" index="1" bw="32" slack="4"/>
<pin id="94" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="i_0_cast1_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="2" slack="0"/>
<pin id="97" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_0_cast1/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln99_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="2" slack="0"/>
<pin id="101" dir="0" index="1" bw="2" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="shl_ln_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="0" index="1" bw="2" slack="0"/>
<pin id="114" dir="0" index="2" bw="1" slack="0"/>
<pin id="115" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln101_4_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="0"/>
<pin id="121" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101_4/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="sub_ln101_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="2" slack="0"/>
<pin id="126" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln101/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="j_0_cast_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="2" slack="0"/>
<pin id="131" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_0_cast/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln100_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="0"/>
<pin id="135" dir="0" index="1" bw="2" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="j_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln101_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="1"/>
<pin id="147" dir="0" index="1" bw="2" slack="0"/>
<pin id="148" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="sext_ln101_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln101/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln101_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/3 "/>
</bind>
</comp>

<comp id="160" class="1005" name="lr_read_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="4"/>
<pin id="162" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="lr_read "/>
</bind>
</comp>

<comp id="168" class="1005" name="i_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="0"/>
<pin id="170" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="173" class="1005" name="sub_ln101_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="1"/>
<pin id="175" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln101 "/>
</bind>
</comp>

<comp id="181" class="1005" name="j_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="0"/>
<pin id="183" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="186" class="1005" name="output_matrix_addr_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="4"/>
<pin id="188" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="output_matrix_addr "/>
</bind>
</comp>

<comp id="191" class="1005" name="input_matrix_addr_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="1"/>
<pin id="193" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_addr "/>
</bind>
</comp>

<comp id="196" class="1005" name="input_matrix_load_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_load "/>
</bind>
</comp>

<comp id="201" class="1005" name="tmp_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="206" class="1005" name="output_matrix_load_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_matrix_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="4" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="30" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="0" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="51"><net_src comp="30" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="57"><net_src comp="45" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="63" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="74" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="89"><net_src comp="85" pin="2"/><net_sink comp="58" pin=1"/></net>

<net id="90"><net_src comp="58" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="98"><net_src comp="67" pin="4"/><net_sink comp="95" pin=0"/></net>

<net id="103"><net_src comp="67" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="67" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="67" pin="4"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="122"><net_src comp="111" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="95" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="78" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="78" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="78" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="129" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="153"><net_src comp="145" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="159"><net_src comp="154" pin="1"/><net_sink comp="45" pin=2"/></net>

<net id="163"><net_src comp="32" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="171"><net_src comp="105" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="176"><net_src comp="123" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="184"><net_src comp="139" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="189"><net_src comp="38" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="194"><net_src comp="45" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="199"><net_src comp="52" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="204"><net_src comp="91" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="209"><net_src comp="58" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="85" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_matrix | {11 }
 - Input state : 
	Port: MatrixBackPropagatio.1 : input_matrix | {3 4 }
	Port: MatrixBackPropagatio.1 : output_matrix | {7 8 }
	Port: MatrixBackPropagatio.1 : lr | {1 }
  - Chain level:
	State 1
	State 2
		i_0_cast1 : 1
		icmp_ln99 : 1
		i : 1
		br_ln99 : 2
		shl_ln : 1
		zext_ln101_4 : 2
		sub_ln101 : 3
	State 3
		j_0_cast : 1
		icmp_ln100 : 1
		j : 1
		br_ln100 : 2
		add_ln101 : 2
		sext_ln101 : 3
		zext_ln101 : 4
		output_matrix_addr : 5
		input_matrix_addr : 5
		input_matrix_load : 6
	State 4
	State 5
	State 6
	State 7
	State 8
		tmp_s : 1
	State 9
	State 10
	State 11
		store_ln101 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_85      |    2    |   227   |   214   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_91      |    3    |   128   |   138   |
|----------|---------------------|---------|---------|---------|
|          |       i_fu_105      |    0    |    0    |    9    |
|    add   |       j_fu_139      |    0    |    0    |    9    |
|          |   add_ln101_fu_145  |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|   icmp   |   icmp_ln99_fu_99   |    0    |    0    |    8    |
|          |  icmp_ln100_fu_133  |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|    sub   |   sub_ln101_fu_123  |    0    |    0    |    12   |
|----------|---------------------|---------|---------|---------|
|   read   |  lr_read_read_fu_32 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   i_0_cast1_fu_95   |    0    |    0    |    0    |
|   zext   | zext_ln101_4_fu_119 |    0    |    0    |    0    |
|          |   j_0_cast_fu_129   |    0    |    0    |    0    |
|          |  zext_ln101_fu_154  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|    shl_ln_fu_111    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |  sext_ln101_fu_150  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   355   |   413   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|        i_0_reg_63        |    2   |
|         i_reg_168        |    2   |
| input_matrix_addr_reg_191|    4   |
| input_matrix_load_reg_196|   32   |
|        j_0_reg_74        |    2   |
|         j_reg_181        |    2   |
|      lr_read_reg_160     |   32   |
|output_matrix_addr_reg_186|    4   |
|output_matrix_load_reg_206|   32   |
|     sub_ln101_reg_173    |    5   |
|        tmp_reg_201       |   32   |
+--------------------------+--------+
|           Total          |   149  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_52 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_85    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   72   ||   1.51  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   413  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   149  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   504  |   431  |
+-----------+--------+--------+--------+--------+
