# Introduction to LabVIEW FPGA for RF, Radar, and Electronic Warfare Applications  
## Chapter 5 RF LabVIEW FPGA Case Studies  

*References*  

[1] Cohn, C., “Build vs. Buy: How to Know When You Should Build Custom Software over Canned Solutions,” Forbes Magazine, 2014, https://www.forbes.com/sites/chuckcohn/2014/09/15/build-vs-buy-how-to-know-when-you-should-build-custom-software-over-canned-solutions/?sh=656392dbc371 (see also https://github.com/LVFPGABOOK/Chapter-5-RF-LabVIEW-FPGA-Case-Studies/commit/5da87b5cfc6d9806103ac8155548df88ca603ff1)  
[2] Gilbert, R. J., and D. M. Newbery, “Alternative Entry Paths: The Build or Buy Decision,” Journal of Economics & Management Strategy, Vol. 1, No. 1, 1992, pp. 129–150.  
[3] McGrath, M., Understanding and Applying Product-Platform Strategy, Strategic Publications, 2016, p. 60.  
[4] Nane, R., et al., “A Survey and Evaluation of FPGA High-Level Synthesis Tools,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 35, No. 10, 2016, pp. 1591–1604.  
[5] Bacon, D. F., R. Rabbah, and S. Shukla, “FPGA Programming for the Masses,” Commun. ACM, Vol. 56, No. 4, 2013, pp. 56–63.  
[6] U.S. Department of Defense, Electronic Warfare, Joint Publication 3-13.1, February 8, 2012, p. 144, https://fas.org/irp/doddir/dod/jp3-13-1.pdf.  
[7] Congressional Research Service, Defense Primer: Electronic Warfare, December 30, 2019, p. 3, Art no. IF11118, https://crsreports.congress.gov/product/pdf/IF/IF11118.  
[8] Skolnik, M. I., Introduction to Radar Systems, 3rd ed., Boston, MA: McGraw Hill, 2001.  
[9] Richards, M. A., Fundamentals of Radar Signal Processing, 2nd ed., New York: McGraw-Hill Education, 2014.  
[10] Adamy, D., EW 101: A First Course in Electronic Warfare, Norwood, MA: Artech House, 2001.  
[11] Martone, A. F., et al., “Spectrum Allocation for Noncooperative Radar Coexistence,” IEEE Transactions on Aerospace and Electronic Systems, Vol. 54, No. 1, 2018, pp. 90–105.  
[12] Griffiths, H., et al., Stimson’s Introduction to Airborne Radar, 3rd ed., Edison, NJ: SciTech Publishing, 2014.  
[13] Maxfield, C., The Design Warrior’s Guide to FPGAs: Devices, Tools, and Flows, Boston, MA: Newnes/Elsevier, 2004.  
[14] Richards, M. A., et al., Principles of Modern Radar: Basic Principles, Citeseer, 2010.  
[15] NI, “LabVIEW 2020 FPGA IP Export Utility Readme,” http://www.ni.com/pdf/manuals/378241a.html.  
[16] NI, Introduction to the NI 5840 Second-Generation PXI Vector Signal Transceiver, Corporate White Paper, 2016, http://www.ni.com/pdf/products/us/27332_VST_White_Paper_IA.pdf.  
[17] Singh, S., et al., “Vector Signal Transceiver (VST) in LabVIEW: A Review,” Journal of Telecommunication, Switching Systems and Networks, Vol. 5, No. 1, 2018, pp. 1–5.  
[18] Johnson, E., and R. Verret, “Advancing RF Test with Open FPGAs,” 2012 IEEE AUTOTESTCON Proceedings, Anaheim, CA, September 10–13, 2012, pp. 126–129.  
[19] Wetzel, M., and M. Dewey, “The PXI Standard—A Summary of Updates and Enhancements to the PXI Specifi cations,” AUTOTESTCON 2019, White Paper, September 5, 2019, pp. 1–4.  
[20] Goldsmith, J., et al., “Control and Visualisation of a Software Defi ned Radio System on the Xilinx RFSoC Platform Using the PYNQ Framework,” IEEE Access, Vol. 8, 2020, pp. 129012–129031.  
[21] Cruz, H., R. P. Duarte, and H. Neto, “Embedded Fault-Tolerant Accelerator Architecture for Synthetic-Aperture Radar Backprojection,” Journal of Aerospace Information Systems, Vol. 16, No. 11, 2019, pp. 512–520.  
[22] Manz, B., “The RFSoC Upends the Design Paradigm,” The Journal of Electronic Defense August 2019, pp. 20–24.  
[23] Koch, D., FPGAs for Software Programmers, New York: Springer Science+Business Media, 2015, p. 327.  
[24] Khokhar, A. A., et al., “Heterogeneous Computing: Challenges and Opportunities,” Computer, Vol. 26, No. 6, 1993, pp. 18–27.  
[25] Mittal, S., and J. S. Vetter, “A Survey of CPU-GPU Heterogeneous Computing Techniques,” ACM Comput. Surv., Vol. 47, No. 4, 2015, p. Article 69.  
[26] Rahamneh, S. Z., “Effi cient Hardware/Software Partitioning Techniques for a Cloud-Scale CPU-FPGA Platform,” Ph.D. dissertation, Western Michigan University, April 2020.  
[27] NI, FlexRIO Custom Instrumentation, 2020, p. 20, http://www.ni.com/pdf/product-flyers/flexrio-custom-instrumentation.pdf.  
[28] Verret, R., and S. Thompson, “Custom FPGA-Based Tests with COTS Hardware and Graphical Programming,” 2010 IEEE AUTOTESTCON, September 13–16, 2010, pp. 1–5.  
[29] Lyons, R. G., Understanding Digital Signal Processing, 3rd ed., Upper Saddle River, NJ: Prentice Hall, 2011.  
[30] Algredo-Badillo, I., et al., “An FPGA-Based Analysis of Trade-Offs in the Presence of Ill-Conditioning and Different Precision Levels in Computations,” PLOS ONE, Vol. 15, No. 6, 2020, p. e0234293.  
[31] Radhika, A., K. S. Prasad, and K. K. Rao, “High Performance RNS for QR Decomposition Matrix Inversion Architecture,” Journal of Critical Reviews, Vol. 7, No. 10, 2020, pp. 251–255.  
[32] Jennings, R., and F. De La Cueva, LabVIEW Graphical Programming, 5th ed., New York: McGraw-Hill Education, 2020.  
[33] Oppenheim, A. V., and R. W. Schafer, Discrete-Time Signal Processing. Reading, MA: Addison-Wesley, 2009.  
[34] Födisch, P., et al., “Implementing High-Order FIR Filters in FPGAs,” arXiv preprint arXiv:1610.03360, October 12, 2016, https://arxiv.org/pdf/1610.03360.pdf.  
[35] Lara, S., “A LabVIEW-Based Software Defined Radio for Carrier and Symbol Timing Extraction,” Master thesis, New Mexico State University, 2020. https://search.proquest.com/openview/11d14bb2c55a9ef78d666f883668f618/1?pq-origsite=gscholar&cbl=18750&diss=y  
[36] Harrison, W., “Eating Your Own Dog Food,” IEEE Software, Vol. 23, No. 3, 2006, pp. 5–7.  
[37] Melvin, W. L., and J. Scheer, Principles of Modern Radar: Advanced Techniques, Danvers, MA: Scitech Publishing (in English), 2012, p. 1.  
[38] Keysight Technologies, Real-Time Spectrum Analyzer (RTSA) X-Series Signal Analyzers N9040B/N9030A/N9020A-RT1 & -RT2 Technical Overview, December 1, 2017, p. 16, https://www.keysight.com/us/en/assets/7018-03791/technical-overviews/5991-1748.pdf.  
[39] Rao, D. G., et al., “Design and Realization of Multi-Channel Digital Receivers for Active Phased Array Radar,” 9th International Radar Symposium India 2013, 2013, http://www.radarindia.com/Proceedings%20Archive/IRSI-13/13-FP-184.pdf.  
[40] Carlson, D., “Tile Arrays Accelerate the Evolution to Next-Generation Radar,” Microwave Journal, 2017, p. 22.  
[41] Martinez, D. R., R. A. Bond, and M. M. Vai, High Performance Embedded Computing Handbook: A Systems Perspective. Boca Raton, FL: CRC Press, 2008.  
[42] Miller, L. A., “The Role of FPGAs in the Push to Modern and Ubiquitous Arrays,” Proceedings of the IEEE, Vol. 104, No. 3, 2016, pp. 576–585.  
[43] Baxley, R. J., and R. S. Thompson, “Team Zylinium DARPA Spectrum Collaboration Challenge Radio Design and Implementation,” 2019 IEEE International Symposium on Dynamic Spectrum Access Networks (DySPAN), November 11–14, 2019, pp. 1–6.  
[44] Rosker, M., “Spectrum Collaboration Challenge (SC2),” DARPA, 2020, https://www.darpa.mil/program/spectrum-collaboration-challenge.  
[45] Xu, J., and H. Wang, “Synthetic Aperture Radar Jamming Semi-Physical Simulation System Based on NI PXI Platform,” IEEE 2019 6th Asia-Pacific Conference on Synthetic Aperture Radar (APSAR), 2019, pp. 1–4.  
[46] Gankidi, P. R., “FPGA Accelerator Architecture for Q-Learning and Its Applications in Space Exploration Rovers,” Master’s thesis, Arizona State University, 2006.  
[47] Guerci, J. R., Cognitive Radar: The Knowledge-Aided Fully Adaptive Approach, Norwood, MA: Artech House, 2010.  
[48] Kirk, B., et al., “Development of a Software-Defined Radar,” U.S. Army Research Laboratory, Sensors and Electron Devices Directorate, 2017 (https://apps.dtic.mil/sti/pdfs/AD1040116.pdf).  
[49] Niranjan, R. K., and B. R. Naik, “Approach of Pulse Parameters Measurement Using Digital IQ Method,” International Journal of Information and Electronics Engineering, Vol. 4, No. 1, 2014, p. 31.  
[50] Feiereisel, N., and S. Chaudhary, “Architecting a Multi-GHz Real-Time RF Streaming System,” 2017 47th European Microwave Conference (EuMC), October 10–12, 2017, pp. 751–754.  
[51] Ang, P. S., “DRFM CORDIC Processor and Sea Clutter Modeling for Enhancing Structured False Target Synthesis,” Master’s Thesis, Naval Postgraduate School, Monterey, CA, September 2017, http://hdl.handle.net/10945/56154 (see https://calhoun.nps.edu/bitstream/handle/10945/56154/17Sep_Ang_PakSiang.pdf?sequence=1&isAllowed=y).  
[52] Grubbs, H. L., “Field Programmable Gate Array High Capacity Technology for Radar and Counter-Radar DRFM Signal Processing,” Master thesis, Naval Postgraduate School, Monterey, CA, 2018, https://apps.dtic.mil/dtic/tr/fulltext/u2/1059881.pdf.  
[53] Henrion, J, O. Boisot, R. Baqué, N. Castet, J. Nouvel, O. R. du Plessis, “SETHI:Digital Radar System for Signal Generation and Acquisition,” 2019 International Radar Conference (RADAR), September 23–27, 2019, pp. 1–4.  
