# Hierarchical-Schematic-Entry-with-Multibit-Signals
This project highlights the process of pulling together multiple schematic or Verilog design modules in the schematic capture tool using their symbols. The process includes symbol creation for each design module and module instantiation in the schematic capture tool.
