Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Sep  1 03:25:46 2020
| Host         : amnesia running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_design_analysis -logic_level_distribution -logic_level_dist_paths 5000 -file timing_lldist.rpt
| Design       : sorter
| Device       : xc7a200t
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Logic Level Distribution

1. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+
| End Point Clock | Requirement |  1 |  4 |  5 |
+-----------------+-------------+----+----+----+
| clk             | 4.000ns     | 26 | 48 | 48 |
+-----------------+-------------+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 122 paths


