

================================================================
== Vitis HLS Report for 'digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s'
================================================================
* Date:           Mon Nov 28 16:40:02 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  2.932 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       68|  1.320 us|  1.360 us|   66|   68|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |                                                                               |                                                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
        |                                    Instance                                   |                                Module                               |   min   |   max   |    min   |    max   | min | max |                   Type                   |
        +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |grp_cacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_fu_58           |cacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s           |       31|       32|  0.620 us|  0.640 us|   32|   32|  loop rewind stp(delay=0 clock cycles(s))|
        |grp_writeBackCacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_fu_78  |writeBackCacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s  |       32|       33|  0.640 us|  0.660 us|   32|   32|  loop rewind stp(delay=0 clock cycles(s))|
        +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 5 [1/1] (0.67ns)   --->   "%digitReverseBuff_M_real_V_0 = alloca i64 1" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:393]   --->   Operation 5 'alloca' 'digitReverseBuff_M_real_V_0' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 6 [1/1] (0.67ns)   --->   "%digitReverseBuff_M_real_V_1 = alloca i64 1" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:393]   --->   Operation 6 'alloca' 'digitReverseBuff_M_real_V_1' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 7 [1/1] (0.67ns)   --->   "%digitReverseBuff_M_imag_V_0 = alloca i64 1" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:393]   --->   Operation 7 'alloca' 'digitReverseBuff_M_imag_V_0' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 8 [1/1] (0.67ns)   --->   "%digitReverseBuff_M_imag_V_1 = alloca i64 1" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:393]   --->   Operation 8 'alloca' 'digitReverseBuff_M_imag_V_1' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln398 = call void @cacheDataDR<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >, i27 %p_inData_0_0_0_0_0, i27 %p_inData_0_0_0_0_01, i27 %p_inData_0_1_0_0_0, i27 %p_inData_0_1_0_0_02, i27 %digitReverseBuff_M_real_V_0, i27 %digitReverseBuff_M_real_V_1, i27 %digitReverseBuff_M_imag_V_0, i27 %digitReverseBuff_M_imag_V_1" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:398]   --->   Operation 9 'call' 'call_ln398' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln398 = call void @cacheDataDR<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >, i27 %p_inData_0_0_0_0_0, i27 %p_inData_0_0_0_0_01, i27 %p_inData_0_1_0_0_0, i27 %p_inData_0_1_0_0_02, i27 %digitReverseBuff_M_real_V_0, i27 %digitReverseBuff_M_real_V_1, i27 %digitReverseBuff_M_imag_V_0, i27 %digitReverseBuff_M_imag_V_1" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:398]   --->   Operation 10 'call' 'call_ln398' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln399 = call void @writeBackCacheDataDR<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >, i27 %digitReverseBuff_M_real_V_0, i27 %digitReverseBuff_M_real_V_1, i27 %digitReverseBuff_M_imag_V_0, i27 %digitReverseBuff_M_imag_V_1, i27 %p_outData_0_0_0_0_0, i27 %p_outData_0_0_0_0_03, i27 %p_outData_0_1_0_0_0, i27 %p_outData_0_1_0_0_04" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:399]   --->   Operation 11 'call' 'call_ln399' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inData_0_1_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inData_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inData_0_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inData_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outData_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outData_0_0_0_0_03, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outData_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outData_0_1_0_0_04, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i27 %p_inData_0_1_0_0_0, i27 %p_inData_0_1_0_0_02, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i27 %p_inData_0_0_0_0_0, i27 %p_inData_0_0_0_0_01, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln399 = call void @writeBackCacheDataDR<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >, i27 %digitReverseBuff_M_real_V_0, i27 %digitReverseBuff_M_real_V_1, i27 %digitReverseBuff_M_imag_V_0, i27 %digitReverseBuff_M_imag_V_1, i27 %p_outData_0_0_0_0_0, i27 %p_outData_0_0_0_0_03, i27 %p_outData_0_1_0_0_0, i27 %p_outData_0_1_0_0_04" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:399]   --->   Operation 22 'call' 'call_ln399' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln400 = ret" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:400]   --->   Operation 23 'ret' 'ret_ln400' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_inData_0_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_0_0_0_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_1_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_1_0_0_02]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outData_0_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outData_0_0_0_0_03]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outData_0_1_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outData_0_1_0_0_04]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
digitReverseBuff_M_real_V_0 (alloca       ) [ 00111]
digitReverseBuff_M_real_V_1 (alloca       ) [ 00111]
digitReverseBuff_M_imag_V_0 (alloca       ) [ 00111]
digitReverseBuff_M_imag_V_1 (alloca       ) [ 00111]
call_ln398                  (call         ) [ 00000]
specinterface_ln0           (specinterface) [ 00000]
specinterface_ln0           (specinterface) [ 00000]
specinterface_ln0           (specinterface) [ 00000]
specinterface_ln0           (specinterface) [ 00000]
specinterface_ln0           (specinterface) [ 00000]
specinterface_ln0           (specinterface) [ 00000]
specinterface_ln0           (specinterface) [ 00000]
specinterface_ln0           (specinterface) [ 00000]
specmemcore_ln0             (specmemcore  ) [ 00000]
specmemcore_ln0             (specmemcore  ) [ 00000]
call_ln399                  (call         ) [ 00000]
ret_ln400                   (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_inData_0_0_0_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_inData_0_0_0_0_01">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_0_0_0_01"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_inData_0_1_0_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_1_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_inData_0_1_0_0_02">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_1_0_0_02"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_outData_0_0_0_0_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outData_0_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_outData_0_0_0_0_03">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outData_0_0_0_0_03"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_outData_0_1_0_0_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outData_0_1_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_outData_0_1_0_0_04">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outData_0_1_0_0_04"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cacheDataDR<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="writeBackCacheDataDR<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="digitReverseBuff_M_real_V_0_alloca_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="digitReverseBuff_M_real_V_0/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="digitReverseBuff_M_real_V_1_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="digitReverseBuff_M_real_V_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="digitReverseBuff_M_imag_V_0_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="digitReverseBuff_M_imag_V_0/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="digitReverseBuff_M_imag_V_1_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="digitReverseBuff_M_imag_V_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_cacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="27" slack="0"/>
<pin id="61" dir="0" index="2" bw="27" slack="0"/>
<pin id="62" dir="0" index="3" bw="27" slack="0"/>
<pin id="63" dir="0" index="4" bw="27" slack="0"/>
<pin id="64" dir="0" index="5" bw="27" slack="0"/>
<pin id="65" dir="0" index="6" bw="27" slack="0"/>
<pin id="66" dir="0" index="7" bw="27" slack="0"/>
<pin id="67" dir="0" index="8" bw="27" slack="0"/>
<pin id="68" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln398/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_writeBackCacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="27" slack="2147483647"/>
<pin id="82" dir="0" index="3" bw="27" slack="2147483647"/>
<pin id="83" dir="0" index="4" bw="27" slack="2147483647"/>
<pin id="84" dir="0" index="5" bw="27" slack="0"/>
<pin id="85" dir="0" index="6" bw="27" slack="0"/>
<pin id="86" dir="0" index="7" bw="27" slack="0"/>
<pin id="87" dir="0" index="8" bw="27" slack="0"/>
<pin id="88" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln399/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="16" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="16" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="58" pin=4"/></net>

<net id="74"><net_src comp="42" pin="1"/><net_sink comp="58" pin=5"/></net>

<net id="75"><net_src comp="46" pin="1"/><net_sink comp="58" pin=6"/></net>

<net id="76"><net_src comp="50" pin="1"/><net_sink comp="58" pin=7"/></net>

<net id="77"><net_src comp="54" pin="1"/><net_sink comp="58" pin=8"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="78" pin=5"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="78" pin=6"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="78" pin=7"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="78" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_outData_0_0_0_0_0 | {3 4 }
	Port: p_outData_0_0_0_0_03 | {3 4 }
	Port: p_outData_0_1_0_0_0 | {3 4 }
	Port: p_outData_0_1_0_0_04 | {3 4 }
 - Input state : 
	Port: digitReversedDataReOrder<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> > : p_inData_0_0_0_0_0 | {1 2 }
	Port: digitReversedDataReOrder<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> > : p_inData_0_0_0_0_01 | {1 2 }
	Port: digitReversedDataReOrder<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> > : p_inData_0_1_0_0_0 | {1 2 }
	Port: digitReversedDataReOrder<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> > : p_inData_0_1_0_0_02 | {1 2 }
  - Chain level:
	State 1
		call_ln398 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                Functional Unit                                |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|
|   call   |      grp_cacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_fu_58     |    0    |    11   |   129   |
|          | grp_writeBackCacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_fu_78 |  1.708  |    32   |   167   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                               |  1.708  |    43   |   296   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|

Memories:
+---------------------------+--------+--------+--------+--------+
|                           |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------------+--------+--------+--------+--------+
|digitReverseBuff_M_imag_V_0|    0   |   54   |   14   |    0   |
|digitReverseBuff_M_imag_V_1|    0   |   54   |   14   |    0   |
|digitReverseBuff_M_real_V_0|    0   |   54   |   14   |    0   |
|digitReverseBuff_M_real_V_1|    0   |   54   |   14   |    0   |
+---------------------------+--------+--------+--------+--------+
|           Total           |    0   |   216  |   56   |    0   |
+---------------------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |   43   |   296  |    -   |
|   Memory  |    0   |    -   |   216  |   56   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   259  |   352  |    0   |
+-----------+--------+--------+--------+--------+--------+
