xilinx rtfpga
INFO: [Synth 8-4480] The timing for the instance RocketTile_1i_4/top/U500VC707DevKitSystem_1/coreplex/RocketTile_1/dcache/mshrs/sdq_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RocketTile_1i_4/top/U500VC707DevKitSystem_1/coreplex/RocketTile_1/dcache/meta/T_906_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RocketTile_1i_4/top/U500VC707DevKitSystem_1/coreplex/RocketTile_1/dcache/meta/T_906_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RocketTile_1i_4/top/U500VC707DevKitSystem_1/coreplex/RocketTile_1/dcache/meta/T_906_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RocketTile_1i_4/top/U500VC707DevKitSystem_1/coreplex/RocketTile_1/dcache/meta/T_906_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
