// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "08/15/2023 01:42:10"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Tarea1_SO (
	clk,
	button,
	rst_n,
	switches,
	segm_min,
	segm_ms,
	segm_s);
input 	clk;
input 	button;
input 	rst_n;
input 	[1:0] switches;
output 	[13:0] segm_min;
output 	[13:0] segm_ms;
output 	[13:0] segm_s;

// Design Ports Information
// segm_min[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_min[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_min[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_min[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_min[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_min[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_min[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_min[7]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_min[8]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_min[9]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_min[10]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_min[11]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_min[12]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_min[13]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_ms[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_ms[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_ms[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_ms[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_ms[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_ms[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_ms[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_ms[7]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_ms[8]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_ms[9]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_ms[10]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_ms[11]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_ms[12]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_ms[13]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_s[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_s[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_s[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_s[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_s[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_s[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_s[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_s[7]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_s[8]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_s[9]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_s[10]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_s[11]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_s[12]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segm_s[13]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \rst_n~input_o ;
wire \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \plat|rst_controller|r_sync_rst_chain~1_combout ;
wire \plat|rst_controller|r_sync_rst_chain[2]~DUPLICATE_q ;
wire \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ;
wire \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \plat|rst_controller|always2~0_combout ;
wire \plat|rst_controller|r_early_rst~DUPLICATE_q ;
wire \~GND~combout ;
wire \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~feeder_combout ;
wire \plat|rst_controller|r_sync_rst_chain~0_combout ;
wire \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ;
wire \plat|rst_controller|WideOr0~0_combout ;
wire \plat|rst_controller|r_sync_rst~q ;
wire \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE_q ;
wire \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_1|cpu_0_instruction_master_translator|read_accepted~0_combout ;
wire \plat|mm_interconnect_1|cpu_0_instruction_master_translator|read_accepted~q ;
wire \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|cpu_0|cpu|E_src2[8]~feeder_combout ;
wire \button~input_o ;
wire \plat|button_0|d1_data_in~q ;
wire \plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_src2[10]~feeder_combout ;
wire \plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|F_iw~1_combout ;
wire \plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|D_ctrl_jmp_direct~0_combout ;
wire \plat|cpu_0|cpu|R_ctrl_jmp_direct~q ;
wire \plat|cpu_0|cpu|R_src1~1_combout ;
wire \plat|cpu_0|cpu|F_iw~3_combout ;
wire \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ;
wire \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ;
wire \plat|cpu_0|cpu|D_ctrl_b_is_dst~0_combout ;
wire \plat|cpu_0|cpu|D_dst_regnum[1]~0_combout ;
wire \plat|cpu_0|cpu|Equal0~9_combout ;
wire \plat|cpu_0|cpu|D_dst_regnum[1]~1_combout ;
wire \plat|cpu_0|cpu|F_iw~11_combout ;
wire \plat|cpu_0|cpu|D_dst_regnum[2]~6_combout ;
wire \plat|cpu_0|cpu|D_dst_regnum[2]~7_combout ;
wire \plat|cpu_0|cpu|F_iw~12_combout ;
wire \plat|cpu_0|cpu|D_dst_regnum[4]~2_combout ;
wire \plat|cpu_0|cpu|D_dst_regnum[4]~3_combout ;
wire \plat|cpu_0|cpu|D_iw[31]~feeder_combout ;
wire \plat|cpu_0|cpu|Equal62~3_combout ;
wire \plat|cpu_0|cpu|D_op_rdctl~combout ;
wire \plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ;
wire \plat|cpu_0|cpu|Equal0~1_combout ;
wire \plat|cpu_0|cpu|Equal62~4_combout ;
wire \plat|cpu_0|cpu|Equal62~5_combout ;
wire \plat|cpu_0|cpu|D_ctrl_alu_force_xor~3_combout ;
wire \plat|cpu_0|cpu|D_ctrl_br_cmp~0_combout ;
wire \plat|cpu_0|cpu|Equal0~7_combout ;
wire \plat|cpu_0|cpu|R_ctrl_br_nxt~0_combout ;
wire \plat|cpu_0|cpu|Equal0~2_combout ;
wire \plat|cpu_0|cpu|Equal0~6_combout ;
wire \plat|cpu_0|cpu|Equal0~5_combout ;
wire \plat|cpu_0|cpu|Equal0~8_combout ;
wire \plat|cpu_0|cpu|D_ctrl_br_cmp~1_combout ;
wire \plat|cpu_0|cpu|D_ctrl_br_cmp~2_combout ;
wire \plat|cpu_0|cpu|R_ctrl_br_cmp~q ;
wire \plat|cpu_0|cpu|E_new_inst~q ;
wire \plat|cpu_0|cpu|d_read~q ;
wire \plat|cpu_0|cpu|E_src2[5]~feeder_combout ;
wire \plat|cpu_0|cpu|D_ctrl_shift_rot_right~0_combout ;
wire \plat|cpu_0|cpu|D_ctrl_shift_rot_right~1_combout ;
wire \plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ;
wire \plat|cpu_0|cpu|R_ctrl_br~q ;
wire \plat|cpu_0|cpu|Equal0~4_combout ;
wire \plat|cpu_0|cpu|R_ctrl_br_uncond~q ;
wire \plat|cpu_0|cpu|D_logic_op_raw[1]~0_combout ;
wire \plat|cpu_0|cpu|D_logic_op_raw[0]~1_combout ;
wire \plat|cpu_0|cpu|D_ctrl_hi_imm16~0_combout ;
wire \plat|cpu_0|cpu|R_ctrl_hi_imm16~q ;
wire \plat|cpu_0|cpu|d_writedata[5]~feeder_combout ;
wire \plat|button_0|read_mux_out~0_combout ;
wire \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|segm_min_0|always0~0_combout ;
wire \plat|cpu_0|cpu|d_write~q ;
wire \plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ;
wire \plat|cpu_0|cpu|D_iw[10]~feeder_combout ;
wire \plat|cpu_0|cpu|F_pc[4]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|Add0~46 ;
wire \plat|cpu_0|cpu|Add0~50 ;
wire \plat|cpu_0|cpu|Add0~42 ;
wire \plat|cpu_0|cpu|Add0~38 ;
wire \plat|cpu_0|cpu|Add0~1_sumout ;
wire \plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~q ;
wire \plat|cpu_0|cpu|E_alu_result~1_combout ;
wire \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ;
wire \plat|mm_interconnect_0|cpu_0_data_master_agent|always2~0_combout ;
wire \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1]~0_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result[11]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|D_ctrl_alu_force_xor~0_combout ;
wire \plat|cpu_0|cpu|D_ctrl_alu_force_xor~1_combout ;
wire \plat|cpu_0|cpu|D_ctrl_alu_force_xor~2_combout ;
wire \plat|cpu_0|cpu|D_logic_op[0]~1_combout ;
wire \plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|D_logic_op[1]~0_combout ;
wire \plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|F_iw~10_combout ;
wire \plat|cpu_0|cpu|E_src2[11]~feeder_combout ;
wire \plat|cpu_0|cpu|d_writedata[9]~feeder_combout ;
wire \plat|cpu_0|cpu|D_ctrl_exception~6_combout ;
wire \plat|cpu_0|cpu|Equal0~11_combout ;
wire \plat|cpu_0|cpu|Equal0~12_combout ;
wire \plat|cpu_0|cpu|D_ctrl_exception~4_combout ;
wire \plat|cpu_0|cpu|D_ctrl_exception~1_combout ;
wire \plat|cpu_0|cpu|D_ctrl_retaddr~2_combout ;
wire \plat|cpu_0|cpu|D_ctrl_force_src2_zero~0_combout ;
wire \plat|cpu_0|cpu|Equal62~7_combout ;
wire \plat|cpu_0|cpu|D_ctrl_retaddr~0_combout ;
wire \plat|cpu_0|cpu|Equal0~10_combout ;
wire \plat|cpu_0|cpu|D_ctrl_retaddr~3_combout ;
wire \plat|cpu_0|cpu|D_ctrl_retaddr~1_combout ;
wire \plat|cpu_0|cpu|R_ctrl_retaddr~q ;
wire \plat|cpu_0|cpu|R_src1~0_combout ;
wire \plat|cpu_0|cpu|Add0~2 ;
wire \plat|cpu_0|cpu|Add0~29_sumout ;
wire \plat|cpu_0|cpu|Add0~30 ;
wire \plat|cpu_0|cpu|Add0~25_sumout ;
wire \plat|cpu_0|cpu|F_pc[6]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|Add0~26 ;
wire \plat|cpu_0|cpu|Add0~6 ;
wire \plat|cpu_0|cpu|Add0~21_sumout ;
wire \plat|cpu_0|cpu|av_ld_aligning_data_nxt~0_combout ;
wire \plat|cpu_0|cpu|av_ld_align_cycle_nxt[0]~1_combout ;
wire \plat|cpu_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|av_ld_align_cycle_nxt[1]~0_combout ;
wire \plat|cpu_0|cpu|D_ctrl_mem32~0_combout ;
wire \plat|cpu_0|cpu|D_ctrl_mem16~0_combout ;
wire \plat|cpu_0|cpu|D_ctrl_mem16~1_combout ;
wire \plat|cpu_0|cpu|av_ld_aligning_data_nxt~1_combout ;
wire \plat|cpu_0|cpu|av_ld_aligning_data~q ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[27]~26_combout ;
wire \plat|cpu_0|cpu|E_src2[12]~feeder_combout ;
wire \plat|cpu_0|cpu|d_writedata[13]~feeder_combout ;
wire \plat|cpu_0|cpu|D_ctrl_ld_signed~0_combout ;
wire \plat|cpu_0|cpu|R_ctrl_ld_signed~q ;
wire \plat|cpu_0|cpu|W_alu_result[4]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|router|Equal4~0_combout ;
wire \plat|cpu_0|cpu|E_src2[13]~feeder_combout ;
wire \plat|cpu_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout ;
wire \plat|cpu_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout ;
wire \plat|cpu_0|cpu|R_ctrl_src_imm5_shift_rot~q ;
wire \plat|cpu_0|cpu|Equal62~13_combout ;
wire \plat|cpu_0|cpu|Equal62~12_combout ;
wire \plat|cpu_0|cpu|Equal0~13_combout ;
wire \plat|cpu_0|cpu|D_ctrl_force_src2_zero~2_combout ;
wire \plat|cpu_0|cpu|Equal62~6_combout ;
wire \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ;
wire \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ;
wire \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ;
wire \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ;
wire \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ;
wire \plat|cpu_0|cpu|Equal62~10_combout ;
wire \plat|cpu_0|cpu|Equal62~11_combout ;
wire \plat|cpu_0|cpu|D_ctrl_force_src2_zero~1_combout ;
wire \plat|cpu_0|cpu|D_ctrl_force_src2_zero~3_combout ;
wire \plat|cpu_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_src2[7]~0_combout ;
wire \plat|cpu_0|cpu|E_src2[13]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_src2[11]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|Add0~5_sumout ;
wire \plat|cpu_0|cpu|D_iw[6]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q ;
wire \plat|cpu_0|cpu|D_ctrl_mem8~0_combout ;
wire \plat|cpu_0|cpu|D_ctrl_mem8~1_combout ;
wire \plat|cpu_0|cpu|W_alu_result[7]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|W_alu_result[5]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_logic_result[9]~1_combout ;
wire \plat|cpu_0|cpu|E_alu_result[9]~2_combout ;
wire \plat|cpu_0|cpu|E_src1[29]~0_combout ;
wire \plat|cpu_0|cpu|E_src1[0]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|R_src2_lo[0]~5_combout ;
wire \plat|cpu_0|cpu|Add2~70_cout ;
wire \plat|cpu_0|cpu|Add2~61_sumout ;
wire \plat|cpu_0|cpu|R_ctrl_force_src2_zero~q ;
wire \plat|cpu_0|cpu|R_src2_lo[1]~4_combout ;
wire \plat|cpu_0|cpu|Add2~62 ;
wire \plat|cpu_0|cpu|Add2~53_sumout ;
wire \plat|cpu_0|cpu|E_mem_byte_en[3]~3_combout ;
wire \plat|cpu_0|cpu|E_st_data[31]~7_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~6_combout ;
wire \plat|cpu_0|cpu|E_src2[0]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_logic_result[0]~29_combout ;
wire \plat|cpu_0|cpu|E_alu_result[0]~14_combout ;
wire \plat|cpu_0|cpu|av_ld_rshift8~0_combout ;
wire \plat|cpu_0|cpu|av_ld_byte3_data[7]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|D_ctrl_logic~2_combout ;
wire \plat|cpu_0|cpu|R_src2_use_imm~1_combout ;
wire \plat|cpu_0|cpu|D_ctrl_unsigned_lo_imm16~0_combout ;
wire \plat|cpu_0|cpu|R_ctrl_unsigned_lo_imm16~q ;
wire \plat|cpu_0|cpu|R_src2_hi~1_combout ;
wire \plat|cpu_0|cpu|R_src2_hi[15]~2_combout ;
wire \plat|cpu_0|cpu|E_logic_result[31]~16_combout ;
wire \plat|cpu_0|cpu|Equal0~14_combout ;
wire \plat|cpu_0|cpu|Equal62~2_combout ;
wire \plat|cpu_0|cpu|Equal0~3_combout ;
wire \plat|cpu_0|cpu|E_invert_arith_src_msb~0_combout ;
wire \plat|cpu_0|cpu|E_invert_arith_src_msb~1_combout ;
wire \plat|cpu_0|cpu|E_invert_arith_src_msb~q ;
wire \plat|cpu_0|cpu|F_iw~9_combout ;
wire \plat|cpu_0|cpu|R_src2_hi[14]~15_combout ;
wire \plat|cpu_0|cpu|R_src2_hi[13]~16_combout ;
wire \plat|cpu_0|cpu|R_src2_hi[12]~9_combout ;
wire \plat|cpu_0|cpu|R_src2_hi[10]~13_combout ;
wire \plat|cpu_0|cpu|R_src2_hi[8]~11_combout ;
wire \plat|cpu_0|cpu|R_src2_hi[6]~7_combout ;
wire \plat|cpu_0|cpu|E_src1[21]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|R_src2_hi[5]~8_combout ;
wire \plat|cpu_0|cpu|R_src2_hi[2]~4_combout ;
wire \plat|cpu_0|cpu|R_src2_hi[1]~5_combout ;
wire \plat|cpu_0|cpu|E_src2[15]~feeder_combout ;
wire \plat|cpu_0|cpu|E_src2[14]~feeder_combout ;
wire \plat|cpu_0|cpu|Add2~34 ;
wire \plat|cpu_0|cpu|Add2~9_sumout ;
wire \plat|cpu_0|cpu|F_pc_no_crst_nxt[12]~0_combout ;
wire \plat|cpu_0|cpu|Add0~22 ;
wire \plat|cpu_0|cpu|Add0~17_sumout ;
wire \plat|cpu_0|cpu|F_pc[9]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|Add0~18 ;
wire \plat|cpu_0|cpu|Add0~14 ;
wire \plat|cpu_0|cpu|Add0~34 ;
wire \plat|cpu_0|cpu|Add0~9_sumout ;
wire \plat|cpu_0|cpu|R_src1[14]~4_combout ;
wire \plat|cpu_0|cpu|E_src1[14]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|Add2~10 ;
wire \plat|cpu_0|cpu|Add2~82 ;
wire \plat|cpu_0|cpu|Add2~102 ;
wire \plat|cpu_0|cpu|Add2~98 ;
wire \plat|cpu_0|cpu|Add2~94 ;
wire \plat|cpu_0|cpu|Add2~90 ;
wire \plat|cpu_0|cpu|Add2~86 ;
wire \plat|cpu_0|cpu|Add2~110 ;
wire \plat|cpu_0|cpu|Add2~106 ;
wire \plat|cpu_0|cpu|Add2~126 ;
wire \plat|cpu_0|cpu|Add2~122 ;
wire \plat|cpu_0|cpu|Add2~134 ;
wire \plat|cpu_0|cpu|Add2~130 ;
wire \plat|cpu_0|cpu|Add2~118 ;
wire \plat|cpu_0|cpu|Add2~114 ;
wire \plat|cpu_0|cpu|Add2~78 ;
wire \plat|cpu_0|cpu|Add2~74 ;
wire \plat|cpu_0|cpu|Add2~65_sumout ;
wire \plat|cpu_0|cpu|E_alu_result[31]~18_combout ;
wire \plat|cpu_0|cpu|W_rf_wr_data[31]~16_combout ;
wire \plat|cpu_0|cpu|E_st_data[30]~8_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~7_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result[30]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_logic_result[30]~30_combout ;
wire \plat|cpu_0|cpu|Add2~73_sumout ;
wire \plat|cpu_0|cpu|E_alu_result[30]~31_combout ;
wire \plat|cpu_0|cpu|W_rf_wr_data[30]~29_combout ;
wire \plat|cpu_0|cpu|R_src1[8]~8_combout ;
wire \plat|cpu_0|cpu|E_src1[8]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_shift_rot_result[8]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_logic_result[8]~6_combout ;
wire \plat|cpu_0|cpu|E_alu_result[8]~7_combout ;
wire \plat|cpu_0|cpu|E_st_data[29]~6_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~5_combout ;
wire \plat|cpu_0|cpu|E_logic_result[29]~31_combout ;
wire \plat|cpu_0|cpu|Add2~77_sumout ;
wire \plat|cpu_0|cpu|E_alu_result[29]~32_combout ;
wire \plat|cpu_0|cpu|W_rf_wr_data[29]~30_combout ;
wire \plat|cpu_0|cpu|E_st_data[28]~5_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~4_combout ;
wire \plat|cpu_0|cpu|E_logic_result[28]~23_combout ;
wire \plat|cpu_0|cpu|Add2~113_sumout ;
wire \plat|cpu_0|cpu|E_alu_result[28]~25_combout ;
wire \plat|cpu_0|cpu|W_rf_wr_data[28]~23_combout ;
wire \plat|cpu_0|cpu|R_src2_hi[11]~10_combout ;
wire \plat|cpu_0|cpu|E_logic_result[27]~24_combout ;
wire \plat|cpu_0|cpu|Add2~117_sumout ;
wire \plat|cpu_0|cpu|E_alu_result[27]~26_combout ;
wire \plat|cpu_0|cpu|E_st_data[27]~4_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~3_combout ;
wire \plat|cpu_0|cpu|av_ld_byte3_data[3]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|W_rf_wr_data[27]~24_combout ;
wire \plat|cpu_0|cpu|E_st_data[26]~3_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~2_combout ;
wire \plat|cpu_0|cpu|E_logic_result[26]~27_combout ;
wire \plat|cpu_0|cpu|Add2~129_sumout ;
wire \plat|cpu_0|cpu|E_alu_result[26]~29_combout ;
wire \plat|cpu_0|cpu|W_rf_wr_data[26]~27_combout ;
wire \plat|cpu_0|cpu|R_src2_hi[9]~14_combout ;
wire \plat|cpu_0|cpu|E_src2[25]~feeder_combout ;
wire \plat|cpu_0|cpu|E_logic_result[25]~28_combout ;
wire \plat|cpu_0|cpu|Add2~133_sumout ;
wire \plat|cpu_0|cpu|E_alu_result[25]~30_combout ;
wire \plat|cpu_0|cpu|E_st_data[24]~1_combout ;
wire \plat|cpu_0|cpu|E_st_data[25]~2_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~1_combout ;
wire \plat|cpu_0|cpu|W_rf_wr_data[25]~28_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result[24]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_logic_result[24]~25_combout ;
wire \plat|cpu_0|cpu|Add2~121_sumout ;
wire \plat|cpu_0|cpu|E_alu_result[24]~27_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~0_combout ;
wire \plat|cpu_0|cpu|av_ld_byte3_data[0]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|W_rf_wr_data[24]~25_combout ;
wire \plat|cpu_0|cpu|R_src2_hi[7]~12_combout ;
wire \plat|cpu_0|cpu|E_logic_result[23]~26_combout ;
wire \plat|cpu_0|cpu|Add2~125_sumout ;
wire \plat|cpu_0|cpu|E_alu_result[23]~28_combout ;
wire \plat|cpu_0|cpu|d_writedata[22]~feeder_combout ;
wire \plat|cpu_0|cpu|E_st_data[23]~0_combout ;
wire \plat|cpu_0|cpu|E_mem_byte_en[2]~2_combout ;
wire \plat|cpu_0|cpu|d_writedata[23]~feeder_combout ;
wire \plat|cpu_0|cpu|av_ld_byte2_data_nxt[7]~7_combout ;
wire \plat|cpu_0|cpu|W_rf_wr_data[23]~26_combout ;
wire \plat|cpu_0|cpu|E_logic_result[22]~21_combout ;
wire \plat|cpu_0|cpu|Add2~105_sumout ;
wire \plat|cpu_0|cpu|E_alu_result[22]~23_combout ;
wire \plat|cpu_0|cpu|av_ld_byte2_data_nxt[6]~6_combout ;
wire \plat|cpu_0|cpu|W_rf_wr_data[22]~21_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result[21]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|Add2~109_sumout ;
wire \plat|cpu_0|cpu|E_logic_result[21]~22_combout ;
wire \plat|cpu_0|cpu|E_alu_result[21]~24_combout ;
wire \plat|cpu_0|cpu|d_writedata[20]~feeder_combout ;
wire \plat|cpu_0|cpu|d_writedata[21]~feeder_combout ;
wire \plat|cpu_0|cpu|av_ld_byte2_data_nxt[5]~5_combout ;
wire \plat|cpu_0|cpu|av_ld_byte2_data[5]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|W_rf_wr_data[21]~22_combout ;
wire \plat|cpu_0|cpu|Add2~85_sumout ;
wire \plat|cpu_0|cpu|E_alu_result[20]~17_combout ;
wire \plat|cpu_0|cpu|av_ld_byte2_data_nxt[4]~4_combout ;
wire \plat|cpu_0|cpu|W_rf_wr_data[20]~15_combout ;
wire \plat|cpu_0|cpu|R_src2_hi[3]~3_combout ;
wire \plat|cpu_0|cpu|E_logic_result[19]~17_combout ;
wire \plat|cpu_0|cpu|Add2~89_sumout ;
wire \plat|cpu_0|cpu|E_alu_result[19]~19_combout ;
wire \plat|cpu_0|cpu|W_rf_wr_data[19]~17_combout ;
wire \plat|cpu_0|cpu|Add2~93_sumout ;
wire \plat|cpu_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_logic_result[18]~18_combout ;
wire \plat|cpu_0|cpu|E_alu_result[18]~20_combout ;
wire \plat|cpu_0|cpu|d_writedata[18]~feeder_combout ;
wire \plat|cpu_0|cpu|d_writedata[19]~feeder_combout ;
wire \plat|cpu_0|cpu|av_ld_byte2_data_nxt[2]~2_combout ;
wire \plat|cpu_0|cpu|W_rf_wr_data[18]~18_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result[17]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|Add2~97_sumout ;
wire \plat|cpu_0|cpu|E_logic_result[17]~19_combout ;
wire \plat|cpu_0|cpu|E_alu_result[17]~21_combout ;
wire \plat|cpu_0|cpu|av_ld_byte3_data[1]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|d_writedata[16]~feeder_combout ;
wire \plat|cpu_0|cpu|d_writedata[17]~feeder_combout ;
wire \plat|cpu_0|cpu|av_ld_byte2_data_nxt[1]~1_combout ;
wire \plat|cpu_0|cpu|W_rf_wr_data[17]~19_combout ;
wire \plat|cpu_0|cpu|R_src2_hi[0]~6_combout ;
wire \plat|cpu_0|cpu|E_logic_result[16]~20_combout ;
wire \plat|cpu_0|cpu|Add2~101_sumout ;
wire \plat|cpu_0|cpu|E_alu_result[16]~22_combout ;
wire \plat|cpu_0|cpu|av_ld_byte2_data_nxt[0]~0_combout ;
wire \plat|cpu_0|cpu|W_rf_wr_data[16]~20_combout ;
wire \plat|cpu_0|cpu|R_src1[9]~3_combout ;
wire \plat|cpu_0|cpu|R_src1[7]~9_combout ;
wire \plat|cpu_0|cpu|Add0~37_sumout ;
wire \plat|cpu_0|cpu|D_iw[9]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|R_src1[5]~11_combout ;
wire \plat|cpu_0|cpu|R_src2_lo[4]~1_combout ;
wire \plat|cpu_0|cpu|R_src2_lo[2]~2_combout ;
wire \plat|cpu_0|cpu|Add0~45_sumout ;
wire \plat|cpu_0|cpu|R_src1[2]~13_combout ;
wire \plat|cpu_0|cpu|Add2~54 ;
wire \plat|cpu_0|cpu|Add2~46 ;
wire \plat|cpu_0|cpu|Add2~50 ;
wire \plat|cpu_0|cpu|Add2~42 ;
wire \plat|cpu_0|cpu|Add2~38 ;
wire \plat|cpu_0|cpu|Add2~2 ;
wire \plat|cpu_0|cpu|Add2~30 ;
wire \plat|cpu_0|cpu|Add2~26 ;
wire \plat|cpu_0|cpu|Add2~6 ;
wire \plat|cpu_0|cpu|Add2~22 ;
wire \plat|cpu_0|cpu|Add2~18 ;
wire \plat|cpu_0|cpu|Add2~14 ;
wire \plat|cpu_0|cpu|Add2~33_sumout ;
wire \plat|cpu_0|cpu|F_pc[11]~feeder_combout ;
wire \plat|cpu_0|cpu|Add0~33_sumout ;
wire \plat|cpu_0|cpu|R_src1[13]~10_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result[13]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_logic_result[13]~8_combout ;
wire \plat|cpu_0|cpu|E_alu_result[13]~9_combout ;
wire \plat|mm_interconnect_0|router|Equal0~1_combout ;
wire \plat|mm_interconnect_0|router|Equal4~1_combout ;
wire \plat|mm_interconnect_0|router|src_channel[1]~0_combout ;
wire \plat|mm_interconnect_0|router|Equal0~2_combout ;
wire \plat|ram_0|wren~0_combout ;
wire \plat|cpu_0|cpu|d_writedata[14]~feeder_combout ;
wire \plat|cpu_0|cpu|E_mem_byte_en[1]~1_combout ;
wire \plat|cpu_0|cpu|d_writedata[15]~feeder_combout ;
wire \plat|cpu_0|cpu|av_ld_byte1_data_nxt[7]~1_combout ;
wire \plat|cpu_0|cpu|av_ld_byte0_data[7]~0_combout ;
wire \plat|cpu_0|cpu|av_ld_byte1_data_en~0_combout ;
wire \plat|cpu_0|cpu|av_ld_byte1_data[7]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_src2[15]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_logic_result[15]~13_combout ;
wire \plat|cpu_0|cpu|Add2~81_sumout ;
wire \plat|cpu_0|cpu|E_alu_result[15]~16_combout ;
wire \plat|cpu_0|cpu|W_rf_wr_data[15]~14_combout ;
wire \plat|segm_s_0|data_out[7]~feeder_combout ;
wire \plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|segm_s_0|always0~0_combout ;
wire \plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~DUPLICATE_q ;
wire \plat|segm_s_0|always0~3_combout ;
wire \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|segm_s_0_s1_translator|av_waitrequest_generated~0_combout ;
wire \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter~0_combout ;
wire \plat|segm_s_0|always0~1_combout ;
wire \plat|segm_s_0|always0~2_combout ;
wire \plat|segm_ms_0|always0~3_combout ;
wire \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_waitrequest_generated~0_combout ;
wire \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ;
wire \plat|segm_ms_0|always0~1_combout ;
wire \plat|segm_ms_0|always0~0_combout ;
wire \plat|segm_ms_0|always0~2_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[7]~9_combout ;
wire \plat|cpu_0|cpu|E_mem_byte_en~0_combout ;
wire \plat|cpu_0|cpu|av_fill_bit~0_combout ;
wire \plat|cpu_0|cpu|av_ld_byte1_data_nxt[6]~0_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result[14]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_logic_result[14]~2_combout ;
wire \plat|cpu_0|cpu|E_alu_result[14]~3_combout ;
wire \plat|cpu_0|cpu|W_rf_wr_data[14]~13_combout ;
wire \plat|segm_s_0|data_out[13]~feeder_combout ;
wire \plat|cpu_0|cpu|av_ld_byte1_data_nxt[5]~7_combout ;
wire \plat|rst_controller|r_early_rst~q ;
wire \plat|cpu_0|cpu|d_writedata[12]~feeder_combout ;
wire \plat|cpu_0|cpu|av_ld_byte1_data_nxt[5]~8_combout ;
wire \plat|cpu_0|cpu|W_rf_wr_data[13]~12_combout ;
wire \plat|cpu_0|cpu|Add2~13_sumout ;
wire \plat|cpu_0|cpu|F_pc[10]~feeder_combout ;
wire \plat|cpu_0|cpu|Add0~13_sumout ;
wire \plat|cpu_0|cpu|R_src1[12]~5_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result[12]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_logic_result[12]~3_combout ;
wire \plat|cpu_0|cpu|E_alu_result[12]~4_combout ;
wire \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[12]~feeder_combout ;
wire \plat|segm_ms_0|data_out[12]~feeder_combout ;
wire \plat|cpu_0|cpu|av_ld_byte1_data_nxt[4]~6_combout ;
wire \plat|cpu_0|cpu|av_ld_byte1_data_nxt[4]~12_combout ;
wire \plat|cpu_0|cpu|W_rf_wr_data[12]~11_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[28]~25_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[29]~31_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[30]~19_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[31]~17_combout ;
wire \plat|cpu_0|cpu|D_ctrl_shift_rot~0_combout ;
wire \plat|cpu_0|cpu|Equal62~0_combout ;
wire \plat|cpu_0|cpu|D_ctrl_shift_logical~0_combout ;
wire \plat|cpu_0|cpu|R_ctrl_shift_logical~q ;
wire \plat|cpu_0|cpu|Equal62~1_combout ;
wire \plat|cpu_0|cpu|R_ctrl_rot_right_nxt~combout ;
wire \plat|cpu_0|cpu|R_ctrl_rot_right~q ;
wire \plat|cpu_0|cpu|E_shift_rot_fill_bit~0_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[0]~15_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result[0]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[1]~14_combout ;
wire \plat|cpu_0|cpu|E_src2[1]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_logic_result[1]~14_combout ;
wire \plat|cpu_0|cpu|E_alu_result[1]~15_combout ;
wire \plat|cpu_0|cpu|W_alu_result[1]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|LessThan0~0_combout ;
wire \plat|cpu_0|cpu|av_ld_byte2_data_nxt[3]~3_combout ;
wire \plat|cpu_0|cpu|d_writedata[11]~feeder_combout ;
wire \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[11]~feeder_combout ;
wire \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[11]~feeder_combout ;
wire \plat|segm_ms_0|data_out[11]~feeder_combout ;
wire \plat|cpu_0|cpu|av_ld_byte1_data_nxt[3]~5_combout ;
wire \plat|cpu_0|cpu|d_writedata[10]~feeder_combout ;
wire \plat|cpu_0|cpu|av_ld_byte1_data_nxt[3]~16_combout ;
wire \plat|cpu_0|cpu|av_ld_byte1_data[3]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|W_rf_wr_data[11]~10_combout ;
wire \plat|cpu_0|cpu|R_src1[10]~7_combout ;
wire \plat|cpu_0|cpu|E_src1[10]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_shift_rot_result[10]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_logic_result[10]~5_combout ;
wire \plat|cpu_0|cpu|E_alu_result[10]~6_combout ;
wire \plat|cpu_0|cpu|av_ld_byte1_data_nxt[2]~4_combout ;
wire \plat|cpu_0|cpu|av_ld_byte1_data_nxt[2]~20_combout ;
wire \plat|cpu_0|cpu|W_rf_wr_data[10]~9_combout ;
wire \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[9]~feeder_combout ;
wire \plat|segm_ms_0|data_out[9]~feeder_combout ;
wire \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[9]~feeder_combout ;
wire \plat|cpu_0|cpu|av_ld_byte1_data_nxt[1]~3_combout ;
wire \plat|cpu_0|cpu|d_writedata[8]~feeder_combout ;
wire \plat|cpu_0|cpu|av_ld_byte1_data_nxt[1]~24_combout ;
wire \plat|cpu_0|cpu|W_rf_wr_data[9]~8_combout ;
wire \plat|cpu_0|cpu|E_logic_result[11]~4_combout ;
wire \plat|cpu_0|cpu|E_alu_result[11]~5_combout ;
wire \plat|mm_interconnect_0|router|Equal0~0_combout ;
wire \plat|mm_interconnect_0|router|Equal1~0_combout ;
wire \plat|mm_interconnect_0|router|always1~1_combout ;
wire \plat|mm_interconnect_0|switches_0_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter~2_combout ;
wire \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1]~1_combout ;
wire \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter~3_combout ;
wire \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|router|Equal0~3_combout ;
wire \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~2_combout ;
wire \plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout ;
wire \plat|mm_interconnect_0|ram_0_s1_agent|cp_ready~0_combout ;
wire \plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ;
wire \plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout ;
wire \plat|mm_interconnect_0|router|src_channel[1]~1_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|timer_0|period_l_wr_strobe~0_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout ;
wire \plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout ;
wire \plat|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~0_combout ;
wire \plat|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q ;
wire \plat|mm_interconnect_0|router|always1~0_combout ;
wire \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|router|src_channel[0]~2_combout ;
wire \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|cpu_0|cpu|av_ld_byte2_data[0]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|av_ld_byte1_data_nxt[0]~2_combout ;
wire \plat|cpu_0|cpu|av_ld_byte1_data_nxt[0]~28_combout ;
wire \plat|cpu_0|cpu|W_rf_wr_data[8]~7_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result[25]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[26]~29_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[25]~30_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[24]~27_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[23]~28_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[22]~23_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result[22]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[21]~24_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[20]~21_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[19]~22_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[18]~20_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[17]~18_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[16]~16_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result[16]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[15]~13_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result[15]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[14]~2_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[13]~8_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[12]~3_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[11]~4_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[10]~5_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[9]~1_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[8]~6_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[7]~7_combout ;
wire \plat|cpu_0|cpu|E_logic_result[7]~7_combout ;
wire \plat|cpu_0|cpu|E_alu_result[7]~8_combout ;
wire \plat|cpu_0|cpu|W_rf_wr_data[7]~6_combout ;
wire \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[6]~feeder_combout ;
wire \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[6]~feeder_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[6]~8_combout ;
wire \plat|cpu_0|cpu|W_rf_wr_data[6]~5_combout ;
wire \plat|cpu_0|cpu|R_src1[6]~2_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[5]~9_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[6]~0_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result[6]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_logic_result[6]~0_combout ;
wire \plat|cpu_0|cpu|E_alu_result[6]~0_combout ;
wire \plat|cpu_0|cpu|W_alu_result[6]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|router|Equal1~1_combout ;
wire \plat|segm_min_0|always0~1_combout ;
wire \plat|segm_s_0|data_out[5]~feeder_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[5]~7_combout ;
wire \plat|cpu_0|cpu|W_rf_wr_data[5]~4_combout ;
wire \plat|cpu_0|cpu|d_writedata[4]~feeder_combout ;
wire \plat|segm_min_0|data_out[4]~DUPLICATE_q ;
wire \plat|segm_s_0|data_out[4]~feeder_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[4]~6_combout ;
wire \plat|cpu_0|cpu|W_rf_wr_data[4]~3_combout ;
wire \plat|cpu_0|cpu|R_src2_hi[4]~0_combout ;
wire \plat|cpu_0|cpu|E_logic_result[20]~15_combout ;
wire \plat|cpu_0|cpu|Equal127~0_combout ;
wire \plat|cpu_0|cpu|Equal127~1_combout ;
wire \plat|cpu_0|cpu|E_logic_result[2]~11_combout ;
wire \plat|cpu_0|cpu|E_logic_result[4]~10_combout ;
wire \plat|cpu_0|cpu|Equal127~2_combout ;
wire \plat|cpu_0|cpu|Equal127~3_combout ;
wire \plat|cpu_0|cpu|E_src2[3]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_logic_result[3]~12_combout ;
wire \plat|cpu_0|cpu|Equal127~5_combout ;
wire \plat|cpu_0|cpu|Equal127~4_combout ;
wire \plat|cpu_0|cpu|Equal127~6_combout ;
wire \plat|cpu_0|cpu|Equal127~7_combout ;
wire \plat|cpu_0|cpu|Add2~66 ;
wire \plat|cpu_0|cpu|Add2~57_sumout ;
wire \plat|cpu_0|cpu|E_cmp_result~0_combout ;
wire \plat|cpu_0|cpu|W_cmp_result~DUPLICATE_q ;
wire \plat|cpu_0|cpu|Equal62~9_combout ;
wire \plat|cpu_0|cpu|D_ctrl_uncond_cti_non_br~0_combout ;
wire \plat|cpu_0|cpu|D_ctrl_uncond_cti_non_br~1_combout ;
wire \plat|cpu_0|cpu|R_ctrl_uncond_cti_non_br~q ;
wire \plat|cpu_0|cpu|F_pc_sel_nxt~0_combout ;
wire \plat|cpu_0|cpu|F_pc_sel_nxt.10~1_combout ;
wire \plat|cpu_0|cpu|F_pc[1]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|Add0~49_sumout ;
wire \plat|cpu_0|cpu|R_src1[3]~14_combout ;
wire \plat|cpu_0|cpu|E_src1[3]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_shift_rot_result[3]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[2]~11_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[3]~12_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_result_nxt[4]~10_combout ;
wire \plat|cpu_0|cpu|E_alu_result[4]~11_combout ;
wire \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|segm_ms_0|data_out[3]~feeder_combout ;
wire \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[3]~feeder_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[3]~5_combout ;
wire \plat|cpu_0|cpu|W_rf_wr_data[3]~2_combout ;
wire \plat|cpu_0|cpu|E_src2[5]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_logic_result[5]~9_combout ;
wire \plat|cpu_0|cpu|Add2~37_sumout ;
wire \plat|cpu_0|cpu|E_alu_result[5]~10_combout ;
wire \plat|mm_interconnect_0|router|Equal2~0_combout ;
wire \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout ;
wire \plat|mm_interconnect_0|rsp_mux|WideOr1~combout ;
wire \plat|cpu_0|cpu|d_read_nxt~combout ;
wire \plat|cpu_0|cpu|d_read~DUPLICATE_q ;
wire \plat|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~0_combout ;
wire \plat|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~q ;
wire \plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1_combout ;
wire \plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout ;
wire \plat|mm_interconnect_0|cmd_demux|WideOr0~combout ;
wire \plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~0_combout ;
wire \plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q ;
wire \plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~0_combout ;
wire \plat|cpu_0|cpu|D_ctrl_st~0_combout ;
wire \plat|cpu_0|cpu|R_ctrl_st~q ;
wire \plat|cpu_0|cpu|d_write_nxt~0_combout ;
wire \plat|cpu_0|cpu|E_st_stall~combout ;
wire \plat|cpu_0|cpu|d_write~DUPLICATE_q ;
wire \plat|mm_interconnect_0|segm_min_0_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter[0]~0_combout ;
wire \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter~2_combout ;
wire \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[2]~4_combout ;
wire \plat|cpu_0|cpu|W_rf_wr_data[2]~1_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[1]~3_combout ;
wire \switches[1]~input_o ;
wire \plat|timer_0|counter_is_running~feeder_combout ;
wire \plat|timer_0|counter_is_running~q ;
wire \plat|timer_0|read_mux_out[1]~1_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[1]~2_combout ;
wire \plat|cpu_0|cpu|D_iw[10]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_control_rd_data[1]~0_combout ;
wire \plat|cpu_0|cpu|Equal62~14_combout ;
wire \plat|cpu_0|cpu|D_op_wrctl~combout ;
wire \plat|cpu_0|cpu|R_ctrl_wrctl_inst~q ;
wire \plat|cpu_0|cpu|D_iw[8]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|Equal133~0_combout ;
wire \plat|cpu_0|cpu|W_ienable_reg_nxt~0_combout ;
wire \plat|button_0|always1~0_combout ;
wire \plat|button_0|irq_mask~0_combout ;
wire \plat|button_0|irq_mask~q ;
wire \plat|cpu_0|cpu|W_ipending_reg_nxt~0_combout ;
wire \plat|cpu_0|cpu|E_control_rd_data[1]~2_combout ;
wire \plat|cpu_0|cpu|W_rf_wr_data[1]~0_combout ;
wire \plat|cpu_0|cpu|R_src1[11]~6_combout ;
wire \plat|cpu_0|cpu|Add2~17_sumout ;
wire \plat|cpu_0|cpu|F_pc[9]~feeder_combout ;
wire \plat|cpu_0|cpu|F_iw~8_combout ;
wire \plat|cpu_0|cpu|D_ctrl_exception~5_combout ;
wire \plat|cpu_0|cpu|D_ctrl_exception~0_combout ;
wire \plat|cpu_0|cpu|D_dst_regnum[0]~8_combout ;
wire \plat|cpu_0|cpu|D_dst_regnum[0]~9_combout ;
wire \plat|cpu_0|cpu|Add2~21_sumout ;
wire \plat|cpu_0|cpu|F_pc[8]~feeder_combout ;
wire \plat|cpu_0|cpu|F_iw~6_combout ;
wire \plat|cpu_0|cpu|E_src2[9]~feeder_combout ;
wire \plat|cpu_0|cpu|Add2~5_sumout ;
wire \plat|cpu_0|cpu|F_pc[7]~feeder_combout ;
wire \plat|cpu_0|cpu|F_iw~7_combout ;
wire \plat|cpu_0|cpu|D_ctrl_shift_rot~1_combout ;
wire \plat|cpu_0|cpu|D_ctrl_shift_rot~2_combout ;
wire \plat|cpu_0|cpu|R_ctrl_shift_rot~q ;
wire \plat|cpu_0|cpu|E_shift_rot_result[2]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_alu_result[2]~12_combout ;
wire \plat|button_0|d2_data_in~q ;
wire \plat|button_0|edge_capture~0_combout ;
wire \plat|button_0|edge_capture~q ;
wire \plat|button_0|read_mux_out~1_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ;
wire \plat|timer_0|force_reload~0_combout ;
wire \plat|timer_0|force_reload~1_combout ;
wire \plat|timer_0|force_reload~q ;
wire \plat|timer_0|Add0~21_sumout ;
wire \plat|timer_0|internal_counter~5_combout ;
wire \plat|timer_0|counter_is_running~DUPLICATE_q ;
wire \plat|timer_0|always0~0_combout ;
wire \plat|timer_0|Add0~22 ;
wire \plat|timer_0|Add0~17_sumout ;
wire \plat|timer_0|internal_counter~4_combout ;
wire \plat|timer_0|Add0~18 ;
wire \plat|timer_0|Add0~13_sumout ;
wire \plat|timer_0|internal_counter~3_combout ;
wire \plat|timer_0|Add0~14 ;
wire \plat|timer_0|Add0~9_sumout ;
wire \plat|timer_0|internal_counter~2_combout ;
wire \plat|timer_0|Add0~10 ;
wire \plat|timer_0|Add0~5_sumout ;
wire \plat|timer_0|internal_counter~1_combout ;
wire \plat|timer_0|Add0~6 ;
wire \plat|timer_0|Add0~61_sumout ;
wire \plat|timer_0|internal_counter~15_combout ;
wire \plat|timer_0|Add0~62 ;
wire \plat|timer_0|Add0~57_sumout ;
wire \plat|timer_0|internal_counter~14_combout ;
wire \plat|timer_0|Add0~58 ;
wire \plat|timer_0|Add0~53_sumout ;
wire \plat|timer_0|internal_counter~13_combout ;
wire \plat|timer_0|internal_counter[7]~feeder_combout ;
wire \plat|timer_0|internal_counter[7]~DUPLICATE_q ;
wire \plat|timer_0|Add0~54 ;
wire \plat|timer_0|Add0~49_sumout ;
wire \plat|timer_0|internal_counter~12_combout ;
wire \plat|timer_0|Add0~50 ;
wire \plat|timer_0|Add0~45_sumout ;
wire \plat|timer_0|internal_counter~11_combout ;
wire \plat|timer_0|Add0~46 ;
wire \plat|timer_0|Add0~1_sumout ;
wire \plat|timer_0|internal_counter~0_combout ;
wire \plat|timer_0|Add0~2 ;
wire \plat|timer_0|Add0~41_sumout ;
wire \plat|timer_0|internal_counter~10_combout ;
wire \plat|timer_0|Add0~42 ;
wire \plat|timer_0|Add0~37_sumout ;
wire \plat|timer_0|internal_counter~9_combout ;
wire \plat|timer_0|Add0~38 ;
wire \plat|timer_0|Add0~33_sumout ;
wire \plat|timer_0|internal_counter~8_combout ;
wire \plat|timer_0|Add0~34 ;
wire \plat|timer_0|Add0~29_sumout ;
wire \plat|timer_0|internal_counter~7_combout ;
wire \plat|timer_0|internal_counter[14]~DUPLICATE_q ;
wire \plat|timer_0|Add0~30 ;
wire \plat|timer_0|Add0~25_sumout ;
wire \plat|timer_0|internal_counter~6_combout ;
wire \plat|timer_0|Equal0~1_combout ;
wire \plat|timer_0|Equal0~0_combout ;
wire \plat|timer_0|internal_counter[9]~DUPLICATE_q ;
wire \plat|timer_0|Equal0~2_combout ;
wire \plat|timer_0|Equal0~3_combout ;
wire \plat|timer_0|delayed_unxcounter_is_zeroxx0~q ;
wire \plat|timer_0|timeout_occurred~0_combout ;
wire \plat|timer_0|timeout_occurred~q ;
wire \plat|timer_0|read_mux_out[0]~0_combout ;
wire \plat|segm_ms_0|data_out[0]~feeder_combout ;
wire \switches[0]~input_o ;
wire \plat|switches_0|readdata[0]~feeder_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ;
wire \plat|cpu_0|cpu|Equal134~0_combout ;
wire \plat|cpu_0|cpu|E_control_rd_data[0]~1_combout ;
wire \plat|cpu_0|cpu|Equal133~1_combout ;
wire \plat|cpu_0|cpu|D_ctrl_exception~2_combout ;
wire \plat|cpu_0|cpu|D_ctrl_exception~3_combout ;
wire \plat|cpu_0|cpu|R_ctrl_exception~q ;
wire \plat|cpu_0|cpu|Equal132~0_combout ;
wire \plat|cpu_0|cpu|W_status_reg_pie_inst_nxt~0_combout ;
wire \plat|cpu_0|cpu|W_bstatus_reg_inst_nxt~0_combout ;
wire \plat|cpu_0|cpu|W_bstatus_reg~q ;
wire \plat|cpu_0|cpu|W_status_reg_pie_inst_nxt~1_combout ;
wire \plat|cpu_0|cpu|W_status_reg_pie~q ;
wire \plat|cpu_0|cpu|W_estatus_reg_inst_nxt~0_combout ;
wire \plat|cpu_0|cpu|W_estatus_reg~q ;
wire \plat|cpu_0|cpu|E_control_rd_data[0]~3_combout ;
wire \plat|cpu_0|cpu|W_cmp_result~q ;
wire \plat|cpu_0|cpu|W_rf_wr_data[0]~31_combout ;
wire \plat|cpu_0|cpu|Add2~25_sumout ;
wire \plat|cpu_0|cpu|F_pc[6]~feeder_combout ;
wire \plat|cpu_0|cpu|F_iw~4_combout ;
wire \plat|cpu_0|cpu|E_src2[7]~feeder_combout ;
wire \plat|cpu_0|cpu|Add2~29_sumout ;
wire \plat|cpu_0|cpu|F_pc[5]~feeder_combout ;
wire \plat|cpu_0|cpu|F_pc[5]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|E_src2[6]~feeder_combout ;
wire \plat|cpu_0|cpu|Add2~1_sumout ;
wire \plat|cpu_0|cpu|F_pc[4]~feeder_combout ;
wire \plat|cpu_0|cpu|F_iw~5_combout ;
wire \plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|Equal62~8_combout ;
wire \plat|cpu_0|cpu|R_ctrl_break_nxt~combout ;
wire \plat|cpu_0|cpu|R_ctrl_break~q ;
wire \plat|cpu_0|cpu|R_ctrl_exception~DUPLICATE_q ;
wire \plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout ;
wire \plat|cpu_0|cpu|F_pc_no_crst_nxt[3]~1_combout ;
wire \plat|cpu_0|cpu|Add0~41_sumout ;
wire \plat|cpu_0|cpu|R_src1[4]~12_combout ;
wire \plat|cpu_0|cpu|Add2~41_sumout ;
wire \plat|cpu_0|cpu|F_pc[2]~feeder_combout ;
wire \plat|cpu_0|cpu|F_iw~2_combout ;
wire \plat|cpu_0|cpu|D_iw[3]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|D_ctrl_logic~0_combout ;
wire \plat|cpu_0|cpu|D_ctrl_logic~1_combout ;
wire \plat|cpu_0|cpu|R_ctrl_logic~q ;
wire \plat|cpu_0|cpu|E_alu_result[3]~13_combout ;
wire \plat|timer_0|control_register~0_combout ;
wire \plat|timer_0|control_register~q ;
wire \plat|timer_0|timeout_occurred~DUPLICATE_q ;
wire \plat|cpu_0|cpu|W_ipending_reg_nxt~1_combout ;
wire \plat|cpu_0|cpu|W_ipending_reg[0]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|intr_req~0_combout ;
wire \plat|cpu_0|cpu|F_iw~0_combout ;
wire \plat|cpu_0|cpu|D_ctrl_ld~0_combout ;
wire \plat|cpu_0|cpu|R_ctrl_ld~q ;
wire \plat|cpu_0|cpu|av_ld_waiting_for_data~q ;
wire \plat|cpu_0|cpu|av_ld_waiting_for_data_nxt~0_combout ;
wire \plat|cpu_0|cpu|E_stall~0_combout ;
wire \plat|cpu_0|cpu|E_valid_from_R~0_combout ;
wire \plat|cpu_0|cpu|E_valid_from_R~q ;
wire \plat|cpu_0|cpu|E_shift_rot_cnt[0]~feeder_combout ;
wire \plat|cpu_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout ;
wire \plat|cpu_0|cpu|Add3~3_combout ;
wire \plat|cpu_0|cpu|Add3~2_combout ;
wire \plat|cpu_0|cpu|Add3~1_combout ;
wire \plat|cpu_0|cpu|E_stall~1_combout ;
wire \plat|cpu_0|cpu|Add3~0_combout ;
wire \plat|cpu_0|cpu|E_stall~2_combout ;
wire \plat|cpu_0|cpu|W_valid~0_combout ;
wire \plat|cpu_0|cpu|W_valid~q ;
wire \plat|cpu_0|cpu|i_read_nxt~0_combout ;
wire \plat|cpu_0|cpu|i_read~q ;
wire \plat|cpu_0|cpu|F_valid~0_combout ;
wire \plat|cpu_0|cpu|D_valid~q ;
wire \plat|cpu_0|cpu|R_valid~q ;
wire \plat|cpu_0|cpu|R_src2_use_imm~5_combout ;
wire \plat|cpu_0|cpu|R_src2_use_imm~0_combout ;
wire \plat|cpu_0|cpu|R_src2_use_imm~q ;
wire \plat|cpu_0|cpu|R_ctrl_src_imm5_shift_rot~DUPLICATE_q ;
wire \plat|cpu_0|cpu|R_src2_lo~0_combout ;
wire \plat|cpu_0|cpu|R_src2_lo[3]~3_combout ;
wire \plat|cpu_0|cpu|Add2~49_sumout ;
wire \plat|cpu_0|cpu|F_pc[1]~feeder_combout ;
wire \plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ;
wire \plat|cpu_0|cpu|D_ctrl_alu_subtract~2_combout ;
wire \plat|cpu_0|cpu|D_ctrl_alu_subtract~0_combout ;
wire \plat|cpu_0|cpu|D_ctrl_alu_subtract~1_combout ;
wire \plat|cpu_0|cpu|E_alu_sub~0_combout ;
wire \plat|cpu_0|cpu|E_alu_sub~q ;
wire \plat|cpu_0|cpu|Add2~45_sumout ;
wire \plat|cpu_0|cpu|F_pc[0]~feeder_combout ;
wire \plat|cpu_0|cpu|Equal0~0_combout ;
wire \plat|cpu_0|cpu|D_dst_regnum[3]~4_combout ;
wire \plat|cpu_0|cpu|D_dst_regnum[3]~5_combout ;
wire \plat|cpu_0|cpu|D_wr_dst_reg~0_combout ;
wire \plat|cpu_0|cpu|D_wr_dst_reg~combout ;
wire \plat|cpu_0|cpu|R_wr_dst_reg~q ;
wire \plat|cpu_0|cpu|W_rf_wren~combout ;
wire \plat|segm_min_0|data_out[1]~DUPLICATE_q ;
wire \plat|segm_min_0|data_out[8]~DUPLICATE_q ;
wire [31:0] \plat|cpu_0|cpu|d_writedata ;
wire [0:0] \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg ;
wire [31:0] \plat|cpu_0|cpu|W_alu_result ;
wire [31:0] \plat|cpu_0|cpu|W_ienable_reg ;
wire [0:0] \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg ;
wire [3:0] \plat|rst_controller|r_sync_rst_chain ;
wire [31:0] \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b ;
wire [31:0] \plat|rom_0|the_altsyncram|auto_generated|q_a ;
wire [1:0] \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used ;
wire [13:0] \plat|segm_min_0|data_out ;
wire [31:0] \plat|cpu_0|cpu|D_iw ;
wire [1:0] \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter ;
wire [31:0] \plat|cpu_0|cpu|E_shift_rot_result ;
wire [31:0] \plat|cpu_0|cpu|E_src2 ;
wire [0:0] \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg ;
wire [13:0] \plat|segm_ms_0|data_out ;
wire [4:0] \plat|cpu_0|cpu|E_shift_rot_cnt ;
wire [15:0] \plat|timer_0|readdata ;
wire [31:0] \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre ;
wire [7:0] \plat|cpu_0|cpu|av_ld_byte0_data ;
wire [31:0] \plat|cpu_0|cpu|E_src1 ;
wire [31:0] \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre ;
wire [31:0] \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre ;
wire [31:0] \plat|cpu_0|cpu|W_ipending_reg ;
wire [31:0] \plat|ram_0|the_altsyncram|auto_generated|q_a ;
wire [15:0] \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre ;
wire [12:0] \plat|cpu_0|cpu|F_pc ;
wire [31:0] \plat|switches_0|readdata ;
wire [15:0] \plat|timer_0|internal_counter ;
wire [1:0] \plat|cpu_0|cpu|av_ld_align_cycle ;
wire [31:0] \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b ;
wire [7:0] \plat|cpu_0|cpu|av_ld_byte3_data ;
wire [13:0] \plat|segm_s_0|data_out ;
wire [1:0] \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter ;
wire [3:0] \plat|cpu_0|cpu|d_byteenable ;
wire [1:0] \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter ;
wire [7:0] \plat|cpu_0|cpu|av_ld_byte2_data ;
wire [1:0] \plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used ;
wire [31:0] \plat|mm_interconnect_0|switches_0_s1_translator|av_readdata_pre ;
wire [1:0] \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter ;
wire [31:0] \plat|cpu_0|cpu|W_control_rd_data ;
wire [4:0] \plat|rst_controller|altera_reset_synchronizer_int_chain ;
wire [0:0] \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg ;
wire [1:0] \plat|cpu_0|cpu|R_logic_op ;
wire [1:0] \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used ;
wire [31:0] \plat|button_0|readdata ;
wire [1:0] \plat|cpu_0|cpu|R_compare_op ;
wire [1:0] \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter ;
wire [1:0] \plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter ;
wire [0:0] \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg ;
wire [1:0] \plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used ;
wire [88:0] \plat|mm_interconnect_0|rsp_mux|src_data ;
wire [1:0] \plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used ;
wire [0:0] \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg ;
wire [1:0] \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [0:0] \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg ;
wire [4:0] \plat|cpu_0|cpu|R_dst_regnum ;
wire [7:0] \plat|cpu_0|cpu|av_ld_byte1_data ;
wire [31:0] \plat|mm_interconnect_0|button_0_s1_translator|av_readdata_pre ;
wire [1:0] \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;

wire [39:0] \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [9:0] \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [9:0] \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [39:0] \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ;

assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \plat|rom_0|the_altsyncram|auto_generated|q_a [0] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [1] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [2] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [3] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [4] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [22] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [23] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [24] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [25] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [26] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [0] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [1] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \plat|rom_0|the_altsyncram|auto_generated|q_a [5] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [10] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [11] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [12] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [13] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [14] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [5];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [15] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [6];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [16] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [7];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [18] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [8];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [20] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [9];

assign \plat|rom_0|the_altsyncram|auto_generated|q_a [6] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [7] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [8] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [2];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [9] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [3];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [17] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [4];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [19] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [5];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [21] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [6];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [27] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [7];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [28] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [8];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [29] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [9];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [2] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [3] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [4] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [5] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [6] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [7] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [8] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [9] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [10] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [11] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [12] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [13] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \plat|rom_0|the_altsyncram|auto_generated|q_a [30] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [31] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [14] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [15] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [16] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [17] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [18] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [19] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [20] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [21] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [22] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [23] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [24] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [25] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [26] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [27] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [28] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [29] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [30] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [31] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \segm_min[0]~output (
	.i(\plat|segm_min_0|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_min[0]),
	.obar());
// synopsys translate_off
defparam \segm_min[0]~output .bus_hold = "false";
defparam \segm_min[0]~output .open_drain_output = "false";
defparam \segm_min[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \segm_min[1]~output (
	.i(\plat|segm_min_0|data_out[1]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_min[1]),
	.obar());
// synopsys translate_off
defparam \segm_min[1]~output .bus_hold = "false";
defparam \segm_min[1]~output .open_drain_output = "false";
defparam \segm_min[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \segm_min[2]~output (
	.i(\plat|segm_min_0|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_min[2]),
	.obar());
// synopsys translate_off
defparam \segm_min[2]~output .bus_hold = "false";
defparam \segm_min[2]~output .open_drain_output = "false";
defparam \segm_min[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \segm_min[3]~output (
	.i(\plat|segm_min_0|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_min[3]),
	.obar());
// synopsys translate_off
defparam \segm_min[3]~output .bus_hold = "false";
defparam \segm_min[3]~output .open_drain_output = "false";
defparam \segm_min[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \segm_min[4]~output (
	.i(\plat|segm_min_0|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_min[4]),
	.obar());
// synopsys translate_off
defparam \segm_min[4]~output .bus_hold = "false";
defparam \segm_min[4]~output .open_drain_output = "false";
defparam \segm_min[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \segm_min[5]~output (
	.i(\plat|segm_min_0|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_min[5]),
	.obar());
// synopsys translate_off
defparam \segm_min[5]~output .bus_hold = "false";
defparam \segm_min[5]~output .open_drain_output = "false";
defparam \segm_min[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \segm_min[6]~output (
	.i(\plat|segm_min_0|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_min[6]),
	.obar());
// synopsys translate_off
defparam \segm_min[6]~output .bus_hold = "false";
defparam \segm_min[6]~output .open_drain_output = "false";
defparam \segm_min[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \segm_min[7]~output (
	.i(\plat|segm_min_0|data_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_min[7]),
	.obar());
// synopsys translate_off
defparam \segm_min[7]~output .bus_hold = "false";
defparam \segm_min[7]~output .open_drain_output = "false";
defparam \segm_min[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \segm_min[8]~output (
	.i(\plat|segm_min_0|data_out[8]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_min[8]),
	.obar());
// synopsys translate_off
defparam \segm_min[8]~output .bus_hold = "false";
defparam \segm_min[8]~output .open_drain_output = "false";
defparam \segm_min[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \segm_min[9]~output (
	.i(\plat|segm_min_0|data_out [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_min[9]),
	.obar());
// synopsys translate_off
defparam \segm_min[9]~output .bus_hold = "false";
defparam \segm_min[9]~output .open_drain_output = "false";
defparam \segm_min[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \segm_min[10]~output (
	.i(\plat|segm_min_0|data_out [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_min[10]),
	.obar());
// synopsys translate_off
defparam \segm_min[10]~output .bus_hold = "false";
defparam \segm_min[10]~output .open_drain_output = "false";
defparam \segm_min[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \segm_min[11]~output (
	.i(\plat|segm_min_0|data_out [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_min[11]),
	.obar());
// synopsys translate_off
defparam \segm_min[11]~output .bus_hold = "false";
defparam \segm_min[11]~output .open_drain_output = "false";
defparam \segm_min[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \segm_min[12]~output (
	.i(\plat|segm_min_0|data_out [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_min[12]),
	.obar());
// synopsys translate_off
defparam \segm_min[12]~output .bus_hold = "false";
defparam \segm_min[12]~output .open_drain_output = "false";
defparam \segm_min[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \segm_min[13]~output (
	.i(\plat|segm_min_0|data_out [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_min[13]),
	.obar());
// synopsys translate_off
defparam \segm_min[13]~output .bus_hold = "false";
defparam \segm_min[13]~output .open_drain_output = "false";
defparam \segm_min[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \segm_ms[0]~output (
	.i(\plat|segm_ms_0|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_ms[0]),
	.obar());
// synopsys translate_off
defparam \segm_ms[0]~output .bus_hold = "false";
defparam \segm_ms[0]~output .open_drain_output = "false";
defparam \segm_ms[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \segm_ms[1]~output (
	.i(\plat|segm_ms_0|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_ms[1]),
	.obar());
// synopsys translate_off
defparam \segm_ms[1]~output .bus_hold = "false";
defparam \segm_ms[1]~output .open_drain_output = "false";
defparam \segm_ms[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \segm_ms[2]~output (
	.i(\plat|segm_ms_0|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_ms[2]),
	.obar());
// synopsys translate_off
defparam \segm_ms[2]~output .bus_hold = "false";
defparam \segm_ms[2]~output .open_drain_output = "false";
defparam \segm_ms[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \segm_ms[3]~output (
	.i(\plat|segm_ms_0|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_ms[3]),
	.obar());
// synopsys translate_off
defparam \segm_ms[3]~output .bus_hold = "false";
defparam \segm_ms[3]~output .open_drain_output = "false";
defparam \segm_ms[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \segm_ms[4]~output (
	.i(\plat|segm_ms_0|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_ms[4]),
	.obar());
// synopsys translate_off
defparam \segm_ms[4]~output .bus_hold = "false";
defparam \segm_ms[4]~output .open_drain_output = "false";
defparam \segm_ms[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \segm_ms[5]~output (
	.i(\plat|segm_ms_0|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_ms[5]),
	.obar());
// synopsys translate_off
defparam \segm_ms[5]~output .bus_hold = "false";
defparam \segm_ms[5]~output .open_drain_output = "false";
defparam \segm_ms[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \segm_ms[6]~output (
	.i(\plat|segm_ms_0|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_ms[6]),
	.obar());
// synopsys translate_off
defparam \segm_ms[6]~output .bus_hold = "false";
defparam \segm_ms[6]~output .open_drain_output = "false";
defparam \segm_ms[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \segm_ms[7]~output (
	.i(\plat|segm_ms_0|data_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_ms[7]),
	.obar());
// synopsys translate_off
defparam \segm_ms[7]~output .bus_hold = "false";
defparam \segm_ms[7]~output .open_drain_output = "false";
defparam \segm_ms[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \segm_ms[8]~output (
	.i(\plat|segm_ms_0|data_out [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_ms[8]),
	.obar());
// synopsys translate_off
defparam \segm_ms[8]~output .bus_hold = "false";
defparam \segm_ms[8]~output .open_drain_output = "false";
defparam \segm_ms[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \segm_ms[9]~output (
	.i(\plat|segm_ms_0|data_out [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_ms[9]),
	.obar());
// synopsys translate_off
defparam \segm_ms[9]~output .bus_hold = "false";
defparam \segm_ms[9]~output .open_drain_output = "false";
defparam \segm_ms[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \segm_ms[10]~output (
	.i(\plat|segm_ms_0|data_out [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_ms[10]),
	.obar());
// synopsys translate_off
defparam \segm_ms[10]~output .bus_hold = "false";
defparam \segm_ms[10]~output .open_drain_output = "false";
defparam \segm_ms[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \segm_ms[11]~output (
	.i(\plat|segm_ms_0|data_out [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_ms[11]),
	.obar());
// synopsys translate_off
defparam \segm_ms[11]~output .bus_hold = "false";
defparam \segm_ms[11]~output .open_drain_output = "false";
defparam \segm_ms[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \segm_ms[12]~output (
	.i(\plat|segm_ms_0|data_out [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_ms[12]),
	.obar());
// synopsys translate_off
defparam \segm_ms[12]~output .bus_hold = "false";
defparam \segm_ms[12]~output .open_drain_output = "false";
defparam \segm_ms[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \segm_ms[13]~output (
	.i(\plat|segm_ms_0|data_out [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_ms[13]),
	.obar());
// synopsys translate_off
defparam \segm_ms[13]~output .bus_hold = "false";
defparam \segm_ms[13]~output .open_drain_output = "false";
defparam \segm_ms[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \segm_s[0]~output (
	.i(\plat|segm_s_0|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_s[0]),
	.obar());
// synopsys translate_off
defparam \segm_s[0]~output .bus_hold = "false";
defparam \segm_s[0]~output .open_drain_output = "false";
defparam \segm_s[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \segm_s[1]~output (
	.i(\plat|segm_s_0|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_s[1]),
	.obar());
// synopsys translate_off
defparam \segm_s[1]~output .bus_hold = "false";
defparam \segm_s[1]~output .open_drain_output = "false";
defparam \segm_s[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \segm_s[2]~output (
	.i(\plat|segm_s_0|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_s[2]),
	.obar());
// synopsys translate_off
defparam \segm_s[2]~output .bus_hold = "false";
defparam \segm_s[2]~output .open_drain_output = "false";
defparam \segm_s[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \segm_s[3]~output (
	.i(\plat|segm_s_0|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_s[3]),
	.obar());
// synopsys translate_off
defparam \segm_s[3]~output .bus_hold = "false";
defparam \segm_s[3]~output .open_drain_output = "false";
defparam \segm_s[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \segm_s[4]~output (
	.i(\plat|segm_s_0|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_s[4]),
	.obar());
// synopsys translate_off
defparam \segm_s[4]~output .bus_hold = "false";
defparam \segm_s[4]~output .open_drain_output = "false";
defparam \segm_s[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \segm_s[5]~output (
	.i(\plat|segm_s_0|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_s[5]),
	.obar());
// synopsys translate_off
defparam \segm_s[5]~output .bus_hold = "false";
defparam \segm_s[5]~output .open_drain_output = "false";
defparam \segm_s[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \segm_s[6]~output (
	.i(\plat|segm_s_0|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_s[6]),
	.obar());
// synopsys translate_off
defparam \segm_s[6]~output .bus_hold = "false";
defparam \segm_s[6]~output .open_drain_output = "false";
defparam \segm_s[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \segm_s[7]~output (
	.i(\plat|segm_s_0|data_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_s[7]),
	.obar());
// synopsys translate_off
defparam \segm_s[7]~output .bus_hold = "false";
defparam \segm_s[7]~output .open_drain_output = "false";
defparam \segm_s[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \segm_s[8]~output (
	.i(\plat|segm_s_0|data_out [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_s[8]),
	.obar());
// synopsys translate_off
defparam \segm_s[8]~output .bus_hold = "false";
defparam \segm_s[8]~output .open_drain_output = "false";
defparam \segm_s[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \segm_s[9]~output (
	.i(\plat|segm_s_0|data_out [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_s[9]),
	.obar());
// synopsys translate_off
defparam \segm_s[9]~output .bus_hold = "false";
defparam \segm_s[9]~output .open_drain_output = "false";
defparam \segm_s[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \segm_s[10]~output (
	.i(\plat|segm_s_0|data_out [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_s[10]),
	.obar());
// synopsys translate_off
defparam \segm_s[10]~output .bus_hold = "false";
defparam \segm_s[10]~output .open_drain_output = "false";
defparam \segm_s[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \segm_s[11]~output (
	.i(\plat|segm_s_0|data_out [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_s[11]),
	.obar());
// synopsys translate_off
defparam \segm_s[11]~output .bus_hold = "false";
defparam \segm_s[11]~output .open_drain_output = "false";
defparam \segm_s[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \segm_s[12]~output (
	.i(\plat|segm_s_0|data_out [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_s[12]),
	.obar());
// synopsys translate_off
defparam \segm_s[12]~output .bus_hold = "false";
defparam \segm_s[12]~output .open_drain_output = "false";
defparam \segm_s[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \segm_s[13]~output (
	.i(\plat|segm_s_0|data_out [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segm_s[13]),
	.obar());
// synopsys translate_off
defparam \segm_s[13]~output .bus_hold = "false";
defparam \segm_s[13]~output .open_drain_output = "false";
defparam \segm_s[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N15
cyclonev_lcell_comb \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y9_N17
dffeas \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y9_N14
dffeas \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y9_N32
dffeas \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y9_N38
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y9_N8
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y9_N25
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[2] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N35
dffeas \plat|rst_controller|r_sync_rst_chain[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_sync_rst_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain[3] .is_wysiwyg = "true";
defparam \plat|rst_controller|r_sync_rst_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N30
cyclonev_lcell_comb \plat|rst_controller|r_sync_rst_chain~1 (
// Equation(s):
// \plat|rst_controller|r_sync_rst_chain~1_combout  = ( \plat|rst_controller|r_sync_rst_chain [3] & ( \plat|rst_controller|altera_reset_synchronizer_int_chain [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rst_controller|r_sync_rst_chain [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|r_sync_rst_chain~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain~1 .extended_lut = "off";
defparam \plat|rst_controller|r_sync_rst_chain~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|rst_controller|r_sync_rst_chain~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y11_N32
dffeas \plat|rst_controller|r_sync_rst_chain[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|r_sync_rst_chain~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_sync_rst_chain[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain[2]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|rst_controller|r_sync_rst_chain[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N18
cyclonev_lcell_comb \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 (
// Equation(s):
// \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .extended_lut = "off";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .lut_mask = 64'h0000000000000000;
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N27
cyclonev_lcell_comb \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = ( \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y11_N29
dffeas \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N26
dffeas \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N50
dffeas \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N45
cyclonev_lcell_comb \plat|rst_controller|always2~0 (
// Equation(s):
// \plat|rst_controller|always2~0_combout  = ( \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q  ) # ( !\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & ( 
// !\plat|rst_controller|r_sync_rst_chain[2]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|rst_controller|r_sync_rst_chain[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|always2~0 .extended_lut = "off";
defparam \plat|rst_controller|always2~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \plat|rst_controller|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y11_N47
dffeas \plat|rst_controller|r_early_rst~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_early_rst~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_early_rst~DUPLICATE .is_wysiwyg = "true";
defparam \plat|rst_controller|r_early_rst~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N51
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~feeder (
// Equation(s):
// \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y11_N31
dffeas \plat|rst_controller|r_sync_rst_chain[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|r_sync_rst_chain~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_sync_rst_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain[2] .is_wysiwyg = "true";
defparam \plat|rst_controller|r_sync_rst_chain[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N42
cyclonev_lcell_comb \plat|rst_controller|r_sync_rst_chain~0 (
// Equation(s):
// \plat|rst_controller|r_sync_rst_chain~0_combout  = ( \plat|rst_controller|r_sync_rst_chain [2] & ( \plat|rst_controller|altera_reset_synchronizer_int_chain [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rst_controller|r_sync_rst_chain [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|r_sync_rst_chain~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain~0 .extended_lut = "off";
defparam \plat|rst_controller|r_sync_rst_chain~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|rst_controller|r_sync_rst_chain~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y11_N44
dffeas \plat|rst_controller|r_sync_rst_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|r_sync_rst_chain~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_sync_rst_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain[1] .is_wysiwyg = "true";
defparam \plat|rst_controller|r_sync_rst_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N52
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[3] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N15
cyclonev_lcell_comb \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0 (
// Equation(s):
// \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout  = ( !\plat|rst_controller|altera_reset_synchronizer_int_chain [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .extended_lut = "off";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y11_N17
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N12
cyclonev_lcell_comb \plat|rst_controller|WideOr0~0 (
// Equation(s):
// \plat|rst_controller|WideOr0~0_combout  = ( \plat|rst_controller|altera_reset_synchronizer_int_chain [4] ) # ( !\plat|rst_controller|altera_reset_synchronizer_int_chain [4] & ( (!\plat|rst_controller|r_sync_rst_chain [1] & 
// \plat|rst_controller|r_sync_rst~q ) ) )

	.dataa(gnd),
	.datab(!\plat|rst_controller|r_sync_rst_chain [1]),
	.datac(gnd),
	.datad(!\plat|rst_controller|r_sync_rst~q ),
	.datae(gnd),
	.dataf(!\plat|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|WideOr0~0 .extended_lut = "off";
defparam \plat|rst_controller|WideOr0~0 .lut_mask = 64'h00CC00CCFFFFFFFF;
defparam \plat|rst_controller|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y11_N14
dffeas \plat|rst_controller|r_sync_rst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_sync_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst .is_wysiwyg = "true";
defparam \plat|rst_controller|r_sync_rst .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y13_N58
dffeas \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y9_N56
dffeas \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N24
cyclonev_lcell_comb \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout  ) # ( !\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout  & ( 
// (\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0] & ((!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ))) ) )

	.dataa(!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00AF00AFFFFFFFFF;
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N25
dffeas \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N54
cyclonev_lcell_comb \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1] & ( \plat|cpu_0|cpu|i_read~q  & ( (!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]) # 
// (!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0]) ) ) ) # ( \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|cpu_0|cpu|i_read~q  & ( (!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]) # 
// (!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0]) ) ) ) # ( !\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|cpu_0|cpu|i_read~q  & ( (!\plat|mm_interconnect_1|cpu_0_instruction_master_translator|read_accepted~q  & 
// (\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & (!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0]))) ) ) )

	.dataa(!\plat|mm_interconnect_1|cpu_0_instruction_master_translator|read_accepted~q ),
	.datab(!\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|cpu_0|cpu|i_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0020FFF00000FFF0;
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N55
dffeas \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N27
cyclonev_lcell_comb \plat|mm_interconnect_1|cpu_0_instruction_master_translator|read_accepted~0 (
// Equation(s):
// \plat|mm_interconnect_1|cpu_0_instruction_master_translator|read_accepted~0_combout  = ( \plat|cpu_0|cpu|i_read~q  & ( (!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_1|cpu_0_instruction_master_translator|read_accepted~q ) ) ) # ( !\plat|cpu_0|cpu|i_read~q  & ( (!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] & (((!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used 
// [1] & \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE_q )) # (\plat|mm_interconnect_1|cpu_0_instruction_master_translator|read_accepted~q ))) ) )

	.dataa(!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_1|cpu_0_instruction_master_translator|read_accepted~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|i_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_1|cpu_0_instruction_master_translator|read_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_1|cpu_0_instruction_master_translator|read_accepted~0 .extended_lut = "off";
defparam \plat|mm_interconnect_1|cpu_0_instruction_master_translator|read_accepted~0 .lut_mask = 64'h08AA08AA00AA00AA;
defparam \plat|mm_interconnect_1|cpu_0_instruction_master_translator|read_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N29
dffeas \plat|mm_interconnect_1|cpu_0_instruction_master_translator|read_accepted (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_1|cpu_0_instruction_master_translator|read_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_1|cpu_0_instruction_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_1|cpu_0_instruction_master_translator|read_accepted .is_wysiwyg = "true";
defparam \plat|mm_interconnect_1|cpu_0_instruction_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N51
cyclonev_lcell_comb \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout  = ( !\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( (!\plat|mm_interconnect_1|cpu_0_instruction_master_translator|read_accepted~q  & 
// (\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & !\plat|cpu_0|cpu|i_read~q )) ) )

	.dataa(!\plat|mm_interconnect_1|cpu_0_instruction_master_translator|read_accepted~q ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|i_read~q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0A000A0000000000;
defparam \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N53
dffeas \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N14
dffeas \plat|cpu_0|cpu|D_iw[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_iw~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[14] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N54
cyclonev_lcell_comb \plat|cpu_0|cpu|E_src2[8]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|E_src2[8]~feeder_combout  = \plat|cpu_0|cpu|D_iw [14]

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|D_iw [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_src2[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[8]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_src2[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \plat|cpu_0|cpu|E_src2[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \button~input (
	.i(button),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\button~input_o ));
// synopsys translate_off
defparam \button~input .bus_hold = "false";
defparam \button~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X71_Y11_N20
dffeas \plat|button_0|d1_data_in (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\button~input_o ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|button_0|d1_data_in~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|button_0|d1_data_in .is_wysiwyg = "true";
defparam \plat|button_0|d1_data_in .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y11_N22
dffeas \plat|cpu_0|cpu|D_iw[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_iw~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[13]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N9
cyclonev_lcell_comb \plat|cpu_0|cpu|E_src2[10]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|E_src2[10]~feeder_combout  = \plat|cpu_0|cpu|D_iw [16]

	.dataa(!\plat|cpu_0|cpu|D_iw [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_src2[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[10]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_src2[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \plat|cpu_0|cpu|E_src2[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N4
dffeas \plat|cpu_0|cpu|D_iw[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_iw~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[15]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y11_N7
dffeas \plat|cpu_0|cpu|D_iw[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_iw~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[4]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|cpu_0|cpu|F_pc [9],\plat|cpu_0|cpu|F_pc [8],\plat|cpu_0|cpu|F_pc [7],\plat|cpu_0|cpu|F_pc [6],\plat|cpu_0|cpu|F_pc[5]~DUPLICATE_q ,\plat|cpu_0|cpu|F_pc [4],\plat|cpu_0|cpu|F_pc [3],\plat|cpu_0|cpu|F_pc [2],\plat|cpu_0|cpu|F_pc [1],\plat|cpu_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .init_file = "platform_ROM_0.hex";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "platform:plat|platform_ROM_0:rom_0|altsyncram:the_altsyncram|altsyncram_ubm1:auto_generated|ALTSYNCRAM";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF0681A068440681A000180601800018000000601800018060180000006857168540681E120840681A0681AD93F706844003F5D9001D";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = "93F725CB735C00003F506B64018B5190442DC062D464110B7018B5190442DC01D93F70009E2109419864110741509E2109419864110741509E2109419864113F51D054D901A110060001AD9217FDC1A000063D4D51E8441501A0685A1101A857F5D901E1201A0687A2E8440681A0681A068572D49A2E8971101A168440681A0681A068572D49A2E8971101A168440680101800068A43101A054D4054551105511000FD41A068C4068153536406B6485E37FDC151545715457154578545A0001A25C1A00097018551100615444018150185505444018550544401855078881101515C061544407A1516800068970680088097078481121516800068970680025C";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = "1E168448DC55078681101515C06120571541E220441DC1515C06120571541E220441DC1515C06120571544415C1E162158D7F5D905706844068440684406844068440684406844068440681A1001E1001E1001E1001E1001E1001E1001E1000601844018550787815C1A15C150541E15C1E1D41A15C06000001D844054661D07415054D5354DD3740681A0681A2101A0181A15C061101A06B6485FF70781A068971DC5A068061E86406A048501A857F5D93DAD91F775DB765D7755D3745CF735CB725C7715C3706BF7EDCB77D5E40780021057ED406000060184C069F5790B57D5D56D5955D5554D515068F5354B52547515435FD76400000000000001A0D034";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N15
cyclonev_lcell_comb \plat|cpu_0|cpu|F_iw~1 (
// Equation(s):
// \plat|cpu_0|cpu|F_iw~1_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [1] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [1] & ( \plat|cpu_0|cpu|intr_req~0_combout  ) )

	.dataa(!\plat|cpu_0|cpu|intr_req~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_iw~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_iw~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_iw~1 .lut_mask = 64'h55555555FFFFFFFF;
defparam \plat|cpu_0|cpu|F_iw~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N16
dffeas \plat|cpu_0|cpu|D_iw[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_iw~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N5
dffeas \plat|cpu_0|cpu|D_iw[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_iw~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[3] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N27
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_jmp_direct~0 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_jmp_direct~0_combout  = ( !\plat|cpu_0|cpu|D_iw [2] & ( (!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw [5] & (!\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q  & !\plat|cpu_0|cpu|D_iw [3]))) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw [5]),
	.datac(!\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw [3]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_jmp_direct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_jmp_direct~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_jmp_direct~0 .lut_mask = 64'h8000800000000000;
defparam \plat|cpu_0|cpu|D_ctrl_jmp_direct~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y10_N29
dffeas \plat|cpu_0|cpu|R_ctrl_jmp_direct (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_ctrl_jmp_direct~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_ctrl_jmp_direct~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_jmp_direct .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_ctrl_jmp_direct .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N6
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src1~1 (
// Equation(s):
// \plat|cpu_0|cpu|R_src1~1_combout  = (\plat|cpu_0|cpu|R_ctrl_jmp_direct~q  & \plat|cpu_0|cpu|E_valid_from_R~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|R_ctrl_jmp_direct~q ),
	.datad(!\plat|cpu_0|cpu|E_valid_from_R~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src1~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src1~1 .lut_mask = 64'h000F000F000F000F;
defparam \plat|cpu_0|cpu|R_src1~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|cpu_0|cpu|F_pc [9],\plat|cpu_0|cpu|F_pc [8],\plat|cpu_0|cpu|F_pc [7],\plat|cpu_0|cpu|F_pc [6],\plat|cpu_0|cpu|F_pc[5]~DUPLICATE_q ,\plat|cpu_0|cpu|F_pc [4],\plat|cpu_0|cpu|F_pc [3],\plat|cpu_0|cpu|F_pc [2],\plat|cpu_0|cpu|F_pc [1],\plat|cpu_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .init_file = "platform_ROM_0.hex";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .logical_ram_name = "platform:plat|platform_ROM_0:rom_0|altsyncram:the_altsyncram|altsyncram_ubm1:auto_generated|ALTSYNCRAM";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_last_address = 1023;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_data_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF054B905400055C50882308C23088230882208C230882308C23088220D6D6714011240A00FFE0541505415000002E4004E000FF9220";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init1 = "000002006019344C800317FEFDBFE00000003F4FF80000000FCBFE0000000134000004D00600001006E200001004088C00100604810010040A00001006E20000000401FF815FF3FC4981500000000B9490030000071408005492E539FF89900000FF80A01015585395340066415714B92E4060183903406FF8B94E7FE66415714B92E4060185913406000B94E7FE66528FF924314008D9C500001C2F0B0030100124000C53165071400007FE054000000000301C1400C1C02C24020005944049008C544002FC802023EE00808FA002F980201000F880401000F900400001000060100E00008030021651012404315100040404001FF802165101240631510010";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init0 = "144E7FE00002058010000200803004020101800400008040100300404018180040001004018030040401000010000000000000FF8000540E05400054020540205406054040540E05408055490040800408004080040800408004080040800409FF800FF00000000C3415C2F0B00002C340000181003FE4C92CFFC00000010A001000010000180001055C5F4435FF9C5004C5023F8001490540000000FE899DD400001C5524050E400714080049900000FF80502008018060180601004010040080200802000002E40002008023FE0010AFFBFE02002418010040026408FF8080200601806018040100426404008020080200000003F60000000000000358C001";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N30
cyclonev_lcell_comb \plat|cpu_0|cpu|F_iw~3 (
// Equation(s):
// \plat|cpu_0|cpu|F_iw~3_combout  = ( \plat|cpu_0|cpu|intr_req~0_combout  ) # ( !\plat|cpu_0|cpu|intr_req~0_combout  & ( \plat|rom_0|the_altsyncram|auto_generated|q_a [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|rom_0|the_altsyncram|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|intr_req~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_iw~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_iw~3 .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_iw~3 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \plat|cpu_0|cpu|F_iw~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N31
dffeas \plat|cpu_0|cpu|D_iw[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_iw~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[11] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N3
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~1 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  = ( !\plat|cpu_0|cpu|D_iw [15] & ( \plat|cpu_0|cpu|D_iw [16] & ( (\plat|cpu_0|cpu|D_iw [13] & ((!\plat|cpu_0|cpu|D_iw [11] & (!\plat|cpu_0|cpu|D_iw [12])) # (\plat|cpu_0|cpu|D_iw [11] & 
// ((!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ))))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [12]),
	.datab(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|D_iw [11]),
	.datad(!\plat|cpu_0|cpu|D_iw [13]),
	.datae(!\plat|cpu_0|cpu|D_iw [15]),
	.dataf(!\plat|cpu_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~1 .lut_mask = 64'h0000000000AC0000;
defparam \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~2 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  = ( \plat|cpu_0|cpu|D_iw [12] & ( \plat|cpu_0|cpu|D_iw [16] & ( (!\plat|cpu_0|cpu|D_iw [14] & ((!\plat|cpu_0|cpu|D_iw [13]) # ((\plat|cpu_0|cpu|D_iw [11] & \plat|cpu_0|cpu|D_iw [15])))) # 
// (\plat|cpu_0|cpu|D_iw [14] & ((!\plat|cpu_0|cpu|D_iw [15] & ((!\plat|cpu_0|cpu|D_iw [13]) # (\plat|cpu_0|cpu|D_iw [11]))) # (\plat|cpu_0|cpu|D_iw [15] & ((\plat|cpu_0|cpu|D_iw [13]))))) ) ) ) # ( !\plat|cpu_0|cpu|D_iw [12] & ( \plat|cpu_0|cpu|D_iw [16] & 
// ( (!\plat|cpu_0|cpu|D_iw [11] & (\plat|cpu_0|cpu|D_iw [14] & (\plat|cpu_0|cpu|D_iw [15]))) # (\plat|cpu_0|cpu|D_iw [11] & (!\plat|cpu_0|cpu|D_iw [14] & (!\plat|cpu_0|cpu|D_iw [15] $ (\plat|cpu_0|cpu|D_iw [13])))) ) ) ) # ( \plat|cpu_0|cpu|D_iw [12] & ( 
// !\plat|cpu_0|cpu|D_iw [16] & ( (!\plat|cpu_0|cpu|D_iw [11] & (\plat|cpu_0|cpu|D_iw [14] & (!\plat|cpu_0|cpu|D_iw [15] & !\plat|cpu_0|cpu|D_iw [13]))) # (\plat|cpu_0|cpu|D_iw [11] & (((\plat|cpu_0|cpu|D_iw [13])))) ) ) ) # ( !\plat|cpu_0|cpu|D_iw [12] & ( 
// !\plat|cpu_0|cpu|D_iw [16] & ( (!\plat|cpu_0|cpu|D_iw [11] & (!\plat|cpu_0|cpu|D_iw [14] & (!\plat|cpu_0|cpu|D_iw [15] $ (\plat|cpu_0|cpu|D_iw [13])))) # (\plat|cpu_0|cpu|D_iw [11] & (\plat|cpu_0|cpu|D_iw [15] & ((!\plat|cpu_0|cpu|D_iw [14]) # 
// (!\plat|cpu_0|cpu|D_iw [13])))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [11]),
	.datab(!\plat|cpu_0|cpu|D_iw [14]),
	.datac(!\plat|cpu_0|cpu|D_iw [15]),
	.datad(!\plat|cpu_0|cpu|D_iw [13]),
	.datae(!\plat|cpu_0|cpu|D_iw [12]),
	.dataf(!\plat|cpu_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~2 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~2 .lut_mask = 64'h850C20554206FC17;
defparam \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N17
dffeas \plat|cpu_0|cpu|D_iw[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_iw~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[1] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N30
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_b_is_dst~0 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_b_is_dst~0_combout  = ( \plat|cpu_0|cpu|D_iw [1] & ( \plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|D_iw [2]) # ((!\plat|cpu_0|cpu|D_iw [4]) # (!\plat|cpu_0|cpu|D_iw [3])) ) ) ) # ( !\plat|cpu_0|cpu|D_iw [1] & ( 
// \plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|D_iw [2] & (!\plat|cpu_0|cpu|D_iw [4] & (!\plat|cpu_0|cpu|D_iw [3] & !\plat|cpu_0|cpu|D_iw [5]))) ) ) ) # ( !\plat|cpu_0|cpu|D_iw [1] & ( !\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & ( 
// (!\plat|cpu_0|cpu|D_iw [5]) # ((!\plat|cpu_0|cpu|D_iw [2] & ((!\plat|cpu_0|cpu|D_iw [4]) # (!\plat|cpu_0|cpu|D_iw [3]))) # (\plat|cpu_0|cpu|D_iw [2] & ((\plat|cpu_0|cpu|D_iw [3]) # (\plat|cpu_0|cpu|D_iw [4])))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [2]),
	.datab(!\plat|cpu_0|cpu|D_iw [4]),
	.datac(!\plat|cpu_0|cpu|D_iw [3]),
	.datad(!\plat|cpu_0|cpu|D_iw [5]),
	.datae(!\plat|cpu_0|cpu|D_iw [1]),
	.dataf(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_b_is_dst~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_b_is_dst~0 .lut_mask = 64'hFFBD00008000FEFE;
defparam \plat|cpu_0|cpu|D_ctrl_b_is_dst~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y11_N38
dffeas \plat|cpu_0|cpu|D_iw[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [18]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[18] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N52
dffeas \plat|cpu_0|cpu|D_iw[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [23]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[23] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N27
cyclonev_lcell_comb \plat|cpu_0|cpu|D_dst_regnum[1]~0 (
// Equation(s):
// \plat|cpu_0|cpu|D_dst_regnum[1]~0_combout  = ( \plat|cpu_0|cpu|D_iw [23] & ( (\plat|cpu_0|cpu|D_iw [18]) # (\plat|cpu_0|cpu|D_ctrl_b_is_dst~0_combout ) ) ) # ( !\plat|cpu_0|cpu|D_iw [23] & ( (!\plat|cpu_0|cpu|D_ctrl_b_is_dst~0_combout  & 
// \plat|cpu_0|cpu|D_iw [18]) ) )

	.dataa(!\plat|cpu_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|D_iw [18]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_iw [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_dst_regnum[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_dst_regnum[1]~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_dst_regnum[1]~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \plat|cpu_0|cpu|D_dst_regnum[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N54
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal0~9 (
// Equation(s):
// \plat|cpu_0|cpu|Equal0~9_combout  = ( !\plat|cpu_0|cpu|D_iw [1] & ( !\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|D_iw [3] & (!\plat|cpu_0|cpu|D_iw [5] & (!\plat|cpu_0|cpu|D_iw [2] & !\plat|cpu_0|cpu|D_iw [4]))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [3]),
	.datab(!\plat|cpu_0|cpu|D_iw [5]),
	.datac(!\plat|cpu_0|cpu|D_iw [2]),
	.datad(!\plat|cpu_0|cpu|D_iw [4]),
	.datae(!\plat|cpu_0|cpu|D_iw [1]),
	.dataf(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal0~9 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal0~9 .lut_mask = 64'h8000000000000000;
defparam \plat|cpu_0|cpu|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N54
cyclonev_lcell_comb \plat|cpu_0|cpu|D_dst_regnum[1]~1 (
// Equation(s):
// \plat|cpu_0|cpu|D_dst_regnum[1]~1_combout  = ( \plat|cpu_0|cpu|Equal0~9_combout  & ( \plat|cpu_0|cpu|D_ctrl_exception~0_combout  ) ) # ( !\plat|cpu_0|cpu|Equal0~9_combout  & ( \plat|cpu_0|cpu|D_ctrl_exception~0_combout  & ( 
// (\plat|cpu_0|cpu|D_dst_regnum[1]~0_combout  & ((!\plat|cpu_0|cpu|Equal0~0_combout ) # ((!\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  & !\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout )))) ) ) ) # ( \plat|cpu_0|cpu|Equal0~9_combout  & ( 
// !\plat|cpu_0|cpu|D_ctrl_exception~0_combout  ) )

	.dataa(!\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datab(!\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datac(!\plat|cpu_0|cpu|Equal0~0_combout ),
	.datad(!\plat|cpu_0|cpu|D_dst_regnum[1]~0_combout ),
	.datae(!\plat|cpu_0|cpu|Equal0~9_combout ),
	.dataf(!\plat|cpu_0|cpu|D_ctrl_exception~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_dst_regnum[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_dst_regnum[1]~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_dst_regnum[1]~1 .lut_mask = 64'h0000FFFF00F8FFFF;
defparam \plat|cpu_0|cpu|D_dst_regnum[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y11_N56
dffeas \plat|cpu_0|cpu|R_dst_regnum[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_dst_regnum[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_dst_regnum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_dst_regnum[1] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_dst_regnum[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y11_N26
dffeas \plat|cpu_0|cpu|D_iw[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [24]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[24] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[24] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y8_N0
cyclonev_ram_block \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|cpu_0|cpu|F_pc [9],\plat|cpu_0|cpu|F_pc [8],\plat|cpu_0|cpu|F_pc [7],\plat|cpu_0|cpu|F_pc [6],\plat|cpu_0|cpu|F_pc[5]~DUPLICATE_q ,\plat|cpu_0|cpu|F_pc [4],\plat|cpu_0|cpu|F_pc [3],\plat|cpu_0|cpu|F_pc [2],\plat|cpu_0|cpu|F_pc [1],\plat|cpu_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .init_file = "platform_ROM_0.hex";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "platform:plat|platform_ROM_0:rom_0|altsyncram:the_altsyncram|altsyncram_ubm1:auto_generated|ALTSYNCRAM";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE0003E0001E00000300B02C0B0300B0300C02C0B0300B02C0B0300C4010880000889048027AE0380E03806118040001009807F0006";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init1 = "11805014C5200302D80081FC1C17C61104600745F184411801E17C611046000561180011088000043180400000010480000431804000000100810004318040180000007F3801E87401780621806100001F08411004010800293400001F840601847E108A0380401004000104F800018040D44512B04C1441F9006007E043800018040D44512B04C144005006007E040091F00608001C3030600000300803C0400C06610200C3080C180001F8E018C60184620000014C00140001445304000047521400014C1E14008070510201F14C1C148511811E140521811E1488210A405405200C53020221401000011D405000020944411023FD441000011D4050000521";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init0 = "042007D5114C6010A4054853108429485120441901521405110C4294050200429015014C5010C4294C531015310C40580611887D148E0008E0002E0002E0009E0000E0004E0009E0000E01048250481D0481904815048110480D0480904806041C0021C14462101003800300C511000010C521105207C000035D1044010C62000410005000060000E0000181001FC20432305107040591E0188601849D0247C1044000040E8C8C0010000800024601847E2806318063188611806318861180631886118063188A058062184622FC42007BF2FC6200C03E084328109188BF1846018C621846018C621840C580631886118063188601F400000000000008020000";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N0
cyclonev_lcell_comb \plat|cpu_0|cpu|F_iw~11 (
// Equation(s):
// \plat|cpu_0|cpu|F_iw~11_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [19] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [19] & ( \plat|cpu_0|cpu|intr_req~0_combout  ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|intr_req~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_iw~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_iw~11 .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_iw~11 .lut_mask = 64'h33333333FFFFFFFF;
defparam \plat|cpu_0|cpu|F_iw~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y10_N1
dffeas \plat|cpu_0|cpu|D_iw[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_iw~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[19] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N24
cyclonev_lcell_comb \plat|cpu_0|cpu|D_dst_regnum[2]~6 (
// Equation(s):
// \plat|cpu_0|cpu|D_dst_regnum[2]~6_combout  = ( \plat|cpu_0|cpu|D_iw [19] & ( (!\plat|cpu_0|cpu|D_ctrl_b_is_dst~0_combout ) # (\plat|cpu_0|cpu|D_iw [24]) ) ) # ( !\plat|cpu_0|cpu|D_iw [19] & ( (\plat|cpu_0|cpu|D_ctrl_b_is_dst~0_combout  & 
// \plat|cpu_0|cpu|D_iw [24]) ) )

	.dataa(!\plat|cpu_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|D_iw [24]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_iw [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_dst_regnum[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_dst_regnum[2]~6 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_dst_regnum[2]~6 .lut_mask = 64'h00550055AAFFAAFF;
defparam \plat|cpu_0|cpu|D_dst_regnum[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|D_dst_regnum[2]~7 (
// Equation(s):
// \plat|cpu_0|cpu|D_dst_regnum[2]~7_combout  = ( \plat|cpu_0|cpu|Equal0~9_combout  & ( \plat|cpu_0|cpu|D_dst_regnum[2]~6_combout  ) ) # ( !\plat|cpu_0|cpu|Equal0~9_combout  & ( \plat|cpu_0|cpu|D_dst_regnum[2]~6_combout  ) ) # ( 
// \plat|cpu_0|cpu|Equal0~9_combout  & ( !\plat|cpu_0|cpu|D_dst_regnum[2]~6_combout  ) ) # ( !\plat|cpu_0|cpu|Equal0~9_combout  & ( !\plat|cpu_0|cpu|D_dst_regnum[2]~6_combout  & ( (!\plat|cpu_0|cpu|D_ctrl_exception~0_combout ) # 
// ((\plat|cpu_0|cpu|Equal0~0_combout  & ((\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) # (\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout )))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datab(!\plat|cpu_0|cpu|D_ctrl_exception~0_combout ),
	.datac(!\plat|cpu_0|cpu|Equal0~0_combout ),
	.datad(!\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datae(!\plat|cpu_0|cpu|Equal0~9_combout ),
	.dataf(!\plat|cpu_0|cpu|D_dst_regnum[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_dst_regnum[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_dst_regnum[2]~7 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_dst_regnum[2]~7 .lut_mask = 64'hCDCFFFFFFFFFFFFF;
defparam \plat|cpu_0|cpu|D_dst_regnum[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y11_N14
dffeas \plat|cpu_0|cpu|R_dst_regnum[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_dst_regnum[2]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_dst_regnum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_dst_regnum[2] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_dst_regnum[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y11_N2
dffeas \plat|cpu_0|cpu|R_dst_regnum[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_dst_regnum[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_dst_regnum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_dst_regnum[3] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_dst_regnum[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N21
cyclonev_lcell_comb \plat|cpu_0|cpu|F_iw~12 (
// Equation(s):
// \plat|cpu_0|cpu|F_iw~12_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [21] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [21] & ( \plat|cpu_0|cpu|intr_req~0_combout  ) )

	.dataa(!\plat|cpu_0|cpu|intr_req~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_iw~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_iw~12 .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_iw~12 .lut_mask = 64'h55555555FFFFFFFF;
defparam \plat|cpu_0|cpu|F_iw~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N22
dffeas \plat|cpu_0|cpu|D_iw[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_iw~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[21] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y11_N8
dffeas \plat|cpu_0|cpu|D_iw[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [26]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[26] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N6
cyclonev_lcell_comb \plat|cpu_0|cpu|D_dst_regnum[4]~2 (
// Equation(s):
// \plat|cpu_0|cpu|D_dst_regnum[4]~2_combout  = (!\plat|cpu_0|cpu|D_ctrl_b_is_dst~0_combout  & (\plat|cpu_0|cpu|D_iw [21])) # (\plat|cpu_0|cpu|D_ctrl_b_is_dst~0_combout  & ((\plat|cpu_0|cpu|D_iw [26])))

	.dataa(!\plat|cpu_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|D_iw [21]),
	.datad(!\plat|cpu_0|cpu|D_iw [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_dst_regnum[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_dst_regnum[4]~2 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_dst_regnum[4]~2 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \plat|cpu_0|cpu|D_dst_regnum[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N15
cyclonev_lcell_comb \plat|cpu_0|cpu|D_dst_regnum[4]~3 (
// Equation(s):
// \plat|cpu_0|cpu|D_dst_regnum[4]~3_combout  = ( \plat|cpu_0|cpu|Equal0~9_combout  & ( \plat|cpu_0|cpu|D_dst_regnum[4]~2_combout  ) ) # ( !\plat|cpu_0|cpu|Equal0~9_combout  & ( \plat|cpu_0|cpu|D_dst_regnum[4]~2_combout  ) ) # ( 
// \plat|cpu_0|cpu|Equal0~9_combout  & ( !\plat|cpu_0|cpu|D_dst_regnum[4]~2_combout  ) ) # ( !\plat|cpu_0|cpu|Equal0~9_combout  & ( !\plat|cpu_0|cpu|D_dst_regnum[4]~2_combout  & ( (!\plat|cpu_0|cpu|D_ctrl_exception~0_combout ) # 
// ((\plat|cpu_0|cpu|Equal0~0_combout  & ((\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) # (\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout )))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datab(!\plat|cpu_0|cpu|D_ctrl_exception~0_combout ),
	.datac(!\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datad(!\plat|cpu_0|cpu|Equal0~0_combout ),
	.datae(!\plat|cpu_0|cpu|Equal0~9_combout ),
	.dataf(!\plat|cpu_0|cpu|D_dst_regnum[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_dst_regnum[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_dst_regnum[4]~3 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_dst_regnum[4]~3 .lut_mask = 64'hCCDFFFFFFFFFFFFF;
defparam \plat|cpu_0|cpu|D_dst_regnum[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y11_N17
dffeas \plat|cpu_0|cpu|R_dst_regnum[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_dst_regnum[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_dst_regnum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_dst_regnum[4] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_dst_regnum[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N46
dffeas \plat|cpu_0|cpu|D_iw[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [27]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[27] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N11
dffeas \plat|cpu_0|cpu|D_iw[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [28]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[28] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N40
dffeas \plat|cpu_0|cpu|D_iw[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [29]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[29] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y7_N0
cyclonev_ram_block \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|cpu_0|cpu|F_pc [9],\plat|cpu_0|cpu|F_pc [8],\plat|cpu_0|cpu|F_pc [7],\plat|cpu_0|cpu|F_pc [6],\plat|cpu_0|cpu|F_pc[5]~DUPLICATE_q ,\plat|cpu_0|cpu|F_pc [4],\plat|cpu_0|cpu|F_pc [3],\plat|cpu_0|cpu|F_pc [2],\plat|cpu_0|cpu|F_pc [1],\plat|cpu_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .init_file = "platform_ROM_0.hex";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .logical_ram_name = "platform:plat|platform_ROM_0:rom_0|altsyncram:the_altsyncram|altsyncram_ubm1:auto_generated|ALTSYNCRAM";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_last_address = 1023;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 1024;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300C0000C0000C0000000000000000000000000000000000000000000000000000000000000000C0300C0300C03000000000300C000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init1 = "0C0300C0300C000000300003000000000000000000000000000000000000000000C030000000000000000000000000000000000000000000000000000000000030000000C03000000000300C0300C0200000000000000000000000020000000C0300C0000003000000000000003000000000300C0000003000000000000003000000000300C000000300000000000000000000000000000000C0000000000000000000C0000000000030000300C0300C0300C0000003000030000300C020000200C0000003000030000000C00000030000300C000000300C0000003000000000300C0000C000080300800008030000000803000000080300800008030000000C";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init0 = "000080000C03000000000300C000000300C000000000C0300C000000300C000000000C0300C000000300C0000C000000300C0300C0300C0000C0000C0000C0000C0000C0000C0000C0000C000000000000000000000000000000000000000000000000000300000000030000000C000000000C0000C00000000000000000000000000000C0000C0000C0000000000000000000C000000000C0300C030000000000000020000000000000020000000C0300C0300C0300C0300C0300C0300C0300C0300C0300C030000300C0300C030000000C0300C0000000000000000300C0300C0300C0300C0300C030000300C0300C0300C0300C0300000000000000000000";
// synopsys translate_on

// Location: FF_X72_Y8_N34
dffeas \plat|cpu_0|cpu|D_iw[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [30]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[30] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N51
cyclonev_lcell_comb \plat|cpu_0|cpu|D_iw[31]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|D_iw[31]~feeder_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_iw[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[31]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_iw[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu_0|cpu|D_iw[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N52
dffeas \plat|cpu_0|cpu|D_iw[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_iw[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|intr_req~0_combout ),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[31] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y11_N31
dffeas \plat|cpu_0|cpu|D_iw[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [22]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[22] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y11_N10
dffeas \plat|cpu_0|cpu|D_iw[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [25]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[25] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N3
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal62~3 (
// Equation(s):
// \plat|cpu_0|cpu|Equal62~3_combout  = ( !\plat|cpu_0|cpu|D_iw [15] & ( \plat|cpu_0|cpu|D_iw [12] & ( (!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw [11] & (\plat|cpu_0|cpu|D_iw [16] & \plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw [11]),
	.datac(!\plat|cpu_0|cpu|D_iw [16]),
	.datad(!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datae(!\plat|cpu_0|cpu|D_iw [15]),
	.dataf(!\plat|cpu_0|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal62~3 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal62~3 .lut_mask = 64'h0000000000080000;
defparam \plat|cpu_0|cpu|Equal62~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N51
cyclonev_lcell_comb \plat|cpu_0|cpu|D_op_rdctl (
// Equation(s):
// \plat|cpu_0|cpu|D_op_rdctl~combout  = ( \plat|cpu_0|cpu|Equal62~3_combout  & ( \plat|cpu_0|cpu|Equal0~0_combout  ) )

	.dataa(!\plat|cpu_0|cpu|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|Equal62~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_op_rdctl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_op_rdctl .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_op_rdctl .lut_mask = 64'h0000555500005555;
defparam \plat|cpu_0|cpu|D_op_rdctl .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N52
dffeas \plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_op_rdctl~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal0~1 (
// Equation(s):
// \plat|cpu_0|cpu|Equal0~1_combout  = ( \plat|cpu_0|cpu|D_iw[3]~DUPLICATE_q  & ( !\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|D_iw [5] & (!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q  & !\plat|cpu_0|cpu|D_iw 
// [2]))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [5]),
	.datab(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw [2]),
	.datae(!\plat|cpu_0|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal0~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal0~1 .lut_mask = 64'h0000400000000000;
defparam \plat|cpu_0|cpu|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N57
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal62~4 (
// Equation(s):
// \plat|cpu_0|cpu|Equal62~4_combout  = ( \plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q  & ( !\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw [16] & (!\plat|cpu_0|cpu|D_iw [11] & !\plat|cpu_0|cpu|D_iw [12]))) 
// ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw [16]),
	.datac(!\plat|cpu_0|cpu|D_iw [11]),
	.datad(!\plat|cpu_0|cpu|D_iw [12]),
	.datae(!\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q ),
	.dataf(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal62~4 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal62~4 .lut_mask = 64'h0000800000000000;
defparam \plat|cpu_0|cpu|Equal62~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal62~5 (
// Equation(s):
// \plat|cpu_0|cpu|Equal62~5_combout  = ( !\plat|cpu_0|cpu|D_iw [12] & ( !\plat|cpu_0|cpu|D_iw [11] & ( (!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & \plat|cpu_0|cpu|D_iw [16]))) 
// ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw [16]),
	.datae(!\plat|cpu_0|cpu|D_iw [12]),
	.dataf(!\plat|cpu_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal62~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal62~5 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal62~5 .lut_mask = 64'h0020000000000000;
defparam \plat|cpu_0|cpu|Equal62~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N30
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_alu_force_xor~3 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_alu_force_xor~3_combout  = ( !\plat|cpu_0|cpu|D_iw [12] & ( !\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|D_iw [11] & ((!\plat|cpu_0|cpu|D_iw [16] & ((\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ))) # (\plat|cpu_0|cpu|D_iw 
// [16] & (!\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q )))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [11]),
	.datab(!\plat|cpu_0|cpu|D_iw [16]),
	.datac(!\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datae(!\plat|cpu_0|cpu|D_iw [12]),
	.dataf(!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_alu_force_xor~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_alu_force_xor~3 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_alu_force_xor~3 .lut_mask = 64'h20A8000000000000;
defparam \plat|cpu_0|cpu|D_ctrl_alu_force_xor~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N24
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_br_cmp~0 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_br_cmp~0_combout  = ( \plat|cpu_0|cpu|D_ctrl_alu_force_xor~3_combout  & ( \plat|cpu_0|cpu|Equal0~0_combout  ) ) # ( !\plat|cpu_0|cpu|D_ctrl_alu_force_xor~3_combout  & ( (\plat|cpu_0|cpu|Equal0~0_combout  & 
// ((\plat|cpu_0|cpu|Equal62~5_combout ) # (\plat|cpu_0|cpu|Equal62~4_combout ))) ) )

	.dataa(!\plat|cpu_0|cpu|Equal0~0_combout ),
	.datab(!\plat|cpu_0|cpu|Equal62~4_combout ),
	.datac(!\plat|cpu_0|cpu|Equal62~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_ctrl_alu_force_xor~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_br_cmp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_br_cmp~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_br_cmp~0 .lut_mask = 64'h1515151555555555;
defparam \plat|cpu_0|cpu|D_ctrl_br_cmp~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N15
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal0~7 (
// Equation(s):
// \plat|cpu_0|cpu|Equal0~7_combout  = ( \plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q  & ( !\plat|cpu_0|cpu|D_iw [3] & ( (\plat|cpu_0|cpu|D_iw [5] & (!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw [2] & !\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [5]),
	.datab(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|D_iw [2]),
	.datad(!\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datae(!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ),
	.dataf(!\plat|cpu_0|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal0~7 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal0~7 .lut_mask = 64'h0000400000000000;
defparam \plat|cpu_0|cpu|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N21
cyclonev_lcell_comb \plat|cpu_0|cpu|R_ctrl_br_nxt~0 (
// Equation(s):
// \plat|cpu_0|cpu|R_ctrl_br_nxt~0_combout  = ( \plat|cpu_0|cpu|D_iw [3] & ( \plat|cpu_0|cpu|D_iw [2] & ( (!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q  & ((!\plat|cpu_0|cpu|D_iw [5]) # (!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q 
// )))) ) ) ) # ( !\plat|cpu_0|cpu|D_iw [3] & ( \plat|cpu_0|cpu|D_iw [2] & ( (!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & \plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw [5]),
	.datac(!\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datae(!\plat|cpu_0|cpu|D_iw [3]),
	.dataf(!\plat|cpu_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_ctrl_br_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_br_nxt~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_ctrl_br_nxt~0 .lut_mask = 64'h000000000A0A0A08;
defparam \plat|cpu_0|cpu|R_ctrl_br_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N30
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal0~2 (
// Equation(s):
// \plat|cpu_0|cpu|Equal0~2_combout  = ( !\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & ( \plat|cpu_0|cpu|D_iw [3] & ( (!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw [2] & (!\plat|cpu_0|cpu|D_iw [5] & !\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw [2]),
	.datac(!\plat|cpu_0|cpu|D_iw [5]),
	.datad(!\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datae(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.dataf(!\plat|cpu_0|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal0~2 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal0~2 .lut_mask = 64'h0000000080000000;
defparam \plat|cpu_0|cpu|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N45
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal0~6 (
// Equation(s):
// \plat|cpu_0|cpu|Equal0~6_combout  = ( \plat|cpu_0|cpu|D_iw [5] & ( !\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw [2] & !\plat|cpu_0|cpu|D_iw [3]))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|D_iw [2]),
	.datad(!\plat|cpu_0|cpu|D_iw [3]),
	.datae(!\plat|cpu_0|cpu|D_iw [5]),
	.dataf(!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal0~6 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal0~6 .lut_mask = 64'h0000800000000000;
defparam \plat|cpu_0|cpu|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N54
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal0~5 (
// Equation(s):
// \plat|cpu_0|cpu|Equal0~5_combout  = ( !\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & ( !\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|D_iw [3] & (!\plat|cpu_0|cpu|D_iw [2] & (!\plat|cpu_0|cpu|D_iw [5] & \plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [3]),
	.datab(!\plat|cpu_0|cpu|D_iw [2]),
	.datac(!\plat|cpu_0|cpu|D_iw [5]),
	.datad(!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datae(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.dataf(!\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal0~5 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal0~5 .lut_mask = 64'h0040000000000000;
defparam \plat|cpu_0|cpu|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N42
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal0~8 (
// Equation(s):
// \plat|cpu_0|cpu|Equal0~8_combout  = ( \plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q  & ( !\plat|cpu_0|cpu|D_iw [5] & ( (!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw [3] & !\plat|cpu_0|cpu|D_iw [2]))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|D_iw [3]),
	.datad(!\plat|cpu_0|cpu|D_iw [2]),
	.datae(!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ),
	.dataf(!\plat|cpu_0|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal0~8 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal0~8 .lut_mask = 64'h0000800000000000;
defparam \plat|cpu_0|cpu|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N9
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_br_cmp~1 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_br_cmp~1_combout  = ( !\plat|cpu_0|cpu|Equal0~8_combout  & ( (!\plat|cpu_0|cpu|R_ctrl_br_nxt~0_combout  & (!\plat|cpu_0|cpu|Equal0~2_combout  & (!\plat|cpu_0|cpu|Equal0~6_combout  & !\plat|cpu_0|cpu|Equal0~5_combout ))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_br_nxt~0_combout ),
	.datab(!\plat|cpu_0|cpu|Equal0~2_combout ),
	.datac(!\plat|cpu_0|cpu|Equal0~6_combout ),
	.datad(!\plat|cpu_0|cpu|Equal0~5_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_br_cmp~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_br_cmp~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_br_cmp~1 .lut_mask = 64'h8000800000000000;
defparam \plat|cpu_0|cpu|D_ctrl_br_cmp~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N42
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_br_cmp~2 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_br_cmp~2_combout  = ( \plat|cpu_0|cpu|D_ctrl_br_cmp~1_combout  & ( ((\plat|cpu_0|cpu|Equal0~7_combout ) # (\plat|cpu_0|cpu|D_ctrl_br_cmp~0_combout )) # (\plat|cpu_0|cpu|Equal0~1_combout ) ) ) # ( 
// !\plat|cpu_0|cpu|D_ctrl_br_cmp~1_combout  )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|Equal0~1_combout ),
	.datac(!\plat|cpu_0|cpu|D_ctrl_br_cmp~0_combout ),
	.datad(!\plat|cpu_0|cpu|Equal0~7_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_ctrl_br_cmp~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_br_cmp~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_br_cmp~2 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_br_cmp~2 .lut_mask = 64'hFFFFFFFF3FFF3FFF;
defparam \plat|cpu_0|cpu|D_ctrl_br_cmp~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N44
dffeas \plat|cpu_0|cpu|R_ctrl_br_cmp (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_ctrl_br_cmp~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_br_cmp .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_ctrl_br_cmp .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y13_N29
dffeas \plat|cpu_0|cpu|E_new_inst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|R_valid~q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_new_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_new_inst .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_new_inst .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y13_N16
dffeas \plat|cpu_0|cpu|d_read (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_read .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N24
cyclonev_lcell_comb \plat|cpu_0|cpu|E_src2[5]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|E_src2[5]~feeder_combout  = ( \plat|cpu_0|cpu|D_iw [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_src2[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[5]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_src2[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu_0|cpu|E_src2[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N57
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_shift_rot_right~0 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_shift_rot_right~0_combout  = ( \plat|cpu_0|cpu|D_iw [11] & ( (\plat|cpu_0|cpu|D_iw [12] & ((!\plat|cpu_0|cpu|D_iw [16]) # (\plat|cpu_0|cpu|D_iw [15]))) ) ) # ( !\plat|cpu_0|cpu|D_iw [11] & ( (\plat|cpu_0|cpu|D_iw [15] & 
// \plat|cpu_0|cpu|D_iw [12]) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [15]),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|D_iw [16]),
	.datad(!\plat|cpu_0|cpu|D_iw [12]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_shift_rot_right~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_shift_rot_right~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_shift_rot_right~0 .lut_mask = 64'h0055005500F500F5;
defparam \plat|cpu_0|cpu|D_ctrl_shift_rot_right~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N27
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_shift_rot_right~1 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_shift_rot_right~1_combout  = ( \plat|cpu_0|cpu|D_ctrl_shift_rot_right~0_combout  & ( (!\plat|cpu_0|cpu|D_iw [13] & (\plat|cpu_0|cpu|D_iw [14] & \plat|cpu_0|cpu|Equal0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|D_iw [13]),
	.datac(!\plat|cpu_0|cpu|D_iw [14]),
	.datad(!\plat|cpu_0|cpu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_ctrl_shift_rot_right~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_shift_rot_right~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_shift_rot_right~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_shift_rot_right~1 .lut_mask = 64'h00000000000C000C;
defparam \plat|cpu_0|cpu|D_ctrl_shift_rot_right~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N28
dffeas \plat|cpu_0|cpu|R_ctrl_shift_rot_right (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_ctrl_shift_rot_right~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_shift_rot_right .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_ctrl_shift_rot_right .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N19
dffeas \plat|cpu_0|cpu|R_ctrl_br (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|R_ctrl_br_nxt~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_ctrl_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_br .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_ctrl_br .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N0
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal0~4 (
// Equation(s):
// \plat|cpu_0|cpu|Equal0~4_combout  = ( \plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q  & ( !\plat|cpu_0|cpu|D_iw [5] & ( (\plat|cpu_0|cpu|D_iw [2] & (!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & !\plat|cpu_0|cpu|D_iw [3]))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [2]),
	.datab(!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw [3]),
	.datae(!\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q ),
	.dataf(!\plat|cpu_0|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal0~4 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal0~4 .lut_mask = 64'h0000400000000000;
defparam \plat|cpu_0|cpu|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N1
dffeas \plat|cpu_0|cpu|R_ctrl_br_uncond (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|Equal0~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_ctrl_br_uncond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_br_uncond .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_ctrl_br_uncond .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|D_logic_op_raw[1]~0 (
// Equation(s):
// \plat|cpu_0|cpu|D_logic_op_raw[1]~0_combout  = ( \plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|Equal0~0_combout ) # (\plat|cpu_0|cpu|D_iw [15]) ) ) # ( !\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|Equal0~0_combout  & 
// \plat|cpu_0|cpu|D_iw [15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|Equal0~0_combout ),
	.datad(!\plat|cpu_0|cpu|D_iw [15]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_logic_op_raw[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_logic_op_raw[1]~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_logic_op_raw[1]~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \plat|cpu_0|cpu|D_logic_op_raw[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y10_N14
dffeas \plat|cpu_0|cpu|R_compare_op[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_logic_op_raw[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_compare_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_compare_op[1] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_compare_op[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N48
cyclonev_lcell_comb \plat|cpu_0|cpu|D_logic_op_raw[0]~1 (
// Equation(s):
// \plat|cpu_0|cpu|D_logic_op_raw[0]~1_combout  = ( \plat|cpu_0|cpu|D_iw [3] & ( (!\plat|cpu_0|cpu|Equal0~0_combout ) # (\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ) ) ) # ( !\plat|cpu_0|cpu|D_iw [3] & ( (\plat|cpu_0|cpu|Equal0~0_combout  & 
// \plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|Equal0~0_combout ),
	.datad(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_logic_op_raw[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_logic_op_raw[0]~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_logic_op_raw[0]~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \plat|cpu_0|cpu|D_logic_op_raw[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y10_N49
dffeas \plat|cpu_0|cpu|R_compare_op[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_logic_op_raw[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_compare_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_compare_op[0] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_compare_op[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N6
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_hi_imm16~0 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_hi_imm16~0_combout  = ( !\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q  & ( \plat|cpu_0|cpu|D_iw [5] & ( (\plat|cpu_0|cpu|D_iw [2] & (!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & ((\plat|cpu_0|cpu|D_iw [3]) # (\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q 
// )))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [2]),
	.datab(!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw [3]),
	.datae(!\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q ),
	.dataf(!\plat|cpu_0|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_hi_imm16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_hi_imm16~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_hi_imm16~0 .lut_mask = 64'h0000000010500000;
defparam \plat|cpu_0|cpu|D_ctrl_hi_imm16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N7
dffeas \plat|cpu_0|cpu|R_ctrl_hi_imm16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_ctrl_hi_imm16~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_hi_imm16 .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_ctrl_hi_imm16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N15
cyclonev_lcell_comb \plat|cpu_0|cpu|d_writedata[5]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|d_writedata[5]~feeder_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|d_writedata[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[5]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|d_writedata[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu_0|cpu|d_writedata[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y11_N17
dffeas \plat|cpu_0|cpu|d_writedata[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|d_writedata[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[5] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N33
cyclonev_lcell_comb \plat|button_0|read_mux_out~0 (
// Equation(s):
// \plat|button_0|read_mux_out~0_combout  = ( \plat|cpu_0|cpu|W_alu_result [2] & ( \plat|cpu_0|cpu|W_alu_result [3] ) ) # ( !\plat|cpu_0|cpu|W_alu_result [2] & ( \plat|cpu_0|cpu|W_alu_result [3] ) ) # ( \plat|cpu_0|cpu|W_alu_result [2] & ( 
// !\plat|cpu_0|cpu|W_alu_result [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|W_alu_result [2]),
	.dataf(!\plat|cpu_0|cpu|W_alu_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|button_0|read_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|button_0|read_mux_out~0 .extended_lut = "off";
defparam \plat|button_0|read_mux_out~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \plat|button_0|read_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y13_N25
dffeas \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N48
cyclonev_lcell_comb \plat|segm_min_0|always0~0 (
// Equation(s):
// \plat|segm_min_0|always0~0_combout  = ( \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [1] & 
// !\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [0]) ) )

	.dataa(!\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|segm_min_0|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|segm_min_0|always0~0 .extended_lut = "off";
defparam \plat|segm_min_0|always0~0 .lut_mask = 64'h0000000088888888;
defparam \plat|segm_min_0|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N13
dffeas \plat|cpu_0|cpu|d_write (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|E_st_stall~combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_write .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_write .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout  = ( \plat|cpu_0|cpu|d_write~q  & ( !\plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|d_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0 .lut_mask = 64'h00000000FF00FF00;
defparam \plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|D_iw[10]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|D_iw[10]~feeder_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_iw[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[10]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_iw[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu_0|cpu|D_iw[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N37
dffeas \plat|cpu_0|cpu|D_iw[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_iw[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|intr_req~0_combout ),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[10] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y9_N56
dffeas \plat|cpu_0|cpu|F_pc[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_pc[4]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|Add0~1_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|F_pc[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[4]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|F_pc[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N0
cyclonev_lcell_comb \plat|cpu_0|cpu|Add0~45 (
// Equation(s):
// \plat|cpu_0|cpu|Add0~45_sumout  = SUM(( \plat|cpu_0|cpu|F_pc [0] ) + ( VCC ) + ( !VCC ))
// \plat|cpu_0|cpu|Add0~46  = CARRY(( \plat|cpu_0|cpu|F_pc [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|F_pc [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add0~45_sumout ),
	.cout(\plat|cpu_0|cpu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add0~45 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add0~45 .lut_mask = 64'h00000000000000FF;
defparam \plat|cpu_0|cpu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N3
cyclonev_lcell_comb \plat|cpu_0|cpu|Add0~49 (
// Equation(s):
// \plat|cpu_0|cpu|Add0~49_sumout  = SUM(( \plat|cpu_0|cpu|F_pc[1]~DUPLICATE_q  ) + ( GND ) + ( \plat|cpu_0|cpu|Add0~46  ))
// \plat|cpu_0|cpu|Add0~50  = CARRY(( \plat|cpu_0|cpu|F_pc[1]~DUPLICATE_q  ) + ( GND ) + ( \plat|cpu_0|cpu|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|F_pc[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add0~49_sumout ),
	.cout(\plat|cpu_0|cpu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add0~49 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|cpu_0|cpu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N6
cyclonev_lcell_comb \plat|cpu_0|cpu|Add0~41 (
// Equation(s):
// \plat|cpu_0|cpu|Add0~41_sumout  = SUM(( \plat|cpu_0|cpu|F_pc [2] ) + ( GND ) + ( \plat|cpu_0|cpu|Add0~50  ))
// \plat|cpu_0|cpu|Add0~42  = CARRY(( \plat|cpu_0|cpu|F_pc [2] ) + ( GND ) + ( \plat|cpu_0|cpu|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|F_pc [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add0~41_sumout ),
	.cout(\plat|cpu_0|cpu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add0~41 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|cpu_0|cpu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N9
cyclonev_lcell_comb \plat|cpu_0|cpu|Add0~37 (
// Equation(s):
// \plat|cpu_0|cpu|Add0~37_sumout  = SUM(( \plat|cpu_0|cpu|F_pc [3] ) + ( GND ) + ( \plat|cpu_0|cpu|Add0~42  ))
// \plat|cpu_0|cpu|Add0~38  = CARRY(( \plat|cpu_0|cpu|F_pc [3] ) + ( GND ) + ( \plat|cpu_0|cpu|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|F_pc [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add0~37_sumout ),
	.cout(\plat|cpu_0|cpu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add0~37 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|cpu_0|cpu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|Add0~1 (
// Equation(s):
// \plat|cpu_0|cpu|Add0~1_sumout  = SUM(( \plat|cpu_0|cpu|F_pc[4]~DUPLICATE_q  ) + ( GND ) + ( \plat|cpu_0|cpu|Add0~38  ))
// \plat|cpu_0|cpu|Add0~2  = CARRY(( \plat|cpu_0|cpu|F_pc[4]~DUPLICATE_q  ) + ( GND ) + ( \plat|cpu_0|cpu|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|F_pc[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add0~1_sumout ),
	.cout(\plat|cpu_0|cpu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add0~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|cpu_0|cpu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N53
dffeas \plat|cpu_0|cpu|R_ctrl_rd_ctl_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_op_rdctl~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_rd_ctl_reg .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_ctrl_rd_ctl_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N15
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result~1 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result~1_combout  = ( \plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~q  ) # ( !\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~q  & ( \plat|cpu_0|cpu|R_ctrl_br_cmp~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result~1 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \plat|cpu_0|cpu|E_alu_result~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N23
dffeas \plat|cpu_0|cpu|W_alu_result[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[6]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[6] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y13_N59
dffeas \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~0 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout  = ( \plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout  & ( \plat|mm_interconnect_0|router|Equal1~1_combout  & ( 
// (\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & (!\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & (!\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [1] & 
// !\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [0]))) ) ) ) # ( !\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout  & ( \plat|mm_interconnect_0|router|Equal1~1_combout  & ( 
// (\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & (!\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & (!\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [1] & 
// \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [0]))) ) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [0]),
	.datae(!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~0 .lut_mask = 64'h0000000000404000;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N17
dffeas \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_0_data_master_agent|always2~0 (
// Equation(s):
// \plat|mm_interconnect_0|cpu_0_data_master_agent|always2~0_combout  = ( !\plat|mm_interconnect_0|router|always1~0_combout  & ( !\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout  ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_0_data_master_agent|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_0_data_master_agent|always2~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_0_data_master_agent|always2~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \plat|mm_interconnect_0|cpu_0_data_master_agent|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1]~0_combout  = ( !\plat|mm_interconnect_0|cpu_0_data_master_agent|always2~0_combout  & ( \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cpu_0_data_master_agent|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1]~0 .lut_mask = 64'h00FF00FF00000000;
defparam \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N13
dffeas \plat|cpu_0|cpu|E_shift_rot_result[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[11]~4_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [11]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[11]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N18
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_alu_force_xor~0 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_alu_force_xor~0_combout  = ( \plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q  & ( \plat|cpu_0|cpu|D_iw [3] & ( (!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw [2] $ (((!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ) # 
// (!\plat|cpu_0|cpu|D_iw [5]))))) ) ) ) # ( !\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q  & ( \plat|cpu_0|cpu|D_iw [3] & ( (!\plat|cpu_0|cpu|D_iw [2] & (!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & ((!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ) # (!\plat|cpu_0|cpu|D_iw 
// [5])))) ) ) ) # ( \plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q  & ( !\plat|cpu_0|cpu|D_iw [3] & ( (\plat|cpu_0|cpu|D_iw [2] & (!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q  & !\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q )) ) ) ) # ( !\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q  & ( 
// !\plat|cpu_0|cpu|D_iw [3] & ( (!\plat|cpu_0|cpu|D_iw [2] & (!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & \plat|cpu_0|cpu|D_iw [5]))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [2]),
	.datab(!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw [5]),
	.datae(!\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q ),
	.dataf(!\plat|cpu_0|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_alu_force_xor~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_alu_force_xor~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_alu_force_xor~0 .lut_mask = 64'h00804040A0805060;
defparam \plat|cpu_0|cpu|D_ctrl_alu_force_xor~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_alu_force_xor~1 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_alu_force_xor~1_combout  = ( \plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q  & ( \plat|cpu_0|cpu|D_iw [5] & ( (\plat|cpu_0|cpu|D_iw [2] & (!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q  & !\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q )) ) ) ) # ( 
// !\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q  & ( \plat|cpu_0|cpu|D_iw [5] & ( (!\plat|cpu_0|cpu|D_iw [2] & (!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q  & !\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q )) ) ) ) # ( \plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q  & ( !\plat|cpu_0|cpu|D_iw 
// [5] & ( (\plat|cpu_0|cpu|D_iw [2] & (!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & ((!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ) # (\plat|cpu_0|cpu|D_iw [3])))) ) ) ) # ( !\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q  & ( !\plat|cpu_0|cpu|D_iw [5] & ( (!\plat|cpu_0|cpu|D_iw 
// [2] & (!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & \plat|cpu_0|cpu|D_iw [3])) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [2]),
	.datab(!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw [3]),
	.datae(!\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q ),
	.dataf(!\plat|cpu_0|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_alu_force_xor~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_alu_force_xor~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_alu_force_xor~1 .lut_mask = 64'h00A0405080804040;
defparam \plat|cpu_0|cpu|D_ctrl_alu_force_xor~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_alu_force_xor~2 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_alu_force_xor~2_combout  = ( \plat|cpu_0|cpu|D_ctrl_alu_force_xor~1_combout  & ( \plat|cpu_0|cpu|D_ctrl_alu_force_xor~3_combout  & ( \plat|cpu_0|cpu|D_ctrl_alu_force_xor~0_combout  ) ) ) # ( 
// !\plat|cpu_0|cpu|D_ctrl_alu_force_xor~1_combout  & ( \plat|cpu_0|cpu|D_ctrl_alu_force_xor~3_combout  & ( \plat|cpu_0|cpu|D_ctrl_alu_force_xor~0_combout  ) ) ) # ( \plat|cpu_0|cpu|D_ctrl_alu_force_xor~1_combout  & ( 
// !\plat|cpu_0|cpu|D_ctrl_alu_force_xor~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|D_ctrl_alu_force_xor~0_combout ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|D_ctrl_alu_force_xor~1_combout ),
	.dataf(!\plat|cpu_0|cpu|D_ctrl_alu_force_xor~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_alu_force_xor~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_alu_force_xor~2 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_alu_force_xor~2 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \plat|cpu_0|cpu|D_ctrl_alu_force_xor~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N39
cyclonev_lcell_comb \plat|cpu_0|cpu|D_logic_op[0]~1 (
// Equation(s):
// \plat|cpu_0|cpu|D_logic_op[0]~1_combout  = ( \plat|cpu_0|cpu|D_logic_op_raw[0]~1_combout  ) # ( !\plat|cpu_0|cpu|D_logic_op_raw[0]~1_combout  & ( \plat|cpu_0|cpu|D_ctrl_alu_force_xor~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|D_ctrl_alu_force_xor~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_logic_op_raw[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_logic_op[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_logic_op[0]~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_logic_op[0]~1 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|cpu_0|cpu|D_logic_op[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y10_N40
dffeas \plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N21
cyclonev_lcell_comb \plat|cpu_0|cpu|D_logic_op[1]~0 (
// Equation(s):
// \plat|cpu_0|cpu|D_logic_op[1]~0_combout  = ( \plat|cpu_0|cpu|D_ctrl_alu_force_xor~2_combout  ) # ( !\plat|cpu_0|cpu|D_ctrl_alu_force_xor~2_combout  & ( \plat|cpu_0|cpu|D_logic_op_raw[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|D_logic_op_raw[1]~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_ctrl_alu_force_xor~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_logic_op[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_logic_op[1]~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_logic_op[1]~0 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \plat|cpu_0|cpu|D_logic_op[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y10_N22
dffeas \plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|F_iw~10 (
// Equation(s):
// \plat|cpu_0|cpu|F_iw~10_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [17] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [17] & ( \plat|cpu_0|cpu|intr_req~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|intr_req~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_iw~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_iw~10 .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_iw~10 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|cpu_0|cpu|F_iw~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N13
dffeas \plat|cpu_0|cpu|D_iw[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_iw~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[17] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N45
cyclonev_lcell_comb \plat|cpu_0|cpu|E_src2[11]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|E_src2[11]~feeder_combout  = ( \plat|cpu_0|cpu|D_iw [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_iw [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_src2[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[11]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_src2[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu_0|cpu|E_src2[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N57
cyclonev_lcell_comb \plat|cpu_0|cpu|d_writedata[9]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|d_writedata[9]~feeder_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|d_writedata[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[9]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|d_writedata[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu_0|cpu|d_writedata[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N0
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_exception~6 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_exception~6_combout  = ( \plat|cpu_0|cpu|D_iw [1] & ( \plat|cpu_0|cpu|D_iw [5] & ( (!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw [3] & (!\plat|cpu_0|cpu|D_iw [4] $ (\plat|cpu_0|cpu|D_iw [2])))) ) ) ) # ( 
// !\plat|cpu_0|cpu|D_iw [1] & ( \plat|cpu_0|cpu|D_iw [5] & ( (\plat|cpu_0|cpu|D_iw [4] & ((!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw [3] & !\plat|cpu_0|cpu|D_iw [2])) # (\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & ((!\plat|cpu_0|cpu|D_iw [2]) 
// # (\plat|cpu_0|cpu|D_iw [3]))))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw [4]),
	.datac(!\plat|cpu_0|cpu|D_iw [3]),
	.datad(!\plat|cpu_0|cpu|D_iw [2]),
	.datae(!\plat|cpu_0|cpu|D_iw [1]),
	.dataf(!\plat|cpu_0|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_exception~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_exception~6 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_exception~6 .lut_mask = 64'h0000000013010802;
defparam \plat|cpu_0|cpu|D_ctrl_exception~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal0~11 (
// Equation(s):
// \plat|cpu_0|cpu|Equal0~11_combout  = ( !\plat|cpu_0|cpu|D_iw [1] & ( \plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|D_iw [2] & (!\plat|cpu_0|cpu|D_iw [4] & (\plat|cpu_0|cpu|D_iw [3] & \plat|cpu_0|cpu|D_iw [5]))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [2]),
	.datab(!\plat|cpu_0|cpu|D_iw [4]),
	.datac(!\plat|cpu_0|cpu|D_iw [3]),
	.datad(!\plat|cpu_0|cpu|D_iw [5]),
	.datae(!\plat|cpu_0|cpu|D_iw [1]),
	.dataf(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal0~11 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal0~11 .lut_mask = 64'h0000000000080000;
defparam \plat|cpu_0|cpu|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y11_N53
dffeas \plat|cpu_0|cpu|D_iw[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[0] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N39
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal0~12 (
// Equation(s):
// \plat|cpu_0|cpu|Equal0~12_combout  = ( \plat|cpu_0|cpu|D_iw [3] & ( \plat|cpu_0|cpu|D_iw [0] & ( (\plat|cpu_0|cpu|D_iw [1] & (\plat|cpu_0|cpu|D_iw [5] & (\plat|cpu_0|cpu|D_iw [2] & \plat|cpu_0|cpu|D_iw [4]))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [1]),
	.datab(!\plat|cpu_0|cpu|D_iw [5]),
	.datac(!\plat|cpu_0|cpu|D_iw [2]),
	.datad(!\plat|cpu_0|cpu|D_iw [4]),
	.datae(!\plat|cpu_0|cpu|D_iw [3]),
	.dataf(!\plat|cpu_0|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal0~12 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal0~12 .lut_mask = 64'h0000000000000001;
defparam \plat|cpu_0|cpu|Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N48
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_exception~4 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_exception~4_combout  = ( \plat|cpu_0|cpu|D_iw [1] & ( \plat|cpu_0|cpu|D_iw [5] & ( (!\plat|cpu_0|cpu|D_iw [4] & (!\plat|cpu_0|cpu|D_iw [2] & (!\plat|cpu_0|cpu|D_iw [0] & !\plat|cpu_0|cpu|D_iw [3]))) ) ) ) # ( !\plat|cpu_0|cpu|D_iw 
// [1] & ( \plat|cpu_0|cpu|D_iw [5] & ( (!\plat|cpu_0|cpu|D_iw [4] & (!\plat|cpu_0|cpu|D_iw [2] & (\plat|cpu_0|cpu|D_iw [0] & !\plat|cpu_0|cpu|D_iw [3]))) ) ) ) # ( \plat|cpu_0|cpu|D_iw [1] & ( !\plat|cpu_0|cpu|D_iw [5] & ( (\plat|cpu_0|cpu|D_iw [4] & 
// (\plat|cpu_0|cpu|D_iw [3] & (!\plat|cpu_0|cpu|D_iw [2] $ (\plat|cpu_0|cpu|D_iw [0])))) ) ) ) # ( !\plat|cpu_0|cpu|D_iw [1] & ( !\plat|cpu_0|cpu|D_iw [5] & ( (\plat|cpu_0|cpu|D_iw [4] & (\plat|cpu_0|cpu|D_iw [2] & (\plat|cpu_0|cpu|D_iw [0] & 
// \plat|cpu_0|cpu|D_iw [3]))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [4]),
	.datab(!\plat|cpu_0|cpu|D_iw [2]),
	.datac(!\plat|cpu_0|cpu|D_iw [0]),
	.datad(!\plat|cpu_0|cpu|D_iw [3]),
	.datae(!\plat|cpu_0|cpu|D_iw [1]),
	.dataf(!\plat|cpu_0|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_exception~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_exception~4 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_exception~4 .lut_mask = 64'h0001004108008000;
defparam \plat|cpu_0|cpu|D_ctrl_exception~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_exception~1 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_exception~1_combout  = ( !\plat|cpu_0|cpu|D_ctrl_exception~5_combout  & ( !\plat|cpu_0|cpu|D_ctrl_exception~4_combout  & ( (!\plat|cpu_0|cpu|D_ctrl_exception~6_combout  & (!\plat|cpu_0|cpu|Equal0~11_combout  & 
// !\plat|cpu_0|cpu|Equal0~12_combout )) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|D_ctrl_exception~6_combout ),
	.datac(!\plat|cpu_0|cpu|Equal0~11_combout ),
	.datad(!\plat|cpu_0|cpu|Equal0~12_combout ),
	.datae(!\plat|cpu_0|cpu|D_ctrl_exception~5_combout ),
	.dataf(!\plat|cpu_0|cpu|D_ctrl_exception~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_exception~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_exception~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_exception~1 .lut_mask = 64'hC000000000000000;
defparam \plat|cpu_0|cpu|D_ctrl_exception~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N48
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_retaddr~2 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_retaddr~2_combout  = ( \plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|D_iw [12] & (\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw [16] $ (!\plat|cpu_0|cpu|D_iw [15])))) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [12]),
	.datab(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|D_iw [16]),
	.datad(!\plat|cpu_0|cpu|D_iw [15]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_retaddr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_retaddr~2 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_retaddr~2 .lut_mask = 64'h0000000002200220;
defparam \plat|cpu_0|cpu|D_ctrl_retaddr~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N42
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_force_src2_zero~0 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_force_src2_zero~0_combout  = ( \plat|cpu_0|cpu|Equal62~8_combout  & ( (!\plat|cpu_0|cpu|Equal0~9_combout  & (\plat|cpu_0|cpu|D_ctrl_exception~1_combout  & !\plat|cpu_0|cpu|Equal0~0_combout )) ) ) # ( 
// !\plat|cpu_0|cpu|Equal62~8_combout  & ( (!\plat|cpu_0|cpu|Equal0~9_combout  & (\plat|cpu_0|cpu|D_ctrl_exception~1_combout  & ((!\plat|cpu_0|cpu|D_ctrl_retaddr~2_combout ) # (!\plat|cpu_0|cpu|Equal0~0_combout )))) ) )

	.dataa(!\plat|cpu_0|cpu|Equal0~9_combout ),
	.datab(!\plat|cpu_0|cpu|D_ctrl_exception~1_combout ),
	.datac(!\plat|cpu_0|cpu|D_ctrl_retaddr~2_combout ),
	.datad(!\plat|cpu_0|cpu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Equal62~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_force_src2_zero~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_force_src2_zero~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_force_src2_zero~0 .lut_mask = 64'h2220222022002200;
defparam \plat|cpu_0|cpu|D_ctrl_force_src2_zero~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N48
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal62~7 (
// Equation(s):
// \plat|cpu_0|cpu|Equal62~7_combout  = ( !\plat|cpu_0|cpu|D_iw [12] & ( \plat|cpu_0|cpu|D_iw [11] & ( (\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & \plat|cpu_0|cpu|D_iw [16]))) ) ) 
// )

	.dataa(!\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw [16]),
	.datae(!\plat|cpu_0|cpu|D_iw [12]),
	.dataf(!\plat|cpu_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal62~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal62~7 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal62~7 .lut_mask = 64'h0000000000010000;
defparam \plat|cpu_0|cpu|Equal62~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N9
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_retaddr~0 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_retaddr~0_combout  = ( !\plat|cpu_0|cpu|Equal62~7_combout  & ( !\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Equal62~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_retaddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_retaddr~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_retaddr~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \plat|cpu_0|cpu|D_ctrl_retaddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N48
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal0~10 (
// Equation(s):
// \plat|cpu_0|cpu|Equal0~10_combout  = ( !\plat|cpu_0|cpu|D_iw [1] & ( \plat|cpu_0|cpu|D_iw [2] & ( (!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw [4] & (!\plat|cpu_0|cpu|D_iw [3] & \plat|cpu_0|cpu|D_iw [5]))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw [4]),
	.datac(!\plat|cpu_0|cpu|D_iw [3]),
	.datad(!\plat|cpu_0|cpu|D_iw [5]),
	.datae(!\plat|cpu_0|cpu|D_iw [1]),
	.dataf(!\plat|cpu_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal0~10 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal0~10 .lut_mask = 64'h0000000000800000;
defparam \plat|cpu_0|cpu|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N30
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_retaddr~3 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_retaddr~3_combout  = ( \plat|cpu_0|cpu|D_iw [13] & ( \plat|cpu_0|cpu|D_iw [16] & ( (!\plat|cpu_0|cpu|D_iw [15] & (!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & ((!\plat|cpu_0|cpu|D_iw [12]) # (\plat|cpu_0|cpu|D_iw [11])))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [15]),
	.datab(!\plat|cpu_0|cpu|D_iw [11]),
	.datac(!\plat|cpu_0|cpu|D_iw [12]),
	.datad(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datae(!\plat|cpu_0|cpu|D_iw [13]),
	.dataf(!\plat|cpu_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_retaddr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_retaddr~3 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_retaddr~3 .lut_mask = 64'h000000000000A200;
defparam \plat|cpu_0|cpu|D_ctrl_retaddr~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N6
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_retaddr~1 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_retaddr~1_combout  = ( \plat|cpu_0|cpu|D_ctrl_retaddr~3_combout  & ( ((!\plat|cpu_0|cpu|D_ctrl_force_src2_zero~0_combout ) # (\plat|cpu_0|cpu|Equal0~10_combout )) # (\plat|cpu_0|cpu|Equal0~0_combout ) ) ) # ( 
// !\plat|cpu_0|cpu|D_ctrl_retaddr~3_combout  & ( (!\plat|cpu_0|cpu|D_ctrl_force_src2_zero~0_combout ) # (((\plat|cpu_0|cpu|Equal0~0_combout  & !\plat|cpu_0|cpu|D_ctrl_retaddr~0_combout )) # (\plat|cpu_0|cpu|Equal0~10_combout )) ) )

	.dataa(!\plat|cpu_0|cpu|Equal0~0_combout ),
	.datab(!\plat|cpu_0|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datac(!\plat|cpu_0|cpu|D_ctrl_retaddr~0_combout ),
	.datad(!\plat|cpu_0|cpu|Equal0~10_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_ctrl_retaddr~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_retaddr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_retaddr~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_retaddr~1 .lut_mask = 64'hDCFFDCFFDDFFDDFF;
defparam \plat|cpu_0|cpu|D_ctrl_retaddr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y11_N7
dffeas \plat|cpu_0|cpu|R_ctrl_retaddr (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_ctrl_retaddr~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_ctrl_retaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_retaddr .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_ctrl_retaddr .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N6
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src1~0 (
// Equation(s):
// \plat|cpu_0|cpu|R_src1~0_combout  = ( \plat|cpu_0|cpu|E_valid_from_R~q  & ( \plat|cpu_0|cpu|R_valid~q  & ( (\plat|cpu_0|cpu|R_ctrl_retaddr~q ) # (\plat|cpu_0|cpu|R_ctrl_br~q ) ) ) ) # ( !\plat|cpu_0|cpu|E_valid_from_R~q  & ( \plat|cpu_0|cpu|R_valid~q  & ( 
// \plat|cpu_0|cpu|R_ctrl_retaddr~q  ) ) ) # ( \plat|cpu_0|cpu|E_valid_from_R~q  & ( !\plat|cpu_0|cpu|R_valid~q  & ( \plat|cpu_0|cpu|R_ctrl_br~q  ) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_br~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|R_ctrl_retaddr~q ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|E_valid_from_R~q ),
	.dataf(!\plat|cpu_0|cpu|R_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src1~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src1~0 .lut_mask = 64'h000055550F0F5F5F;
defparam \plat|cpu_0|cpu|R_src1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N15
cyclonev_lcell_comb \plat|cpu_0|cpu|Add0~29 (
// Equation(s):
// \plat|cpu_0|cpu|Add0~29_sumout  = SUM(( \plat|cpu_0|cpu|F_pc [5] ) + ( GND ) + ( \plat|cpu_0|cpu|Add0~2  ))
// \plat|cpu_0|cpu|Add0~30  = CARRY(( \plat|cpu_0|cpu|F_pc [5] ) + ( GND ) + ( \plat|cpu_0|cpu|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|F_pc [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add0~29_sumout ),
	.cout(\plat|cpu_0|cpu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add0~29 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \plat|cpu_0|cpu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N13
dffeas \plat|cpu_0|cpu|F_pc[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_pc[5]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|Add0~29_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|F_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[5] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|F_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N18
cyclonev_lcell_comb \plat|cpu_0|cpu|Add0~25 (
// Equation(s):
// \plat|cpu_0|cpu|Add0~25_sumout  = SUM(( \plat|cpu_0|cpu|F_pc[6]~DUPLICATE_q  ) + ( GND ) + ( \plat|cpu_0|cpu|Add0~30  ))
// \plat|cpu_0|cpu|Add0~26  = CARRY(( \plat|cpu_0|cpu|F_pc[6]~DUPLICATE_q  ) + ( GND ) + ( \plat|cpu_0|cpu|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|F_pc[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add0~25_sumout ),
	.cout(\plat|cpu_0|cpu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add0~25 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \plat|cpu_0|cpu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y9_N47
dffeas \plat|cpu_0|cpu|F_pc[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_pc[6]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|Add0~25_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|F_pc[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[6]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|F_pc[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N21
cyclonev_lcell_comb \plat|cpu_0|cpu|Add0~5 (
// Equation(s):
// \plat|cpu_0|cpu|Add0~5_sumout  = SUM(( \plat|cpu_0|cpu|F_pc [7] ) + ( GND ) + ( \plat|cpu_0|cpu|Add0~26  ))
// \plat|cpu_0|cpu|Add0~6  = CARRY(( \plat|cpu_0|cpu|F_pc [7] ) + ( GND ) + ( \plat|cpu_0|cpu|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|F_pc [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add0~5_sumout ),
	.cout(\plat|cpu_0|cpu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add0~5 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|cpu_0|cpu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N24
cyclonev_lcell_comb \plat|cpu_0|cpu|Add0~21 (
// Equation(s):
// \plat|cpu_0|cpu|Add0~21_sumout  = SUM(( \plat|cpu_0|cpu|F_pc [8] ) + ( GND ) + ( \plat|cpu_0|cpu|Add0~6  ))
// \plat|cpu_0|cpu|Add0~22  = CARRY(( \plat|cpu_0|cpu|F_pc [8] ) + ( GND ) + ( \plat|cpu_0|cpu|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|F_pc [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add0~21_sumout ),
	.cout(\plat|cpu_0|cpu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add0~21 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|cpu_0|cpu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N35
dffeas \plat|cpu_0|cpu|av_ld_align_cycle[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_align_cycle [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_align_cycle[0] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_align_cycle[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N21
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_aligning_data_nxt~0 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_aligning_data_nxt~0_combout  = ( !\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( \plat|cpu_0|cpu|d_read~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|d_read~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_aligning_data_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_aligning_data_nxt~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|av_ld_aligning_data_nxt~0 .lut_mask = 64'h00FF00FF00000000;
defparam \plat|cpu_0|cpu|av_ld_aligning_data_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N33
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_align_cycle_nxt[0]~1 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_align_cycle_nxt[0]~1_combout  = ( !\plat|cpu_0|cpu|av_ld_aligning_data_nxt~0_combout  & ( !\plat|cpu_0|cpu|av_ld_align_cycle [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|av_ld_align_cycle [0]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_align_cycle_nxt[0]~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|av_ld_align_cycle_nxt[0]~1 .lut_mask = 64'hFF00FF0000000000;
defparam \plat|cpu_0|cpu|av_ld_align_cycle_nxt[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N34
dffeas \plat|cpu_0|cpu|av_ld_align_cycle[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_align_cycle[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_align_cycle[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N48
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_align_cycle_nxt[1]~0 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_align_cycle_nxt[1]~0_combout  = ( \plat|cpu_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|av_ld_aligning_data_nxt~0_combout  & !\plat|cpu_0|cpu|av_ld_align_cycle [1]) ) ) # ( 
// !\plat|cpu_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|av_ld_aligning_data_nxt~0_combout  & \plat|cpu_0|cpu|av_ld_align_cycle [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datad(!\plat|cpu_0|cpu|av_ld_align_cycle [1]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_align_cycle_nxt[1]~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|av_ld_align_cycle_nxt[1]~0 .lut_mask = 64'h00F000F0F000F000;
defparam \plat|cpu_0|cpu|av_ld_align_cycle_nxt[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N50
dffeas \plat|cpu_0|cpu|av_ld_align_cycle[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_align_cycle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_align_cycle[1] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_align_cycle[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N9
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_mem32~0 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_mem32~0_combout  = ( !\plat|cpu_0|cpu|D_iw [3] & ( (\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw [4] & \plat|cpu_0|cpu|D_iw [2])) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|D_iw [4]),
	.datad(!\plat|cpu_0|cpu|D_iw [2]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_mem32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_mem32~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_mem32~0 .lut_mask = 64'h0005000500000000;
defparam \plat|cpu_0|cpu|D_ctrl_mem32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N3
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_mem16~0 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_mem16~0_combout  = ( \plat|cpu_0|cpu|D_iw[3]~DUPLICATE_q  & ( \plat|cpu_0|cpu|D_iw [1] & ( \plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  ) ) ) # ( \plat|cpu_0|cpu|D_iw[3]~DUPLICATE_q  & ( !\plat|cpu_0|cpu|D_iw [1] & ( (\plat|cpu_0|cpu|D_iw 
// [2] & \plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|D_iw [2]),
	.datad(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datae(!\plat|cpu_0|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\plat|cpu_0|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_mem16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_mem16~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_mem16~0 .lut_mask = 64'h0000000F000000FF;
defparam \plat|cpu_0|cpu|D_ctrl_mem16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N42
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_mem16~1 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_mem16~1_combout  = (!\plat|cpu_0|cpu|D_iw [4] & \plat|cpu_0|cpu|D_ctrl_mem16~0_combout )

	.dataa(!\plat|cpu_0|cpu|D_iw [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|D_ctrl_mem16~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_mem16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_mem16~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_mem16~1 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \plat|cpu_0|cpu|D_ctrl_mem16~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N0
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_aligning_data_nxt~1 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_aligning_data_nxt~1_combout  = ( \plat|cpu_0|cpu|av_ld_aligning_data~q  & ( \plat|cpu_0|cpu|D_ctrl_mem16~1_combout  & ( (!\plat|cpu_0|cpu|av_ld_align_cycle [1]) # (\plat|cpu_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ) ) ) ) # ( 
// !\plat|cpu_0|cpu|av_ld_aligning_data~q  & ( \plat|cpu_0|cpu|D_ctrl_mem16~1_combout  & ( (\plat|cpu_0|cpu|av_ld_aligning_data_nxt~0_combout  & !\plat|cpu_0|cpu|D_ctrl_mem32~0_combout ) ) ) ) # ( \plat|cpu_0|cpu|av_ld_aligning_data~q  & ( 
// !\plat|cpu_0|cpu|D_ctrl_mem16~1_combout  & ( (!\plat|cpu_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ) # (!\plat|cpu_0|cpu|av_ld_align_cycle [1]) ) ) ) # ( !\plat|cpu_0|cpu|av_ld_aligning_data~q  & ( !\plat|cpu_0|cpu|D_ctrl_mem16~1_combout  & ( 
// (\plat|cpu_0|cpu|av_ld_aligning_data_nxt~0_combout  & !\plat|cpu_0|cpu|D_ctrl_mem32~0_combout ) ) ) )

	.dataa(!\plat|cpu_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|av_ld_align_cycle [1]),
	.datac(!\plat|cpu_0|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datad(!\plat|cpu_0|cpu|D_ctrl_mem32~0_combout ),
	.datae(!\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.dataf(!\plat|cpu_0|cpu|D_ctrl_mem16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_aligning_data_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_aligning_data_nxt~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|av_ld_aligning_data_nxt~1 .lut_mask = 64'h0F00EEEE0F00DDDD;
defparam \plat|cpu_0|cpu|av_ld_aligning_data_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N2
dffeas \plat|cpu_0|cpu|av_ld_aligning_data (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|av_ld_aligning_data_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_aligning_data .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_aligning_data .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N21
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[27]~26 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[27]~26_combout  = ( \plat|cpu_0|cpu|E_shift_rot_result [26] & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu_0|cpu|E_shift_rot_result [28]) ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_result [26] & ( 
// (\plat|cpu_0|cpu|E_shift_rot_result [28] & \plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(!\plat|cpu_0|cpu|E_shift_rot_result [28]),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_shift_rot_result [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[27]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[27]~26 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[27]~26 .lut_mask = 64'h05050505F5F5F5F5;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[27]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N0
cyclonev_lcell_comb \plat|cpu_0|cpu|E_src2[12]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|E_src2[12]~feeder_combout  = ( \plat|cpu_0|cpu|D_iw [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_iw [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_src2[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[12]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_src2[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu_0|cpu|E_src2[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N45
cyclonev_lcell_comb \plat|cpu_0|cpu|d_writedata[13]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|d_writedata[13]~feeder_combout  = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|d_writedata[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[13]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|d_writedata[13]~feeder .lut_mask = 64'h3333333333333333;
defparam \plat|cpu_0|cpu|d_writedata[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N30
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_ld_signed~0 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_ld_signed~0_combout  = ( \plat|cpu_0|cpu|D_iw[3]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw [1] & (!\plat|cpu_0|cpu|D_iw [4] & \plat|cpu_0|cpu|D_iw [2]))) ) ) # ( 
// !\plat|cpu_0|cpu|D_iw[3]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw [1] & \plat|cpu_0|cpu|D_iw [2])) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw [1]),
	.datac(!\plat|cpu_0|cpu|D_iw [4]),
	.datad(!\plat|cpu_0|cpu|D_iw [2]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_ld_signed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_ld_signed~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_ld_signed~0 .lut_mask = 64'h0011001100100010;
defparam \plat|cpu_0|cpu|D_ctrl_ld_signed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N32
dffeas \plat|cpu_0|cpu|R_ctrl_ld_signed (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_ctrl_ld_signed~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_ctrl_ld_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_ld_signed .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_ctrl_ld_signed .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N53
dffeas \plat|cpu_0|cpu|W_alu_result[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[4]~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[4]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal4~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal4~0_combout  = ( \plat|cpu_0|cpu|W_alu_result[6]~DUPLICATE_q  & ( !\plat|cpu_0|cpu|W_alu_result [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|W_alu_result [5]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|W_alu_result[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal4~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal4~0 .lut_mask = 64'h00000000FF00FF00;
defparam \plat|mm_interconnect_0|router|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N6
cyclonev_lcell_comb \plat|cpu_0|cpu|E_src2[13]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|E_src2[13]~feeder_combout  = \plat|cpu_0|cpu|D_iw [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|D_iw [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_src2[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[13]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_src2[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|cpu_0|cpu|E_src2[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N3
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_src_imm5_shift_rot~0 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout  = ( !\plat|cpu_0|cpu|D_iw [11] & ( (!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & ((!\plat|cpu_0|cpu|D_iw [16]))) # (\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q )) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|D_iw [16]),
	.datad(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_src_imm5_shift_rot~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_src_imm5_shift_rot~0 .lut_mask = 64'hF055F05500000000;
defparam \plat|cpu_0|cpu|D_ctrl_src_imm5_shift_rot~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N0
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_src_imm5_shift_rot~1 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout  = ( \plat|cpu_0|cpu|Equal0~0_combout  & ( (!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw [12] & \plat|cpu_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout )) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|D_iw [12]),
	.datad(!\plat|cpu_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_src_imm5_shift_rot~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_src_imm5_shift_rot~1 .lut_mask = 64'h00000000000C000C;
defparam \plat|cpu_0|cpu|D_ctrl_src_imm5_shift_rot~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N1
dffeas \plat|cpu_0|cpu|R_ctrl_src_imm5_shift_rot (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_src_imm5_shift_rot .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_ctrl_src_imm5_shift_rot .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N39
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal62~13 (
// Equation(s):
// \plat|cpu_0|cpu|Equal62~13_combout  = ( \plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & ( !\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|D_iw [12] & (\plat|cpu_0|cpu|D_iw [11] & (!\plat|cpu_0|cpu|D_iw [16] & !\plat|cpu_0|cpu|D_iw [15]))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [12]),
	.datab(!\plat|cpu_0|cpu|D_iw [11]),
	.datac(!\plat|cpu_0|cpu|D_iw [16]),
	.datad(!\plat|cpu_0|cpu|D_iw [15]),
	.datae(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.dataf(!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal62~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal62~13 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal62~13 .lut_mask = 64'h0000200000000000;
defparam \plat|cpu_0|cpu|Equal62~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal62~12 (
// Equation(s):
// \plat|cpu_0|cpu|Equal62~12_combout  = ( !\plat|cpu_0|cpu|D_iw [15] & ( !\plat|cpu_0|cpu|D_iw [16] & ( (!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw [12] & (!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & \plat|cpu_0|cpu|D_iw [11]))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw [12]),
	.datac(!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw [11]),
	.datae(!\plat|cpu_0|cpu|D_iw [15]),
	.dataf(!\plat|cpu_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal62~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal62~12 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal62~12 .lut_mask = 64'h0080000000000000;
defparam \plat|cpu_0|cpu|Equal62~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N33
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal0~13 (
// Equation(s):
// \plat|cpu_0|cpu|Equal0~13_combout  = ( !\plat|cpu_0|cpu|D_iw [3] & ( \plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw [2] & (!\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q  & !\plat|cpu_0|cpu|D_iw [5]))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw [2]),
	.datac(!\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw [5]),
	.datae(!\plat|cpu_0|cpu|D_iw [3]),
	.dataf(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal0~13 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal0~13 .lut_mask = 64'h0000000080000000;
defparam \plat|cpu_0|cpu|Equal0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N27
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_force_src2_zero~2 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_force_src2_zero~2_combout  = ( !\plat|cpu_0|cpu|Equal0~13_combout  & ( (!\plat|cpu_0|cpu|Equal0~0_combout ) # ((!\plat|cpu_0|cpu|Equal62~13_combout  & !\plat|cpu_0|cpu|Equal62~12_combout )) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|Equal0~0_combout ),
	.datac(!\plat|cpu_0|cpu|Equal62~13_combout ),
	.datad(!\plat|cpu_0|cpu|Equal62~12_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Equal0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_force_src2_zero~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_force_src2_zero~2 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_force_src2_zero~2 .lut_mask = 64'hFCCCFCCC00000000;
defparam \plat|cpu_0|cpu|D_ctrl_force_src2_zero~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N21
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal62~6 (
// Equation(s):
// \plat|cpu_0|cpu|Equal62~6_combout  = ( !\plat|cpu_0|cpu|D_iw [13] & ( \plat|cpu_0|cpu|D_iw [11] & ( (!\plat|cpu_0|cpu|D_iw [15] & (\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw [16] & \plat|cpu_0|cpu|D_iw [12]))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [15]),
	.datab(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|D_iw [16]),
	.datad(!\plat|cpu_0|cpu|D_iw [12]),
	.datae(!\plat|cpu_0|cpu|D_iw [13]),
	.dataf(!\plat|cpu_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal62~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal62~6 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal62~6 .lut_mask = 64'h0000000000020000;
defparam \plat|cpu_0|cpu|Equal62~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N6
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~3 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  = ( \plat|cpu_0|cpu|D_iw [12] & ( \plat|cpu_0|cpu|D_iw [11] & ( (!\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw [16] & (!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & 
// !\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ))) ) ) ) # ( !\plat|cpu_0|cpu|D_iw [12] & ( \plat|cpu_0|cpu|D_iw [11] & ( (!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & ((!\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw [16] & 
// !\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q )) # (\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw [16] & \plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q )))) ) ) ) # ( \plat|cpu_0|cpu|D_iw [12] & ( !\plat|cpu_0|cpu|D_iw [11] & ( 
// (!\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw [16] & !\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q )) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw [16]),
	.datac(!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datae(!\plat|cpu_0|cpu|D_iw [12]),
	.dataf(!\plat|cpu_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~3 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~3 .lut_mask = 64'h0000202020402000;
defparam \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N24
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~5 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  = ( \plat|cpu_0|cpu|D_iw [15] & ( \plat|cpu_0|cpu|D_iw [16] & ( (!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & ((!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw [12])) # 
// (\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & ((\plat|cpu_0|cpu|D_iw [11]))))) # (\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw [12] & (!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & !\plat|cpu_0|cpu|D_iw [11]))) ) ) ) # ( !\plat|cpu_0|cpu|D_iw [15] 
// & ( \plat|cpu_0|cpu|D_iw [16] & ( (\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw [12] & (\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & \plat|cpu_0|cpu|D_iw [11]))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw [12]),
	.datac(!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw [11]),
	.datae(!\plat|cpu_0|cpu|D_iw [15]),
	.dataf(!\plat|cpu_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~5 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~5 .lut_mask = 64'h000000000001602A;
defparam \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N54
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~4 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  = ( \plat|cpu_0|cpu|D_iw [15] & ( !\plat|cpu_0|cpu|D_iw [16] & ( (!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw [12] & ((\plat|cpu_0|cpu|D_iw [11]) # 
// (\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q )))) ) ) ) # ( !\plat|cpu_0|cpu|D_iw [15] & ( !\plat|cpu_0|cpu|D_iw [16] & ( (!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw [12] & (!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & !\plat|cpu_0|cpu|D_iw 
// [11]))) # (\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw [12] & (!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  $ (\plat|cpu_0|cpu|D_iw [11])))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw [12]),
	.datac(!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw [11]),
	.datae(!\plat|cpu_0|cpu|D_iw [15]),
	.dataf(!\plat|cpu_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~4 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~4 .lut_mask = 64'h9001088800000000;
defparam \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N48
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~6 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  = ( \plat|cpu_0|cpu|D_iw [15] & ( \plat|cpu_0|cpu|D_iw [16] & ( (\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & ((!\plat|cpu_0|cpu|D_iw [11]) # (\plat|cpu_0|cpu|D_iw 
// [12])))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw [12]),
	.datac(!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw [11]),
	.datae(!\plat|cpu_0|cpu|D_iw [15]),
	.dataf(!\plat|cpu_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~6 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~6 .lut_mask = 64'h0000000000000501;
defparam \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N54
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~0 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  = ( !\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  & ( (!\plat|cpu_0|cpu|Equal62~6_combout  & (!\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  & 
// (!\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  & !\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ))) ) )

	.dataa(!\plat|cpu_0|cpu|Equal62~6_combout ),
	.datab(!\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.datac(!\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.datad(!\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~0 .lut_mask = 64'h8000800000000000;
defparam \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal62~10 (
// Equation(s):
// \plat|cpu_0|cpu|Equal62~10_combout  = ( \plat|cpu_0|cpu|D_iw [13] & ( !\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|D_iw [12] & (\plat|cpu_0|cpu|D_iw [11] & (!\plat|cpu_0|cpu|D_iw [15] & !\plat|cpu_0|cpu|D_iw [16]))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [12]),
	.datab(!\plat|cpu_0|cpu|D_iw [11]),
	.datac(!\plat|cpu_0|cpu|D_iw [15]),
	.datad(!\plat|cpu_0|cpu|D_iw [16]),
	.datae(!\plat|cpu_0|cpu|D_iw [13]),
	.dataf(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal62~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal62~10 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal62~10 .lut_mask = 64'h0000200000000000;
defparam \plat|cpu_0|cpu|Equal62~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N18
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal62~11 (
// Equation(s):
// \plat|cpu_0|cpu|Equal62~11_combout  = ( !\plat|cpu_0|cpu|D_iw [15] & ( !\plat|cpu_0|cpu|D_iw [16] & ( (\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw [12] & (\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & \plat|cpu_0|cpu|D_iw [11]))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw [12]),
	.datac(!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw [11]),
	.datae(!\plat|cpu_0|cpu|D_iw [15]),
	.dataf(!\plat|cpu_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal62~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal62~11 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal62~11 .lut_mask = 64'h0004000000000000;
defparam \plat|cpu_0|cpu|Equal62~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N57
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_force_src2_zero~1 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_force_src2_zero~1_combout  = ( !\plat|cpu_0|cpu|Equal62~11_combout  & ( (!\plat|cpu_0|cpu|Equal62~7_combout  & !\plat|cpu_0|cpu|Equal62~10_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|Equal62~7_combout ),
	.datad(!\plat|cpu_0|cpu|Equal62~10_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Equal62~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_force_src2_zero~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_force_src2_zero~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_force_src2_zero~1 .lut_mask = 64'hF000F00000000000;
defparam \plat|cpu_0|cpu|D_ctrl_force_src2_zero~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N24
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_force_src2_zero~3 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_force_src2_zero~3_combout  = ( \plat|cpu_0|cpu|D_ctrl_force_src2_zero~0_combout  & ( (!\plat|cpu_0|cpu|D_ctrl_force_src2_zero~2_combout ) # ((\plat|cpu_0|cpu|Equal0~0_combout  & 
// ((!\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ) # (!\plat|cpu_0|cpu|D_ctrl_force_src2_zero~1_combout )))) ) ) # ( !\plat|cpu_0|cpu|D_ctrl_force_src2_zero~0_combout  )

	.dataa(!\plat|cpu_0|cpu|D_ctrl_force_src2_zero~2_combout ),
	.datab(!\plat|cpu_0|cpu|Equal0~0_combout ),
	.datac(!\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datad(!\plat|cpu_0|cpu|D_ctrl_force_src2_zero~1_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_force_src2_zero~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_force_src2_zero~3 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_force_src2_zero~3 .lut_mask = 64'hFFFFFFFFBBBABBBA;
defparam \plat|cpu_0|cpu|D_ctrl_force_src2_zero~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y11_N26
dffeas \plat|cpu_0|cpu|R_ctrl_force_src2_zero~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_ctrl_force_src2_zero~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_force_src2_zero~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_ctrl_force_src2_zero~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N45
cyclonev_lcell_comb \plat|cpu_0|cpu|E_src2[7]~0 (
// Equation(s):
// \plat|cpu_0|cpu|E_src2[7]~0_combout  = ( \plat|cpu_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q  ) # ( !\plat|cpu_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q  & ( (\plat|cpu_0|cpu|R_ctrl_src_imm5_shift_rot~q ) # (\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ),
	.datad(!\plat|cpu_0|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_src2[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[7]~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_src2[7]~0 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \plat|cpu_0|cpu|E_src2[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N8
dffeas \plat|cpu_0|cpu|E_src2[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_src2[13]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src2[7]~0_combout ),
	.sload(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[13]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N46
dffeas \plat|cpu_0|cpu|E_src2[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_src2[11]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src2[7]~0_combout ),
	.sload(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[11]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N25
dffeas \plat|cpu_0|cpu|D_iw[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[6]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y10_N41
dffeas \plat|cpu_0|cpu|R_logic_op[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_logic_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_logic_op[0] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_logic_op[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y10_N23
dffeas \plat|cpu_0|cpu|R_logic_op[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_logic_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_logic_op[1] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_logic_op[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N40
dffeas \plat|cpu_0|cpu|D_iw[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[9] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N46
dffeas \plat|cpu_0|cpu|E_alu_sub~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_sub~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_sub~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_alu_sub~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N15
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_mem8~0 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_mem8~0_combout  = ( !\plat|cpu_0|cpu|D_iw [3] & ( (\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & ((\plat|cpu_0|cpu|D_iw [2]) # (\plat|cpu_0|cpu|D_iw [1]))) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|D_iw [1]),
	.datad(!\plat|cpu_0|cpu|D_iw [2]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_mem8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_mem8~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_mem8~0 .lut_mask = 64'h0555055500000000;
defparam \plat|cpu_0|cpu|D_ctrl_mem8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N33
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_mem8~1 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_mem8~1_combout  = ( \plat|cpu_0|cpu|D_ctrl_mem8~0_combout  & ( \plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q  ) ) # ( !\plat|cpu_0|cpu|D_ctrl_mem8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_ctrl_mem8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_mem8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_mem8~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_mem8~1 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \plat|cpu_0|cpu|D_ctrl_mem8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N55
dffeas \plat|cpu_0|cpu|W_alu_result[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[7]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[7]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N50
dffeas \plat|cpu_0|cpu|W_alu_result[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[5]~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[5]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N0
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[9]~1 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[9]~1_combout  = ( \plat|cpu_0|cpu|E_src1 [9] & ( \plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|cpu_0|cpu|E_src2 [9]) ) ) ) # ( !\plat|cpu_0|cpu|E_src1 [9] & ( 
// \plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( \plat|cpu_0|cpu|E_src2 [9] ) ) ) # ( \plat|cpu_0|cpu|E_src1 [9] & ( !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q  & \plat|cpu_0|cpu|E_src2 [9]) ) ) ) # ( 
// !\plat|cpu_0|cpu|E_src1 [9] & ( !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|cpu_0|cpu|E_src2 [9]) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|E_src2 [9]),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|E_src1 [9]),
	.dataf(!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[9]~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[9]~1 .lut_mask = 64'hC0C003030F0FFCFC;
defparam \plat|cpu_0|cpu|E_logic_result[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N42
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[9]~2 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[9]~2_combout  = ( \plat|cpu_0|cpu|Add2~5_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu_0|cpu|R_ctrl_logic~q ) # ((\plat|cpu_0|cpu|E_logic_result[9]~1_combout )))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu_0|cpu|E_shift_rot_result [9])))) ) ) # ( !\plat|cpu_0|cpu|Add2~5_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (\plat|cpu_0|cpu|R_ctrl_logic~q  & (\plat|cpu_0|cpu|E_logic_result[9]~1_combout ))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu_0|cpu|E_shift_rot_result [9])))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu_0|cpu|E_logic_result[9]~1_combout ),
	.datad(!\plat|cpu_0|cpu|E_shift_rot_result [9]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[9]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[9]~2 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[9]~2 .lut_mask = 64'h025702578ADF8ADF;
defparam \plat|cpu_0|cpu|E_alu_result[9]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N44
dffeas \plat|cpu_0|cpu|W_alu_result[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[9]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[9] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\plat|cpu_0|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\plat|cpu_0|cpu|W_rf_wren~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\plat|cpu_0|cpu|W_rf_wr_data[31]~16_combout ,\plat|cpu_0|cpu|W_rf_wr_data[30]~29_combout ,\plat|cpu_0|cpu|W_rf_wr_data[29]~30_combout ,\plat|cpu_0|cpu|W_rf_wr_data[28]~23_combout ,\plat|cpu_0|cpu|W_rf_wr_data[27]~24_combout ,
\plat|cpu_0|cpu|W_rf_wr_data[26]~27_combout ,\plat|cpu_0|cpu|W_rf_wr_data[25]~28_combout ,\plat|cpu_0|cpu|W_rf_wr_data[24]~25_combout ,\plat|cpu_0|cpu|W_rf_wr_data[23]~26_combout ,\plat|cpu_0|cpu|W_rf_wr_data[22]~21_combout ,
\plat|cpu_0|cpu|W_rf_wr_data[21]~22_combout ,\plat|cpu_0|cpu|W_rf_wr_data[20]~15_combout ,\plat|cpu_0|cpu|W_rf_wr_data[19]~17_combout ,\plat|cpu_0|cpu|W_rf_wr_data[18]~18_combout ,\plat|cpu_0|cpu|W_rf_wr_data[17]~19_combout ,
\plat|cpu_0|cpu|W_rf_wr_data[16]~20_combout ,\plat|cpu_0|cpu|W_rf_wr_data[15]~14_combout ,\plat|cpu_0|cpu|W_rf_wr_data[14]~13_combout ,\plat|cpu_0|cpu|W_rf_wr_data[13]~12_combout ,\plat|cpu_0|cpu|W_rf_wr_data[12]~11_combout ,
\plat|cpu_0|cpu|W_rf_wr_data[11]~10_combout ,\plat|cpu_0|cpu|W_rf_wr_data[10]~9_combout ,\plat|cpu_0|cpu|W_rf_wr_data[9]~8_combout ,\plat|cpu_0|cpu|W_rf_wr_data[8]~7_combout ,\plat|cpu_0|cpu|W_rf_wr_data[7]~6_combout ,\plat|cpu_0|cpu|W_rf_wr_data[6]~5_combout ,
\plat|cpu_0|cpu|W_rf_wr_data[5]~4_combout ,\plat|cpu_0|cpu|W_rf_wr_data[4]~3_combout ,\plat|cpu_0|cpu|W_rf_wr_data[3]~2_combout ,\plat|cpu_0|cpu|W_rf_wr_data[2]~1_combout ,\plat|cpu_0|cpu|W_rf_wr_data[1]~0_combout ,\plat|cpu_0|cpu|W_rf_wr_data[0]~31_combout }),
	.portaaddr({\plat|cpu_0|cpu|R_dst_regnum [4],\plat|cpu_0|cpu|R_dst_regnum [3],\plat|cpu_0|cpu|R_dst_regnum [2],\plat|cpu_0|cpu|R_dst_regnum [1],\plat|cpu_0|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\plat|cpu_0|cpu|D_iw [31],\plat|cpu_0|cpu|D_iw [30],\plat|cpu_0|cpu|D_iw [29],\plat|cpu_0|cpu|D_iw [28],\plat|cpu_0|cpu|D_iw [27]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_a_module:platform_CPU_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N3
cyclonev_lcell_comb \plat|cpu_0|cpu|E_src1[29]~0 (
// Equation(s):
// \plat|cpu_0|cpu|E_src1[29]~0_combout  = ( \plat|cpu_0|cpu|R_src1~1_combout  ) # ( !\plat|cpu_0|cpu|R_src1~1_combout  & ( \plat|cpu_0|cpu|R_src1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|R_src1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|R_src1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_src1[29]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[29]~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_src1[29]~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|cpu_0|cpu|E_src1[29]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N56
dffeas \plat|cpu_0|cpu|E_src1[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src1[29]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N42
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src2_lo[0]~5 (
// Equation(s):
// \plat|cpu_0|cpu|R_src2_lo[0]~5_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] & ( (!\plat|cpu_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q  & (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & 
// ((\plat|cpu_0|cpu|D_iw[6]~DUPLICATE_q ) # (\plat|cpu_0|cpu|R_src2_lo~0_combout )))) ) ) # ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] & ( (!\plat|cpu_0|cpu|R_src2_lo~0_combout  & 
// (!\plat|cpu_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw[6]~DUPLICATE_q  & !\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ))) ) )

	.dataa(!\plat|cpu_0|cpu|R_src2_lo~0_combout ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|D_iw[6]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src2_lo[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src2_lo[0]~5 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src2_lo[0]~5 .lut_mask = 64'h080008004C004C00;
defparam \plat|cpu_0|cpu|R_src2_lo[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N43
dffeas \plat|cpu_0|cpu|E_src2[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src2_lo[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[0] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N0
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~70 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~70_cout  = CARRY(( \plat|cpu_0|cpu|E_alu_sub~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_alu_sub~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\plat|cpu_0|cpu|Add2~70_cout ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~70 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~70 .lut_mask = 64'h0000000000000F0F;
defparam \plat|cpu_0|cpu|Add2~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N3
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~61 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~61_sumout  = SUM(( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [0]) ) + ( \plat|cpu_0|cpu|E_src1[0]~DUPLICATE_q  ) + ( \plat|cpu_0|cpu|Add2~70_cout  ))
// \plat|cpu_0|cpu|Add2~62  = CARRY(( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [0]) ) + ( \plat|cpu_0|cpu|E_src1[0]~DUPLICATE_q  ) + ( \plat|cpu_0|cpu|Add2~70_cout  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src1[0]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|E_src2 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~61_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~61 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~61 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|cpu_0|cpu|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N17
dffeas \plat|cpu_0|cpu|E_src1[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src1[29]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[1] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y11_N25
dffeas \plat|cpu_0|cpu|R_ctrl_force_src2_zero (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_ctrl_force_src2_zero~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_ctrl_force_src2_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_force_src2_zero .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_ctrl_force_src2_zero .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N29
dffeas \plat|cpu_0|cpu|D_iw[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[7] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src2_lo[1]~4 (
// Equation(s):
// \plat|cpu_0|cpu|R_src2_lo[1]~4_combout  = ( \plat|cpu_0|cpu|D_iw [7] & ( (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (!\plat|cpu_0|cpu|R_ctrl_force_src2_zero~q  & ((!\plat|cpu_0|cpu|R_src2_lo~0_combout ) # 
// (\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1])))) ) ) # ( !\plat|cpu_0|cpu|D_iw [7] & ( (\plat|cpu_0|cpu|R_src2_lo~0_combout  & (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & 
// (\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] & !\plat|cpu_0|cpu|R_ctrl_force_src2_zero~q ))) ) )

	.dataa(!\plat|cpu_0|cpu|R_src2_lo~0_combout ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datad(!\plat|cpu_0|cpu|R_ctrl_force_src2_zero~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_iw [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src2_lo[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src2_lo[1]~4 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src2_lo[1]~4 .lut_mask = 64'h040004008C008C00;
defparam \plat|cpu_0|cpu|R_src2_lo[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N37
dffeas \plat|cpu_0|cpu|E_src2[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src2_lo[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[1] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N6
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~53 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~53_sumout  = SUM(( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [1]) ) + ( \plat|cpu_0|cpu|E_src1 [1] ) + ( \plat|cpu_0|cpu|Add2~62  ))
// \plat|cpu_0|cpu|Add2~54  = CARRY(( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [1]) ) + ( \plat|cpu_0|cpu|E_src1 [1] ) + ( \plat|cpu_0|cpu|Add2~62  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~q ),
	.datab(!\plat|cpu_0|cpu|E_src1 [1]),
	.datac(!\plat|cpu_0|cpu|E_src2 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~53_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~53 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~53 .lut_mask = 64'h0000CCCC00005A5A;
defparam \plat|cpu_0|cpu|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N9
cyclonev_lcell_comb \plat|cpu_0|cpu|E_mem_byte_en[3]~3 (
// Equation(s):
// \plat|cpu_0|cpu|E_mem_byte_en[3]~3_combout  = ( \plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & ( (!\plat|cpu_0|cpu|D_ctrl_mem16~1_combout ) # (\plat|cpu_0|cpu|Add2~53_sumout ) ) ) # ( !\plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & ( ((\plat|cpu_0|cpu|Add2~61_sumout  
// & \plat|cpu_0|cpu|Add2~53_sumout )) # (\plat|cpu_0|cpu|D_ctrl_mem16~1_combout ) ) )

	.dataa(!\plat|cpu_0|cpu|D_ctrl_mem16~1_combout ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|Add2~61_sumout ),
	.datad(!\plat|cpu_0|cpu|Add2~53_sumout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_ctrl_mem8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_mem_byte_en[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_mem_byte_en[3]~3 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_mem_byte_en[3]~3 .lut_mask = 64'h555F555FAAFFAAFF;
defparam \plat|cpu_0|cpu|E_mem_byte_en[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N11
dffeas \plat|cpu_0|cpu|d_byteenable[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_mem_byte_en[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_byteenable[3] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\plat|cpu_0|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\plat|cpu_0|cpu|W_rf_wren~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\plat|cpu_0|cpu|W_rf_wr_data[31]~16_combout ,\plat|cpu_0|cpu|W_rf_wr_data[30]~29_combout ,\plat|cpu_0|cpu|W_rf_wr_data[29]~30_combout ,\plat|cpu_0|cpu|W_rf_wr_data[28]~23_combout ,\plat|cpu_0|cpu|W_rf_wr_data[27]~24_combout ,
\plat|cpu_0|cpu|W_rf_wr_data[26]~27_combout ,\plat|cpu_0|cpu|W_rf_wr_data[25]~28_combout ,\plat|cpu_0|cpu|W_rf_wr_data[24]~25_combout ,\plat|cpu_0|cpu|W_rf_wr_data[23]~26_combout ,\plat|cpu_0|cpu|W_rf_wr_data[22]~21_combout ,
\plat|cpu_0|cpu|W_rf_wr_data[21]~22_combout ,\plat|cpu_0|cpu|W_rf_wr_data[20]~15_combout ,\plat|cpu_0|cpu|W_rf_wr_data[19]~17_combout ,\plat|cpu_0|cpu|W_rf_wr_data[18]~18_combout ,\plat|cpu_0|cpu|W_rf_wr_data[17]~19_combout ,
\plat|cpu_0|cpu|W_rf_wr_data[16]~20_combout ,\plat|cpu_0|cpu|W_rf_wr_data[15]~14_combout ,\plat|cpu_0|cpu|W_rf_wr_data[14]~13_combout ,\plat|cpu_0|cpu|W_rf_wr_data[13]~12_combout ,\plat|cpu_0|cpu|W_rf_wr_data[12]~11_combout ,
\plat|cpu_0|cpu|W_rf_wr_data[11]~10_combout ,\plat|cpu_0|cpu|W_rf_wr_data[10]~9_combout ,\plat|cpu_0|cpu|W_rf_wr_data[9]~8_combout ,\plat|cpu_0|cpu|W_rf_wr_data[8]~7_combout ,\plat|cpu_0|cpu|W_rf_wr_data[7]~6_combout ,\plat|cpu_0|cpu|W_rf_wr_data[6]~5_combout ,
\plat|cpu_0|cpu|W_rf_wr_data[5]~4_combout ,\plat|cpu_0|cpu|W_rf_wr_data[4]~3_combout ,\plat|cpu_0|cpu|W_rf_wr_data[3]~2_combout ,\plat|cpu_0|cpu|W_rf_wr_data[2]~1_combout ,\plat|cpu_0|cpu|W_rf_wr_data[1]~0_combout ,\plat|cpu_0|cpu|W_rf_wr_data[0]~31_combout }),
	.portaaddr({\plat|cpu_0|cpu|R_dst_regnum [4],\plat|cpu_0|cpu|R_dst_regnum [3],\plat|cpu_0|cpu|R_dst_regnum [2],\plat|cpu_0|cpu|R_dst_regnum [1],\plat|cpu_0|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\plat|cpu_0|cpu|D_iw [26],\plat|cpu_0|cpu|D_iw [25],\plat|cpu_0|cpu|D_iw [24],\plat|cpu_0|cpu|D_iw [23],\plat|cpu_0|cpu|D_iw [22]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "platform:plat|platform_CPU_0:cpu_0|platform_CPU_0_cpu:cpu|platform_CPU_0_cpu_register_bank_b_module:platform_CPU_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N18
cyclonev_lcell_comb \plat|cpu_0|cpu|E_st_data[31]~7 (
// Equation(s):
// \plat|cpu_0|cpu|E_st_data[31]~7_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] & ( (!\plat|cpu_0|cpu|D_ctrl_mem8~1_combout ) # ((!\plat|cpu_0|cpu|D_ctrl_mem16~1_combout  & 
// ((\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]))) # (\plat|cpu_0|cpu|D_ctrl_mem16~1_combout  & (\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]))) ) ) # ( 
// !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] & ( (\plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & ((!\plat|cpu_0|cpu|D_ctrl_mem16~1_combout  & 
// ((\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]))) # (\plat|cpu_0|cpu|D_ctrl_mem16~1_combout  & (\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15])))) ) )

	.dataa(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datab(!\plat|cpu_0|cpu|D_ctrl_mem8~1_combout ),
	.datac(!\plat|cpu_0|cpu|D_ctrl_mem16~1_combout ),
	.datad(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_st_data[31]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_st_data[31]~7 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_st_data[31]~7 .lut_mask = 64'h01310131CDFDCDFD;
defparam \plat|cpu_0|cpu|E_st_data[31]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N20
dffeas \plat|cpu_0|cpu|d_writedata[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_st_data[31]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[31] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu_0|cpu|d_writedata [31],\plat|cpu_0|cpu|d_writedata [30]}),
	.portaaddr({\plat|cpu_0|cpu|W_alu_result [13],\plat|cpu_0|cpu|W_alu_result [12],\plat|cpu_0|cpu|W_alu_result [11],\plat|cpu_0|cpu|W_alu_result [10],\plat|cpu_0|cpu|W_alu_result [9],\plat|cpu_0|cpu|W_alu_result [8],\plat|cpu_0|cpu|W_alu_result [7],\plat|cpu_0|cpu|W_alu_result [6],
\plat|cpu_0|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|cpu_0|cpu|W_alu_result [4],\plat|cpu_0|cpu|W_alu_result [3],\plat|cpu_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu_0|cpu|d_byteenable [3]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 .init_file = "platform_RAM_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 .logical_ram_name = "platform:plat|platform_RAM_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~6 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~6_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [31] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~6 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~6 .lut_mask = 64'h0000000055555555;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N44
dffeas \plat|cpu_0|cpu|E_src2[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src2_lo[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N24
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[0]~29 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[0]~29_combout  = ( \plat|cpu_0|cpu|E_src1[0]~DUPLICATE_q  & ( !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu_0|cpu|R_logic_op [0]) # (!\plat|cpu_0|cpu|E_src2[0]~DUPLICATE_q ))) ) ) # ( 
// !\plat|cpu_0|cpu|E_src1[0]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu_0|cpu|R_logic_op [0] & !\plat|cpu_0|cpu|E_src2[0]~DUPLICATE_q )) # (\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|cpu_0|cpu|E_src2[0]~DUPLICATE_q 
// ))) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|R_logic_op [0]),
	.datac(!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|E_src2[0]~DUPLICATE_q ),
	.datae(!\plat|cpu_0|cpu|E_src1[0]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[0]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[0]~29 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[0]~29 .lut_mask = 64'hC00F0F3CC00F0F3C;
defparam \plat|cpu_0|cpu|E_logic_result[0]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[0]~14 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[0]~14_combout  = ( \plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ( \plat|cpu_0|cpu|E_shift_rot_result[0]~DUPLICATE_q  ) ) # ( !\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ( (!\plat|cpu_0|cpu|R_ctrl_logic~q  & (\plat|cpu_0|cpu|Add2~61_sumout 
// )) # (\plat|cpu_0|cpu|R_ctrl_logic~q  & ((\plat|cpu_0|cpu|E_logic_result[0]~29_combout ))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu_0|cpu|E_shift_rot_result[0]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|Add2~61_sumout ),
	.datad(!\plat|cpu_0|cpu|E_logic_result[0]~29_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[0]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[0]~14 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[0]~14 .lut_mask = 64'h0A5F0A5F33333333;
defparam \plat|cpu_0|cpu|E_alu_result[0]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N13
dffeas \plat|cpu_0|cpu|W_alu_result[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[0]~14_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[0] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N9
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_rshift8~0 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_rshift8~0_combout  = ( \plat|cpu_0|cpu|av_ld_aligning_data~q  & ( (!\plat|cpu_0|cpu|av_ld_align_cycle [1] & (((!\plat|cpu_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q  & \plat|cpu_0|cpu|W_alu_result [0])) # 
// (\plat|cpu_0|cpu|W_alu_result[1]~DUPLICATE_q ))) # (\plat|cpu_0|cpu|av_ld_align_cycle [1] & (\plat|cpu_0|cpu|W_alu_result[1]~DUPLICATE_q  & (!\plat|cpu_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q  & \plat|cpu_0|cpu|W_alu_result [0]))) ) )

	.dataa(!\plat|cpu_0|cpu|av_ld_align_cycle [1]),
	.datab(!\plat|cpu_0|cpu|W_alu_result[1]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|W_alu_result [0]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_rshift8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_rshift8~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|av_ld_rshift8~0 .lut_mask = 64'h0000000022B222B2;
defparam \plat|cpu_0|cpu|av_ld_rshift8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N1
dffeas \plat|cpu_0|cpu|av_ld_byte3_data[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.asdata(\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte3_data[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte3_data[7]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte3_data[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N38
dffeas \plat|cpu_0|cpu|E_src1[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src1[29]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[31] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N3
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_logic~2 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_logic~2_combout  = ( \plat|cpu_0|cpu|D_iw [2] & ( \plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw [1] & !\plat|cpu_0|cpu|D_iw [5])) ) ) ) # ( \plat|cpu_0|cpu|D_iw [2] & ( 
// !\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw [1] & (\plat|cpu_0|cpu|D_iw[3]~DUPLICATE_q  & !\plat|cpu_0|cpu|D_iw [5]))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw [1]),
	.datac(!\plat|cpu_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw [5]),
	.datae(!\plat|cpu_0|cpu|D_iw [2]),
	.dataf(!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_logic~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_logic~2 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_logic~2 .lut_mask = 64'h0000080000008800;
defparam \plat|cpu_0|cpu|D_ctrl_logic~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src2_use_imm~1 (
// Equation(s):
// \plat|cpu_0|cpu|R_src2_use_imm~1_combout  = ( !\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|D_iw [12] & (!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw [16] & (!\plat|cpu_0|cpu|D_iw [11] & \plat|cpu_0|cpu|Equal0~0_combout 
// )))) ) ) # ( \plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|D_iw [12] & (!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw [11] & \plat|cpu_0|cpu|Equal0~0_combout )))) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [12]),
	.datab(!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw [11]),
	.datae(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.dataf(!\plat|cpu_0|cpu|Equal0~0_combout ),
	.datag(!\plat|cpu_0|cpu|D_iw [16]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src2_use_imm~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src2_use_imm~1 .extended_lut = "on";
defparam \plat|cpu_0|cpu|R_src2_use_imm~1 .lut_mask = 64'h0000000040000400;
defparam \plat|cpu_0|cpu|R_src2_use_imm~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N21
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_unsigned_lo_imm16~0 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_unsigned_lo_imm16~0_combout  = ( \plat|cpu_0|cpu|Equal0~7_combout  & ( \plat|cpu_0|cpu|Equal0~1_combout  ) ) # ( !\plat|cpu_0|cpu|Equal0~7_combout  & ( \plat|cpu_0|cpu|Equal0~1_combout  ) ) # ( \plat|cpu_0|cpu|Equal0~7_combout  & ( 
// !\plat|cpu_0|cpu|Equal0~1_combout  ) ) # ( !\plat|cpu_0|cpu|Equal0~7_combout  & ( !\plat|cpu_0|cpu|Equal0~1_combout  & ( (\plat|cpu_0|cpu|R_src2_use_imm~1_combout ) # (\plat|cpu_0|cpu|D_ctrl_logic~2_combout ) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_ctrl_logic~2_combout ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|R_src2_use_imm~1_combout ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|Equal0~7_combout ),
	.dataf(!\plat|cpu_0|cpu|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_unsigned_lo_imm16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_unsigned_lo_imm16~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_unsigned_lo_imm16~0 .lut_mask = 64'h5F5FFFFFFFFFFFFF;
defparam \plat|cpu_0|cpu|D_ctrl_unsigned_lo_imm16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N23
dffeas \plat|cpu_0|cpu|R_ctrl_unsigned_lo_imm16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_ctrl_unsigned_lo_imm16~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_unsigned_lo_imm16 .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_ctrl_unsigned_lo_imm16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N24
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src2_hi~1 (
// Equation(s):
// \plat|cpu_0|cpu|R_src2_hi~1_combout  = ( \plat|cpu_0|cpu|R_ctrl_unsigned_lo_imm16~q  ) # ( !\plat|cpu_0|cpu|R_ctrl_unsigned_lo_imm16~q  & ( \plat|cpu_0|cpu|R_ctrl_force_src2_zero~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|R_ctrl_force_src2_zero~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src2_hi~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src2_hi~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src2_hi~1 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|cpu_0|cpu|R_src2_hi~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N33
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src2_hi[15]~2 (
// Equation(s):
// \plat|cpu_0|cpu|R_src2_hi[15]~2_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] & ( (!\plat|cpu_0|cpu|R_src2_hi~1_combout  & (((!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & !\plat|cpu_0|cpu|R_src2_use_imm~q 
// )) # (\plat|cpu_0|cpu|D_iw [21]))) ) ) # ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] & ( (\plat|cpu_0|cpu|D_iw [21] & (!\plat|cpu_0|cpu|R_src2_hi~1_combout  & ((\plat|cpu_0|cpu|R_src2_use_imm~q ) # 
// (\plat|cpu_0|cpu|R_ctrl_hi_imm16~q )))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu_0|cpu|D_iw [21]),
	.datac(!\plat|cpu_0|cpu|R_src2_hi~1_combout ),
	.datad(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src2_hi[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src2_hi[15]~2 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src2_hi[15]~2 .lut_mask = 64'h10301030B030B030;
defparam \plat|cpu_0|cpu|R_src2_hi[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y10_N35
dffeas \plat|cpu_0|cpu|E_src2[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src2_hi[15]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[31] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N54
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[31]~16 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[31]~16_combout  = ( \plat|cpu_0|cpu|E_src2 [31] & ( \plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|cpu_0|cpu|E_src1 [31]) ) ) ) # ( !\plat|cpu_0|cpu|E_src2 [31] & ( 
// \plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( \plat|cpu_0|cpu|E_src1 [31] ) ) ) # ( \plat|cpu_0|cpu|E_src2 [31] & ( !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q  & \plat|cpu_0|cpu|E_src1 [31]) ) ) ) # ( 
// !\plat|cpu_0|cpu|E_src2 [31] & ( !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|cpu_0|cpu|E_src1 [31]) ) ) )

	.dataa(!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src1 [31]),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|E_src2 [31]),
	.dataf(!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[31]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[31]~16 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[31]~16 .lut_mask = 64'hA0A005050F0FFAFA;
defparam \plat|cpu_0|cpu|E_logic_result[31]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal0~14 (
// Equation(s):
// \plat|cpu_0|cpu|Equal0~14_combout  = ( !\plat|cpu_0|cpu|D_iw [3] & ( \plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|D_iw [5] & (\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & \plat|cpu_0|cpu|D_iw [2]))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [5]),
	.datab(!\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw [2]),
	.datae(!\plat|cpu_0|cpu|D_iw [3]),
	.dataf(!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal0~14 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal0~14 .lut_mask = 64'h0000000000200000;
defparam \plat|cpu_0|cpu|Equal0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N54
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal62~2 (
// Equation(s):
// \plat|cpu_0|cpu|Equal62~2_combout  = ( \plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & ( !\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw [16] & (!\plat|cpu_0|cpu|D_iw [12] & !\plat|cpu_0|cpu|D_iw [11]))) 
// ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw [16]),
	.datac(!\plat|cpu_0|cpu|D_iw [12]),
	.datad(!\plat|cpu_0|cpu|D_iw [11]),
	.datae(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.dataf(!\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal62~2 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal62~2 .lut_mask = 64'h0000800000000000;
defparam \plat|cpu_0|cpu|Equal62~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N39
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal0~3 (
// Equation(s):
// \plat|cpu_0|cpu|Equal0~3_combout  = ( !\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q  & ( \plat|cpu_0|cpu|D_iw [3] & ( (!\plat|cpu_0|cpu|D_iw [5] & (\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw [2] & !\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [5]),
	.datab(!\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|D_iw [2]),
	.datad(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datae(!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ),
	.dataf(!\plat|cpu_0|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal0~3 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal0~3 .lut_mask = 64'h0000000002000000;
defparam \plat|cpu_0|cpu|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N27
cyclonev_lcell_comb \plat|cpu_0|cpu|E_invert_arith_src_msb~0 (
// Equation(s):
// \plat|cpu_0|cpu|E_invert_arith_src_msb~0_combout  = ( !\plat|cpu_0|cpu|Equal0~3_combout  & ( (!\plat|cpu_0|cpu|Equal0~2_combout  & ((!\plat|cpu_0|cpu|Equal0~0_combout ) # ((!\plat|cpu_0|cpu|Equal62~4_combout  & !\plat|cpu_0|cpu|Equal62~2_combout )))) ) )

	.dataa(!\plat|cpu_0|cpu|Equal0~0_combout ),
	.datab(!\plat|cpu_0|cpu|Equal62~4_combout ),
	.datac(!\plat|cpu_0|cpu|Equal0~2_combout ),
	.datad(!\plat|cpu_0|cpu|Equal62~2_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_invert_arith_src_msb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_invert_arith_src_msb~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_invert_arith_src_msb~0 .lut_mask = 64'hE0A0E0A000000000;
defparam \plat|cpu_0|cpu|E_invert_arith_src_msb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N45
cyclonev_lcell_comb \plat|cpu_0|cpu|E_invert_arith_src_msb~1 (
// Equation(s):
// \plat|cpu_0|cpu|E_invert_arith_src_msb~1_combout  = ( \plat|cpu_0|cpu|Equal0~8_combout  & ( \plat|cpu_0|cpu|R_valid~q  ) ) # ( !\plat|cpu_0|cpu|Equal0~8_combout  & ( (\plat|cpu_0|cpu|R_valid~q  & ((!\plat|cpu_0|cpu|E_invert_arith_src_msb~0_combout ) # 
// (\plat|cpu_0|cpu|Equal0~14_combout ))) ) )

	.dataa(!\plat|cpu_0|cpu|R_valid~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|Equal0~14_combout ),
	.datad(!\plat|cpu_0|cpu|E_invert_arith_src_msb~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_invert_arith_src_msb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_invert_arith_src_msb~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_invert_arith_src_msb~1 .lut_mask = 64'h5505550555555555;
defparam \plat|cpu_0|cpu|E_invert_arith_src_msb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N47
dffeas \plat|cpu_0|cpu|E_invert_arith_src_msb (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_invert_arith_src_msb~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_invert_arith_src_msb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_invert_arith_src_msb .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_invert_arith_src_msb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|F_iw~9 (
// Equation(s):
// \plat|cpu_0|cpu|F_iw~9_combout  = ( \plat|cpu_0|cpu|intr_req~0_combout  & ( \plat|rom_0|the_altsyncram|auto_generated|q_a [20] ) ) # ( !\plat|cpu_0|cpu|intr_req~0_combout  & ( \plat|rom_0|the_altsyncram|auto_generated|q_a [20] ) ) # ( 
// \plat|cpu_0|cpu|intr_req~0_combout  & ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [20] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|intr_req~0_combout ),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_iw~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_iw~9 .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_iw~9 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \plat|cpu_0|cpu|F_iw~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y11_N13
dffeas \plat|cpu_0|cpu|D_iw[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_iw~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[20] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N48
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src2_hi[14]~15 (
// Equation(s):
// \plat|cpu_0|cpu|R_src2_hi[14]~15_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((!\plat|cpu_0|cpu|R_src2_use_imm~q )) # (\plat|cpu_0|cpu|D_iw [21]))) # 
// (\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu_0|cpu|D_iw [20])))) ) ) # ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu_0|cpu|D_iw [21] & 
// ((\plat|cpu_0|cpu|R_src2_use_imm~q )))) # (\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu_0|cpu|D_iw [20])))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu_0|cpu|D_iw [21]),
	.datac(!\plat|cpu_0|cpu|D_iw [20]),
	.datad(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src2_hi[14]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src2_hi[14]~15 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src2_hi[14]~15 .lut_mask = 64'h05270527AF27AF27;
defparam \plat|cpu_0|cpu|R_src2_hi[14]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y10_N49
dffeas \plat|cpu_0|cpu|E_src2[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src2_hi[14]~15_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[30] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N8
dffeas \plat|cpu_0|cpu|E_src1[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src1[29]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[30] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N42
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src2_hi[13]~16 (
// Equation(s):
// \plat|cpu_0|cpu|R_src2_hi[13]~16_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] & ( (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((!\plat|cpu_0|cpu|R_src2_use_imm~q )) # (\plat|cpu_0|cpu|D_iw [21]))) # 
// (\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu_0|cpu|D_iw [19])))) ) ) # ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] & ( (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu_0|cpu|D_iw [21] & 
// ((\plat|cpu_0|cpu|R_src2_use_imm~q )))) # (\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu_0|cpu|D_iw [19])))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu_0|cpu|D_iw [21]),
	.datac(!\plat|cpu_0|cpu|D_iw [19]),
	.datad(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src2_hi[13]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src2_hi[13]~16 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src2_hi[13]~16 .lut_mask = 64'h05270527AF27AF27;
defparam \plat|cpu_0|cpu|R_src2_hi[13]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y10_N43
dffeas \plat|cpu_0|cpu|E_src2[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src2_hi[13]~16_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[29] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N59
dffeas \plat|cpu_0|cpu|E_src1[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src1[29]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[29] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N18
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src2_hi[12]~9 (
// Equation(s):
// \plat|cpu_0|cpu|R_src2_hi[12]~9_combout  = ( \plat|cpu_0|cpu|R_src2_use_imm~q  & ( (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu_0|cpu|D_iw [21])) # (\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & ((\plat|cpu_0|cpu|D_iw [18]))) ) ) # ( 
// !\plat|cpu_0|cpu|R_src2_use_imm~q  & ( (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28])) # (\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & ((\plat|cpu_0|cpu|D_iw [18]))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu_0|cpu|D_iw [21]),
	.datac(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datad(!\plat|cpu_0|cpu|D_iw [18]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src2_hi[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src2_hi[12]~9 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src2_hi[12]~9 .lut_mask = 64'h0A5F0A5F22772277;
defparam \plat|cpu_0|cpu|R_src2_hi[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y10_N20
dffeas \plat|cpu_0|cpu|E_src2[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src2_hi[12]~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[28] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N29
dffeas \plat|cpu_0|cpu|E_src1[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src1[29]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[28] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N6
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src2_hi[10]~13 (
// Equation(s):
// \plat|cpu_0|cpu|R_src2_hi[10]~13_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] & ( (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((!\plat|cpu_0|cpu|R_src2_use_imm~q )) # (\plat|cpu_0|cpu|D_iw [21]))) # 
// (\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu_0|cpu|D_iw [16])))) ) ) # ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] & ( (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu_0|cpu|D_iw [21] & 
// (\plat|cpu_0|cpu|R_src2_use_imm~q ))) # (\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu_0|cpu|D_iw [16])))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu_0|cpu|D_iw [21]),
	.datac(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.datad(!\plat|cpu_0|cpu|D_iw [16]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src2_hi[10]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src2_hi[10]~13 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src2_hi[10]~13 .lut_mask = 64'h02570257A2F7A2F7;
defparam \plat|cpu_0|cpu|R_src2_hi[10]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y10_N7
dffeas \plat|cpu_0|cpu|E_src2[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src2_hi[10]~13_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[26] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N23
dffeas \plat|cpu_0|cpu|E_src1[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src1[29]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[26] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N39
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src2_hi[8]~11 (
// Equation(s):
// \plat|cpu_0|cpu|R_src2_hi[8]~11_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] & ( (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((!\plat|cpu_0|cpu|R_src2_use_imm~q )) # (\plat|cpu_0|cpu|D_iw [21]))) # 
// (\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q )))) ) ) # ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] & ( (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu_0|cpu|D_iw [21] & 
// (\plat|cpu_0|cpu|R_src2_use_imm~q ))) # (\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu_0|cpu|D_iw [21]),
	.datac(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.datad(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src2_hi[8]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src2_hi[8]~11 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src2_hi[8]~11 .lut_mask = 64'h02570257A2F7A2F7;
defparam \plat|cpu_0|cpu|R_src2_hi[8]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y10_N41
dffeas \plat|cpu_0|cpu|E_src2[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src2_hi[8]~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[24] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N47
dffeas \plat|cpu_0|cpu|E_src1[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src1[29]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[23] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N21
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src2_hi[6]~7 (
// Equation(s):
// \plat|cpu_0|cpu|R_src2_hi[6]~7_combout  = ( \plat|cpu_0|cpu|D_iw [12] & ( ((!\plat|cpu_0|cpu|R_src2_use_imm~q  & ((\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]))) # (\plat|cpu_0|cpu|R_src2_use_imm~q  & 
// (\plat|cpu_0|cpu|D_iw [21]))) # (\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\plat|cpu_0|cpu|D_iw [12] & ( (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & ((!\plat|cpu_0|cpu|R_src2_use_imm~q  & 
// ((\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]))) # (\plat|cpu_0|cpu|R_src2_use_imm~q  & (\plat|cpu_0|cpu|D_iw [21])))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu_0|cpu|D_iw [21]),
	.datac(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.datad(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src2_hi[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src2_hi[6]~7 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src2_hi[6]~7 .lut_mask = 64'h02A202A257F757F7;
defparam \plat|cpu_0|cpu|R_src2_hi[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y10_N23
dffeas \plat|cpu_0|cpu|E_src2[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src2_hi[6]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[22] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N59
dffeas \plat|cpu_0|cpu|E_src1[21]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src1[29]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[21]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N27
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src2_hi[5]~8 (
// Equation(s):
// \plat|cpu_0|cpu|R_src2_hi[5]~8_combout  = ( \plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] & ( \plat|cpu_0|cpu|D_iw [11] ) ) ) # ( !\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & ( 
// \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] & ( (!\plat|cpu_0|cpu|R_src2_use_imm~q ) # (\plat|cpu_0|cpu|D_iw [21]) ) ) ) # ( \plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & ( 
// !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] & ( \plat|cpu_0|cpu|D_iw [11] ) ) ) # ( !\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & ( 
// !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] & ( (\plat|cpu_0|cpu|D_iw [21] & \plat|cpu_0|cpu|R_src2_use_imm~q ) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [11]),
	.datab(!\plat|cpu_0|cpu|D_iw [21]),
	.datac(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src2_hi[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src2_hi[5]~8 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src2_hi[5]~8 .lut_mask = 64'h03035555F3F35555;
defparam \plat|cpu_0|cpu|R_src2_hi[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N25
dffeas \plat|cpu_0|cpu|E_src2[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|R_src2_hi[5]~8_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|R_src2_hi~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[21] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N50
dffeas \plat|cpu_0|cpu|E_src1[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src1[29]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[19] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src2_hi[2]~4 (
// Equation(s):
// \plat|cpu_0|cpu|R_src2_hi[2]~4_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] & ( (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((!\plat|cpu_0|cpu|R_src2_use_imm~q )) # (\plat|cpu_0|cpu|D_iw [21]))) # 
// (\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu_0|cpu|D_iw [8])))) ) ) # ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] & ( (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu_0|cpu|D_iw [21] & 
// (\plat|cpu_0|cpu|R_src2_use_imm~q ))) # (\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu_0|cpu|D_iw [8])))) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [21]),
	.datab(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.datac(!\plat|cpu_0|cpu|D_iw [8]),
	.datad(!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src2_hi[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src2_hi[2]~4 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src2_hi[2]~4 .lut_mask = 64'h110F110FDD0FDD0F;
defparam \plat|cpu_0|cpu|R_src2_hi[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y10_N13
dffeas \plat|cpu_0|cpu|E_src2[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src2_hi[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[18] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N15
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src2_hi[1]~5 (
// Equation(s):
// \plat|cpu_0|cpu|R_src2_hi[1]~5_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] & ( (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((!\plat|cpu_0|cpu|R_src2_use_imm~q )) # (\plat|cpu_0|cpu|D_iw [21]))) # 
// (\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu_0|cpu|D_iw [7])))) ) ) # ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] & ( (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu_0|cpu|D_iw [21] & 
// (\plat|cpu_0|cpu|R_src2_use_imm~q ))) # (\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu_0|cpu|D_iw [7])))) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [21]),
	.datab(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.datac(!\plat|cpu_0|cpu|D_iw [7]),
	.datad(!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src2_hi[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src2_hi[1]~5 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src2_hi[1]~5 .lut_mask = 64'h110F110FDD0FDD0F;
defparam \plat|cpu_0|cpu|R_src2_hi[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y10_N16
dffeas \plat|cpu_0|cpu|E_src2[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src2_hi[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[17] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N10
dffeas \plat|cpu_0|cpu|E_src1[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src1[29]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[16] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N48
cyclonev_lcell_comb \plat|cpu_0|cpu|E_src2[15]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|E_src2[15]~feeder_combout  = \plat|cpu_0|cpu|D_iw [21]

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|D_iw [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_src2[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[15]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_src2[15]~feeder .lut_mask = 64'h3333333333333333;
defparam \plat|cpu_0|cpu|E_src2[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N49
dffeas \plat|cpu_0|cpu|E_src2[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_src2[15]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src2[7]~0_combout ),
	.sload(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[15] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N28
dffeas \plat|cpu_0|cpu|E_src1[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src1[29]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[15] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N21
cyclonev_lcell_comb \plat|cpu_0|cpu|E_src2[14]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|E_src2[14]~feeder_combout  = ( \plat|cpu_0|cpu|D_iw [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_iw [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_src2[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[14]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_src2[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu_0|cpu|E_src2[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y10_N23
dffeas \plat|cpu_0|cpu|E_src2[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_src2[14]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src2[7]~0_combout ),
	.sload(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[14] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N42
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~33 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~33_sumout  = SUM(( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2[13]~DUPLICATE_q ) ) + ( \plat|cpu_0|cpu|E_src1 [13] ) + ( \plat|cpu_0|cpu|Add2~14  ))
// \plat|cpu_0|cpu|Add2~34  = CARRY(( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2[13]~DUPLICATE_q ) ) + ( \plat|cpu_0|cpu|E_src1 [13] ) + ( \plat|cpu_0|cpu|Add2~14  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src1 [13]),
	.datad(!\plat|cpu_0|cpu|E_src2[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~33_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~33 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~33 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|cpu_0|cpu|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N45
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~9 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~9_sumout  = SUM(( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [14]) ) + ( \plat|cpu_0|cpu|E_src1[14]~DUPLICATE_q  ) + ( \plat|cpu_0|cpu|Add2~34  ))
// \plat|cpu_0|cpu|Add2~10  = CARRY(( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [14]) ) + ( \plat|cpu_0|cpu|E_src1[14]~DUPLICATE_q  ) + ( \plat|cpu_0|cpu|Add2~34  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src1[14]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|E_src2 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~9_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~9 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~9 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|cpu_0|cpu|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N27
cyclonev_lcell_comb \plat|cpu_0|cpu|F_pc_no_crst_nxt[12]~0 (
// Equation(s):
// \plat|cpu_0|cpu|F_pc_no_crst_nxt[12]~0_combout  = ( !\plat|cpu_0|cpu|Add0~9_sumout  & ( \plat|cpu_0|cpu|Add2~9_sumout  & ( (\plat|cpu_0|cpu|F_pc_sel_nxt~0_combout  & \plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout ) ) ) ) # ( \plat|cpu_0|cpu|Add0~9_sumout  & ( 
// !\plat|cpu_0|cpu|Add2~9_sumout  & ( (!\plat|cpu_0|cpu|F_pc_sel_nxt~0_combout  & \plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout ) ) ) ) # ( !\plat|cpu_0|cpu|Add0~9_sumout  & ( !\plat|cpu_0|cpu|Add2~9_sumout  & ( \plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout  ) ) )

	.dataa(!\plat|cpu_0|cpu|F_pc_sel_nxt~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.datae(!\plat|cpu_0|cpu|Add0~9_sumout ),
	.dataf(!\plat|cpu_0|cpu|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_pc_no_crst_nxt[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc_no_crst_nxt[12]~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_pc_no_crst_nxt[12]~0 .lut_mask = 64'h00FF00AA00550000;
defparam \plat|cpu_0|cpu|F_pc_no_crst_nxt[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N28
dffeas \plat|cpu_0|cpu|F_pc[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_pc_no_crst_nxt[12]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|F_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[12] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|F_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N27
cyclonev_lcell_comb \plat|cpu_0|cpu|Add0~17 (
// Equation(s):
// \plat|cpu_0|cpu|Add0~17_sumout  = SUM(( \plat|cpu_0|cpu|F_pc[9]~DUPLICATE_q  ) + ( GND ) + ( \plat|cpu_0|cpu|Add0~22  ))
// \plat|cpu_0|cpu|Add0~18  = CARRY(( \plat|cpu_0|cpu|F_pc[9]~DUPLICATE_q  ) + ( GND ) + ( \plat|cpu_0|cpu|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|F_pc[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add0~17_sumout ),
	.cout(\plat|cpu_0|cpu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add0~17 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|cpu_0|cpu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N16
dffeas \plat|cpu_0|cpu|F_pc[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_pc[9]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|Add0~17_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|F_pc[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[9]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|F_pc[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N30
cyclonev_lcell_comb \plat|cpu_0|cpu|Add0~13 (
// Equation(s):
// \plat|cpu_0|cpu|Add0~13_sumout  = SUM(( \plat|cpu_0|cpu|F_pc [10] ) + ( GND ) + ( \plat|cpu_0|cpu|Add0~18  ))
// \plat|cpu_0|cpu|Add0~14  = CARRY(( \plat|cpu_0|cpu|F_pc [10] ) + ( GND ) + ( \plat|cpu_0|cpu|Add0~18  ))

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|F_pc [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add0~13_sumout ),
	.cout(\plat|cpu_0|cpu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add0~13 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \plat|cpu_0|cpu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N33
cyclonev_lcell_comb \plat|cpu_0|cpu|Add0~33 (
// Equation(s):
// \plat|cpu_0|cpu|Add0~33_sumout  = SUM(( \plat|cpu_0|cpu|F_pc [11] ) + ( GND ) + ( \plat|cpu_0|cpu|Add0~14  ))
// \plat|cpu_0|cpu|Add0~34  = CARRY(( \plat|cpu_0|cpu|F_pc [11] ) + ( GND ) + ( \plat|cpu_0|cpu|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|F_pc [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add0~33_sumout ),
	.cout(\plat|cpu_0|cpu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add0~33 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|cpu_0|cpu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|Add0~9 (
// Equation(s):
// \plat|cpu_0|cpu|Add0~9_sumout  = SUM(( !\plat|cpu_0|cpu|F_pc [12] ) + ( GND ) + ( \plat|cpu_0|cpu|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|F_pc [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add0~9 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add0~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \plat|cpu_0|cpu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N54
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src1[14]~4 (
// Equation(s):
// \plat|cpu_0|cpu|R_src1[14]~4_combout  = ( \plat|cpu_0|cpu|Add0~9_sumout  & ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] & ( ((!\plat|cpu_0|cpu|R_src1~1_combout ) # (\plat|cpu_0|cpu|R_src1~0_combout )) # 
// (\plat|cpu_0|cpu|D_iw [18]) ) ) ) # ( !\plat|cpu_0|cpu|Add0~9_sumout  & ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] & ( (!\plat|cpu_0|cpu|R_src1~0_combout  & ((!\plat|cpu_0|cpu|R_src1~1_combout ) # 
// (\plat|cpu_0|cpu|D_iw [18]))) ) ) ) # ( \plat|cpu_0|cpu|Add0~9_sumout  & ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] & ( ((\plat|cpu_0|cpu|D_iw [18] & \plat|cpu_0|cpu|R_src1~1_combout )) # 
// (\plat|cpu_0|cpu|R_src1~0_combout ) ) ) ) # ( !\plat|cpu_0|cpu|Add0~9_sumout  & ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] & ( (\plat|cpu_0|cpu|D_iw [18] & (!\plat|cpu_0|cpu|R_src1~0_combout  & 
// \plat|cpu_0|cpu|R_src1~1_combout )) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [18]),
	.datab(!\plat|cpu_0|cpu|R_src1~0_combout ),
	.datac(!\plat|cpu_0|cpu|R_src1~1_combout ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|Add0~9_sumout ),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src1[14]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src1[14]~4 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src1[14]~4 .lut_mask = 64'h04043737C4C4F7F7;
defparam \plat|cpu_0|cpu|R_src1[14]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N56
dffeas \plat|cpu_0|cpu|E_src1[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src1[14]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[14]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N48
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~81 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~81_sumout  = SUM(( \plat|cpu_0|cpu|E_src1 [15] ) + ( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [15]) ) + ( \plat|cpu_0|cpu|Add2~10  ))
// \plat|cpu_0|cpu|Add2~82  = CARRY(( \plat|cpu_0|cpu|E_src1 [15] ) + ( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [15]) ) + ( \plat|cpu_0|cpu|Add2~10  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src2 [15]),
	.datad(!\plat|cpu_0|cpu|E_src1 [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~81_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~81 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~81 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|cpu_0|cpu|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N51
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~101 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~101_sumout  = SUM(( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [16]) ) + ( \plat|cpu_0|cpu|E_src1 [16] ) + ( \plat|cpu_0|cpu|Add2~82  ))
// \plat|cpu_0|cpu|Add2~102  = CARRY(( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [16]) ) + ( \plat|cpu_0|cpu|E_src1 [16] ) + ( \plat|cpu_0|cpu|Add2~82  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src1 [16]),
	.datad(!\plat|cpu_0|cpu|E_src2 [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~101_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~101 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~101 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|cpu_0|cpu|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N54
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~97 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~97_sumout  = SUM(( \plat|cpu_0|cpu|E_src1 [17] ) + ( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [17]) ) + ( \plat|cpu_0|cpu|Add2~102  ))
// \plat|cpu_0|cpu|Add2~98  = CARRY(( \plat|cpu_0|cpu|E_src1 [17] ) + ( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [17]) ) + ( \plat|cpu_0|cpu|Add2~102  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~q ),
	.datab(!\plat|cpu_0|cpu|E_src2 [17]),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|E_src1 [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~97_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~97 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~97 .lut_mask = 64'h00009999000000FF;
defparam \plat|cpu_0|cpu|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N57
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~93 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~93_sumout  = SUM(( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [18]) ) + ( \plat|cpu_0|cpu|E_src1 [18] ) + ( \plat|cpu_0|cpu|Add2~98  ))
// \plat|cpu_0|cpu|Add2~94  = CARRY(( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [18]) ) + ( \plat|cpu_0|cpu|E_src1 [18] ) + ( \plat|cpu_0|cpu|Add2~98  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src1 [18]),
	.datad(!\plat|cpu_0|cpu|E_src2 [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~93_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~93 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~93 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|cpu_0|cpu|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N0
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~89 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~89_sumout  = SUM(( !\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|cpu_0|cpu|E_src2 [19]) ) + ( \plat|cpu_0|cpu|E_src1 [19] ) + ( \plat|cpu_0|cpu|Add2~94  ))
// \plat|cpu_0|cpu|Add2~90  = CARRY(( !\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|cpu_0|cpu|E_src2 [19]) ) + ( \plat|cpu_0|cpu|E_src1 [19] ) + ( \plat|cpu_0|cpu|Add2~94  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src1 [19]),
	.datad(!\plat|cpu_0|cpu|E_src2 [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~89_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~89 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~89 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|cpu_0|cpu|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N3
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~85 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~85_sumout  = SUM(( !\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|cpu_0|cpu|E_src2 [20]) ) + ( \plat|cpu_0|cpu|E_src1 [20] ) + ( \plat|cpu_0|cpu|Add2~90  ))
// \plat|cpu_0|cpu|Add2~86  = CARRY(( !\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|cpu_0|cpu|E_src2 [20]) ) + ( \plat|cpu_0|cpu|E_src1 [20] ) + ( \plat|cpu_0|cpu|Add2~90  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src1 [20]),
	.datad(!\plat|cpu_0|cpu|E_src2 [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~85_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~85 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~85 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|cpu_0|cpu|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N6
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~109 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~109_sumout  = SUM(( !\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|cpu_0|cpu|E_src2 [21]) ) + ( \plat|cpu_0|cpu|E_src1[21]~DUPLICATE_q  ) + ( \plat|cpu_0|cpu|Add2~86  ))
// \plat|cpu_0|cpu|Add2~110  = CARRY(( !\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|cpu_0|cpu|E_src2 [21]) ) + ( \plat|cpu_0|cpu|E_src1[21]~DUPLICATE_q  ) + ( \plat|cpu_0|cpu|Add2~86  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|E_src1[21]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|E_src2 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~109_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~109 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~109 .lut_mask = 64'h0000CCCC000055AA;
defparam \plat|cpu_0|cpu|Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N9
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~105 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~105_sumout  = SUM(( \plat|cpu_0|cpu|E_src1 [22] ) + ( !\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|cpu_0|cpu|E_src2 [22]) ) + ( \plat|cpu_0|cpu|Add2~110  ))
// \plat|cpu_0|cpu|Add2~106  = CARRY(( \plat|cpu_0|cpu|E_src1 [22] ) + ( !\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|cpu_0|cpu|E_src2 [22]) ) + ( \plat|cpu_0|cpu|Add2~110  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src2 [22]),
	.datad(!\plat|cpu_0|cpu|E_src1 [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~105_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~105 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~105 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|cpu_0|cpu|Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~125 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~125_sumout  = SUM(( \plat|cpu_0|cpu|E_src1 [23] ) + ( !\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|cpu_0|cpu|E_src2 [23]) ) + ( \plat|cpu_0|cpu|Add2~106  ))
// \plat|cpu_0|cpu|Add2~126  = CARRY(( \plat|cpu_0|cpu|E_src1 [23] ) + ( !\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|cpu_0|cpu|E_src2 [23]) ) + ( \plat|cpu_0|cpu|Add2~106  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src2 [23]),
	.datad(!\plat|cpu_0|cpu|E_src1 [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~125_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~125 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~125 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|cpu_0|cpu|Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N15
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~121 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~121_sumout  = SUM(( !\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|cpu_0|cpu|E_src2 [24]) ) + ( \plat|cpu_0|cpu|E_src1 [24] ) + ( \plat|cpu_0|cpu|Add2~126  ))
// \plat|cpu_0|cpu|Add2~122  = CARRY(( !\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|cpu_0|cpu|E_src2 [24]) ) + ( \plat|cpu_0|cpu|E_src1 [24] ) + ( \plat|cpu_0|cpu|Add2~126  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src2 [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_src1 [24]),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~121_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~121 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~121 .lut_mask = 64'h0000FF0000005A5A;
defparam \plat|cpu_0|cpu|Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N18
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~133 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~133_sumout  = SUM(( \plat|cpu_0|cpu|E_src1 [25] ) + ( !\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|cpu_0|cpu|E_src2 [25]) ) + ( \plat|cpu_0|cpu|Add2~122  ))
// \plat|cpu_0|cpu|Add2~134  = CARRY(( \plat|cpu_0|cpu|E_src1 [25] ) + ( !\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|cpu_0|cpu|E_src2 [25]) ) + ( \plat|cpu_0|cpu|Add2~122  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src2 [25]),
	.datad(!\plat|cpu_0|cpu|E_src1 [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~133_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~134 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~133 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~133 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|cpu_0|cpu|Add2~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N21
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~129 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~129_sumout  = SUM(( !\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|cpu_0|cpu|E_src2 [26]) ) + ( \plat|cpu_0|cpu|E_src1 [26] ) + ( \plat|cpu_0|cpu|Add2~134  ))
// \plat|cpu_0|cpu|Add2~130  = CARRY(( !\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|cpu_0|cpu|E_src2 [26]) ) + ( \plat|cpu_0|cpu|E_src1 [26] ) + ( \plat|cpu_0|cpu|Add2~134  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src2 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_src1 [26]),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~129_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~130 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~129 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~129 .lut_mask = 64'h0000FF0000005A5A;
defparam \plat|cpu_0|cpu|Add2~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N24
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~117 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~117_sumout  = SUM(( !\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|cpu_0|cpu|E_src2 [27]) ) + ( \plat|cpu_0|cpu|E_src1 [27] ) + ( \plat|cpu_0|cpu|Add2~130  ))
// \plat|cpu_0|cpu|Add2~118  = CARRY(( !\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|cpu_0|cpu|E_src2 [27]) ) + ( \plat|cpu_0|cpu|E_src1 [27] ) + ( \plat|cpu_0|cpu|Add2~130  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src2 [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_src1 [27]),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~117_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~117 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~117 .lut_mask = 64'h0000FF0000005A5A;
defparam \plat|cpu_0|cpu|Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N27
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~113 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~113_sumout  = SUM(( !\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|cpu_0|cpu|E_src2 [28]) ) + ( \plat|cpu_0|cpu|E_src1 [28] ) + ( \plat|cpu_0|cpu|Add2~118  ))
// \plat|cpu_0|cpu|Add2~114  = CARRY(( !\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|cpu_0|cpu|E_src2 [28]) ) + ( \plat|cpu_0|cpu|E_src1 [28] ) + ( \plat|cpu_0|cpu|Add2~118  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src2 [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_src1 [28]),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~113_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~113 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~113 .lut_mask = 64'h0000FF0000005A5A;
defparam \plat|cpu_0|cpu|Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N30
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~77 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~77_sumout  = SUM(( \plat|cpu_0|cpu|E_src1 [29] ) + ( !\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|cpu_0|cpu|E_src2 [29]) ) + ( \plat|cpu_0|cpu|Add2~114  ))
// \plat|cpu_0|cpu|Add2~78  = CARRY(( \plat|cpu_0|cpu|E_src1 [29] ) + ( !\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|cpu_0|cpu|E_src2 [29]) ) + ( \plat|cpu_0|cpu|Add2~114  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src2 [29]),
	.datad(!\plat|cpu_0|cpu|E_src1 [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~77_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~77 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~77 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|cpu_0|cpu|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N33
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~73 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~73_sumout  = SUM(( \plat|cpu_0|cpu|E_src1 [30] ) + ( !\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|cpu_0|cpu|E_src2 [30]) ) + ( \plat|cpu_0|cpu|Add2~78  ))
// \plat|cpu_0|cpu|Add2~74  = CARRY(( \plat|cpu_0|cpu|E_src1 [30] ) + ( !\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|cpu_0|cpu|E_src2 [30]) ) + ( \plat|cpu_0|cpu|Add2~78  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src2 [30]),
	.datad(!\plat|cpu_0|cpu|E_src1 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~73_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~73 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~73 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|cpu_0|cpu|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~65 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~65_sumout  = SUM(( !\plat|cpu_0|cpu|E_invert_arith_src_msb~q  $ (!\plat|cpu_0|cpu|E_src1 [31]) ) + ( !\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|cpu_0|cpu|E_src2 [31] $ (\plat|cpu_0|cpu|E_invert_arith_src_msb~q )) ) + ( 
// \plat|cpu_0|cpu|Add2~74  ))
// \plat|cpu_0|cpu|Add2~66  = CARRY(( !\plat|cpu_0|cpu|E_invert_arith_src_msb~q  $ (!\plat|cpu_0|cpu|E_src1 [31]) ) + ( !\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|cpu_0|cpu|E_src2 [31] $ (\plat|cpu_0|cpu|E_invert_arith_src_msb~q )) ) + ( 
// \plat|cpu_0|cpu|Add2~74  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|E_src2 [31]),
	.datac(!\plat|cpu_0|cpu|E_invert_arith_src_msb~q ),
	.datad(!\plat|cpu_0|cpu|E_src1 [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~65_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~65 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~65 .lut_mask = 64'h0000969600000FF0;
defparam \plat|cpu_0|cpu|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N54
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[31]~18 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[31]~18_combout  = ( \plat|cpu_0|cpu|Add2~65_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu_0|cpu|R_ctrl_logic~q ) # ((\plat|cpu_0|cpu|E_logic_result[31]~16_combout )))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  
// & (((\plat|cpu_0|cpu|E_shift_rot_result [31])))) ) ) # ( !\plat|cpu_0|cpu|Add2~65_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (\plat|cpu_0|cpu|R_ctrl_logic~q  & (\plat|cpu_0|cpu|E_logic_result[31]~16_combout ))) # 
// (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu_0|cpu|E_shift_rot_result [31])))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu_0|cpu|E_logic_result[31]~16_combout ),
	.datad(!\plat|cpu_0|cpu|E_shift_rot_result [31]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Add2~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[31]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[31]~18 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[31]~18 .lut_mask = 64'h025702578ADF8ADF;
defparam \plat|cpu_0|cpu|E_alu_result[31]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N55
dffeas \plat|cpu_0|cpu|W_alu_result[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[31]~18_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[31] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N21
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[31]~16 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[31]~16_combout  = ( \plat|cpu_0|cpu|W_alu_result [31] & ( (!\plat|cpu_0|cpu|R_ctrl_ld~q  & (!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # (\plat|cpu_0|cpu|R_ctrl_ld~q  & 
// (((\plat|cpu_0|cpu|av_ld_byte3_data[7]~DUPLICATE_q )))) ) ) # ( !\plat|cpu_0|cpu|W_alu_result [31] & ( (\plat|cpu_0|cpu|av_ld_byte3_data[7]~DUPLICATE_q  & \plat|cpu_0|cpu|R_ctrl_ld~q ) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|av_ld_byte3_data[7]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|W_alu_result [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[31]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[31]~16 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[31]~16 .lut_mask = 64'h000F000F880F880F;
defparam \plat|cpu_0|cpu|W_rf_wr_data[31]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N24
cyclonev_lcell_comb \plat|cpu_0|cpu|E_st_data[30]~8 (
// Equation(s):
// \plat|cpu_0|cpu|E_st_data[30]~8_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] & ( (!\plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6])))) # (\plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & (((\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30])) # 
// (\plat|cpu_0|cpu|D_ctrl_mem16~1_combout ))) ) ) # ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] & ( (!\plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6])))) # (\plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & (!\plat|cpu_0|cpu|D_ctrl_mem16~1_combout  & 
// ((\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30])))) ) )

	.dataa(!\plat|cpu_0|cpu|D_ctrl_mem16~1_combout ),
	.datab(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datac(!\plat|cpu_0|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_st_data[30]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_st_data[30]~8 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_st_data[30]~8 .lut_mask = 64'h303A303A353F353F;
defparam \plat|cpu_0|cpu|E_st_data[30]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N26
dffeas \plat|cpu_0|cpu|d_writedata[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_st_data[30]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[30] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~7 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~7_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [30] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~7 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N43
dffeas \plat|cpu_0|cpu|av_ld_byte3_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.asdata(\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte3_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte3_data[6] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte3_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N1
dffeas \plat|cpu_0|cpu|E_shift_rot_result[30]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[30]~19_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [30]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[30]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N6
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[30]~30 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[30]~30_combout  = ( \plat|cpu_0|cpu|E_src2 [30] & ( !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu_0|cpu|R_logic_op [0]) # (!\plat|cpu_0|cpu|E_src1 [30]))) ) ) # ( !\plat|cpu_0|cpu|E_src2 [30] & ( 
// (!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu_0|cpu|R_logic_op [0] & !\plat|cpu_0|cpu|E_src1 [30])) # (\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|cpu_0|cpu|E_src1 [30]))) ) )

	.dataa(!\plat|cpu_0|cpu|R_logic_op [0]),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|E_src1 [30]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_src2 [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[30]~30 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[30]~30 .lut_mask = 64'hA00FA00F0F5A0F5A;
defparam \plat|cpu_0|cpu|E_logic_result[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N9
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[30]~31 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[30]~31_combout  = ( \plat|cpu_0|cpu|Add2~73_sumout  & ( \plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ( \plat|cpu_0|cpu|E_shift_rot_result[30]~DUPLICATE_q  ) ) ) # ( !\plat|cpu_0|cpu|Add2~73_sumout  & ( 
// \plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ( \plat|cpu_0|cpu|E_shift_rot_result[30]~DUPLICATE_q  ) ) ) # ( \plat|cpu_0|cpu|Add2~73_sumout  & ( !\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ( (!\plat|cpu_0|cpu|R_ctrl_logic~q ) # 
// (\plat|cpu_0|cpu|E_logic_result[30]~30_combout ) ) ) ) # ( !\plat|cpu_0|cpu|Add2~73_sumout  & ( !\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ( (\plat|cpu_0|cpu|E_logic_result[30]~30_combout  & \plat|cpu_0|cpu|R_ctrl_logic~q ) ) ) )

	.dataa(!\plat|cpu_0|cpu|E_shift_rot_result[30]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_logic_result[30]~30_combout ),
	.datad(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datae(!\plat|cpu_0|cpu|Add2~73_sumout ),
	.dataf(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[30]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[30]~31 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[30]~31 .lut_mask = 64'h000FFF0F55555555;
defparam \plat|cpu_0|cpu|E_alu_result[30]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N10
dffeas \plat|cpu_0|cpu|W_alu_result[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[30]~31_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[30] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N39
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[30]~29 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[30]~29_combout  = ( \plat|cpu_0|cpu|W_alu_result [30] & ( (!\plat|cpu_0|cpu|R_ctrl_ld~q  & (!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # (\plat|cpu_0|cpu|R_ctrl_ld~q  & 
// (((\plat|cpu_0|cpu|av_ld_byte3_data [6])))) ) ) # ( !\plat|cpu_0|cpu|W_alu_result [30] & ( (\plat|cpu_0|cpu|av_ld_byte3_data [6] & \plat|cpu_0|cpu|R_ctrl_ld~q ) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|av_ld_byte3_data [6]),
	.datad(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|W_alu_result [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[30]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[30]~29 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[30]~29 .lut_mask = 64'h000F000F880F880F;
defparam \plat|cpu_0|cpu|W_rf_wr_data[30]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N27
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src1[8]~8 (
// Equation(s):
// \plat|cpu_0|cpu|R_src1[8]~8_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] & ( (!\plat|cpu_0|cpu|R_src1~0_combout  & (((!\plat|cpu_0|cpu|R_src1~1_combout )) # (\plat|cpu_0|cpu|D_iw [12]))) # 
// (\plat|cpu_0|cpu|R_src1~0_combout  & (((\plat|cpu_0|cpu|Add0~25_sumout )))) ) ) # ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] & ( (!\plat|cpu_0|cpu|R_src1~0_combout  & (\plat|cpu_0|cpu|D_iw [12] & 
// ((\plat|cpu_0|cpu|R_src1~1_combout )))) # (\plat|cpu_0|cpu|R_src1~0_combout  & (((\plat|cpu_0|cpu|Add0~25_sumout )))) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [12]),
	.datab(!\plat|cpu_0|cpu|Add0~25_sumout ),
	.datac(!\plat|cpu_0|cpu|R_src1~0_combout ),
	.datad(!\plat|cpu_0|cpu|R_src1~1_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src1[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src1[8]~8 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src1[8]~8 .lut_mask = 64'h03530353F353F353;
defparam \plat|cpu_0|cpu|R_src1[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N28
dffeas \plat|cpu_0|cpu|E_src1[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src1[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[8]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N58
dffeas \plat|cpu_0|cpu|E_shift_rot_result[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[8]~6_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1[8]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[8]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N29
dffeas \plat|cpu_0|cpu|E_src1[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src1[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[8] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N39
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[8]~6 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[8]~6_combout  = ( \plat|cpu_0|cpu|E_src1 [8] & ( !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|cpu_0|cpu|E_src2 [8]))) ) ) # ( !\plat|cpu_0|cpu|E_src1 [8] & ( 
// (!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|cpu_0|cpu|E_src2 [8])) # (\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|cpu_0|cpu|E_src2 [8]))) ) )

	.dataa(!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|E_src2 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_src1 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[8]~6 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[8]~6 .lut_mask = 64'h8585858556565656;
defparam \plat|cpu_0|cpu|E_logic_result[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N45
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[8]~7 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[8]~7_combout  = ( \plat|cpu_0|cpu|E_logic_result[8]~6_combout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu_0|cpu|Add2~25_sumout )) # (\plat|cpu_0|cpu|R_ctrl_logic~q ))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu_0|cpu|E_shift_rot_result[8]~DUPLICATE_q )))) ) ) # ( !\plat|cpu_0|cpu|E_logic_result[8]~6_combout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (!\plat|cpu_0|cpu|R_ctrl_logic~q  & (\plat|cpu_0|cpu|Add2~25_sumout ))) # 
// (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu_0|cpu|E_shift_rot_result[8]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu_0|cpu|Add2~25_sumout ),
	.datad(!\plat|cpu_0|cpu|E_shift_rot_result[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_logic_result[8]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[8]~7 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[8]~7 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \plat|cpu_0|cpu|E_alu_result[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N47
dffeas \plat|cpu_0|cpu|W_alu_result[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[8]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[8] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N42
cyclonev_lcell_comb \plat|cpu_0|cpu|E_st_data[29]~6 (
// Equation(s):
// \plat|cpu_0|cpu|E_st_data[29]~6_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] & ( (!\plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5])))) # (\plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & (((\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29])) # 
// (\plat|cpu_0|cpu|D_ctrl_mem16~1_combout ))) ) ) # ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] & ( (!\plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5])))) # (\plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & (!\plat|cpu_0|cpu|D_ctrl_mem16~1_combout  & 
// ((\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29])))) ) )

	.dataa(!\plat|cpu_0|cpu|D_ctrl_mem16~1_combout ),
	.datab(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datac(!\plat|cpu_0|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_st_data[29]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_st_data[29]~6 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_st_data[29]~6 .lut_mask = 64'h303A303A353F353F;
defparam \plat|cpu_0|cpu|E_st_data[29]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N44
dffeas \plat|cpu_0|cpu|d_writedata[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_st_data[29]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[29] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu_0|cpu|d_writedata [29],\plat|cpu_0|cpu|d_writedata [28]}),
	.portaaddr({\plat|cpu_0|cpu|W_alu_result [13],\plat|cpu_0|cpu|W_alu_result [12],\plat|cpu_0|cpu|W_alu_result [11],\plat|cpu_0|cpu|W_alu_result [10],\plat|cpu_0|cpu|W_alu_result [9],\plat|cpu_0|cpu|W_alu_result [8],\plat|cpu_0|cpu|W_alu_result[7]~DUPLICATE_q ,\plat|cpu_0|cpu|W_alu_result [6],
\plat|cpu_0|cpu|W_alu_result [5],\plat|cpu_0|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu_0|cpu|W_alu_result [3],\plat|cpu_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu_0|cpu|d_byteenable [3]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .init_file = "platform_RAM_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .logical_ram_name = "platform:plat|platform_RAM_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~5 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~5_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [29] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~5 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~5 .lut_mask = 64'h0000000055555555;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N5
dffeas \plat|cpu_0|cpu|av_ld_byte3_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.asdata(\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte3_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte3_data[5] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte3_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N57
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[29]~31 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[29]~31_combout  = ( \plat|cpu_0|cpu|E_src1 [29] & ( !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu_0|cpu|E_src2 [29]) # (!\plat|cpu_0|cpu|R_logic_op [0]))) ) ) # ( !\plat|cpu_0|cpu|E_src1 [29] & ( 
// (!\plat|cpu_0|cpu|E_src2 [29] & (!\plat|cpu_0|cpu|R_logic_op [0] & !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q )) # (\plat|cpu_0|cpu|E_src2 [29] & ((\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ))) ) )

	.dataa(!\plat|cpu_0|cpu|E_src2 [29]),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|R_logic_op [0]),
	.datad(!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(!\plat|cpu_0|cpu|E_src1 [29]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[29]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[29]~31 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[29]~31 .lut_mask = 64'hA05505FAA05505FA;
defparam \plat|cpu_0|cpu|E_logic_result[29]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N0
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[29]~32 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[29]~32_combout  = ( \plat|cpu_0|cpu|Add2~77_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu_0|cpu|R_ctrl_logic~q ) # ((\plat|cpu_0|cpu|E_logic_result[29]~31_combout )))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  
// & (((\plat|cpu_0|cpu|E_shift_rot_result [29])))) ) ) # ( !\plat|cpu_0|cpu|Add2~77_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (\plat|cpu_0|cpu|R_ctrl_logic~q  & ((\plat|cpu_0|cpu|E_logic_result[29]~31_combout )))) # 
// (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu_0|cpu|E_shift_rot_result [29])))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result [29]),
	.datad(!\plat|cpu_0|cpu|E_logic_result[29]~31_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Add2~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[29]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[29]~32 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[29]~32 .lut_mask = 64'h034703478BCF8BCF;
defparam \plat|cpu_0|cpu|E_alu_result[29]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N2
dffeas \plat|cpu_0|cpu|W_alu_result[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[29]~32_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[29] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N42
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[29]~30 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[29]~30_combout  = ( \plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ( \plat|cpu_0|cpu|R_ctrl_ld~q  & ( \plat|cpu_0|cpu|av_ld_byte3_data [5] ) ) ) # ( !\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ( \plat|cpu_0|cpu|R_ctrl_ld~q  & ( 
// \plat|cpu_0|cpu|av_ld_byte3_data [5] ) ) ) # ( !\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ( !\plat|cpu_0|cpu|R_ctrl_ld~q  & ( (!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & \plat|cpu_0|cpu|W_alu_result [29]) ) ) )

	.dataa(!\plat|cpu_0|cpu|av_ld_byte3_data [5]),
	.datab(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|W_alu_result [29]),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.dataf(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[29]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[29]~30 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[29]~30 .lut_mask = 64'h0C0C000055555555;
defparam \plat|cpu_0|cpu|W_rf_wr_data[29]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N48
cyclonev_lcell_comb \plat|cpu_0|cpu|E_st_data[28]~5 (
// Equation(s):
// \plat|cpu_0|cpu|E_st_data[28]~5_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] & ( (!\plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & 
// (\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])) # (\plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & (((\plat|cpu_0|cpu|D_ctrl_mem16~1_combout ) # 
// (\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28])))) ) ) # ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] & ( (!\plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & 
// (\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])) # (\plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & (((\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] & 
// !\plat|cpu_0|cpu|D_ctrl_mem16~1_combout )))) ) )

	.dataa(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datab(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datac(!\plat|cpu_0|cpu|D_ctrl_mem16~1_combout ),
	.datad(!\plat|cpu_0|cpu|D_ctrl_mem8~1_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_st_data[28]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_st_data[28]~5 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_st_data[28]~5 .lut_mask = 64'h55305530553F553F;
defparam \plat|cpu_0|cpu|E_st_data[28]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N50
dffeas \plat|cpu_0|cpu|d_writedata[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_st_data[28]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[28] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~4 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~4_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [28] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~4 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N14
dffeas \plat|cpu_0|cpu|av_ld_byte3_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.asdata(\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte3_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte3_data[4] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte3_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[28]~23 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[28]~23_combout  = ( \plat|cpu_0|cpu|E_src2 [28] & ( !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu_0|cpu|R_logic_op [0]) # (!\plat|cpu_0|cpu|E_src1 [28]))) ) ) # ( !\plat|cpu_0|cpu|E_src2 [28] & ( 
// (!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu_0|cpu|R_logic_op [0] & !\plat|cpu_0|cpu|E_src1 [28])) # (\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|cpu_0|cpu|E_src1 [28]))) ) )

	.dataa(!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|R_logic_op [0]),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|E_src1 [28]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_src2 [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[28]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[28]~23 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[28]~23 .lut_mask = 64'h8855885555665566;
defparam \plat|cpu_0|cpu|E_logic_result[28]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N51
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[28]~25 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[28]~25_combout  = ( \plat|cpu_0|cpu|Add2~113_sumout  & ( \plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ( \plat|cpu_0|cpu|E_shift_rot_result [28] ) ) ) # ( !\plat|cpu_0|cpu|Add2~113_sumout  & ( \plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ( 
// \plat|cpu_0|cpu|E_shift_rot_result [28] ) ) ) # ( \plat|cpu_0|cpu|Add2~113_sumout  & ( !\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ( (!\plat|cpu_0|cpu|R_ctrl_logic~q ) # (\plat|cpu_0|cpu|E_logic_result[28]~23_combout ) ) ) ) # ( 
// !\plat|cpu_0|cpu|Add2~113_sumout  & ( !\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ( (\plat|cpu_0|cpu|E_logic_result[28]~23_combout  & \plat|cpu_0|cpu|R_ctrl_logic~q ) ) ) )

	.dataa(!\plat|cpu_0|cpu|E_logic_result[28]~23_combout ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result [28]),
	.datad(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datae(!\plat|cpu_0|cpu|Add2~113_sumout ),
	.dataf(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[28]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[28]~25 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[28]~25 .lut_mask = 64'h0055FF550F0F0F0F;
defparam \plat|cpu_0|cpu|E_alu_result[28]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N52
dffeas \plat|cpu_0|cpu|W_alu_result[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[28]~25_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[28] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N18
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[28]~23 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[28]~23_combout  = ( \plat|cpu_0|cpu|W_alu_result [28] & ( (!\plat|cpu_0|cpu|R_ctrl_ld~q  & (!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # (\plat|cpu_0|cpu|R_ctrl_ld~q  & 
// (((\plat|cpu_0|cpu|av_ld_byte3_data [4])))) ) ) # ( !\plat|cpu_0|cpu|W_alu_result [28] & ( (\plat|cpu_0|cpu|av_ld_byte3_data [4] & \plat|cpu_0|cpu|R_ctrl_ld~q ) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|av_ld_byte3_data [4]),
	.datad(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|W_alu_result [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[28]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[28]~23 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[28]~23 .lut_mask = 64'h000F000F880F880F;
defparam \plat|cpu_0|cpu|W_rf_wr_data[28]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src2_hi[11]~10 (
// Equation(s):
// \plat|cpu_0|cpu|R_src2_hi[11]~10_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] & ( (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((!\plat|cpu_0|cpu|R_src2_use_imm~q )) # (\plat|cpu_0|cpu|D_iw [21]))) # 
// (\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu_0|cpu|D_iw [17])))) ) ) # ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] & ( (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu_0|cpu|D_iw [21] & 
// ((\plat|cpu_0|cpu|R_src2_use_imm~q )))) # (\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu_0|cpu|D_iw [17])))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu_0|cpu|D_iw [21]),
	.datac(!\plat|cpu_0|cpu|D_iw [17]),
	.datad(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src2_hi[11]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src2_hi[11]~10 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src2_hi[11]~10 .lut_mask = 64'h05270527AF27AF27;
defparam \plat|cpu_0|cpu|R_src2_hi[11]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y10_N37
dffeas \plat|cpu_0|cpu|E_src2[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src2_hi[11]~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[27] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N45
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[27]~24 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[27]~24_combout  = ( \plat|cpu_0|cpu|E_src2 [27] & ( !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu_0|cpu|R_logic_op [0]) # (!\plat|cpu_0|cpu|E_src1 [27]))) ) ) # ( !\plat|cpu_0|cpu|E_src2 [27] & ( 
// (!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu_0|cpu|R_logic_op [0] & !\plat|cpu_0|cpu|E_src1 [27])) # (\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|cpu_0|cpu|E_src1 [27]))) ) )

	.dataa(!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|R_logic_op [0]),
	.datad(!\plat|cpu_0|cpu|E_src1 [27]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_src2 [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[27]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[27]~24 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[27]~24 .lut_mask = 64'hA055A055555A555A;
defparam \plat|cpu_0|cpu|E_logic_result[27]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N33
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[27]~26 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[27]~26_combout  = ( \plat|cpu_0|cpu|R_ctrl_logic~q  & ( \plat|cpu_0|cpu|Add2~117_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ((\plat|cpu_0|cpu|E_logic_result[27]~24_combout ))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & 
// (\plat|cpu_0|cpu|E_shift_rot_result [27])) ) ) ) # ( !\plat|cpu_0|cpu|R_ctrl_logic~q  & ( \plat|cpu_0|cpu|Add2~117_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ) # (\plat|cpu_0|cpu|E_shift_rot_result [27]) ) ) ) # ( \plat|cpu_0|cpu|R_ctrl_logic~q  & ( 
// !\plat|cpu_0|cpu|Add2~117_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ((\plat|cpu_0|cpu|E_logic_result[27]~24_combout ))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (\plat|cpu_0|cpu|E_shift_rot_result [27])) ) ) ) # ( !\plat|cpu_0|cpu|R_ctrl_logic~q 
//  & ( !\plat|cpu_0|cpu|Add2~117_sumout  & ( (\plat|cpu_0|cpu|E_shift_rot_result [27] & \plat|cpu_0|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(!\plat|cpu_0|cpu|E_shift_rot_result [27]),
	.datab(!\plat|cpu_0|cpu|E_logic_result[27]~24_combout ),
	.datac(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.dataf(!\plat|cpu_0|cpu|Add2~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[27]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[27]~26 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[27]~26 .lut_mask = 64'h05053535F5F53535;
defparam \plat|cpu_0|cpu|E_alu_result[27]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N34
dffeas \plat|cpu_0|cpu|W_alu_result[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[27]~26_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[27] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N30
cyclonev_lcell_comb \plat|cpu_0|cpu|E_st_data[27]~4 (
// Equation(s):
// \plat|cpu_0|cpu|E_st_data[27]~4_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] & ( (!\plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])))) # (\plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & (((\plat|cpu_0|cpu|D_ctrl_mem16~1_combout )) # 
// (\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]))) ) ) # ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] & ( (!\plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])))) # (\plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & (\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] & 
// ((!\plat|cpu_0|cpu|D_ctrl_mem16~1_combout )))) ) )

	.dataa(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datab(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datac(!\plat|cpu_0|cpu|D_ctrl_mem16~1_combout ),
	.datad(!\plat|cpu_0|cpu|D_ctrl_mem8~1_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_st_data[27]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_st_data[27]~4 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_st_data[27]~4 .lut_mask = 64'h33503350335F335F;
defparam \plat|cpu_0|cpu|E_st_data[27]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N32
dffeas \plat|cpu_0|cpu|d_writedata[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_st_data[27]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[27] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu_0|cpu|d_writedata [27],\plat|cpu_0|cpu|d_writedata [26]}),
	.portaaddr({\plat|cpu_0|cpu|W_alu_result [13],\plat|cpu_0|cpu|W_alu_result [12],\plat|cpu_0|cpu|W_alu_result [11],\plat|cpu_0|cpu|W_alu_result [10],\plat|cpu_0|cpu|W_alu_result [9],\plat|cpu_0|cpu|W_alu_result [8],\plat|cpu_0|cpu|W_alu_result[7]~DUPLICATE_q ,
\plat|cpu_0|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu_0|cpu|W_alu_result [5],\plat|cpu_0|cpu|W_alu_result [4],\plat|cpu_0|cpu|W_alu_result [3],\plat|cpu_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu_0|cpu|d_byteenable [3]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 .init_file = "platform_RAM_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 .logical_ram_name = "platform:plat|platform_RAM_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~3 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~3_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [27] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~3 .lut_mask = 64'h0000000055555555;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N11
dffeas \plat|cpu_0|cpu|av_ld_byte3_data[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.asdata(\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte3_data[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte3_data[3]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte3_data[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N45
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[27]~24 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[27]~24_combout  = ( \plat|cpu_0|cpu|av_ld_byte3_data[3]~DUPLICATE_q  & ( ((\plat|cpu_0|cpu|W_alu_result [27] & (!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & !\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # 
// (\plat|cpu_0|cpu|R_ctrl_ld~q ) ) ) # ( !\plat|cpu_0|cpu|av_ld_byte3_data[3]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|W_alu_result [27] & (!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu_0|cpu|R_ctrl_ld~q  & !\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) ) )

	.dataa(!\plat|cpu_0|cpu|W_alu_result [27]),
	.datab(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datad(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|av_ld_byte3_data[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[27]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[27]~24 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[27]~24 .lut_mask = 64'h400040004F0F4F0F;
defparam \plat|cpu_0|cpu|W_rf_wr_data[27]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|E_st_data[26]~3 (
// Equation(s):
// \plat|cpu_0|cpu|E_st_data[26]~3_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] & ( (!\plat|cpu_0|cpu|D_ctrl_mem8~1_combout ) # ((!\plat|cpu_0|cpu|D_ctrl_mem16~1_combout  & 
// (\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26])) # (\plat|cpu_0|cpu|D_ctrl_mem16~1_combout  & ((\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10])))) ) ) # ( 
// !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] & ( (\plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & ((!\plat|cpu_0|cpu|D_ctrl_mem16~1_combout  & 
// (\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26])) # (\plat|cpu_0|cpu|D_ctrl_mem16~1_combout  & ((\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]))))) ) )

	.dataa(!\plat|cpu_0|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datac(!\plat|cpu_0|cpu|D_ctrl_mem16~1_combout ),
	.datad(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_st_data[26]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_st_data[26]~3 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_st_data[26]~3 .lut_mask = 64'h10151015BABFBABF;
defparam \plat|cpu_0|cpu|E_st_data[26]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N38
dffeas \plat|cpu_0|cpu|d_writedata[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_st_data[26]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[26] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~2 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~2_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [26] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N49
dffeas \plat|cpu_0|cpu|av_ld_byte3_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.asdata(\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte3_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte3_data[2] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte3_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N30
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[26]~27 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[26]~27_combout  = ( \plat|cpu_0|cpu|E_src1 [26] & ( !\plat|cpu_0|cpu|R_logic_op [1] $ (((!\plat|cpu_0|cpu|R_logic_op [0]) # (!\plat|cpu_0|cpu|E_src2 [26]))) ) ) # ( !\plat|cpu_0|cpu|E_src1 [26] & ( 
// (!\plat|cpu_0|cpu|R_logic_op [1] & (!\plat|cpu_0|cpu|R_logic_op [0] & !\plat|cpu_0|cpu|E_src2 [26])) # (\plat|cpu_0|cpu|R_logic_op [1] & ((\plat|cpu_0|cpu|E_src2 [26]))) ) )

	.dataa(!\plat|cpu_0|cpu|R_logic_op [1]),
	.datab(!\plat|cpu_0|cpu|R_logic_op [0]),
	.datac(!\plat|cpu_0|cpu|E_src2 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_src1 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[26]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[26]~27 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[26]~27 .lut_mask = 64'h8585858556565656;
defparam \plat|cpu_0|cpu|E_logic_result[26]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N45
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[26]~29 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[26]~29_combout  = ( \plat|cpu_0|cpu|Add2~129_sumout  & ( \plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ( \plat|cpu_0|cpu|E_shift_rot_result [26] ) ) ) # ( !\plat|cpu_0|cpu|Add2~129_sumout  & ( \plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ( 
// \plat|cpu_0|cpu|E_shift_rot_result [26] ) ) ) # ( \plat|cpu_0|cpu|Add2~129_sumout  & ( !\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ( (!\plat|cpu_0|cpu|R_ctrl_logic~q ) # (\plat|cpu_0|cpu|E_logic_result[26]~27_combout ) ) ) ) # ( 
// !\plat|cpu_0|cpu|Add2~129_sumout  & ( !\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ( (\plat|cpu_0|cpu|R_ctrl_logic~q  & \plat|cpu_0|cpu|E_logic_result[26]~27_combout ) ) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_logic_result[26]~27_combout ),
	.datad(!\plat|cpu_0|cpu|E_shift_rot_result [26]),
	.datae(!\plat|cpu_0|cpu|Add2~129_sumout ),
	.dataf(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[26]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[26]~29 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[26]~29 .lut_mask = 64'h0505AFAF00FF00FF;
defparam \plat|cpu_0|cpu|E_alu_result[26]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N46
dffeas \plat|cpu_0|cpu|W_alu_result[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[26]~29_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[26] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N51
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[26]~27 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[26]~27_combout  = ( \plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ( \plat|cpu_0|cpu|R_ctrl_ld~q  & ( \plat|cpu_0|cpu|av_ld_byte3_data [2] ) ) ) # ( !\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ( \plat|cpu_0|cpu|R_ctrl_ld~q  & ( 
// \plat|cpu_0|cpu|av_ld_byte3_data [2] ) ) ) # ( !\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ( !\plat|cpu_0|cpu|R_ctrl_ld~q  & ( (\plat|cpu_0|cpu|W_alu_result [26] & !\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ) ) ) )

	.dataa(!\plat|cpu_0|cpu|av_ld_byte3_data [2]),
	.datab(!\plat|cpu_0|cpu|W_alu_result [26]),
	.datac(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.dataf(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[26]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[26]~27 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[26]~27 .lut_mask = 64'h3030000055555555;
defparam \plat|cpu_0|cpu|W_rf_wr_data[26]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N9
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src2_hi[9]~14 (
// Equation(s):
// \plat|cpu_0|cpu|R_src2_hi[9]~14_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] & ( (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((!\plat|cpu_0|cpu|R_src2_use_imm~q )) # (\plat|cpu_0|cpu|D_iw [21]))) # 
// (\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q )))) ) ) # ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] & ( (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu_0|cpu|D_iw [21] & 
// (\plat|cpu_0|cpu|R_src2_use_imm~q ))) # (\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu_0|cpu|D_iw [21]),
	.datac(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.datad(!\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src2_hi[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src2_hi[9]~14 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src2_hi[9]~14 .lut_mask = 64'h02570257A2F7A2F7;
defparam \plat|cpu_0|cpu|R_src2_hi[9]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N30
cyclonev_lcell_comb \plat|cpu_0|cpu|E_src2[25]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|E_src2[25]~feeder_combout  = ( \plat|cpu_0|cpu|R_src2_hi[9]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|R_src2_hi[9]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_src2[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[25]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_src2[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu_0|cpu|E_src2[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N31
dffeas \plat|cpu_0|cpu|E_src2[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_src2[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[25] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N39
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[25]~28 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[25]~28_combout  = ( \plat|cpu_0|cpu|E_src2 [25] & ( !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu_0|cpu|R_logic_op [0]) # (!\plat|cpu_0|cpu|E_src1 [25]))) ) ) # ( !\plat|cpu_0|cpu|E_src2 [25] & ( 
// (!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu_0|cpu|R_logic_op [0] & !\plat|cpu_0|cpu|E_src1 [25])) # (\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|cpu_0|cpu|E_src1 [25]))) ) )

	.dataa(!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|R_logic_op [0]),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|E_src1 [25]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_src2 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[25]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[25]~28 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[25]~28 .lut_mask = 64'h8855885555665566;
defparam \plat|cpu_0|cpu|E_logic_result[25]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N24
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[25]~30 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[25]~30_combout  = ( \plat|cpu_0|cpu|E_shift_rot_result[25]~DUPLICATE_q  & ( \plat|cpu_0|cpu|Add2~133_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_logic~q ) # ((\plat|cpu_0|cpu|R_ctrl_shift_rot~q ) # 
// (\plat|cpu_0|cpu|E_logic_result[25]~28_combout )) ) ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_result[25]~DUPLICATE_q  & ( \plat|cpu_0|cpu|Add2~133_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu_0|cpu|R_ctrl_logic~q ) # 
// (\plat|cpu_0|cpu|E_logic_result[25]~28_combout ))) ) ) ) # ( \plat|cpu_0|cpu|E_shift_rot_result[25]~DUPLICATE_q  & ( !\plat|cpu_0|cpu|Add2~133_sumout  & ( ((\plat|cpu_0|cpu|R_ctrl_logic~q  & \plat|cpu_0|cpu|E_logic_result[25]~28_combout )) # 
// (\plat|cpu_0|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_result[25]~DUPLICATE_q  & ( !\plat|cpu_0|cpu|Add2~133_sumout  & ( (\plat|cpu_0|cpu|R_ctrl_logic~q  & (\plat|cpu_0|cpu|E_logic_result[25]~28_combout  & 
// !\plat|cpu_0|cpu|R_ctrl_shift_rot~q )) ) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu_0|cpu|E_logic_result[25]~28_combout ),
	.datac(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|E_shift_rot_result[25]~DUPLICATE_q ),
	.dataf(!\plat|cpu_0|cpu|Add2~133_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[25]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[25]~30 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[25]~30 .lut_mask = 64'h10101F1FB0B0BFBF;
defparam \plat|cpu_0|cpu|E_alu_result[25]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N25
dffeas \plat|cpu_0|cpu|W_alu_result[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[25]~30_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[25] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N0
cyclonev_lcell_comb \plat|cpu_0|cpu|E_st_data[24]~1 (
// Equation(s):
// \plat|cpu_0|cpu|E_st_data[24]~1_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] & ( (!\plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & 
// (\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])) # (\plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & (((\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]) # 
// (\plat|cpu_0|cpu|D_ctrl_mem16~1_combout )))) ) ) # ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] & ( (!\plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & 
// (\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])) # (\plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & (((!\plat|cpu_0|cpu|D_ctrl_mem16~1_combout  & 
// \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24])))) ) )

	.dataa(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datab(!\plat|cpu_0|cpu|D_ctrl_mem8~1_combout ),
	.datac(!\plat|cpu_0|cpu|D_ctrl_mem16~1_combout ),
	.datad(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_st_data[24]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_st_data[24]~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_st_data[24]~1 .lut_mask = 64'h4474447447774777;
defparam \plat|cpu_0|cpu|E_st_data[24]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N2
dffeas \plat|cpu_0|cpu|d_writedata[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_st_data[24]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[24] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N54
cyclonev_lcell_comb \plat|cpu_0|cpu|E_st_data[25]~2 (
// Equation(s):
// \plat|cpu_0|cpu|E_st_data[25]~2_combout  = ( \plat|cpu_0|cpu|D_ctrl_mem16~1_combout  & ( (!\plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & ((\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]))) # 
// (\plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & (\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9])) ) ) # ( !\plat|cpu_0|cpu|D_ctrl_mem16~1_combout  & ( (!\plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & 
// (\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1])) # (\plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & ((\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]))) ) )

	.dataa(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datab(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datac(!\plat|cpu_0|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_ctrl_mem16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_st_data[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_st_data[25]~2 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_st_data[25]~2 .lut_mask = 64'h303F303F35353535;
defparam \plat|cpu_0|cpu|E_st_data[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N56
dffeas \plat|cpu_0|cpu|d_writedata[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_st_data[25]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[25] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu_0|cpu|d_writedata [25],\plat|cpu_0|cpu|d_writedata [24]}),
	.portaaddr({\plat|cpu_0|cpu|W_alu_result [13],\plat|cpu_0|cpu|W_alu_result [12],\plat|cpu_0|cpu|W_alu_result [11],\plat|cpu_0|cpu|W_alu_result [10],\plat|cpu_0|cpu|W_alu_result [9],\plat|cpu_0|cpu|W_alu_result [8],\plat|cpu_0|cpu|W_alu_result[7]~DUPLICATE_q ,\plat|cpu_0|cpu|W_alu_result [6],
\plat|cpu_0|cpu|W_alu_result [5],\plat|cpu_0|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu_0|cpu|W_alu_result [3],\plat|cpu_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu_0|cpu|d_byteenable [3]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .init_file = "platform_RAM_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "platform:plat|platform_RAM_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~1 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~1_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [25] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N58
dffeas \plat|cpu_0|cpu|av_ld_byte3_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.asdata(\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte3_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte3_data[1] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte3_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N54
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[25]~28 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[25]~28_combout  = ( \plat|cpu_0|cpu|av_ld_byte3_data [1] & ( ((!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & \plat|cpu_0|cpu|W_alu_result [25]))) # (\plat|cpu_0|cpu|R_ctrl_ld~q ) ) ) # 
// ( !\plat|cpu_0|cpu|av_ld_byte3_data [1] & ( (!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu_0|cpu|R_ctrl_ld~q  & (!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & \plat|cpu_0|cpu|W_alu_result [25]))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|W_alu_result [25]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|av_ld_byte3_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[25]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[25]~28 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[25]~28 .lut_mask = 64'h0080008033B333B3;
defparam \plat|cpu_0|cpu|W_rf_wr_data[25]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N17
dffeas \plat|cpu_0|cpu|E_src1[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src1[29]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[24] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N1
dffeas \plat|cpu_0|cpu|E_shift_rot_result[24]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[24]~27_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [24]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[24]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N48
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[24]~25 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[24]~25_combout  = ( \plat|cpu_0|cpu|E_src1 [24] & ( !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu_0|cpu|R_logic_op [0]) # (!\plat|cpu_0|cpu|E_src2 [24]))) ) ) # ( !\plat|cpu_0|cpu|E_src1 [24] & ( 
// (!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu_0|cpu|R_logic_op [0] & !\plat|cpu_0|cpu|E_src2 [24])) # (\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|cpu_0|cpu|E_src2 [24]))) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|R_logic_op [0]),
	.datac(!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|E_src2 [24]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_src1 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[24]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[24]~25 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[24]~25 .lut_mask = 64'hC00FC00F0F3C0F3C;
defparam \plat|cpu_0|cpu|E_logic_result[24]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N57
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[24]~27 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[24]~27_combout  = ( \plat|cpu_0|cpu|Add2~121_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu_0|cpu|R_ctrl_logic~q ) # ((\plat|cpu_0|cpu|E_logic_result[24]~25_combout )))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  
// & (((\plat|cpu_0|cpu|E_shift_rot_result[24]~DUPLICATE_q )))) ) ) # ( !\plat|cpu_0|cpu|Add2~121_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (\plat|cpu_0|cpu|R_ctrl_logic~q  & ((\plat|cpu_0|cpu|E_logic_result[24]~25_combout )))) # 
// (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu_0|cpu|E_shift_rot_result[24]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result[24]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|E_logic_result[24]~25_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Add2~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[24]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[24]~27 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[24]~27 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|cpu_0|cpu|E_alu_result[24]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N58
dffeas \plat|cpu_0|cpu|W_alu_result[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[24]~27_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[24] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~0 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~0_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [24] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N50
dffeas \plat|cpu_0|cpu|av_ld_byte3_data[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.asdata(\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte3_data[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte3_data[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte3_data[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N6
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[24]~25 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[24]~25_combout  = ( \plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( \plat|cpu_0|cpu|av_ld_byte3_data[0]~DUPLICATE_q  & ( \plat|cpu_0|cpu|R_ctrl_ld~q  ) ) ) # ( !\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( 
// \plat|cpu_0|cpu|av_ld_byte3_data[0]~DUPLICATE_q  & ( ((\plat|cpu_0|cpu|W_alu_result [24] & !\plat|cpu_0|cpu|R_ctrl_br_cmp~q )) # (\plat|cpu_0|cpu|R_ctrl_ld~q ) ) ) ) # ( !\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( 
// !\plat|cpu_0|cpu|av_ld_byte3_data[0]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|W_alu_result [24] & (!\plat|cpu_0|cpu|R_ctrl_ld~q  & !\plat|cpu_0|cpu|R_ctrl_br_cmp~q )) ) ) )

	.dataa(!\plat|cpu_0|cpu|W_alu_result [24]),
	.datab(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.dataf(!\plat|cpu_0|cpu|av_ld_byte3_data[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[24]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[24]~25 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[24]~25 .lut_mask = 64'h4040000073733333;
defparam \plat|cpu_0|cpu|W_rf_wr_data[24]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N30
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src2_hi[7]~12 (
// Equation(s):
// \plat|cpu_0|cpu|R_src2_hi[7]~12_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] & ( (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((!\plat|cpu_0|cpu|R_src2_use_imm~q )) # (\plat|cpu_0|cpu|D_iw [21]))) # 
// (\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu_0|cpu|D_iw [13])))) ) ) # ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] & ( (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu_0|cpu|D_iw [21] & 
// ((\plat|cpu_0|cpu|R_src2_use_imm~q )))) # (\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu_0|cpu|D_iw [13])))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu_0|cpu|D_iw [21]),
	.datac(!\plat|cpu_0|cpu|D_iw [13]),
	.datad(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src2_hi[7]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src2_hi[7]~12 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src2_hi[7]~12 .lut_mask = 64'h05270527AF27AF27;
defparam \plat|cpu_0|cpu|R_src2_hi[7]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y10_N58
dffeas \plat|cpu_0|cpu|E_src2[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|R_src2_hi[7]~12_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|R_src2_hi~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[23] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N51
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[23]~26 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[23]~26_combout  = ( \plat|cpu_0|cpu|E_src1 [23] & ( !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu_0|cpu|R_logic_op [0]) # (!\plat|cpu_0|cpu|E_src2 [23]))) ) ) # ( !\plat|cpu_0|cpu|E_src1 [23] & ( 
// (!\plat|cpu_0|cpu|E_src2 [23] & (!\plat|cpu_0|cpu|R_logic_op [0] & !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q )) # (\plat|cpu_0|cpu|E_src2 [23] & ((\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|R_logic_op [0]),
	.datac(!\plat|cpu_0|cpu|E_src2 [23]),
	.datad(!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_src1 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[23]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[23]~26 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[23]~26 .lut_mask = 64'hC00FC00F03FC03FC;
defparam \plat|cpu_0|cpu|E_logic_result[23]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[23]~28 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[23]~28_combout  = ( \plat|cpu_0|cpu|E_shift_rot_result [23] & ( \plat|cpu_0|cpu|Add2~125_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_logic~q ) # ((\plat|cpu_0|cpu|R_ctrl_shift_rot~q ) # (\plat|cpu_0|cpu|E_logic_result[23]~26_combout 
// )) ) ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_result [23] & ( \plat|cpu_0|cpu|Add2~125_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu_0|cpu|R_ctrl_logic~q ) # (\plat|cpu_0|cpu|E_logic_result[23]~26_combout ))) ) ) ) # ( 
// \plat|cpu_0|cpu|E_shift_rot_result [23] & ( !\plat|cpu_0|cpu|Add2~125_sumout  & ( ((\plat|cpu_0|cpu|R_ctrl_logic~q  & \plat|cpu_0|cpu|E_logic_result[23]~26_combout )) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_result 
// [23] & ( !\plat|cpu_0|cpu|Add2~125_sumout  & ( (\plat|cpu_0|cpu|R_ctrl_logic~q  & (\plat|cpu_0|cpu|E_logic_result[23]~26_combout  & !\plat|cpu_0|cpu|R_ctrl_shift_rot~q )) ) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu_0|cpu|E_logic_result[23]~26_combout ),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datae(!\plat|cpu_0|cpu|E_shift_rot_result [23]),
	.dataf(!\plat|cpu_0|cpu|Add2~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[23]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[23]~28 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[23]~28 .lut_mask = 64'h110011FFBB00BBFF;
defparam \plat|cpu_0|cpu|E_alu_result[23]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N14
dffeas \plat|cpu_0|cpu|W_alu_result[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[23]~28_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[23] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y13_N2
dffeas \plat|cpu_0|cpu|av_ld_byte3_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.asdata(\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte3_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte3_data[7] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte3_data[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N48
cyclonev_lcell_comb \plat|cpu_0|cpu|d_writedata[22]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|d_writedata[22]~feeder_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|d_writedata[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[22]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|d_writedata[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu_0|cpu|d_writedata[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|E_st_data[23]~0 (
// Equation(s):
// \plat|cpu_0|cpu|E_st_data[23]~0_combout  = ((!\plat|cpu_0|cpu|D_ctrl_mem16~0_combout  & !\plat|cpu_0|cpu|D_ctrl_mem8~0_combout )) # (\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q )

	.dataa(!\plat|cpu_0|cpu|D_ctrl_mem16~0_combout ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|D_ctrl_mem8~0_combout ),
	.datad(!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_st_data[23]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_st_data[23]~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_st_data[23]~0 .lut_mask = 64'hA0FFA0FFA0FFA0FF;
defparam \plat|cpu_0|cpu|E_st_data[23]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N50
dffeas \plat|cpu_0|cpu|d_writedata[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|d_writedata[22]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[22] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N6
cyclonev_lcell_comb \plat|cpu_0|cpu|E_mem_byte_en[2]~2 (
// Equation(s):
// \plat|cpu_0|cpu|E_mem_byte_en[2]~2_combout  = ( \plat|cpu_0|cpu|Add2~53_sumout  & ( ((!\plat|cpu_0|cpu|Add2~61_sumout ) # (\plat|cpu_0|cpu|D_ctrl_mem8~1_combout )) # (\plat|cpu_0|cpu|D_ctrl_mem16~1_combout ) ) ) # ( !\plat|cpu_0|cpu|Add2~53_sumout  & ( 
// !\plat|cpu_0|cpu|D_ctrl_mem16~1_combout  $ (!\plat|cpu_0|cpu|D_ctrl_mem8~1_combout ) ) )

	.dataa(!\plat|cpu_0|cpu|D_ctrl_mem16~1_combout ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\plat|cpu_0|cpu|Add2~61_sumout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Add2~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_mem_byte_en[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_mem_byte_en[2]~2 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_mem_byte_en[2]~2 .lut_mask = 64'h5A5A5A5AFF5FFF5F;
defparam \plat|cpu_0|cpu|E_mem_byte_en[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N8
dffeas \plat|cpu_0|cpu|d_byteenable[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_mem_byte_en[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_byteenable[2] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N45
cyclonev_lcell_comb \plat|cpu_0|cpu|d_writedata[23]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|d_writedata[23]~feeder_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|d_writedata[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[23]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|d_writedata[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu_0|cpu|d_writedata[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N47
dffeas \plat|cpu_0|cpu|d_writedata[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|d_writedata[23]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[23] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu_0|cpu|d_writedata [23],\plat|cpu_0|cpu|d_writedata [22]}),
	.portaaddr({\plat|cpu_0|cpu|W_alu_result [13],\plat|cpu_0|cpu|W_alu_result [12],\plat|cpu_0|cpu|W_alu_result [11],\plat|cpu_0|cpu|W_alu_result [10],\plat|cpu_0|cpu|W_alu_result [9],\plat|cpu_0|cpu|W_alu_result [8],\plat|cpu_0|cpu|W_alu_result [7],\plat|cpu_0|cpu|W_alu_result [6],
\plat|cpu_0|cpu|W_alu_result [5],\plat|cpu_0|cpu|W_alu_result [4],\plat|cpu_0|cpu|W_alu_result [3],\plat|cpu_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu_0|cpu|d_byteenable [2]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 .init_file = "platform_RAM_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 .logical_ram_name = "platform:plat|platform_RAM_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N18
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_byte2_data_nxt[7]~7 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_byte2_data_nxt[7]~7_combout  = ( \plat|cpu_0|cpu|av_ld_byte3_data [7] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [23] & ( (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|cpu_0|cpu|av_ld_aligning_data~q  & (((\plat|cpu_0|cpu|av_fill_bit~0_combout ) # (\plat|cpu_0|cpu|LessThan0~0_combout )))) ) ) ) # ( !\plat|cpu_0|cpu|av_ld_byte3_data [7] & 
// ( \plat|ram_0|the_altsyncram|auto_generated|q_a [23] & ( (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|cpu_0|cpu|av_ld_aligning_data~q  & 
// (((!\plat|cpu_0|cpu|LessThan0~0_combout  & \plat|cpu_0|cpu|av_fill_bit~0_combout )))) ) ) ) # ( \plat|cpu_0|cpu|av_ld_byte3_data [7] & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [23] & ( (\plat|cpu_0|cpu|av_ld_aligning_data~q  & 
// ((\plat|cpu_0|cpu|av_fill_bit~0_combout ) # (\plat|cpu_0|cpu|LessThan0~0_combout ))) ) ) ) # ( !\plat|cpu_0|cpu|av_ld_byte3_data [7] & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [23] & ( (!\plat|cpu_0|cpu|LessThan0~0_combout  & 
// (\plat|cpu_0|cpu|av_fill_bit~0_combout  & \plat|cpu_0|cpu|av_ld_aligning_data~q )) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|cpu_0|cpu|LessThan0~0_combout ),
	.datac(!\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.datad(!\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.datae(!\plat|cpu_0|cpu|av_ld_byte3_data [7]),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_byte2_data_nxt[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte2_data_nxt[7]~7 .extended_lut = "off";
defparam \plat|cpu_0|cpu|av_ld_byte2_data_nxt[7]~7 .lut_mask = 64'h000C003F550C553F;
defparam \plat|cpu_0|cpu|av_ld_byte2_data_nxt[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N19
dffeas \plat|cpu_0|cpu|av_ld_byte2_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|av_ld_byte2_data_nxt[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte2_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte2_data[7] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte2_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N54
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[23]~26 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[23]~26_combout  = ( \plat|cpu_0|cpu|av_ld_byte2_data [7] & ( ((!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & \plat|cpu_0|cpu|W_alu_result [23]))) # (\plat|cpu_0|cpu|R_ctrl_ld~q ) ) ) # 
// ( !\plat|cpu_0|cpu|av_ld_byte2_data [7] & ( (!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & (\plat|cpu_0|cpu|W_alu_result [23] & !\plat|cpu_0|cpu|R_ctrl_ld~q ))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\plat|cpu_0|cpu|W_alu_result [23]),
	.datad(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|av_ld_byte2_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[23]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[23]~26 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[23]~26 .lut_mask = 64'h0800080008FF08FF;
defparam \plat|cpu_0|cpu|W_rf_wr_data[23]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N52
dffeas \plat|cpu_0|cpu|E_src1[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src1[29]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[22] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N45
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[22]~21 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[22]~21_combout  = ( \plat|cpu_0|cpu|E_src2 [22] & ( !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|cpu_0|cpu|E_src1 [22]))) ) ) # ( !\plat|cpu_0|cpu|E_src2 [22] & ( 
// (!\plat|cpu_0|cpu|E_src1 [22] & (!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q )) # (\plat|cpu_0|cpu|E_src1 [22] & ((\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ))) ) )

	.dataa(!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|E_src1 [22]),
	.datac(!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_src2 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[22]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[22]~21 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[22]~21 .lut_mask = 64'h838383831E1E1E1E;
defparam \plat|cpu_0|cpu|E_logic_result[22]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N33
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[22]~23 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[22]~23_combout  = ( \plat|cpu_0|cpu|Add2~105_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu_0|cpu|R_ctrl_logic~q ) # ((\plat|cpu_0|cpu|E_logic_result[22]~21_combout )))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  
// & (((\plat|cpu_0|cpu|E_shift_rot_result[22]~DUPLICATE_q )))) ) ) # ( !\plat|cpu_0|cpu|Add2~105_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (\plat|cpu_0|cpu|R_ctrl_logic~q  & ((\plat|cpu_0|cpu|E_logic_result[22]~21_combout )))) # 
// (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu_0|cpu|E_shift_rot_result[22]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result[22]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|E_logic_result[22]~21_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Add2~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[22]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[22]~23 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[22]~23 .lut_mask = 64'h034703478BCF8BCF;
defparam \plat|cpu_0|cpu|E_alu_result[22]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N34
dffeas \plat|cpu_0|cpu|W_alu_result[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[22]~23_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[22] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N24
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_byte2_data_nxt[6]~6 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_byte2_data_nxt[6]~6_combout  = ( \plat|cpu_0|cpu|av_ld_aligning_data~q  & ( \plat|cpu_0|cpu|av_fill_bit~0_combout  & ( (!\plat|cpu_0|cpu|LessThan0~0_combout ) # (\plat|cpu_0|cpu|av_ld_byte3_data [6]) ) ) ) # ( 
// !\plat|cpu_0|cpu|av_ld_aligning_data~q  & ( \plat|cpu_0|cpu|av_fill_bit~0_combout  & ( (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & \plat|ram_0|the_altsyncram|auto_generated|q_a [22]) ) ) ) # ( 
// \plat|cpu_0|cpu|av_ld_aligning_data~q  & ( !\plat|cpu_0|cpu|av_fill_bit~0_combout  & ( (\plat|cpu_0|cpu|LessThan0~0_combout  & \plat|cpu_0|cpu|av_ld_byte3_data [6]) ) ) ) # ( !\plat|cpu_0|cpu|av_ld_aligning_data~q  & ( 
// !\plat|cpu_0|cpu|av_fill_bit~0_combout  & ( (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & \plat|ram_0|the_altsyncram|auto_generated|q_a [22]) ) ) )

	.dataa(!\plat|cpu_0|cpu|LessThan0~0_combout ),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|cpu_0|cpu|av_ld_byte3_data [6]),
	.datad(!\plat|ram_0|the_altsyncram|auto_generated|q_a [22]),
	.datae(!\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.dataf(!\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_byte2_data_nxt[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte2_data_nxt[6]~6 .extended_lut = "off";
defparam \plat|cpu_0|cpu|av_ld_byte2_data_nxt[6]~6 .lut_mask = 64'h003305050033AFAF;
defparam \plat|cpu_0|cpu|av_ld_byte2_data_nxt[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N25
dffeas \plat|cpu_0|cpu|av_ld_byte2_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|av_ld_byte2_data_nxt[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte2_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte2_data[6] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte2_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N57
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[22]~21 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[22]~21_combout  = ( \plat|cpu_0|cpu|av_ld_byte2_data [6] & ( ((!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & \plat|cpu_0|cpu|W_alu_result [22]))) # (\plat|cpu_0|cpu|R_ctrl_ld~q ) ) ) # 
// ( !\plat|cpu_0|cpu|av_ld_byte2_data [6] & ( (!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & (\plat|cpu_0|cpu|W_alu_result [22] & !\plat|cpu_0|cpu|R_ctrl_ld~q ))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\plat|cpu_0|cpu|W_alu_result [22]),
	.datad(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|av_ld_byte2_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[22]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[22]~21 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[22]~21 .lut_mask = 64'h0800080008FF08FF;
defparam \plat|cpu_0|cpu|W_rf_wr_data[22]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N58
dffeas \plat|cpu_0|cpu|E_src1[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src1[29]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[21] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N31
dffeas \plat|cpu_0|cpu|E_shift_rot_result[21]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[21]~24_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [21]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[21]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N48
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[21]~22 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[21]~22_combout  = ( \plat|cpu_0|cpu|E_src2 [21] & ( \plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|cpu_0|cpu|E_src1[21]~DUPLICATE_q ) ) ) ) # ( !\plat|cpu_0|cpu|E_src2 
// [21] & ( \plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( \plat|cpu_0|cpu|E_src1[21]~DUPLICATE_q  ) ) ) # ( \plat|cpu_0|cpu|E_src2 [21] & ( !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q  & 
// \plat|cpu_0|cpu|E_src1[21]~DUPLICATE_q ) ) ) ) # ( !\plat|cpu_0|cpu|E_src2 [21] & ( !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|cpu_0|cpu|E_src1[21]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|E_src1[21]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|E_src2 [21]),
	.dataf(!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[21]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[21]~22 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[21]~22 .lut_mask = 64'h888811113333EEEE;
defparam \plat|cpu_0|cpu|E_logic_result[21]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N18
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[21]~24 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[21]~24_combout  = ( \plat|cpu_0|cpu|E_logic_result[21]~22_combout  & ( \plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ( \plat|cpu_0|cpu|E_shift_rot_result[21]~DUPLICATE_q  ) ) ) # ( !\plat|cpu_0|cpu|E_logic_result[21]~22_combout  & ( 
// \plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ( \plat|cpu_0|cpu|E_shift_rot_result[21]~DUPLICATE_q  ) ) ) # ( \plat|cpu_0|cpu|E_logic_result[21]~22_combout  & ( !\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ( (\plat|cpu_0|cpu|Add2~109_sumout ) # 
// (\plat|cpu_0|cpu|R_ctrl_logic~q ) ) ) ) # ( !\plat|cpu_0|cpu|E_logic_result[21]~22_combout  & ( !\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ( (!\plat|cpu_0|cpu|R_ctrl_logic~q  & \plat|cpu_0|cpu|Add2~109_sumout ) ) ) )

	.dataa(!\plat|cpu_0|cpu|E_shift_rot_result[21]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu_0|cpu|Add2~109_sumout ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|E_logic_result[21]~22_combout ),
	.dataf(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[21]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[21]~24 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[21]~24 .lut_mask = 64'h0C0C3F3F55555555;
defparam \plat|cpu_0|cpu|E_alu_result[21]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N19
dffeas \plat|cpu_0|cpu|W_alu_result[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[21]~24_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[21] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N42
cyclonev_lcell_comb \plat|cpu_0|cpu|d_writedata[20]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|d_writedata[20]~feeder_combout  = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|d_writedata[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[20]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|d_writedata[20]~feeder .lut_mask = 64'h3333333333333333;
defparam \plat|cpu_0|cpu|d_writedata[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N44
dffeas \plat|cpu_0|cpu|d_writedata[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|d_writedata[20]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[20] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|d_writedata[21]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|d_writedata[21]~feeder_combout  = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|d_writedata[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[21]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|d_writedata[21]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|cpu_0|cpu|d_writedata[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N38
dffeas \plat|cpu_0|cpu|d_writedata[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|d_writedata[21]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[21] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu_0|cpu|d_writedata [21],\plat|cpu_0|cpu|d_writedata [20]}),
	.portaaddr({\plat|cpu_0|cpu|W_alu_result [13],\plat|cpu_0|cpu|W_alu_result [12],\plat|cpu_0|cpu|W_alu_result [11],\plat|cpu_0|cpu|W_alu_result [10],\plat|cpu_0|cpu|W_alu_result [9],\plat|cpu_0|cpu|W_alu_result [8],\plat|cpu_0|cpu|W_alu_result [7],\plat|cpu_0|cpu|W_alu_result [6],
\plat|cpu_0|cpu|W_alu_result [5],\plat|cpu_0|cpu|W_alu_result [4],\plat|cpu_0|cpu|W_alu_result [3],\plat|cpu_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu_0|cpu|d_byteenable [2]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .init_file = "platform_RAM_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .logical_ram_name = "platform:plat|platform_RAM_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N21
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_byte2_data_nxt[5]~5 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_byte2_data_nxt[5]~5_combout  = ( \plat|cpu_0|cpu|av_ld_byte3_data [5] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [21] & ( (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|cpu_0|cpu|av_ld_aligning_data~q  & (((\plat|cpu_0|cpu|av_fill_bit~0_combout ) # (\plat|cpu_0|cpu|LessThan0~0_combout )))) ) ) ) # ( !\plat|cpu_0|cpu|av_ld_byte3_data [5] & 
// ( \plat|ram_0|the_altsyncram|auto_generated|q_a [21] & ( (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|cpu_0|cpu|av_ld_aligning_data~q  & 
// (((!\plat|cpu_0|cpu|LessThan0~0_combout  & \plat|cpu_0|cpu|av_fill_bit~0_combout )))) ) ) ) # ( \plat|cpu_0|cpu|av_ld_byte3_data [5] & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [21] & ( (\plat|cpu_0|cpu|av_ld_aligning_data~q  & 
// ((\plat|cpu_0|cpu|av_fill_bit~0_combout ) # (\plat|cpu_0|cpu|LessThan0~0_combout ))) ) ) ) # ( !\plat|cpu_0|cpu|av_ld_byte3_data [5] & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [21] & ( (!\plat|cpu_0|cpu|LessThan0~0_combout  & 
// (\plat|cpu_0|cpu|av_ld_aligning_data~q  & \plat|cpu_0|cpu|av_fill_bit~0_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|cpu_0|cpu|LessThan0~0_combout ),
	.datac(!\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.datad(!\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.datae(!\plat|cpu_0|cpu|av_ld_byte3_data [5]),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_byte2_data_nxt[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte2_data_nxt[5]~5 .extended_lut = "off";
defparam \plat|cpu_0|cpu|av_ld_byte2_data_nxt[5]~5 .lut_mask = 64'h000C030F505C535F;
defparam \plat|cpu_0|cpu|av_ld_byte2_data_nxt[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N22
dffeas \plat|cpu_0|cpu|av_ld_byte2_data[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|av_ld_byte2_data_nxt[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte2_data[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte2_data[5]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte2_data[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N45
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[21]~22 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[21]~22_combout  = ( \plat|cpu_0|cpu|av_ld_byte2_data[5]~DUPLICATE_q  & ( ((!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & \plat|cpu_0|cpu|W_alu_result [21]))) # 
// (\plat|cpu_0|cpu|R_ctrl_ld~q ) ) ) # ( !\plat|cpu_0|cpu|av_ld_byte2_data[5]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (\plat|cpu_0|cpu|W_alu_result [21] & !\plat|cpu_0|cpu|R_ctrl_ld~q ))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|W_alu_result [21]),
	.datad(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|av_ld_byte2_data[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[21]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[21]~22 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[21]~22 .lut_mask = 64'h0800080008FF08FF;
defparam \plat|cpu_0|cpu|W_rf_wr_data[21]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N44
dffeas \plat|cpu_0|cpu|E_src1[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src1[29]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[20] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[20]~17 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[20]~17_combout  = ( \plat|cpu_0|cpu|E_shift_rot_result [20] & ( \plat|cpu_0|cpu|Add2~85_sumout  & ( ((!\plat|cpu_0|cpu|R_ctrl_logic~q ) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q )) # (\plat|cpu_0|cpu|E_logic_result[20]~15_combout 
// ) ) ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_result [20] & ( \plat|cpu_0|cpu|Add2~85_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu_0|cpu|R_ctrl_logic~q ) # (\plat|cpu_0|cpu|E_logic_result[20]~15_combout ))) ) ) ) # ( 
// \plat|cpu_0|cpu|E_shift_rot_result [20] & ( !\plat|cpu_0|cpu|Add2~85_sumout  & ( ((\plat|cpu_0|cpu|E_logic_result[20]~15_combout  & \plat|cpu_0|cpu|R_ctrl_logic~q )) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_result 
// [20] & ( !\plat|cpu_0|cpu|Add2~85_sumout  & ( (\plat|cpu_0|cpu|E_logic_result[20]~15_combout  & (\plat|cpu_0|cpu|R_ctrl_logic~q  & !\plat|cpu_0|cpu|R_ctrl_shift_rot~q )) ) ) )

	.dataa(!\plat|cpu_0|cpu|E_logic_result[20]~15_combout ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|E_shift_rot_result [20]),
	.dataf(!\plat|cpu_0|cpu|Add2~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[20]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[20]~17 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[20]~17 .lut_mask = 64'h10101F1FD0D0DFDF;
defparam \plat|cpu_0|cpu|E_alu_result[20]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N37
dffeas \plat|cpu_0|cpu|W_alu_result[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[20]~17_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[20] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N27
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_byte2_data_nxt[4]~4 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_byte2_data_nxt[4]~4_combout  = ( \plat|cpu_0|cpu|av_fill_bit~0_combout  & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [20] & ( (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|cpu_0|cpu|av_ld_aligning_data~q  & (((!\plat|cpu_0|cpu|LessThan0~0_combout ) # (\plat|cpu_0|cpu|av_ld_byte3_data [4])))) ) ) ) # ( !\plat|cpu_0|cpu|av_fill_bit~0_combout  & 
// ( \plat|ram_0|the_altsyncram|auto_generated|q_a [20] & ( (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|cpu_0|cpu|av_ld_aligning_data~q  & (((\plat|cpu_0|cpu|av_ld_byte3_data 
// [4] & \plat|cpu_0|cpu|LessThan0~0_combout )))) ) ) ) # ( \plat|cpu_0|cpu|av_fill_bit~0_combout  & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [20] & ( (\plat|cpu_0|cpu|av_ld_aligning_data~q  & ((!\plat|cpu_0|cpu|LessThan0~0_combout ) # 
// (\plat|cpu_0|cpu|av_ld_byte3_data [4]))) ) ) ) # ( !\plat|cpu_0|cpu|av_fill_bit~0_combout  & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [20] & ( (\plat|cpu_0|cpu|av_ld_aligning_data~q  & (\plat|cpu_0|cpu|av_ld_byte3_data [4] & 
// \plat|cpu_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|cpu_0|cpu|av_ld_byte3_data [4]),
	.datad(!\plat|cpu_0|cpu|LessThan0~0_combout ),
	.datae(!\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_byte2_data_nxt[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte2_data_nxt[4]~4 .extended_lut = "off";
defparam \plat|cpu_0|cpu|av_ld_byte2_data_nxt[4]~4 .lut_mask = 64'h0005550522277727;
defparam \plat|cpu_0|cpu|av_ld_byte2_data_nxt[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N29
dffeas \plat|cpu_0|cpu|av_ld_byte2_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|av_ld_byte2_data_nxt[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte2_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte2_data[4] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte2_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N15
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[20]~15 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[20]~15_combout  = ( \plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ( (\plat|cpu_0|cpu|R_ctrl_ld~q  & \plat|cpu_0|cpu|av_ld_byte2_data [4]) ) ) # ( !\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ( (!\plat|cpu_0|cpu|R_ctrl_ld~q  & 
// (!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (\plat|cpu_0|cpu|W_alu_result [20]))) # (\plat|cpu_0|cpu|R_ctrl_ld~q  & (((\plat|cpu_0|cpu|av_ld_byte2_data [4])))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu_0|cpu|W_alu_result [20]),
	.datad(!\plat|cpu_0|cpu|av_ld_byte2_data [4]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[20]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[20]~15 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[20]~15 .lut_mask = 64'h083B083B00330033;
defparam \plat|cpu_0|cpu|W_rf_wr_data[20]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N45
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src2_hi[3]~3 (
// Equation(s):
// \plat|cpu_0|cpu|R_src2_hi[3]~3_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] & ( (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((!\plat|cpu_0|cpu|R_src2_use_imm~q )) # (\plat|cpu_0|cpu|D_iw [21]))) # 
// (\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu_0|cpu|D_iw [9])))) ) ) # ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] & ( (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu_0|cpu|D_iw [21] & 
// (\plat|cpu_0|cpu|R_src2_use_imm~q ))) # (\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu_0|cpu|D_iw [9])))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu_0|cpu|D_iw [21]),
	.datac(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.datad(!\plat|cpu_0|cpu|D_iw [9]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src2_hi[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src2_hi[3]~3 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src2_hi[3]~3 .lut_mask = 64'h02570257A2F7A2F7;
defparam \plat|cpu_0|cpu|R_src2_hi[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y10_N47
dffeas \plat|cpu_0|cpu|E_src2[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src2_hi[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[19] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N6
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[19]~17 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[19]~17_combout  = ( \plat|cpu_0|cpu|E_src1 [19] & ( !\plat|cpu_0|cpu|R_logic_op [1] $ (((!\plat|cpu_0|cpu|R_logic_op [0]) # (!\plat|cpu_0|cpu|E_src2 [19]))) ) ) # ( !\plat|cpu_0|cpu|E_src1 [19] & ( 
// (!\plat|cpu_0|cpu|R_logic_op [1] & (!\plat|cpu_0|cpu|R_logic_op [0] & !\plat|cpu_0|cpu|E_src2 [19])) # (\plat|cpu_0|cpu|R_logic_op [1] & ((\plat|cpu_0|cpu|E_src2 [19]))) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|R_logic_op [0]),
	.datac(!\plat|cpu_0|cpu|R_logic_op [1]),
	.datad(!\plat|cpu_0|cpu|E_src2 [19]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_src1 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[19]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[19]~17 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[19]~17 .lut_mask = 64'hC00FC00F0F3C0F3C;
defparam \plat|cpu_0|cpu|E_logic_result[19]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N3
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[19]~19 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[19]~19_combout  = ( \plat|cpu_0|cpu|E_shift_rot_result [19] & ( \plat|cpu_0|cpu|Add2~89_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_logic~q ) # ((\plat|cpu_0|cpu|R_ctrl_shift_rot~q ) # (\plat|cpu_0|cpu|E_logic_result[19]~17_combout 
// )) ) ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_result [19] & ( \plat|cpu_0|cpu|Add2~89_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu_0|cpu|R_ctrl_logic~q ) # (\plat|cpu_0|cpu|E_logic_result[19]~17_combout ))) ) ) ) # ( 
// \plat|cpu_0|cpu|E_shift_rot_result [19] & ( !\plat|cpu_0|cpu|Add2~89_sumout  & ( ((\plat|cpu_0|cpu|R_ctrl_logic~q  & \plat|cpu_0|cpu|E_logic_result[19]~17_combout )) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_result 
// [19] & ( !\plat|cpu_0|cpu|Add2~89_sumout  & ( (\plat|cpu_0|cpu|R_ctrl_logic~q  & (\plat|cpu_0|cpu|E_logic_result[19]~17_combout  & !\plat|cpu_0|cpu|R_ctrl_shift_rot~q )) ) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu_0|cpu|E_logic_result[19]~17_combout ),
	.datac(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|E_shift_rot_result [19]),
	.dataf(!\plat|cpu_0|cpu|Add2~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[19]~19 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[19]~19 .lut_mask = 64'h10101F1FB0B0BFBF;
defparam \plat|cpu_0|cpu|E_alu_result[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N4
dffeas \plat|cpu_0|cpu|W_alu_result[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[19]~19_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[19] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[19]~17 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[19]~17_combout  = ( \plat|cpu_0|cpu|W_alu_result [19] & ( (!\plat|cpu_0|cpu|R_ctrl_ld~q  & (!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # (\plat|cpu_0|cpu|R_ctrl_ld~q  & 
// (((\plat|cpu_0|cpu|av_ld_byte2_data [3])))) ) ) # ( !\plat|cpu_0|cpu|W_alu_result [19] & ( (\plat|cpu_0|cpu|av_ld_byte2_data [3] & \plat|cpu_0|cpu|R_ctrl_ld~q ) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|av_ld_byte2_data [3]),
	.datad(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|W_alu_result [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[19]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[19]~17 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[19]~17 .lut_mask = 64'h000F000F880F880F;
defparam \plat|cpu_0|cpu|W_rf_wr_data[19]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N32
dffeas \plat|cpu_0|cpu|E_src1[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src1[29]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[18] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N10
dffeas \plat|cpu_0|cpu|E_shift_rot_result[18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[18]~20_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [18]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[18]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N15
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[18]~18 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[18]~18_combout  = ( \plat|cpu_0|cpu|R_logic_op [0] & ( (!\plat|cpu_0|cpu|E_src1 [18] & (\plat|cpu_0|cpu|E_src2 [18] & \plat|cpu_0|cpu|R_logic_op [1])) # (\plat|cpu_0|cpu|E_src1 [18] & (!\plat|cpu_0|cpu|E_src2 [18] $ 
// (!\plat|cpu_0|cpu|R_logic_op [1]))) ) ) # ( !\plat|cpu_0|cpu|R_logic_op [0] & ( !\plat|cpu_0|cpu|R_logic_op [1] $ (((\plat|cpu_0|cpu|E_src2 [18]) # (\plat|cpu_0|cpu|E_src1 [18]))) ) )

	.dataa(!\plat|cpu_0|cpu|E_src1 [18]),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src2 [18]),
	.datad(!\plat|cpu_0|cpu|R_logic_op [1]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[18]~18 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[18]~18 .lut_mask = 64'hA05FA05F055A055A;
defparam \plat|cpu_0|cpu|E_logic_result[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N54
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[18]~20 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[18]~20_combout  = ( \plat|cpu_0|cpu|R_ctrl_logic~q  & ( \plat|cpu_0|cpu|E_logic_result[18]~18_combout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ) # (\plat|cpu_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ) ) ) ) # ( 
// !\plat|cpu_0|cpu|R_ctrl_logic~q  & ( \plat|cpu_0|cpu|E_logic_result[18]~18_combout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (\plat|cpu_0|cpu|Add2~93_sumout )) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & 
// ((\plat|cpu_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ))) ) ) ) # ( \plat|cpu_0|cpu|R_ctrl_logic~q  & ( !\plat|cpu_0|cpu|E_logic_result[18]~18_combout  & ( (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & \plat|cpu_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ) ) ) ) # 
// ( !\plat|cpu_0|cpu|R_ctrl_logic~q  & ( !\plat|cpu_0|cpu|E_logic_result[18]~18_combout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (\plat|cpu_0|cpu|Add2~93_sumout )) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & 
// ((\plat|cpu_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|cpu_0|cpu|Add2~93_sumout ),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.dataf(!\plat|cpu_0|cpu|E_logic_result[18]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[18]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[18]~20 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[18]~20 .lut_mask = 64'h272705052727AFAF;
defparam \plat|cpu_0|cpu|E_alu_result[18]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y10_N55
dffeas \plat|cpu_0|cpu|W_alu_result[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[18]~20_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[18] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N15
cyclonev_lcell_comb \plat|cpu_0|cpu|d_writedata[18]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|d_writedata[18]~feeder_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|d_writedata[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[18]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|d_writedata[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu_0|cpu|d_writedata[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N17
dffeas \plat|cpu_0|cpu|d_writedata[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|d_writedata[18]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[18] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N9
cyclonev_lcell_comb \plat|cpu_0|cpu|d_writedata[19]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|d_writedata[19]~feeder_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|d_writedata[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[19]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|d_writedata[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu_0|cpu|d_writedata[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N11
dffeas \plat|cpu_0|cpu|d_writedata[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|d_writedata[19]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[19] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu_0|cpu|d_writedata [19],\plat|cpu_0|cpu|d_writedata [18]}),
	.portaaddr({\plat|cpu_0|cpu|W_alu_result [13],\plat|cpu_0|cpu|W_alu_result [12],\plat|cpu_0|cpu|W_alu_result [11],\plat|cpu_0|cpu|W_alu_result [10],\plat|cpu_0|cpu|W_alu_result [9],\plat|cpu_0|cpu|W_alu_result [8],\plat|cpu_0|cpu|W_alu_result[7]~DUPLICATE_q ,\plat|cpu_0|cpu|W_alu_result [6],
\plat|cpu_0|cpu|W_alu_result [5],\plat|cpu_0|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu_0|cpu|W_alu_result [3],\plat|cpu_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu_0|cpu|d_byteenable [2]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 .init_file = "platform_RAM_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 .logical_ram_name = "platform:plat|platform_RAM_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_byte2_data_nxt[2]~2 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_byte2_data_nxt[2]~2_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [18] & ( \plat|cpu_0|cpu|av_ld_byte3_data [2] & ( (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|cpu_0|cpu|av_ld_aligning_data~q  & (((\plat|cpu_0|cpu|av_fill_bit~0_combout ) # (\plat|cpu_0|cpu|LessThan0~0_combout )))) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [18] & ( \plat|cpu_0|cpu|av_ld_byte3_data [2] & ( (\plat|cpu_0|cpu|av_ld_aligning_data~q  & ((\plat|cpu_0|cpu|av_fill_bit~0_combout ) # (\plat|cpu_0|cpu|LessThan0~0_combout ))) ) ) ) # ( 
// \plat|ram_0|the_altsyncram|auto_generated|q_a [18] & ( !\plat|cpu_0|cpu|av_ld_byte3_data [2] & ( (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|cpu_0|cpu|av_ld_aligning_data~q  
// & (((!\plat|cpu_0|cpu|LessThan0~0_combout  & \plat|cpu_0|cpu|av_fill_bit~0_combout )))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [18] & ( !\plat|cpu_0|cpu|av_ld_byte3_data [2] & ( (!\plat|cpu_0|cpu|LessThan0~0_combout  & 
// (\plat|cpu_0|cpu|av_fill_bit~0_combout  & \plat|cpu_0|cpu|av_ld_aligning_data~q )) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|cpu_0|cpu|LessThan0~0_combout ),
	.datac(!\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.datad(!\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [18]),
	.dataf(!\plat|cpu_0|cpu|av_ld_byte3_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_byte2_data_nxt[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte2_data_nxt[2]~2 .extended_lut = "off";
defparam \plat|cpu_0|cpu|av_ld_byte2_data_nxt[2]~2 .lut_mask = 64'h000C550C003F553F;
defparam \plat|cpu_0|cpu|av_ld_byte2_data_nxt[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N13
dffeas \plat|cpu_0|cpu|av_ld_byte2_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|av_ld_byte2_data_nxt[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte2_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte2_data[2] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte2_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N0
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[18]~18 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[18]~18_combout  = ( \plat|cpu_0|cpu|av_ld_byte2_data [2] & ( ((!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & \plat|cpu_0|cpu|W_alu_result [18]))) # (\plat|cpu_0|cpu|R_ctrl_ld~q ) ) ) # 
// ( !\plat|cpu_0|cpu|av_ld_byte2_data [2] & ( (!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu_0|cpu|R_ctrl_ld~q  & (!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & \plat|cpu_0|cpu|W_alu_result [18]))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|W_alu_result [18]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|av_ld_byte2_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[18]~18 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[18]~18 .lut_mask = 64'h0080008033B333B3;
defparam \plat|cpu_0|cpu|W_rf_wr_data[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N5
dffeas \plat|cpu_0|cpu|E_src1[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src1[29]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[17] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N7
dffeas \plat|cpu_0|cpu|E_shift_rot_result[17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[17]~18_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [17]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[17]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N9
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[17]~19 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[17]~19_combout  = ( \plat|cpu_0|cpu|R_logic_op [0] & ( (!\plat|cpu_0|cpu|E_src1 [17] & (\plat|cpu_0|cpu|E_src2 [17] & \plat|cpu_0|cpu|R_logic_op [1])) # (\plat|cpu_0|cpu|E_src1 [17] & (!\plat|cpu_0|cpu|E_src2 [17] $ 
// (!\plat|cpu_0|cpu|R_logic_op [1]))) ) ) # ( !\plat|cpu_0|cpu|R_logic_op [0] & ( !\plat|cpu_0|cpu|R_logic_op [1] $ (((\plat|cpu_0|cpu|E_src2 [17]) # (\plat|cpu_0|cpu|E_src1 [17]))) ) )

	.dataa(!\plat|cpu_0|cpu|E_src1 [17]),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src2 [17]),
	.datad(!\plat|cpu_0|cpu|R_logic_op [1]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[17]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[17]~19 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[17]~19 .lut_mask = 64'hA05FA05F055A055A;
defparam \plat|cpu_0|cpu|E_logic_result[17]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N24
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[17]~21 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[17]~21_combout  = ( \plat|cpu_0|cpu|Add2~97_sumout  & ( \plat|cpu_0|cpu|E_logic_result[17]~19_combout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ) # (\plat|cpu_0|cpu|E_shift_rot_result[17]~DUPLICATE_q ) ) ) ) # ( 
// !\plat|cpu_0|cpu|Add2~97_sumout  & ( \plat|cpu_0|cpu|E_logic_result[17]~19_combout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ((\plat|cpu_0|cpu|R_ctrl_logic~q ))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & 
// (\plat|cpu_0|cpu|E_shift_rot_result[17]~DUPLICATE_q )) ) ) ) # ( \plat|cpu_0|cpu|Add2~97_sumout  & ( !\plat|cpu_0|cpu|E_logic_result[17]~19_combout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu_0|cpu|R_ctrl_logic~q ))) # 
// (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (\plat|cpu_0|cpu|E_shift_rot_result[17]~DUPLICATE_q )) ) ) ) # ( !\plat|cpu_0|cpu|Add2~97_sumout  & ( !\plat|cpu_0|cpu|E_logic_result[17]~19_combout  & ( (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & 
// \plat|cpu_0|cpu|E_shift_rot_result[17]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result[17]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datae(!\plat|cpu_0|cpu|Add2~97_sumout ),
	.dataf(!\plat|cpu_0|cpu|E_logic_result[17]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[17]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[17]~21 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[17]~21 .lut_mask = 64'h0505AF0505AFAFAF;
defparam \plat|cpu_0|cpu|E_alu_result[17]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y10_N25
dffeas \plat|cpu_0|cpu|W_alu_result[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[17]~21_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[17] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y12_N59
dffeas \plat|cpu_0|cpu|av_ld_byte3_data[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.asdata(\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte3_data[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte3_data[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte3_data[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N39
cyclonev_lcell_comb \plat|cpu_0|cpu|d_writedata[16]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|d_writedata[16]~feeder_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|d_writedata[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[16]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|d_writedata[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu_0|cpu|d_writedata[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N41
dffeas \plat|cpu_0|cpu|d_writedata[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|d_writedata[16]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[16] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N6
cyclonev_lcell_comb \plat|cpu_0|cpu|d_writedata[17]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|d_writedata[17]~feeder_combout  = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|d_writedata[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[17]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|d_writedata[17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|cpu_0|cpu|d_writedata[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N8
dffeas \plat|cpu_0|cpu|d_writedata[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|d_writedata[17]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[17] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu_0|cpu|d_writedata [17],\plat|cpu_0|cpu|d_writedata [16]}),
	.portaaddr({\plat|cpu_0|cpu|W_alu_result [13],\plat|cpu_0|cpu|W_alu_result [12],\plat|cpu_0|cpu|W_alu_result [11],\plat|cpu_0|cpu|W_alu_result [10],\plat|cpu_0|cpu|W_alu_result [9],\plat|cpu_0|cpu|W_alu_result [8],\plat|cpu_0|cpu|W_alu_result[7]~DUPLICATE_q ,\plat|cpu_0|cpu|W_alu_result [6],
\plat|cpu_0|cpu|W_alu_result [5],\plat|cpu_0|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu_0|cpu|W_alu_result [3],\plat|cpu_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu_0|cpu|d_byteenable [2]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .init_file = "platform_RAM_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "platform:plat|platform_RAM_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N30
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_byte2_data_nxt[1]~1 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_byte2_data_nxt[1]~1_combout  = ( \plat|cpu_0|cpu|av_fill_bit~0_combout  & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [17] & ( (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|cpu_0|cpu|av_ld_aligning_data~q  & (((!\plat|cpu_0|cpu|LessThan0~0_combout ) # (\plat|cpu_0|cpu|av_ld_byte3_data[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\plat|cpu_0|cpu|av_fill_bit~0_combout  & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [17] & ( (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # 
// (\plat|cpu_0|cpu|av_ld_aligning_data~q  & (((\plat|cpu_0|cpu|LessThan0~0_combout  & \plat|cpu_0|cpu|av_ld_byte3_data[1]~DUPLICATE_q )))) ) ) ) # ( \plat|cpu_0|cpu|av_fill_bit~0_combout  & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [17] & ( 
// (\plat|cpu_0|cpu|av_ld_aligning_data~q  & ((!\plat|cpu_0|cpu|LessThan0~0_combout ) # (\plat|cpu_0|cpu|av_ld_byte3_data[1]~DUPLICATE_q ))) ) ) ) # ( !\plat|cpu_0|cpu|av_fill_bit~0_combout  & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [17] & ( 
// (\plat|cpu_0|cpu|av_ld_aligning_data~q  & (\plat|cpu_0|cpu|LessThan0~0_combout  & \plat|cpu_0|cpu|av_ld_byte3_data[1]~DUPLICATE_q )) ) ) )

	.dataa(!\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|cpu_0|cpu|LessThan0~0_combout ),
	.datad(!\plat|cpu_0|cpu|av_ld_byte3_data[1]~DUPLICATE_q ),
	.datae(!\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_byte2_data_nxt[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte2_data_nxt[1]~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|av_ld_byte2_data_nxt[1]~1 .lut_mask = 64'h0005505522277277;
defparam \plat|cpu_0|cpu|av_ld_byte2_data_nxt[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N31
dffeas \plat|cpu_0|cpu|av_ld_byte2_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|av_ld_byte2_data_nxt[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte2_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte2_data[1] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte2_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N42
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[17]~19 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[17]~19_combout  = ( \plat|cpu_0|cpu|av_ld_byte2_data [1] & ( ((!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & \plat|cpu_0|cpu|W_alu_result [17]))) # (\plat|cpu_0|cpu|R_ctrl_ld~q ) ) ) # 
// ( !\plat|cpu_0|cpu|av_ld_byte2_data [1] & ( (!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (\plat|cpu_0|cpu|W_alu_result [17] & !\plat|cpu_0|cpu|R_ctrl_ld~q ))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|W_alu_result [17]),
	.datad(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|av_ld_byte2_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[17]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[17]~19 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[17]~19 .lut_mask = 64'h0800080008FF08FF;
defparam \plat|cpu_0|cpu|W_rf_wr_data[17]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N0
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src2_hi[0]~6 (
// Equation(s):
// \plat|cpu_0|cpu|R_src2_hi[0]~6_combout  = ( \plat|cpu_0|cpu|R_src2_use_imm~q  & ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] & ( (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & ((\plat|cpu_0|cpu|D_iw [21]))) # 
// (\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu_0|cpu|D_iw[6]~DUPLICATE_q )) ) ) ) # ( !\plat|cpu_0|cpu|R_src2_use_imm~q  & ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] & ( 
// (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ) # (\plat|cpu_0|cpu|D_iw[6]~DUPLICATE_q ) ) ) ) # ( \plat|cpu_0|cpu|R_src2_use_imm~q  & ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] & ( 
// (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & ((\plat|cpu_0|cpu|D_iw [21]))) # (\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu_0|cpu|D_iw[6]~DUPLICATE_q )) ) ) ) # ( !\plat|cpu_0|cpu|R_src2_use_imm~q  & ( 
// !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] & ( (\plat|cpu_0|cpu|D_iw[6]~DUPLICATE_q  & \plat|cpu_0|cpu|R_ctrl_hi_imm16~q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|D_iw[6]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ),
	.datad(!\plat|cpu_0|cpu|D_iw [21]),
	.datae(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src2_hi[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src2_hi[0]~6 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src2_hi[0]~6 .lut_mask = 64'h030303F3F3F303F3;
defparam \plat|cpu_0|cpu|R_src2_hi[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y10_N2
dffeas \plat|cpu_0|cpu|E_src2[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src2_hi[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[16] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N51
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[16]~20 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[16]~20_combout  = ( \plat|cpu_0|cpu|E_src1 [16] & ( !\plat|cpu_0|cpu|R_logic_op [1] $ (((!\plat|cpu_0|cpu|E_src2 [16]) # (!\plat|cpu_0|cpu|R_logic_op [0]))) ) ) # ( !\plat|cpu_0|cpu|E_src1 [16] & ( (!\plat|cpu_0|cpu|E_src2 
// [16] & (!\plat|cpu_0|cpu|R_logic_op [0] & !\plat|cpu_0|cpu|R_logic_op [1])) # (\plat|cpu_0|cpu|E_src2 [16] & ((\plat|cpu_0|cpu|R_logic_op [1]))) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|E_src2 [16]),
	.datac(!\plat|cpu_0|cpu|R_logic_op [0]),
	.datad(!\plat|cpu_0|cpu|R_logic_op [1]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_src1 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[16]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[16]~20 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[16]~20 .lut_mask = 64'hC033C03303FC03FC;
defparam \plat|cpu_0|cpu|E_logic_result[16]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[16]~22 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[16]~22_combout  = ( \plat|cpu_0|cpu|E_shift_rot_result[16]~DUPLICATE_q  & ( \plat|cpu_0|cpu|Add2~101_sumout  & ( ((!\plat|cpu_0|cpu|R_ctrl_logic~q ) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q )) # 
// (\plat|cpu_0|cpu|E_logic_result[16]~20_combout ) ) ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_result[16]~DUPLICATE_q  & ( \plat|cpu_0|cpu|Add2~101_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu_0|cpu|R_ctrl_logic~q ) # 
// (\plat|cpu_0|cpu|E_logic_result[16]~20_combout ))) ) ) ) # ( \plat|cpu_0|cpu|E_shift_rot_result[16]~DUPLICATE_q  & ( !\plat|cpu_0|cpu|Add2~101_sumout  & ( ((\plat|cpu_0|cpu|E_logic_result[16]~20_combout  & \plat|cpu_0|cpu|R_ctrl_logic~q )) # 
// (\plat|cpu_0|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_result[16]~DUPLICATE_q  & ( !\plat|cpu_0|cpu|Add2~101_sumout  & ( (\plat|cpu_0|cpu|E_logic_result[16]~20_combout  & (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & 
// \plat|cpu_0|cpu|R_ctrl_logic~q )) ) ) )

	.dataa(!\plat|cpu_0|cpu|E_logic_result[16]~20_combout ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|E_shift_rot_result[16]~DUPLICATE_q ),
	.dataf(!\plat|cpu_0|cpu|Add2~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[16]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[16]~22 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[16]~22 .lut_mask = 64'h04043737C4C4F7F7;
defparam \plat|cpu_0|cpu|E_alu_result[16]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N37
dffeas \plat|cpu_0|cpu|W_alu_result[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[16]~22_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[16] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y12_N49
dffeas \plat|cpu_0|cpu|av_ld_byte3_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.asdata(\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte3_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte3_data[0] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte3_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N39
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_byte2_data_nxt[0]~0 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_byte2_data_nxt[0]~0_combout  = ( \plat|cpu_0|cpu|av_fill_bit~0_combout  & ( \plat|cpu_0|cpu|av_ld_byte3_data [0] & ( ((\plat|ram_0|the_altsyncram|auto_generated|q_a [16] & 
// \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|cpu_0|cpu|av_ld_aligning_data~q ) ) ) ) # ( !\plat|cpu_0|cpu|av_fill_bit~0_combout  & ( \plat|cpu_0|cpu|av_ld_byte3_data [0] & ( (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|ram_0|the_altsyncram|auto_generated|q_a [16] & \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\plat|cpu_0|cpu|av_ld_aligning_data~q  & (\plat|cpu_0|cpu|LessThan0~0_combout )) ) ) ) # ( 
// \plat|cpu_0|cpu|av_fill_bit~0_combout  & ( !\plat|cpu_0|cpu|av_ld_byte3_data [0] & ( (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & (((\plat|ram_0|the_altsyncram|auto_generated|q_a [16] & \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg 
// [0])))) # (\plat|cpu_0|cpu|av_ld_aligning_data~q  & (!\plat|cpu_0|cpu|LessThan0~0_combout )) ) ) ) # ( !\plat|cpu_0|cpu|av_fill_bit~0_combout  & ( !\plat|cpu_0|cpu|av_ld_byte3_data [0] & ( (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & 
// (\plat|ram_0|the_altsyncram|auto_generated|q_a [16] & \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) ) ) )

	.dataa(!\plat|cpu_0|cpu|LessThan0~0_combout ),
	.datab(!\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.datac(!\plat|ram_0|the_altsyncram|auto_generated|q_a [16]),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.dataf(!\plat|cpu_0|cpu|av_ld_byte3_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_byte2_data_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte2_data_nxt[0]~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|av_ld_byte2_data_nxt[0]~0 .lut_mask = 64'h000C222E111D333F;
defparam \plat|cpu_0|cpu|av_ld_byte2_data_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N41
dffeas \plat|cpu_0|cpu|av_ld_byte2_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|av_ld_byte2_data_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte2_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte2_data[0] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte2_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N51
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[16]~20 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[16]~20_combout  = ( \plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ( (\plat|cpu_0|cpu|av_ld_byte2_data [0] & \plat|cpu_0|cpu|R_ctrl_ld~q ) ) ) # ( !\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ( (!\plat|cpu_0|cpu|R_ctrl_ld~q  & 
// (!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (\plat|cpu_0|cpu|W_alu_result [16]))) # (\plat|cpu_0|cpu|R_ctrl_ld~q  & (((\plat|cpu_0|cpu|av_ld_byte2_data [0])))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|W_alu_result [16]),
	.datac(!\plat|cpu_0|cpu|av_ld_byte2_data [0]),
	.datad(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[16]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[16]~20 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[16]~20 .lut_mask = 64'h220F220F000F000F;
defparam \plat|cpu_0|cpu|W_rf_wr_data[16]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N21
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src1[9]~3 (
// Equation(s):
// \plat|cpu_0|cpu|R_src1[9]~3_combout  = ( \plat|cpu_0|cpu|Add0~5_sumout  & ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( ((!\plat|cpu_0|cpu|R_src1~1_combout ) # (\plat|cpu_0|cpu|R_src1~0_combout )) # 
// (\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ) ) ) ) # ( !\plat|cpu_0|cpu|Add0~5_sumout  & ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( (!\plat|cpu_0|cpu|R_src1~0_combout  & ((!\plat|cpu_0|cpu|R_src1~1_combout ) 
// # (\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ))) ) ) ) # ( \plat|cpu_0|cpu|Add0~5_sumout  & ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( ((\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & 
// \plat|cpu_0|cpu|R_src1~1_combout )) # (\plat|cpu_0|cpu|R_src1~0_combout ) ) ) ) # ( !\plat|cpu_0|cpu|Add0~5_sumout  & ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( (\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & 
// (!\plat|cpu_0|cpu|R_src1~0_combout  & \plat|cpu_0|cpu|R_src1~1_combout )) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|R_src1~0_combout ),
	.datad(!\plat|cpu_0|cpu|R_src1~1_combout ),
	.datae(!\plat|cpu_0|cpu|Add0~5_sumout ),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src1[9]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src1[9]~3 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src1[9]~3 .lut_mask = 64'h00500F5FF050FF5F;
defparam \plat|cpu_0|cpu|R_src1[9]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N22
dffeas \plat|cpu_0|cpu|E_src1[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src1[9]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[9] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N0
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src1[7]~9 (
// Equation(s):
// \plat|cpu_0|cpu|R_src1[7]~9_combout  = ( \plat|cpu_0|cpu|Add0~29_sumout  & ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] & ( (!\plat|cpu_0|cpu|R_src1~1_combout ) # ((\plat|cpu_0|cpu|D_iw [11]) # 
// (\plat|cpu_0|cpu|R_src1~0_combout )) ) ) ) # ( !\plat|cpu_0|cpu|Add0~29_sumout  & ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] & ( (!\plat|cpu_0|cpu|R_src1~0_combout  & ((!\plat|cpu_0|cpu|R_src1~1_combout ) # 
// (\plat|cpu_0|cpu|D_iw [11]))) ) ) ) # ( \plat|cpu_0|cpu|Add0~29_sumout  & ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] & ( ((\plat|cpu_0|cpu|R_src1~1_combout  & \plat|cpu_0|cpu|D_iw [11])) # 
// (\plat|cpu_0|cpu|R_src1~0_combout ) ) ) ) # ( !\plat|cpu_0|cpu|Add0~29_sumout  & ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] & ( (\plat|cpu_0|cpu|R_src1~1_combout  & (!\plat|cpu_0|cpu|R_src1~0_combout  & 
// \plat|cpu_0|cpu|D_iw [11])) ) ) )

	.dataa(!\plat|cpu_0|cpu|R_src1~1_combout ),
	.datab(!\plat|cpu_0|cpu|R_src1~0_combout ),
	.datac(!\plat|cpu_0|cpu|D_iw [11]),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|Add0~29_sumout ),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src1[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src1[7]~9 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src1[7]~9 .lut_mask = 64'h040437378C8CBFBF;
defparam \plat|cpu_0|cpu|R_src1[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N2
dffeas \plat|cpu_0|cpu|E_src1[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src1[7]~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[7] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N25
dffeas \plat|cpu_0|cpu|E_src2[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_src2[5]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src2[7]~0_combout ),
	.sload(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[5] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N41
dffeas \plat|cpu_0|cpu|D_iw[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[9]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N51
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src1[5]~11 (
// Equation(s):
// \plat|cpu_0|cpu|R_src1[5]~11_combout  = ( \plat|cpu_0|cpu|R_src1~1_combout  & ( (!\plat|cpu_0|cpu|R_src1~0_combout  & ((\plat|cpu_0|cpu|D_iw[9]~DUPLICATE_q ))) # (\plat|cpu_0|cpu|R_src1~0_combout  & (\plat|cpu_0|cpu|Add0~37_sumout )) ) ) # ( 
// !\plat|cpu_0|cpu|R_src1~1_combout  & ( (!\plat|cpu_0|cpu|R_src1~0_combout  & ((\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5]))) # (\plat|cpu_0|cpu|R_src1~0_combout  & (\plat|cpu_0|cpu|Add0~37_sumout )) ) )

	.dataa(!\plat|cpu_0|cpu|Add0~37_sumout ),
	.datab(!\plat|cpu_0|cpu|D_iw[9]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|R_src1~0_combout ),
	.datad(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|R_src1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src1[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src1[5]~11 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src1[5]~11 .lut_mask = 64'h05F505F535353535;
defparam \plat|cpu_0|cpu|R_src1[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N52
dffeas \plat|cpu_0|cpu|E_src1[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src1[5]~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[5] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N39
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src2_lo[4]~1 (
// Equation(s):
// \plat|cpu_0|cpu|R_src2_lo[4]~1_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] & ( (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & (!\plat|cpu_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q  & ((\plat|cpu_0|cpu|D_iw 
// [10]) # (\plat|cpu_0|cpu|R_src2_lo~0_combout )))) ) ) # ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] & ( (!\plat|cpu_0|cpu|R_src2_lo~0_combout  & (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & 
// (!\plat|cpu_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q  & \plat|cpu_0|cpu|D_iw [10]))) ) )

	.dataa(!\plat|cpu_0|cpu|R_src2_lo~0_combout ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\plat|cpu_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw [10]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src2_lo[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src2_lo[4]~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src2_lo[4]~1 .lut_mask = 64'h0080008040C040C0;
defparam \plat|cpu_0|cpu|R_src2_lo[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N2
dffeas \plat|cpu_0|cpu|E_src2[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|R_src2_lo[4]~1_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[4] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N22
dffeas \plat|cpu_0|cpu|E_src1[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src1[3]~14_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[3] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N24
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src2_lo[2]~2 (
// Equation(s):
// \plat|cpu_0|cpu|R_src2_lo[2]~2_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] & ( (!\plat|cpu_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q  & (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & ((\plat|cpu_0|cpu|D_iw 
// [8]) # (\plat|cpu_0|cpu|R_src2_lo~0_combout )))) ) ) # ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] & ( (!\plat|cpu_0|cpu|R_src2_lo~0_combout  & (!\plat|cpu_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q  & 
// (\plat|cpu_0|cpu|D_iw [8] & !\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ))) ) )

	.dataa(!\plat|cpu_0|cpu|R_src2_lo~0_combout ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|D_iw [8]),
	.datad(!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src2_lo[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src2_lo[2]~2 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src2_lo[2]~2 .lut_mask = 64'h080008004C004C00;
defparam \plat|cpu_0|cpu|R_src2_lo[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N8
dffeas \plat|cpu_0|cpu|E_src2[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|R_src2_lo[2]~2_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[2] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N48
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src1[2]~13 (
// Equation(s):
// \plat|cpu_0|cpu|R_src1[2]~13_combout  = ( \plat|cpu_0|cpu|Add0~45_sumout  & ( ((!\plat|cpu_0|cpu|R_src1~1_combout  & ((\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]))) # (\plat|cpu_0|cpu|R_src1~1_combout  & 
// (\plat|cpu_0|cpu|D_iw[6]~DUPLICATE_q ))) # (\plat|cpu_0|cpu|R_src1~0_combout ) ) ) # ( !\plat|cpu_0|cpu|Add0~45_sumout  & ( (!\plat|cpu_0|cpu|R_src1~0_combout  & ((!\plat|cpu_0|cpu|R_src1~1_combout  & 
// ((\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]))) # (\plat|cpu_0|cpu|R_src1~1_combout  & (\plat|cpu_0|cpu|D_iw[6]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu_0|cpu|R_src1~1_combout ),
	.datab(!\plat|cpu_0|cpu|R_src1~0_combout ),
	.datac(!\plat|cpu_0|cpu|D_iw[6]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src1[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src1[2]~13 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src1[2]~13 .lut_mask = 64'h048C048C37BF37BF;
defparam \plat|cpu_0|cpu|R_src1[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N49
dffeas \plat|cpu_0|cpu|E_src1[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src1[2]~13_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[2] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N9
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~45 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~45_sumout  = SUM(( \plat|cpu_0|cpu|E_src1 [2] ) + ( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [2]) ) + ( \plat|cpu_0|cpu|Add2~54  ))
// \plat|cpu_0|cpu|Add2~46  = CARRY(( \plat|cpu_0|cpu|E_src1 [2] ) + ( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [2]) ) + ( \plat|cpu_0|cpu|Add2~54  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src2 [2]),
	.datad(!\plat|cpu_0|cpu|E_src1 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~45_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~45 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~45 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|cpu_0|cpu|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~49 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~49_sumout  = SUM(( \plat|cpu_0|cpu|E_src1 [3] ) + ( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [3]) ) + ( \plat|cpu_0|cpu|Add2~46  ))
// \plat|cpu_0|cpu|Add2~50  = CARRY(( \plat|cpu_0|cpu|E_src1 [3] ) + ( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [3]) ) + ( \plat|cpu_0|cpu|Add2~46  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src2 [3]),
	.datad(!\plat|cpu_0|cpu|E_src1 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~49_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~49 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~49 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|cpu_0|cpu|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N15
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~41 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~41_sumout  = SUM(( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [4]) ) + ( \plat|cpu_0|cpu|E_src1 [4] ) + ( \plat|cpu_0|cpu|Add2~50  ))
// \plat|cpu_0|cpu|Add2~42  = CARRY(( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [4]) ) + ( \plat|cpu_0|cpu|E_src1 [4] ) + ( \plat|cpu_0|cpu|Add2~50  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src1 [4]),
	.datad(!\plat|cpu_0|cpu|E_src2 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~41_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~41 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~41 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|cpu_0|cpu|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N18
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~37 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~37_sumout  = SUM(( \plat|cpu_0|cpu|E_src1 [5] ) + ( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [5]) ) + ( \plat|cpu_0|cpu|Add2~42  ))
// \plat|cpu_0|cpu|Add2~38  = CARRY(( \plat|cpu_0|cpu|E_src1 [5] ) + ( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [5]) ) + ( \plat|cpu_0|cpu|Add2~42  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src2 [5]),
	.datad(!\plat|cpu_0|cpu|E_src1 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~37_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~37 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~37 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|cpu_0|cpu|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N21
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~1 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~1_sumout  = SUM(( \plat|cpu_0|cpu|E_src1 [6] ) + ( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [6]) ) + ( \plat|cpu_0|cpu|Add2~38  ))
// \plat|cpu_0|cpu|Add2~2  = CARRY(( \plat|cpu_0|cpu|E_src1 [6] ) + ( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [6]) ) + ( \plat|cpu_0|cpu|Add2~38  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src2 [6]),
	.datad(!\plat|cpu_0|cpu|E_src1 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~1_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~1 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|cpu_0|cpu|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N24
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~29 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~29_sumout  = SUM(( \plat|cpu_0|cpu|E_src1 [7] ) + ( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [7]) ) + ( \plat|cpu_0|cpu|Add2~2  ))
// \plat|cpu_0|cpu|Add2~30  = CARRY(( \plat|cpu_0|cpu|E_src1 [7] ) + ( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [7]) ) + ( \plat|cpu_0|cpu|Add2~2  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src2 [7]),
	.datad(!\plat|cpu_0|cpu|E_src1 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~29_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~29 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~29 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|cpu_0|cpu|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N27
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~25 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~25_sumout  = SUM(( \plat|cpu_0|cpu|E_src1 [8] ) + ( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [8]) ) + ( \plat|cpu_0|cpu|Add2~30  ))
// \plat|cpu_0|cpu|Add2~26  = CARRY(( \plat|cpu_0|cpu|E_src1 [8] ) + ( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [8]) ) + ( \plat|cpu_0|cpu|Add2~30  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src2 [8]),
	.datad(!\plat|cpu_0|cpu|E_src1 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~25_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~25 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~25 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|cpu_0|cpu|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N30
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~5 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~5_sumout  = SUM(( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [9]) ) + ( \plat|cpu_0|cpu|E_src1 [9] ) + ( \plat|cpu_0|cpu|Add2~26  ))
// \plat|cpu_0|cpu|Add2~6  = CARRY(( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [9]) ) + ( \plat|cpu_0|cpu|E_src1 [9] ) + ( \plat|cpu_0|cpu|Add2~26  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~q ),
	.datab(!\plat|cpu_0|cpu|E_src2 [9]),
	.datac(!\plat|cpu_0|cpu|E_src1 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~5_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~5 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~5 .lut_mask = 64'h0000F0F000006666;
defparam \plat|cpu_0|cpu|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N33
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~21 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~21_sumout  = SUM(( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [10]) ) + ( \plat|cpu_0|cpu|E_src1[10]~DUPLICATE_q  ) + ( \plat|cpu_0|cpu|Add2~6  ))
// \plat|cpu_0|cpu|Add2~22  = CARRY(( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [10]) ) + ( \plat|cpu_0|cpu|E_src1[10]~DUPLICATE_q  ) + ( \plat|cpu_0|cpu|Add2~6  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|E_src2 [10]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_src1[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~21_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~21 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~21 .lut_mask = 64'h0000FF00000055AA;
defparam \plat|cpu_0|cpu|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~17 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~17_sumout  = SUM(( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2[11]~DUPLICATE_q ) ) + ( \plat|cpu_0|cpu|E_src1 [11] ) + ( \plat|cpu_0|cpu|Add2~22  ))
// \plat|cpu_0|cpu|Add2~18  = CARRY(( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2[11]~DUPLICATE_q ) ) + ( \plat|cpu_0|cpu|E_src1 [11] ) + ( \plat|cpu_0|cpu|Add2~22  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src1 [11]),
	.datad(!\plat|cpu_0|cpu|E_src2[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~17_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~17 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~17 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|cpu_0|cpu|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N39
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~13 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~13_sumout  = SUM(( \plat|cpu_0|cpu|E_src1 [12] ) + ( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [12]) ) + ( \plat|cpu_0|cpu|Add2~18  ))
// \plat|cpu_0|cpu|Add2~14  = CARRY(( \plat|cpu_0|cpu|E_src1 [12] ) + ( !\plat|cpu_0|cpu|E_alu_sub~q  $ (!\plat|cpu_0|cpu|E_src2 [12]) ) + ( \plat|cpu_0|cpu|Add2~18  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src2 [12]),
	.datad(!\plat|cpu_0|cpu|E_src1 [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~13_sumout ),
	.cout(\plat|cpu_0|cpu|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~13 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~13 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|cpu_0|cpu|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N39
cyclonev_lcell_comb \plat|cpu_0|cpu|F_pc[11]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|F_pc[11]~feeder_combout  = ( \plat|cpu_0|cpu|Add2~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_pc[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[11]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_pc[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu_0|cpu|F_pc[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N40
dffeas \plat|cpu_0|cpu|F_pc[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_pc[11]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|Add0~33_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|F_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[11] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|F_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N33
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src1[13]~10 (
// Equation(s):
// \plat|cpu_0|cpu|R_src1[13]~10_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] & ( (!\plat|cpu_0|cpu|R_src1~0_combout  & (((!\plat|cpu_0|cpu|R_src1~1_combout )) # (\plat|cpu_0|cpu|D_iw [17]))) # 
// (\plat|cpu_0|cpu|R_src1~0_combout  & (((\plat|cpu_0|cpu|Add0~33_sumout )))) ) ) # ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] & ( (!\plat|cpu_0|cpu|R_src1~0_combout  & (\plat|cpu_0|cpu|D_iw [17] & 
// ((\plat|cpu_0|cpu|R_src1~1_combout )))) # (\plat|cpu_0|cpu|R_src1~0_combout  & (((\plat|cpu_0|cpu|Add0~33_sumout )))) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [17]),
	.datab(!\plat|cpu_0|cpu|R_src1~0_combout ),
	.datac(!\plat|cpu_0|cpu|Add0~33_sumout ),
	.datad(!\plat|cpu_0|cpu|R_src1~1_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src1[13]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src1[13]~10 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src1[13]~10 .lut_mask = 64'h03470347CF47CF47;
defparam \plat|cpu_0|cpu|R_src1[13]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N35
dffeas \plat|cpu_0|cpu|E_src1[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src1[13]~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[13] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N46
dffeas \plat|cpu_0|cpu|E_shift_rot_result[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[13]~8_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [13]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[13]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N7
dffeas \plat|cpu_0|cpu|E_src2[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_src2[13]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src2[7]~0_combout ),
	.sload(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[13] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N18
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[13]~8 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[13]~8_combout  = ( \plat|cpu_0|cpu|E_src1 [13] & ( !\plat|cpu_0|cpu|R_logic_op [1] $ (((!\plat|cpu_0|cpu|E_src2 [13]) # (!\plat|cpu_0|cpu|R_logic_op [0]))) ) ) # ( !\plat|cpu_0|cpu|E_src1 [13] & ( (!\plat|cpu_0|cpu|E_src2 
// [13] & (!\plat|cpu_0|cpu|R_logic_op [0] & !\plat|cpu_0|cpu|R_logic_op [1])) # (\plat|cpu_0|cpu|E_src2 [13] & ((\plat|cpu_0|cpu|R_logic_op [1]))) ) )

	.dataa(!\plat|cpu_0|cpu|E_src2 [13]),
	.datab(!\plat|cpu_0|cpu|R_logic_op [0]),
	.datac(!\plat|cpu_0|cpu|R_logic_op [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_src1 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[13]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[13]~8 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[13]~8 .lut_mask = 64'h858585851E1E1E1E;
defparam \plat|cpu_0|cpu|E_logic_result[13]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[13]~9 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[13]~9_combout  = ( \plat|cpu_0|cpu|E_logic_result[13]~8_combout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu_0|cpu|Add2~33_sumout )) # (\plat|cpu_0|cpu|R_ctrl_logic~q ))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu_0|cpu|E_shift_rot_result[13]~DUPLICATE_q )))) ) ) # ( !\plat|cpu_0|cpu|E_logic_result[13]~8_combout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (!\plat|cpu_0|cpu|R_ctrl_logic~q  & ((\plat|cpu_0|cpu|Add2~33_sumout )))) # 
// (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu_0|cpu|E_shift_rot_result[13]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu_0|cpu|E_shift_rot_result[13]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datad(!\plat|cpu_0|cpu|Add2~33_sumout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_logic_result[13]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[13]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[13]~9 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[13]~9 .lut_mask = 64'h03A303A353F353F3;
defparam \plat|cpu_0|cpu|E_alu_result[13]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y10_N37
dffeas \plat|cpu_0|cpu|W_alu_result[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[13]~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[13] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal0~1 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal0~1_combout  = ( !\plat|cpu_0|cpu|W_alu_result[7]~DUPLICATE_q  & ( !\plat|cpu_0|cpu|W_alu_result [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|W_alu_result [13]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|W_alu_result[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal0~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal0~1 .lut_mask = 64'hFF00FF0000000000;
defparam \plat|mm_interconnect_0|router|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal4~1 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal4~1_combout  = ( \plat|mm_interconnect_0|router|Equal0~0_combout  & ( (\plat|cpu_0|cpu|W_alu_result[4]~DUPLICATE_q  & (\plat|mm_interconnect_0|router|Equal4~0_combout  & \plat|mm_interconnect_0|router|Equal0~1_combout 
// )) ) )

	.dataa(!\plat|cpu_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|router|Equal4~0_combout ),
	.datad(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal4~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal4~1 .lut_mask = 64'h0000000000050005;
defparam \plat|mm_interconnect_0|router|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|router|src_channel[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|src_channel[1]~0_combout  = ( \plat|mm_interconnect_0|router|Equal0~0_combout  & ( (\plat|mm_interconnect_0|router|Equal0~1_combout  & ((!\plat|cpu_0|cpu|W_alu_result [6] & (\plat|cpu_0|cpu|W_alu_result[5]~DUPLICATE_q )) # 
// (\plat|cpu_0|cpu|W_alu_result [6] & (!\plat|cpu_0|cpu|W_alu_result[5]~DUPLICATE_q  & !\plat|cpu_0|cpu|W_alu_result[4]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu_0|cpu|W_alu_result [6]),
	.datab(!\plat|cpu_0|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|src_channel[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|src_channel[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|src_channel[1]~0 .lut_mask = 64'h0000000000620062;
defparam \plat|mm_interconnect_0|router|src_channel[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal0~2 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal0~2_combout  = ( \plat|mm_interconnect_0|router|Equal0~0_combout  & ( (!\plat|cpu_0|cpu|W_alu_result[6]~DUPLICATE_q  & (!\plat|cpu_0|cpu|W_alu_result[5]~DUPLICATE_q  & \plat|mm_interconnect_0|router|Equal0~1_combout )) 
// ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|W_alu_result[6]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal0~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal0~2 .lut_mask = 64'h0000000000C000C0;
defparam \plat|mm_interconnect_0|router|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N18
cyclonev_lcell_comb \plat|ram_0|wren~0 (
// Equation(s):
// \plat|ram_0|wren~0_combout  = ( \plat|mm_interconnect_0|router|src_channel[1]~0_combout  & ( \plat|mm_interconnect_0|router|Equal0~2_combout  ) ) # ( !\plat|mm_interconnect_0|router|src_channel[1]~0_combout  & ( 
// \plat|mm_interconnect_0|router|Equal0~2_combout  ) ) # ( \plat|mm_interconnect_0|router|src_channel[1]~0_combout  & ( !\plat|mm_interconnect_0|router|Equal0~2_combout  ) ) # ( !\plat|mm_interconnect_0|router|src_channel[1]~0_combout  & ( 
// !\plat|mm_interconnect_0|router|Equal0~2_combout  & ( ((!\plat|mm_interconnect_0|segm_min_0_s1_agent|m0_write~0_combout ) # ((\plat|mm_interconnect_0|router|always1~1_combout ) # (\plat|mm_interconnect_0|router|Equal4~1_combout ))) # 
// (\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\plat|mm_interconnect_0|segm_min_0_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|router|Equal4~1_combout ),
	.datad(!\plat|mm_interconnect_0|router|always1~1_combout ),
	.datae(!\plat|mm_interconnect_0|router|src_channel[1]~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|ram_0|wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|ram_0|wren~0 .extended_lut = "off";
defparam \plat|ram_0|wren~0 .lut_mask = 64'hDFFFFFFFFFFFFFFF;
defparam \plat|ram_0|wren~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N27
cyclonev_lcell_comb \plat|cpu_0|cpu|d_writedata[14]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|d_writedata[14]~feeder_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|d_writedata[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[14]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|d_writedata[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu_0|cpu|d_writedata[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N29
dffeas \plat|cpu_0|cpu|d_writedata[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|d_writedata[14]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[14] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|E_mem_byte_en[1]~1 (
// Equation(s):
// \plat|cpu_0|cpu|E_mem_byte_en[1]~1_combout  = ( \plat|cpu_0|cpu|Add2~53_sumout  & ( !\plat|cpu_0|cpu|D_ctrl_mem16~1_combout  $ (!\plat|cpu_0|cpu|D_ctrl_mem8~1_combout ) ) ) # ( !\plat|cpu_0|cpu|Add2~53_sumout  & ( ((\plat|cpu_0|cpu|Add2~61_sumout ) # 
// (\plat|cpu_0|cpu|D_ctrl_mem8~1_combout )) # (\plat|cpu_0|cpu|D_ctrl_mem16~1_combout ) ) )

	.dataa(!\plat|cpu_0|cpu|D_ctrl_mem16~1_combout ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\plat|cpu_0|cpu|Add2~61_sumout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Add2~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_mem_byte_en[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_mem_byte_en[1]~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_mem_byte_en[1]~1 .lut_mask = 64'h5FFF5FFF5A5A5A5A;
defparam \plat|cpu_0|cpu|E_mem_byte_en[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N14
dffeas \plat|cpu_0|cpu|d_byteenable[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_mem_byte_en[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_byteenable[1] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N21
cyclonev_lcell_comb \plat|cpu_0|cpu|d_writedata[15]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|d_writedata[15]~feeder_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|d_writedata[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[15]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|d_writedata[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu_0|cpu|d_writedata[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N23
dffeas \plat|cpu_0|cpu|d_writedata[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|d_writedata[15]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[15] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu_0|cpu|d_writedata [15],\plat|cpu_0|cpu|d_writedata [14]}),
	.portaaddr({\plat|cpu_0|cpu|W_alu_result [13],\plat|cpu_0|cpu|W_alu_result [12],\plat|cpu_0|cpu|W_alu_result [11],\plat|cpu_0|cpu|W_alu_result [10],\plat|cpu_0|cpu|W_alu_result [9],\plat|cpu_0|cpu|W_alu_result [8],\plat|cpu_0|cpu|W_alu_result [7],\plat|cpu_0|cpu|W_alu_result [6],
\plat|cpu_0|cpu|W_alu_result [5],\plat|cpu_0|cpu|W_alu_result [4],\plat|cpu_0|cpu|W_alu_result [3],\plat|cpu_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu_0|cpu|d_byteenable [1]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 .init_file = "platform_RAM_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 .logical_ram_name = "platform:plat|platform_RAM_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N39
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_byte1_data_nxt[7]~1 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_byte1_data_nxt[7]~1_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [15] & ( \plat|cpu_0|cpu|av_ld_byte2_data [7] & ( (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\plat|cpu_0|cpu|av_ld_aligning_data~q  & (((\plat|cpu_0|cpu|LessThan0~0_combout )) # (\plat|cpu_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [15] & ( \plat|cpu_0|cpu|av_ld_byte2_data [7] & ( (\plat|cpu_0|cpu|av_ld_aligning_data~q  & ((\plat|cpu_0|cpu|LessThan0~0_combout ) # (\plat|cpu_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// \plat|ram_0|the_altsyncram|auto_generated|q_a [15] & ( !\plat|cpu_0|cpu|av_ld_byte2_data [7] & ( (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\plat|cpu_0|cpu|av_ld_aligning_data~q  & (\plat|cpu_0|cpu|av_fill_bit~0_combout  & ((!\plat|cpu_0|cpu|LessThan0~0_combout )))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [15] & ( !\plat|cpu_0|cpu|av_ld_byte2_data [7] & ( 
// (\plat|cpu_0|cpu|av_fill_bit~0_combout  & (\plat|cpu_0|cpu|av_ld_aligning_data~q  & !\plat|cpu_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.datad(!\plat|cpu_0|cpu|LessThan0~0_combout ),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [15]),
	.dataf(!\plat|cpu_0|cpu|av_ld_byte2_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_byte1_data_nxt[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[7]~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[7]~1 .lut_mask = 64'h05003530050F353F;
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N6
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_byte0_data[7]~0 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_byte0_data[7]~0_combout  = ( \plat|cpu_0|cpu|av_ld_align_cycle [0] & ( (!\plat|cpu_0|cpu|av_ld_aligning_data~q ) # ((!\plat|cpu_0|cpu|av_ld_align_cycle [1] & \plat|cpu_0|cpu|W_alu_result[1]~DUPLICATE_q )) ) ) # ( 
// !\plat|cpu_0|cpu|av_ld_align_cycle [0] & ( (!\plat|cpu_0|cpu|av_ld_aligning_data~q ) # ((!\plat|cpu_0|cpu|av_ld_align_cycle [1] & ((\plat|cpu_0|cpu|W_alu_result [0]) # (\plat|cpu_0|cpu|W_alu_result[1]~DUPLICATE_q ))) # (\plat|cpu_0|cpu|av_ld_align_cycle 
// [1] & (\plat|cpu_0|cpu|W_alu_result[1]~DUPLICATE_q  & \plat|cpu_0|cpu|W_alu_result [0]))) ) )

	.dataa(!\plat|cpu_0|cpu|av_ld_align_cycle [1]),
	.datab(!\plat|cpu_0|cpu|W_alu_result[1]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.datad(!\plat|cpu_0|cpu|W_alu_result [0]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|av_ld_align_cycle [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte0_data[7]~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|av_ld_byte0_data[7]~0 .lut_mask = 64'hF2FBF2FBF2F2F2F2;
defparam \plat|cpu_0|cpu|av_ld_byte0_data[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N15
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_byte1_data_en~0 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_byte1_data_en~0_combout  = ( \plat|cpu_0|cpu|av_ld_byte0_data[7]~0_combout  ) # ( !\plat|cpu_0|cpu|av_ld_byte0_data[7]~0_combout  & ( (!\plat|cpu_0|cpu|D_ctrl_mem16~0_combout ) # (\plat|cpu_0|cpu|D_iw [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|D_iw [4]),
	.datad(!\plat|cpu_0|cpu|D_ctrl_mem16~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_byte1_data_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte1_data_en~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|av_ld_byte1_data_en~0 .lut_mask = 64'hFF0FFF0FFFFFFFFF;
defparam \plat|cpu_0|cpu|av_ld_byte1_data_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N40
dffeas \plat|cpu_0|cpu|av_ld_byte1_data[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|av_ld_byte1_data_nxt[7]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte1_data[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte1_data[7]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte1_data[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N50
dffeas \plat|cpu_0|cpu|E_src2[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_src2[15]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src2[7]~0_combout ),
	.sload(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[15]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N27
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[15]~13 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[15]~13_combout  = ( \plat|cpu_0|cpu|E_src1 [15] & ( !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|cpu_0|cpu|E_src2[15]~DUPLICATE_q ))) ) ) # ( !\plat|cpu_0|cpu|E_src1 
// [15] & ( (!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|cpu_0|cpu|E_src2[15]~DUPLICATE_q )) # (\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|cpu_0|cpu|E_src2[15]~DUPLICATE_q ))) ) )

	.dataa(!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|E_src2[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|E_src1 [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[15]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[15]~13 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[15]~13 .lut_mask = 64'h8585565685855656;
defparam \plat|cpu_0|cpu|E_logic_result[15]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N9
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[15]~16 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[15]~16_combout  = ( \plat|cpu_0|cpu|Add2~81_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (((!\plat|cpu_0|cpu|R_ctrl_logic~q ) # (\plat|cpu_0|cpu|E_logic_result[15]~13_combout )))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  
// & (\plat|cpu_0|cpu|E_shift_rot_result[15]~DUPLICATE_q )) ) ) # ( !\plat|cpu_0|cpu|Add2~81_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu_0|cpu|E_logic_result[15]~13_combout  & \plat|cpu_0|cpu|R_ctrl_logic~q )))) # 
// (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (\plat|cpu_0|cpu|E_shift_rot_result[15]~DUPLICATE_q )) ) )

	.dataa(!\plat|cpu_0|cpu|E_shift_rot_result[15]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|cpu_0|cpu|E_logic_result[15]~13_combout ),
	.datad(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Add2~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[15]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[15]~16 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[15]~16 .lut_mask = 64'h111D111DDD1DDD1D;
defparam \plat|cpu_0|cpu|E_alu_result[15]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N10
dffeas \plat|cpu_0|cpu|W_alu_result[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[15]~16_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[15] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N3
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[15]~14 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[15]~14_combout  = ( \plat|cpu_0|cpu|W_alu_result [15] & ( (!\plat|cpu_0|cpu|R_ctrl_ld~q  & (!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ((!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q )))) # (\plat|cpu_0|cpu|R_ctrl_ld~q  & 
// (((\plat|cpu_0|cpu|av_ld_byte1_data[7]~DUPLICATE_q )))) ) ) # ( !\plat|cpu_0|cpu|W_alu_result [15] & ( (\plat|cpu_0|cpu|R_ctrl_ld~q  & \plat|cpu_0|cpu|av_ld_byte1_data[7]~DUPLICATE_q ) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu_0|cpu|av_ld_byte1_data[7]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|W_alu_result [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[15]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[15]~14 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[15]~14 .lut_mask = 64'h030303038B038B03;
defparam \plat|cpu_0|cpu|W_rf_wr_data[15]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y11_N2
dffeas \plat|cpu_0|cpu|d_writedata[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[7] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N13
dffeas \plat|segm_min_0|data_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_min_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_min_0|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_min_0|data_out[7] .is_wysiwyg = "true";
defparam \plat|segm_min_0|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y15_N5
dffeas \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_min_0|data_out [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N15
cyclonev_lcell_comb \plat|segm_s_0|data_out[7]~feeder (
// Equation(s):
// \plat|segm_s_0|data_out[7]~feeder_combout  = ( \plat|cpu_0|cpu|d_writedata [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|d_writedata [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|segm_s_0|data_out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|segm_s_0|data_out[7]~feeder .extended_lut = "off";
defparam \plat|segm_s_0|data_out[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|segm_s_0|data_out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N40
dffeas \plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N0
cyclonev_lcell_comb \plat|segm_s_0|always0~0 (
// Equation(s):
// \plat|segm_s_0|always0~0_combout  = ( !\plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|segm_s_0|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|segm_s_0|always0~0 .extended_lut = "off";
defparam \plat|segm_s_0|always0~0 .lut_mask = 64'h00000000FFFF0000;
defparam \plat|segm_s_0|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N2
dffeas \plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N6
cyclonev_lcell_comb \plat|segm_s_0|always0~3 (
// Equation(s):
// \plat|segm_s_0|always0~3_combout  = ( \plat|mm_interconnect_0|router|Equal2~0_combout  & ( \plat|mm_interconnect_0|router|Equal0~1_combout  & ( (!\plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// (\plat|mm_interconnect_0|router|Equal0~0_combout  & (\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q  & !\plat|cpu_0|cpu|W_alu_result[6]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datac(!\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q ),
	.datad(!\plat|cpu_0|cpu|W_alu_result[6]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|router|Equal2~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|segm_s_0|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|segm_s_0|always0~3 .extended_lut = "off";
defparam \plat|segm_s_0|always0~3 .lut_mask = 64'h0000000000000200;
defparam \plat|segm_s_0|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N56
dffeas \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_s_0_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \plat|mm_interconnect_0|segm_s_0_s1_translator|av_waitrequest_generated~0_combout  = ( \plat|segm_s_0|always0~3_combout  & ( (!\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & 
// (!\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter [0] $ (!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ))) ) ) # ( !\plat|segm_s_0|always0~3_combout  & ( 
// (\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter [0] & !\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ) ) )

	.dataa(!\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter [0]),
	.datab(!\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|segm_s_0|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_s_0_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h4444444448484848;
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter~1_combout  = ( !\plat|mm_interconnect_0|cpu_0_data_master_agent|always2~0_combout  & ( (\plat|segm_s_0|always0~3_combout  & 
// (!\plat|mm_interconnect_0|segm_s_0_s1_translator|av_waitrequest_generated~0_combout  & !\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter [0])) ) )

	.dataa(!\plat|segm_s_0|always0~3_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|segm_s_0_s1_translator|av_waitrequest_generated~0_combout ),
	.datad(!\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cpu_0_data_master_agent|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h5000500000000000;
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N53
dffeas \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter~0_combout  = ( \plat|segm_s_0|always0~3_combout  & ( (!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout  & (\plat|mm_interconnect_0|router|always1~0_combout  & 
// (!\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter [0] & \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter [1]))) # (\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout  & 
// ((!\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter [0] $ (!\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.datab(!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|segm_s_0|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0000000003700370;
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N55
dffeas \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N21
cyclonev_lcell_comb \plat|segm_s_0|always0~1 (
// Equation(s):
// \plat|segm_s_0|always0~1_combout  = ( !\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter [1] & ( !\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter [0] & ( (!\plat|cpu_0|cpu|W_alu_result [2] & 
// (!\plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~DUPLICATE_q  & (\plat|cpu_0|cpu|d_write~q  & !\plat|cpu_0|cpu|W_alu_result [3]))) ) ) )

	.dataa(!\plat|cpu_0|cpu|W_alu_result [2]),
	.datab(!\plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|d_write~q ),
	.datad(!\plat|cpu_0|cpu|W_alu_result [3]),
	.datae(!\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter [1]),
	.dataf(!\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|segm_s_0|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|segm_s_0|always0~1 .extended_lut = "off";
defparam \plat|segm_s_0|always0~1 .lut_mask = 64'h0800000000000000;
defparam \plat|segm_s_0|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N12
cyclonev_lcell_comb \plat|segm_s_0|always0~2 (
// Equation(s):
// \plat|segm_s_0|always0~2_combout  = ( \plat|mm_interconnect_0|router|Equal0~1_combout  & ( \plat|segm_s_0|always0~1_combout  & ( (\plat|mm_interconnect_0|router|Equal2~0_combout  & (\plat|segm_s_0|always0~0_combout  & 
// (!\plat|cpu_0|cpu|W_alu_result[6]~DUPLICATE_q  & \plat|mm_interconnect_0|router|Equal0~0_combout ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal2~0_combout ),
	.datab(!\plat|segm_s_0|always0~0_combout ),
	.datac(!\plat|cpu_0|cpu|W_alu_result[6]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datae(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.dataf(!\plat|segm_s_0|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|segm_s_0|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|segm_s_0|always0~2 .extended_lut = "off";
defparam \plat|segm_s_0|always0~2 .lut_mask = 64'h0000000000000010;
defparam \plat|segm_s_0|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N16
dffeas \plat|segm_s_0|data_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|segm_s_0|data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|segm_s_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_s_0|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_s_0|data_out[7] .is_wysiwyg = "true";
defparam \plat|segm_s_0|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N5
dffeas \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_s_0|data_out [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N27
cyclonev_lcell_comb \plat|segm_ms_0|always0~3 (
// Equation(s):
// \plat|segm_ms_0|always0~3_combout  = ( \plat|mm_interconnect_0|router|Equal0~0_combout  & ( \plat|mm_interconnect_0|router|Equal4~0_combout  & ( (!\plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used [1] & 
// (!\plat|cpu_0|cpu|W_alu_result[4]~DUPLICATE_q  & (\plat|mm_interconnect_0|router|Equal0~1_combout  & \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\plat|cpu_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datad(!\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|segm_ms_0|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|segm_ms_0|always0~3 .extended_lut = "off";
defparam \plat|segm_ms_0|always0~3 .lut_mask = 64'h0000000000000008;
defparam \plat|segm_ms_0|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_waitrequest_generated~0_combout  = ( \plat|segm_ms_0|always0~3_combout  & ( (!\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & 
// (!\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter [0] $ (!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ))) ) ) # ( !\plat|segm_ms_0|always0~3_combout  & ( 
// (\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter [0] & !\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ) ) )

	.dataa(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|segm_ms_0|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h550055005A005A00;
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter~1_combout  = ( \plat|segm_ms_0|always0~3_combout  & ( (!\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_waitrequest_generated~0_combout  & 
// (!\plat|mm_interconnect_0|cpu_0_data_master_agent|always2~0_combout  & !\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter [0])) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_waitrequest_generated~0_combout ),
	.datac(!\plat|mm_interconnect_0|cpu_0_data_master_agent|always2~0_combout ),
	.datad(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|segm_ms_0|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h00000000C000C000;
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N50
dffeas \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y12_N55
dffeas \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter~0_combout  = ( \plat|segm_ms_0|always0~3_combout  & ( (!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout  & (\plat|mm_interconnect_0|router|always1~0_combout  & 
// (!\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter [0] & \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter [1]))) # (\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout  & 
// ((!\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter [0] $ (!\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.datac(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|segm_ms_0|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0000000005700570;
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N56
dffeas \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N18
cyclonev_lcell_comb \plat|segm_ms_0|always0~1 (
// Equation(s):
// \plat|segm_ms_0|always0~1_combout  = ( !\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & ( !\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter [0] & ( (!\plat|cpu_0|cpu|W_alu_result [2] & 
// (!\plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~DUPLICATE_q  & (!\plat|cpu_0|cpu|W_alu_result [3] & \plat|cpu_0|cpu|d_write~q ))) ) ) )

	.dataa(!\plat|cpu_0|cpu|W_alu_result [2]),
	.datab(!\plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|W_alu_result [3]),
	.datad(!\plat|cpu_0|cpu|d_write~q ),
	.datae(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|segm_ms_0|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|segm_ms_0|always0~1 .extended_lut = "off";
defparam \plat|segm_ms_0|always0~1 .lut_mask = 64'h0080000000000000;
defparam \plat|segm_ms_0|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N42
cyclonev_lcell_comb \plat|segm_ms_0|always0~0 (
// Equation(s):
// \plat|segm_ms_0|always0~0_combout  = (!\plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used [1] & \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|segm_ms_0|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|segm_ms_0|always0~0 .extended_lut = "off";
defparam \plat|segm_ms_0|always0~0 .lut_mask = 64'h00F000F000F000F0;
defparam \plat|segm_ms_0|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N6
cyclonev_lcell_comb \plat|segm_ms_0|always0~2 (
// Equation(s):
// \plat|segm_ms_0|always0~2_combout  = ( \plat|mm_interconnect_0|router|Equal0~0_combout  & ( \plat|mm_interconnect_0|router|Equal0~1_combout  & ( (\plat|segm_ms_0|always0~1_combout  & (\plat|mm_interconnect_0|router|Equal4~0_combout  & 
// (!\plat|cpu_0|cpu|W_alu_result [4] & \plat|segm_ms_0|always0~0_combout ))) ) ) )

	.dataa(!\plat|segm_ms_0|always0~1_combout ),
	.datab(!\plat|mm_interconnect_0|router|Equal4~0_combout ),
	.datac(!\plat|cpu_0|cpu|W_alu_result [4]),
	.datad(!\plat|segm_ms_0|always0~0_combout ),
	.datae(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|segm_ms_0|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|segm_ms_0|always0~2 .extended_lut = "off";
defparam \plat|segm_ms_0|always0~2 .lut_mask = 64'h0000000000000010;
defparam \plat|segm_ms_0|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N10
dffeas \plat|segm_ms_0|data_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_ms_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_ms_0|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_ms_0|data_out[7] .is_wysiwyg = "true";
defparam \plat|segm_ms_0|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N2
dffeas \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_ms_0|data_out [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[7]~9 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[7]~9_combout  = ( \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [7] & ( ((\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [7] & 
// \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0]) ) ) # ( !\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [7] & ( 
// (\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [7] & \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]) ) )

	.dataa(!\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [7]),
	.datab(!\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[7]~9 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[7]~9 .lut_mask = 64'h111111FF111111FF;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N15
cyclonev_lcell_comb \plat|cpu_0|cpu|E_mem_byte_en~0 (
// Equation(s):
// \plat|cpu_0|cpu|E_mem_byte_en~0_combout  = ( \plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & ( (!\plat|cpu_0|cpu|D_ctrl_mem16~1_combout ) # (!\plat|cpu_0|cpu|Add2~53_sumout ) ) ) # ( !\plat|cpu_0|cpu|D_ctrl_mem8~1_combout  & ( ((!\plat|cpu_0|cpu|Add2~61_sumout  
// & !\plat|cpu_0|cpu|Add2~53_sumout )) # (\plat|cpu_0|cpu|D_ctrl_mem16~1_combout ) ) )

	.dataa(!\plat|cpu_0|cpu|D_ctrl_mem16~1_combout ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|Add2~61_sumout ),
	.datad(!\plat|cpu_0|cpu|Add2~53_sumout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_ctrl_mem8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_mem_byte_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_mem_byte_en~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_mem_byte_en~0 .lut_mask = 64'hF555F555FFAAFFAA;
defparam \plat|cpu_0|cpu|E_mem_byte_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N17
dffeas \plat|cpu_0|cpu|d_byteenable[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_mem_byte_en~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_byteenable[0] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu_0|cpu|d_writedata [7],\plat|cpu_0|cpu|d_writedata [6]}),
	.portaaddr({\plat|cpu_0|cpu|W_alu_result [13],\plat|cpu_0|cpu|W_alu_result [12],\plat|cpu_0|cpu|W_alu_result [11],\plat|cpu_0|cpu|W_alu_result [10],\plat|cpu_0|cpu|W_alu_result [9],\plat|cpu_0|cpu|W_alu_result [8],\plat|cpu_0|cpu|W_alu_result[7]~DUPLICATE_q ,
\plat|cpu_0|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu_0|cpu|W_alu_result [5],\plat|cpu_0|cpu|W_alu_result [4],\plat|cpu_0|cpu|W_alu_result [3],\plat|cpu_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu_0|cpu|d_byteenable [0]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 .init_file = "platform_RAM_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "platform:plat|platform_RAM_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[7] (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data [7] = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [7] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [7] & ( 
// \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [7])) # 
// (\plat|mm_interconnect_0|rsp_mux|src_data[7]~9_combout ) ) ) ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [7] & ( !\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( 
// ((\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [7])) # (\plat|mm_interconnect_0|rsp_mux|src_data[7]~9_combout ) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [7] & ( !\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [7])) # (\plat|mm_interconnect_0|rsp_mux|src_data[7]~9_combout ) ) ) )

	.dataa(!\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [7]),
	.datad(!\plat|mm_interconnect_0|rsp_mux|src_data[7]~9_combout ),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [7]),
	.dataf(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[7] .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[7] .lut_mask = 64'h05FF05FF05FFFFFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N46
dffeas \plat|cpu_0|cpu|av_ld_byte0_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_data [7]),
	.asdata(\plat|cpu_0|cpu|av_ld_byte1_data[7]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|cpu_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte0_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte0_data[7] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte0_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y11_N41
dffeas \plat|cpu_0|cpu|av_ld_byte1_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|av_ld_byte1_data_nxt[7]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte1_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte1_data[7] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte1_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N51
cyclonev_lcell_comb \plat|cpu_0|cpu|av_fill_bit~0 (
// Equation(s):
// \plat|cpu_0|cpu|av_fill_bit~0_combout  = ( \plat|cpu_0|cpu|av_ld_byte1_data [7] & ( (\plat|cpu_0|cpu|R_ctrl_ld_signed~q  & ((\plat|cpu_0|cpu|av_ld_byte0_data [7]) # (\plat|cpu_0|cpu|D_ctrl_mem16~1_combout ))) ) ) # ( !\plat|cpu_0|cpu|av_ld_byte1_data [7] 
// & ( (\plat|cpu_0|cpu|R_ctrl_ld_signed~q  & (!\plat|cpu_0|cpu|D_ctrl_mem16~1_combout  & \plat|cpu_0|cpu|av_ld_byte0_data [7])) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|R_ctrl_ld_signed~q ),
	.datac(!\plat|cpu_0|cpu|D_ctrl_mem16~1_combout ),
	.datad(!\plat|cpu_0|cpu|av_ld_byte0_data [7]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|av_ld_byte1_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_fill_bit~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|av_fill_bit~0 .lut_mask = 64'h0030003003330333;
defparam \plat|cpu_0|cpu|av_fill_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_byte1_data_nxt[6]~0 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_byte1_data_nxt[6]~0_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [14] & ( \plat|cpu_0|cpu|av_ld_byte2_data [6] & ( (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\plat|cpu_0|cpu|av_ld_aligning_data~q  & (((\plat|cpu_0|cpu|LessThan0~0_combout )) # (\plat|cpu_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [14] & ( \plat|cpu_0|cpu|av_ld_byte2_data [6] & ( (\plat|cpu_0|cpu|av_ld_aligning_data~q  & ((\plat|cpu_0|cpu|LessThan0~0_combout ) # (\plat|cpu_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// \plat|ram_0|the_altsyncram|auto_generated|q_a [14] & ( !\plat|cpu_0|cpu|av_ld_byte2_data [6] & ( (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\plat|cpu_0|cpu|av_ld_aligning_data~q  & (\plat|cpu_0|cpu|av_fill_bit~0_combout  & ((!\plat|cpu_0|cpu|LessThan0~0_combout )))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [14] & ( !\plat|cpu_0|cpu|av_ld_byte2_data [6] & ( 
// (\plat|cpu_0|cpu|av_fill_bit~0_combout  & (!\plat|cpu_0|cpu|LessThan0~0_combout  & \plat|cpu_0|cpu|av_ld_aligning_data~q )) ) ) )

	.dataa(!\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|cpu_0|cpu|LessThan0~0_combout ),
	.datad(!\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [14]),
	.dataf(!\plat|cpu_0|cpu|av_ld_byte2_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_byte1_data_nxt[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[6]~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[6]~0 .lut_mask = 64'h00503350005F335F;
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N38
dffeas \plat|cpu_0|cpu|av_ld_byte1_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|av_ld_byte1_data_nxt[6]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte1_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte1_data[6] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte1_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N40
dffeas \plat|cpu_0|cpu|E_shift_rot_result[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[14]~2_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1[14]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[14]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N55
dffeas \plat|cpu_0|cpu|E_src1[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src1[14]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[14] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N42
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[14]~2 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[14]~2_combout  = ( \plat|cpu_0|cpu|E_src1 [14] & ( !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|cpu_0|cpu|E_src2 [14]))) ) ) # ( !\plat|cpu_0|cpu|E_src1 [14] & ( 
// (!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|cpu_0|cpu|E_src2 [14])) # (\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|cpu_0|cpu|E_src2 [14]))) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|E_src2 [14]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_src1 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[14]~2 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[14]~2 .lut_mask = 64'hC00FC00F0F3C0F3C;
defparam \plat|cpu_0|cpu|E_logic_result[14]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N9
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[14]~3 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[14]~3_combout  = ( \plat|cpu_0|cpu|Add2~9_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu_0|cpu|R_ctrl_logic~q ) # ((\plat|cpu_0|cpu|E_logic_result[14]~2_combout )))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu_0|cpu|E_shift_rot_result[14]~DUPLICATE_q )))) ) ) # ( !\plat|cpu_0|cpu|Add2~9_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (\plat|cpu_0|cpu|R_ctrl_logic~q  & ((\plat|cpu_0|cpu|E_logic_result[14]~2_combout )))) # 
// (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu_0|cpu|E_shift_rot_result[14]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result[14]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|E_logic_result[14]~2_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[14]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[14]~3 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[14]~3 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|cpu_0|cpu|E_alu_result[14]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N10
dffeas \plat|cpu_0|cpu|W_alu_result[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[14]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[14] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N27
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[14]~13 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[14]~13_combout  = ( \plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ( \plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|cpu_0|cpu|R_ctrl_ld~q  & \plat|cpu_0|cpu|av_ld_byte1_data [6]) ) ) ) # ( !\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ( 
// \plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|cpu_0|cpu|R_ctrl_ld~q  & \plat|cpu_0|cpu|av_ld_byte1_data [6]) ) ) ) # ( \plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ( !\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|cpu_0|cpu|R_ctrl_ld~q  & 
// \plat|cpu_0|cpu|av_ld_byte1_data [6]) ) ) ) # ( !\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ( !\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\plat|cpu_0|cpu|R_ctrl_ld~q  & ((\plat|cpu_0|cpu|W_alu_result [14]))) # (\plat|cpu_0|cpu|R_ctrl_ld~q  & 
// (\plat|cpu_0|cpu|av_ld_byte1_data [6])) ) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datab(!\plat|cpu_0|cpu|av_ld_byte1_data [6]),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|W_alu_result [14]),
	.datae(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.dataf(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[14]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[14]~13 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[14]~13 .lut_mask = 64'h11BB111111111111;
defparam \plat|cpu_0|cpu|W_rf_wr_data[14]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N47
dffeas \plat|cpu_0|cpu|d_writedata[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|d_writedata[13]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[13] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y11_N46
dffeas \plat|segm_min_0|data_out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [13]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_min_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_min_0|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_min_0|data_out[13] .is_wysiwyg = "true";
defparam \plat|segm_min_0|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y14_N20
dffeas \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_min_0|data_out [13]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N54
cyclonev_lcell_comb \plat|segm_s_0|data_out[13]~feeder (
// Equation(s):
// \plat|segm_s_0|data_out[13]~feeder_combout  = ( \plat|cpu_0|cpu|d_writedata [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|d_writedata [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|segm_s_0|data_out[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|segm_s_0|data_out[13]~feeder .extended_lut = "off";
defparam \plat|segm_s_0|data_out[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|segm_s_0|data_out[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N55
dffeas \plat|segm_s_0|data_out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|segm_s_0|data_out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|segm_s_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_s_0|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_s_0|data_out[13] .is_wysiwyg = "true";
defparam \plat|segm_s_0|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y14_N59
dffeas \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_s_0|data_out [13]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y12_N47
dffeas \plat|segm_ms_0|data_out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [13]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_ms_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_ms_0|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_ms_0|data_out[13] .is_wysiwyg = "true";
defparam \plat|segm_ms_0|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y14_N56
dffeas \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_ms_0|data_out [13]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N54
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_byte1_data_nxt[5]~7 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_byte1_data_nxt[5]~7_combout  = ( \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [13] & ( \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & ( 
// (((\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [13])) # (\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [13])) # 
// (\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [13] & ( \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & ( 
// ((\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [13])) # (\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [13]) ) ) ) # ( 
// \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [13] & ( !\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [13])) # (\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [13] & ( 
// !\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & ( (\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [13]) ) ) )

	.dataa(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [13]),
	.datad(!\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [13]),
	.datae(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [13]),
	.dataf(!\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_byte1_data_nxt[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[5]~7 .extended_lut = "off";
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[5]~7 .lut_mask = 64'h003355770F3F5F7F;
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N23
dffeas \plat|cpu_0|cpu|av_ld_byte2_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|av_ld_byte2_data_nxt[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte2_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte2_data[5] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte2_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N46
dffeas \plat|rst_controller|r_early_rst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_early_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_early_rst .is_wysiwyg = "true";
defparam \plat|rst_controller|r_early_rst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N51
cyclonev_lcell_comb \plat|cpu_0|cpu|d_writedata[12]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|d_writedata[12]~feeder_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|d_writedata[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[12]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|d_writedata[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu_0|cpu|d_writedata[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N53
dffeas \plat|cpu_0|cpu|d_writedata[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|d_writedata[12]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[12] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu_0|cpu|d_writedata [13],\plat|cpu_0|cpu|d_writedata [12]}),
	.portaaddr({\plat|cpu_0|cpu|W_alu_result [13],\plat|cpu_0|cpu|W_alu_result [12],\plat|cpu_0|cpu|W_alu_result [11],\plat|cpu_0|cpu|W_alu_result [10],\plat|cpu_0|cpu|W_alu_result [9],\plat|cpu_0|cpu|W_alu_result [8],\plat|cpu_0|cpu|W_alu_result[7]~DUPLICATE_q ,\plat|cpu_0|cpu|W_alu_result [6],
\plat|cpu_0|cpu|W_alu_result [5],\plat|cpu_0|cpu|W_alu_result [4],\plat|cpu_0|cpu|W_alu_result [3],\plat|cpu_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu_0|cpu|d_byteenable [1]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 .init_file = "platform_RAM_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 .logical_ram_name = "platform:plat|platform_RAM_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N30
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_byte1_data_nxt[5]~8 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_byte1_data_nxt[5]~8_combout  = ( !\plat|cpu_0|cpu|LessThan0~0_combout  & ( (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & 
// ((\plat|ram_0|the_altsyncram|auto_generated|q_a [13])))) # (\plat|cpu_0|cpu|av_ld_byte1_data_nxt[5]~7_combout ))) # (\plat|cpu_0|cpu|av_ld_aligning_data~q  & ((((\plat|cpu_0|cpu|av_fill_bit~0_combout ))))) ) ) # ( \plat|cpu_0|cpu|LessThan0~0_combout  & ( 
// (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ((\plat|ram_0|the_altsyncram|auto_generated|q_a [13])))) # (\plat|cpu_0|cpu|av_ld_byte1_data_nxt[5]~7_combout ))) # 
// (\plat|cpu_0|cpu|av_ld_aligning_data~q  & ((((\plat|cpu_0|cpu|av_ld_byte2_data [5]))))) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|cpu_0|cpu|av_ld_byte1_data_nxt[5]~7_combout ),
	.datac(!\plat|cpu_0|cpu|av_ld_byte2_data [5]),
	.datad(!\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.datae(!\plat|cpu_0|cpu|LessThan0~0_combout ),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [13]),
	.datag(!\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_byte1_data_nxt[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[5]~8 .extended_lut = "on";
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[5]~8 .lut_mask = 64'h330F330F770F770F;
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N32
dffeas \plat|cpu_0|cpu|av_ld_byte1_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|av_ld_byte1_data_nxt[5]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte1_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte1_data[5] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte1_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N57
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[13]~12 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[13]~12_combout  = ( \plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ( \plat|cpu_0|cpu|R_ctrl_ld~q  & ( \plat|cpu_0|cpu|av_ld_byte1_data [5] ) ) ) # ( !\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ( \plat|cpu_0|cpu|R_ctrl_ld~q  & ( 
// \plat|cpu_0|cpu|av_ld_byte1_data [5] ) ) ) # ( !\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ( !\plat|cpu_0|cpu|R_ctrl_ld~q  & ( (\plat|cpu_0|cpu|W_alu_result [13] & !\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ) ) ) )

	.dataa(!\plat|cpu_0|cpu|av_ld_byte1_data [5]),
	.datab(!\plat|cpu_0|cpu|W_alu_result [13]),
	.datac(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.dataf(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[13]~12 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[13]~12 .lut_mask = 64'h3030000055555555;
defparam \plat|cpu_0|cpu|W_rf_wr_data[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y10_N2
dffeas \plat|cpu_0|cpu|E_src2[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_src2[12]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src2[7]~0_combout ),
	.sload(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[12] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N42
cyclonev_lcell_comb \plat|cpu_0|cpu|F_pc[10]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|F_pc[10]~feeder_combout  = \plat|cpu_0|cpu|Add2~13_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|Add2~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_pc[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[10]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_pc[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|cpu_0|cpu|F_pc[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y9_N44
dffeas \plat|cpu_0|cpu|F_pc[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_pc[10]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|Add0~13_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|F_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[10] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|F_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N6
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src1[12]~5 (
// Equation(s):
// \plat|cpu_0|cpu|R_src1[12]~5_combout  = ( \plat|cpu_0|cpu|Add0~13_sumout  & ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] & ( ((!\plat|cpu_0|cpu|R_src1~1_combout ) # (\plat|cpu_0|cpu|R_src1~0_combout )) # 
// (\plat|cpu_0|cpu|D_iw [16]) ) ) ) # ( !\plat|cpu_0|cpu|Add0~13_sumout  & ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] & ( (!\plat|cpu_0|cpu|R_src1~0_combout  & ((!\plat|cpu_0|cpu|R_src1~1_combout ) # 
// (\plat|cpu_0|cpu|D_iw [16]))) ) ) ) # ( \plat|cpu_0|cpu|Add0~13_sumout  & ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] & ( ((\plat|cpu_0|cpu|D_iw [16] & \plat|cpu_0|cpu|R_src1~1_combout )) # 
// (\plat|cpu_0|cpu|R_src1~0_combout ) ) ) ) # ( !\plat|cpu_0|cpu|Add0~13_sumout  & ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] & ( (\plat|cpu_0|cpu|D_iw [16] & (!\plat|cpu_0|cpu|R_src1~0_combout  & 
// \plat|cpu_0|cpu|R_src1~1_combout )) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [16]),
	.datab(!\plat|cpu_0|cpu|R_src1~0_combout ),
	.datac(!\plat|cpu_0|cpu|R_src1~1_combout ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|Add0~13_sumout ),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src1[12]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src1[12]~5 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src1[12]~5 .lut_mask = 64'h04043737C4C4F7F7;
defparam \plat|cpu_0|cpu|R_src1[12]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N7
dffeas \plat|cpu_0|cpu|E_src1[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src1[12]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[12] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N34
dffeas \plat|cpu_0|cpu|E_shift_rot_result[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[12]~3_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[12]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[12]~3 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[12]~3_combout  = ( \plat|cpu_0|cpu|E_src1 [12] & ( !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|cpu_0|cpu|E_src2 [12]))) ) ) # ( !\plat|cpu_0|cpu|E_src1 [12] & ( 
// (!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|cpu_0|cpu|E_src2 [12])) # (\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|cpu_0|cpu|E_src2 [12]))) ) )

	.dataa(!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|E_src2 [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_src1 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[12]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[12]~3 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[12]~3 .lut_mask = 64'h8585858556565656;
defparam \plat|cpu_0|cpu|E_logic_result[12]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N6
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[12]~4 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[12]~4_combout  = ( \plat|cpu_0|cpu|Add2~13_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu_0|cpu|R_ctrl_logic~q ) # ((\plat|cpu_0|cpu|E_logic_result[12]~3_combout )))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu_0|cpu|E_shift_rot_result[12]~DUPLICATE_q )))) ) ) # ( !\plat|cpu_0|cpu|Add2~13_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (\plat|cpu_0|cpu|R_ctrl_logic~q  & ((\plat|cpu_0|cpu|E_logic_result[12]~3_combout )))) # 
// (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu_0|cpu|E_shift_rot_result[12]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result[12]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|E_logic_result[12]~3_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[12]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[12]~4 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[12]~4 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|cpu_0|cpu|E_alu_result[12]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N8
dffeas \plat|cpu_0|cpu|W_alu_result[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[12]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[12] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y11_N44
dffeas \plat|segm_s_0|data_out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_s_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_s_0|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_s_0|data_out[12] .is_wysiwyg = "true";
defparam \plat|segm_s_0|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y14_N14
dffeas \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_s_0|data_out [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N11
dffeas \plat|segm_min_0|data_out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_min_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_min_0|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_min_0|data_out[12] .is_wysiwyg = "true";
defparam \plat|segm_min_0|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[12]~feeder (
// Equation(s):
// \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[12]~feeder_combout  = ( \plat|segm_min_0|data_out [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|segm_min_0|data_out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[12]~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N17
dffeas \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N0
cyclonev_lcell_comb \plat|segm_ms_0|data_out[12]~feeder (
// Equation(s):
// \plat|segm_ms_0|data_out[12]~feeder_combout  = ( \plat|cpu_0|cpu|d_writedata [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|d_writedata [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|segm_ms_0|data_out[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|segm_ms_0|data_out[12]~feeder .extended_lut = "off";
defparam \plat|segm_ms_0|data_out[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|segm_ms_0|data_out[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N1
dffeas \plat|segm_ms_0|data_out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|segm_ms_0|data_out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|segm_ms_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_ms_0|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_ms_0|data_out[12] .is_wysiwyg = "true";
defparam \plat|segm_ms_0|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N28
dffeas \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_ms_0|data_out [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N39
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_byte1_data_nxt[4]~6 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_byte1_data_nxt[4]~6_combout  = ( \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & ( 
// (((\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [12])) # (\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [12])) # 
// (\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [12]) ) ) ) # ( !\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & ( 
// ((\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [12])) # (\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [12]) ) ) ) # ( 
// \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0] & ( !\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [12])) # (\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [12]) ) ) ) # ( !\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0] & ( 
// !\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & ( (\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [12]) ) ) )

	.dataa(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [12]),
	.datac(!\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [12]),
	.datad(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [12]),
	.datae(!\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]),
	.dataf(!\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_byte1_data_nxt[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[4]~6 .extended_lut = "off";
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[4]~6 .lut_mask = 64'h005533770F5F3F7F;
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N3
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_byte1_data_nxt[4]~12 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_byte1_data_nxt[4]~12_combout  = ( !\plat|cpu_0|cpu|LessThan0~0_combout  & ( (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & 
// ((\plat|ram_0|the_altsyncram|auto_generated|q_a [12])))) # (\plat|cpu_0|cpu|av_ld_byte1_data_nxt[4]~6_combout ))) # (\plat|cpu_0|cpu|av_ld_aligning_data~q  & ((((\plat|cpu_0|cpu|av_fill_bit~0_combout ))))) ) ) # ( \plat|cpu_0|cpu|LessThan0~0_combout  & ( 
// (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ((\plat|ram_0|the_altsyncram|auto_generated|q_a [12])))) # (\plat|cpu_0|cpu|av_ld_byte1_data_nxt[4]~6_combout ))) # 
// (\plat|cpu_0|cpu|av_ld_aligning_data~q  & ((((\plat|cpu_0|cpu|av_ld_byte2_data [4]))))) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|cpu_0|cpu|av_ld_byte1_data_nxt[4]~6_combout ),
	.datac(!\plat|cpu_0|cpu|av_ld_byte2_data [4]),
	.datad(!\plat|ram_0|the_altsyncram|auto_generated|q_a [12]),
	.datae(!\plat|cpu_0|cpu|LessThan0~0_combout ),
	.dataf(!\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.datag(!\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_byte1_data_nxt[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[4]~12 .extended_lut = "on";
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[4]~12 .lut_mask = 64'h337733770F0F0F0F;
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N4
dffeas \plat|cpu_0|cpu|av_ld_byte1_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|av_ld_byte1_data_nxt[4]~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte1_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte1_data[4] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte1_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N54
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[12]~11 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[12]~11_combout  = ( \plat|cpu_0|cpu|av_ld_byte1_data [4] & ( \plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( \plat|cpu_0|cpu|R_ctrl_ld~q  ) ) ) # ( \plat|cpu_0|cpu|av_ld_byte1_data [4] & ( 
// !\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( ((!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & \plat|cpu_0|cpu|W_alu_result [12])) # (\plat|cpu_0|cpu|R_ctrl_ld~q ) ) ) ) # ( !\plat|cpu_0|cpu|av_ld_byte1_data [4] & ( 
// !\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu_0|cpu|R_ctrl_ld~q  & \plat|cpu_0|cpu|W_alu_result [12])) ) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu_0|cpu|W_alu_result [12]),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|av_ld_byte1_data [4]),
	.dataf(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[12]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[12]~11 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[12]~11 .lut_mask = 64'h08083B3B00003333;
defparam \plat|cpu_0|cpu|W_rf_wr_data[12]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N26
dffeas \plat|cpu_0|cpu|E_src1[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src1[29]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[27] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N22
dffeas \plat|cpu_0|cpu|E_shift_rot_result[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[27]~26_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [27]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[27] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N3
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[28]~25 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[28]~25_combout  = ( \plat|cpu_0|cpu|E_shift_rot_result [27] & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu_0|cpu|E_shift_rot_result [29]) ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_result [27] & ( 
// (\plat|cpu_0|cpu|E_shift_rot_result [29] & \plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(!\plat|cpu_0|cpu|E_shift_rot_result [29]),
	.datab(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_shift_rot_result [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[28]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[28]~25 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[28]~25 .lut_mask = 64'h11111111DDDDDDDD;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[28]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N5
dffeas \plat|cpu_0|cpu|E_shift_rot_result[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[28]~25_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [28]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[28] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N54
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[29]~31 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[29]~31_combout  = (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & ((\plat|cpu_0|cpu|E_shift_rot_result [28]))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & (\plat|cpu_0|cpu|E_shift_rot_result [30]))

	.dataa(!\plat|cpu_0|cpu|E_shift_rot_result [30]),
	.datab(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[29]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[29]~31 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[29]~31 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[29]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N56
dffeas \plat|cpu_0|cpu|E_shift_rot_result[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[29]~31_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [29]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[29] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N0
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[30]~19 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[30]~19_combout  = ( \plat|cpu_0|cpu|E_shift_rot_result [31] & ( (\plat|cpu_0|cpu|E_shift_rot_result [29]) # (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_result [31] & ( 
// (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu_0|cpu|E_shift_rot_result [29]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_shift_rot_result [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[30]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[30]~19 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[30]~19 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[30]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N2
dffeas \plat|cpu_0|cpu|E_shift_rot_result[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[30]~19_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [30]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[30] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N57
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[31]~17 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[31]~17_combout  = ( \plat|cpu_0|cpu|E_shift_rot_fill_bit~0_combout  & ( (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu_0|cpu|E_shift_rot_result [30]) ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_fill_bit~0_combout  
// & ( (\plat|cpu_0|cpu|E_shift_rot_result [30] & !\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(!\plat|cpu_0|cpu|E_shift_rot_result [30]),
	.datab(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_shift_rot_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[31]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[31]~17 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[31]~17 .lut_mask = 64'h4444444477777777;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[31]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N58
dffeas \plat|cpu_0|cpu|E_shift_rot_result[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[31]~17_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [31]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[31] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_shift_rot~0 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_shift_rot~0_combout  = ( \plat|cpu_0|cpu|D_iw [15] & ( !\plat|cpu_0|cpu|D_iw [16] & ( (!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw [12] & ((!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ) # (\plat|cpu_0|cpu|D_iw [11])))) 
// ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw [11]),
	.datac(!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw [12]),
	.datae(!\plat|cpu_0|cpu|D_iw [15]),
	.dataf(!\plat|cpu_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_shift_rot~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_shift_rot~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_shift_rot~0 .lut_mask = 64'h000000B000000000;
defparam \plat|cpu_0|cpu|D_ctrl_shift_rot~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N42
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal62~0 (
// Equation(s):
// \plat|cpu_0|cpu|Equal62~0_combout  = ( !\plat|cpu_0|cpu|D_iw [11] & ( \plat|cpu_0|cpu|D_iw [15] & ( (\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw [16] & (!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & \plat|cpu_0|cpu|D_iw [12]))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw [16]),
	.datac(!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw [12]),
	.datae(!\plat|cpu_0|cpu|D_iw [11]),
	.dataf(!\plat|cpu_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal62~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal62~0 .lut_mask = 64'h0000000000400000;
defparam \plat|cpu_0|cpu|Equal62~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N0
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_shift_logical~0 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_shift_logical~0_combout  = ( \plat|cpu_0|cpu|D_ctrl_shift_rot~0_combout  & ( \plat|cpu_0|cpu|Equal62~0_combout  & ( \plat|cpu_0|cpu|Equal0~0_combout  ) ) ) # ( !\plat|cpu_0|cpu|D_ctrl_shift_rot~0_combout  & ( 
// \plat|cpu_0|cpu|Equal62~0_combout  & ( \plat|cpu_0|cpu|Equal0~0_combout  ) ) ) # ( \plat|cpu_0|cpu|D_ctrl_shift_rot~0_combout  & ( !\plat|cpu_0|cpu|Equal62~0_combout  & ( \plat|cpu_0|cpu|Equal0~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|D_ctrl_shift_rot~0_combout ),
	.dataf(!\plat|cpu_0|cpu|Equal62~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_shift_logical~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_shift_logical~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_shift_logical~0 .lut_mask = 64'h00000F0F0F0F0F0F;
defparam \plat|cpu_0|cpu|D_ctrl_shift_logical~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y11_N2
dffeas \plat|cpu_0|cpu|R_ctrl_shift_logical (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_ctrl_shift_logical~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_ctrl_shift_logical~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_shift_logical .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_ctrl_shift_logical .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N55
dffeas \plat|cpu_0|cpu|E_src1[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src1[29]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[0] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N29
dffeas \plat|cpu_0|cpu|E_shift_rot_result[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[0]~15_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[0] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N45
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal62~1 (
// Equation(s):
// \plat|cpu_0|cpu|Equal62~1_combout  = ( !\plat|cpu_0|cpu|D_iw [15] & ( \plat|cpu_0|cpu|D_iw [11] & ( (\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw [16] & (\plat|cpu_0|cpu|D_iw [12] & !\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw [16]),
	.datac(!\plat|cpu_0|cpu|D_iw [12]),
	.datad(!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datae(!\plat|cpu_0|cpu|D_iw [15]),
	.dataf(!\plat|cpu_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal62~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal62~1 .lut_mask = 64'h0000000004000000;
defparam \plat|cpu_0|cpu|Equal62~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N33
cyclonev_lcell_comb \plat|cpu_0|cpu|R_ctrl_rot_right_nxt (
// Equation(s):
// \plat|cpu_0|cpu|R_ctrl_rot_right_nxt~combout  = ( \plat|cpu_0|cpu|Equal62~1_combout  & ( \plat|cpu_0|cpu|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Equal62~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_ctrl_rot_right_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_rot_right_nxt .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_ctrl_rot_right_nxt .lut_mask = 64'h0000000000FF00FF;
defparam \plat|cpu_0|cpu|R_ctrl_rot_right_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N35
dffeas \plat|cpu_0|cpu|R_ctrl_rot_right (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_ctrl_rot_right_nxt~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_ctrl_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_rot_right .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_ctrl_rot_right .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N18
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_fill_bit~0 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_fill_bit~0_combout  = ( \plat|cpu_0|cpu|R_ctrl_rot_right~q  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_logical~q  & \plat|cpu_0|cpu|E_shift_rot_result [0]) ) ) # ( !\plat|cpu_0|cpu|R_ctrl_rot_right~q  & ( 
// (\plat|cpu_0|cpu|E_shift_rot_result [31] & !\plat|cpu_0|cpu|R_ctrl_shift_logical~q ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|E_shift_rot_result [31]),
	.datac(!\plat|cpu_0|cpu|R_ctrl_shift_logical~q ),
	.datad(!\plat|cpu_0|cpu|E_shift_rot_result [0]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|R_ctrl_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_fill_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_fill_bit~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_fill_bit~0 .lut_mask = 64'h3030303000F000F0;
defparam \plat|cpu_0|cpu|E_shift_rot_fill_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N27
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[0]~15 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[0]~15_combout  = ( \plat|cpu_0|cpu|E_shift_rot_fill_bit~0_combout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu_0|cpu|E_shift_rot_result [1]) ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_fill_bit~0_combout  
// & ( (\plat|cpu_0|cpu|E_shift_rot_result [1] & \plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(!\plat|cpu_0|cpu|E_shift_rot_result [1]),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_shift_rot_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[0]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[0]~15 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[0]~15 .lut_mask = 64'h05050505F5F5F5F5;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[0]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N28
dffeas \plat|cpu_0|cpu|E_shift_rot_result[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[0]~15_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N51
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[1]~14 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[1]~14_combout  = ( \plat|cpu_0|cpu|E_shift_rot_result[0]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu_0|cpu|E_shift_rot_result [2]) ) ) # ( 
// !\plat|cpu_0|cpu|E_shift_rot_result[0]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu_0|cpu|E_shift_rot_result [2]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_shift_rot_result[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[1]~14 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[1]~14 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[1]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N53
dffeas \plat|cpu_0|cpu|E_shift_rot_result[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[1]~14_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[1] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N38
dffeas \plat|cpu_0|cpu|E_src2[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src2_lo[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N54
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[1]~14 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[1]~14_combout  = ( \plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( \plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( !\plat|cpu_0|cpu|E_src2[1]~DUPLICATE_q  $ (!\plat|cpu_0|cpu|E_src1 [1]) ) ) ) # ( 
// !\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( \plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|E_src1 [1]) # (\plat|cpu_0|cpu|E_src2[1]~DUPLICATE_q ) ) ) ) # ( \plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( 
// !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|E_src2[1]~DUPLICATE_q  & \plat|cpu_0|cpu|E_src1 [1]) ) ) ) # ( !\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( 
// (!\plat|cpu_0|cpu|E_src2[1]~DUPLICATE_q  & !\plat|cpu_0|cpu|E_src1 [1]) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|E_src2[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|E_src1 [1]),
	.datae(!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.dataf(!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[1]~14 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[1]~14 .lut_mask = 64'hCC00003333FF33CC;
defparam \plat|cpu_0|cpu|E_logic_result[1]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[1]~15 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[1]~15_combout  = ( \plat|cpu_0|cpu|R_ctrl_logic~q  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ((\plat|cpu_0|cpu|E_logic_result[1]~14_combout ))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (\plat|cpu_0|cpu|E_shift_rot_result 
// [1])) ) ) # ( !\plat|cpu_0|cpu|R_ctrl_logic~q  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ((\plat|cpu_0|cpu|Add2~53_sumout ))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (\plat|cpu_0|cpu|E_shift_rot_result [1])) ) )

	.dataa(!\plat|cpu_0|cpu|E_shift_rot_result [1]),
	.datab(!\plat|cpu_0|cpu|Add2~53_sumout ),
	.datac(!\plat|cpu_0|cpu|E_logic_result[1]~14_combout ),
	.datad(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[1]~15 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[1]~15 .lut_mask = 64'h335533550F550F55;
defparam \plat|cpu_0|cpu|E_alu_result[1]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N14
dffeas \plat|cpu_0|cpu|W_alu_result[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[1]~15_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N21
cyclonev_lcell_comb \plat|cpu_0|cpu|LessThan0~0 (
// Equation(s):
// \plat|cpu_0|cpu|LessThan0~0_combout  = ( \plat|cpu_0|cpu|W_alu_result [0] & ( \plat|cpu_0|cpu|av_ld_align_cycle [0] & ( (\plat|cpu_0|cpu|W_alu_result[1]~DUPLICATE_q  & !\plat|cpu_0|cpu|av_ld_align_cycle [1]) ) ) ) # ( !\plat|cpu_0|cpu|W_alu_result [0] & ( 
// \plat|cpu_0|cpu|av_ld_align_cycle [0] & ( (\plat|cpu_0|cpu|W_alu_result[1]~DUPLICATE_q  & !\plat|cpu_0|cpu|av_ld_align_cycle [1]) ) ) ) # ( \plat|cpu_0|cpu|W_alu_result [0] & ( !\plat|cpu_0|cpu|av_ld_align_cycle [0] & ( (!\plat|cpu_0|cpu|av_ld_align_cycle 
// [1]) # (\plat|cpu_0|cpu|W_alu_result[1]~DUPLICATE_q ) ) ) ) # ( !\plat|cpu_0|cpu|W_alu_result [0] & ( !\plat|cpu_0|cpu|av_ld_align_cycle [0] & ( (\plat|cpu_0|cpu|W_alu_result[1]~DUPLICATE_q  & !\plat|cpu_0|cpu|av_ld_align_cycle [1]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|W_alu_result[1]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|av_ld_align_cycle [1]),
	.datae(!\plat|cpu_0|cpu|W_alu_result [0]),
	.dataf(!\plat|cpu_0|cpu|av_ld_align_cycle [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|LessThan0~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|LessThan0~0 .lut_mask = 64'h0F00FF0F0F000F00;
defparam \plat|cpu_0|cpu|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N10
dffeas \plat|cpu_0|cpu|av_ld_byte3_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.asdata(\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte3_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte3_data[3] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte3_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N15
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_byte2_data_nxt[3]~3 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_byte2_data_nxt[3]~3_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [19] & ( \plat|cpu_0|cpu|av_ld_byte3_data [3] & ( (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|cpu_0|cpu|av_ld_aligning_data~q  & (((\plat|cpu_0|cpu|av_fill_bit~0_combout ) # (\plat|cpu_0|cpu|LessThan0~0_combout )))) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [19] & ( \plat|cpu_0|cpu|av_ld_byte3_data [3] & ( (\plat|cpu_0|cpu|av_ld_aligning_data~q  & ((\plat|cpu_0|cpu|av_fill_bit~0_combout ) # (\plat|cpu_0|cpu|LessThan0~0_combout ))) ) ) ) # ( 
// \plat|ram_0|the_altsyncram|auto_generated|q_a [19] & ( !\plat|cpu_0|cpu|av_ld_byte3_data [3] & ( (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|cpu_0|cpu|av_ld_aligning_data~q  
// & (((!\plat|cpu_0|cpu|LessThan0~0_combout  & \plat|cpu_0|cpu|av_fill_bit~0_combout )))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [19] & ( !\plat|cpu_0|cpu|av_ld_byte3_data [3] & ( (!\plat|cpu_0|cpu|LessThan0~0_combout  & 
// (\plat|cpu_0|cpu|av_ld_aligning_data~q  & \plat|cpu_0|cpu|av_fill_bit~0_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|cpu_0|cpu|LessThan0~0_combout ),
	.datac(!\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.datad(!\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [19]),
	.dataf(!\plat|cpu_0|cpu|av_ld_byte3_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_byte2_data_nxt[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte2_data_nxt[3]~3 .extended_lut = "off";
defparam \plat|cpu_0|cpu|av_ld_byte2_data_nxt[3]~3 .lut_mask = 64'h000C505C030F535F;
defparam \plat|cpu_0|cpu|av_ld_byte2_data_nxt[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N17
dffeas \plat|cpu_0|cpu|av_ld_byte2_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|av_ld_byte2_data_nxt[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte2_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte2_data[3] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte2_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N33
cyclonev_lcell_comb \plat|cpu_0|cpu|d_writedata[11]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|d_writedata[11]~feeder_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|d_writedata[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[11]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|d_writedata[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu_0|cpu|d_writedata[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N35
dffeas \plat|cpu_0|cpu|d_writedata[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|d_writedata[11]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[11] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N4
dffeas \plat|segm_s_0|data_out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [11]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_s_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_s_0|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_s_0|data_out[11] .is_wysiwyg = "true";
defparam \plat|segm_s_0|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[11]~feeder (
// Equation(s):
// \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[11]~feeder_combout  = ( \plat|segm_s_0|data_out [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|segm_s_0|data_out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[11]~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N35
dffeas \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N52
dffeas \plat|segm_min_0|data_out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [11]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_min_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_min_0|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_min_0|data_out[11] .is_wysiwyg = "true";
defparam \plat|segm_min_0|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[11]~feeder (
// Equation(s):
// \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[11]~feeder_combout  = ( \plat|segm_min_0|data_out [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|segm_min_0|data_out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[11]~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N31
dffeas \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N45
cyclonev_lcell_comb \plat|segm_ms_0|data_out[11]~feeder (
// Equation(s):
// \plat|segm_ms_0|data_out[11]~feeder_combout  = \plat|cpu_0|cpu|d_writedata [11]

	.dataa(!\plat|cpu_0|cpu|d_writedata [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|segm_ms_0|data_out[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|segm_ms_0|data_out[11]~feeder .extended_lut = "off";
defparam \plat|segm_ms_0|data_out[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \plat|segm_ms_0|data_out[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N46
dffeas \plat|segm_ms_0|data_out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|segm_ms_0|data_out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|segm_ms_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_ms_0|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_ms_0|data_out[11] .is_wysiwyg = "true";
defparam \plat|segm_ms_0|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y14_N47
dffeas \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_ms_0|data_out [11]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N45
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_byte1_data_nxt[3]~5 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_byte1_data_nxt[3]~5_combout  = ( \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [11] & ( \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0] ) ) # ( 
// !\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [11] & ( \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [11] & 
// (\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & ((\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [11])))) # (\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [11] & 
// (((\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [11])) # (\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( 
// \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [11] & ( !\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [11] & 
// (\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & ((\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [11])))) # (\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [11] & 
// (((\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [11])) # (\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( 
// !\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [11] & ( !\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [11] & 
// (\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & ((\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [11])))) # (\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [11] & 
// (((\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [11])) # (\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]))) ) ) )

	.dataa(!\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [11]),
	.datab(!\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [11]),
	.datae(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [11]),
	.dataf(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_byte1_data_nxt[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[3]~5 .extended_lut = "off";
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[3]~5 .lut_mask = 64'h053705370537FFFF;
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N39
cyclonev_lcell_comb \plat|cpu_0|cpu|d_writedata[10]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|d_writedata[10]~feeder_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|d_writedata[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[10]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|d_writedata[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu_0|cpu|d_writedata[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N41
dffeas \plat|cpu_0|cpu|d_writedata[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|d_writedata[10]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[10] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu_0|cpu|d_writedata [11],\plat|cpu_0|cpu|d_writedata [10]}),
	.portaaddr({\plat|cpu_0|cpu|W_alu_result [13],\plat|cpu_0|cpu|W_alu_result [12],\plat|cpu_0|cpu|W_alu_result [11],\plat|cpu_0|cpu|W_alu_result [10],\plat|cpu_0|cpu|W_alu_result [9],\plat|cpu_0|cpu|W_alu_result [8],\plat|cpu_0|cpu|W_alu_result [7],\plat|cpu_0|cpu|W_alu_result [6],
\plat|cpu_0|cpu|W_alu_result [5],\plat|cpu_0|cpu|W_alu_result [4],\plat|cpu_0|cpu|W_alu_result [3],\plat|cpu_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu_0|cpu|d_byteenable [1]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .init_file = "platform_RAM_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .logical_ram_name = "platform:plat|platform_RAM_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N24
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_byte1_data_nxt[3]~16 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_byte1_data_nxt[3]~16_combout  = ( !\plat|cpu_0|cpu|LessThan0~0_combout  & ( (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & ((((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & 
// \plat|ram_0|the_altsyncram|auto_generated|q_a [11])) # (\plat|cpu_0|cpu|av_ld_byte1_data_nxt[3]~5_combout )))) # (\plat|cpu_0|cpu|av_ld_aligning_data~q  & (((\plat|cpu_0|cpu|av_fill_bit~0_combout )))) ) ) # ( \plat|cpu_0|cpu|LessThan0~0_combout  & ( 
// (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & ((((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & \plat|ram_0|the_altsyncram|auto_generated|q_a [11])) # (\plat|cpu_0|cpu|av_ld_byte1_data_nxt[3]~5_combout )))) # 
// (\plat|cpu_0|cpu|av_ld_aligning_data~q  & (((\plat|cpu_0|cpu|av_ld_byte2_data [3])))) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.datac(!\plat|cpu_0|cpu|av_ld_byte2_data [3]),
	.datad(!\plat|cpu_0|cpu|av_ld_byte1_data_nxt[3]~5_combout ),
	.datae(!\plat|cpu_0|cpu|LessThan0~0_combout ),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [11]),
	.datag(!\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_byte1_data_nxt[3]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[3]~16 .extended_lut = "on";
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[3]~16 .lut_mask = 64'h03CF03CF47CF47CF;
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[3]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N25
dffeas \plat|cpu_0|cpu|av_ld_byte1_data[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|av_ld_byte1_data_nxt[3]~16_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte1_data[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte1_data[3]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte1_data[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N51
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[11]~10 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[11]~10_combout  = ( \plat|cpu_0|cpu|av_ld_byte1_data[3]~DUPLICATE_q  & ( ((!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & \plat|cpu_0|cpu|W_alu_result [11]))) # 
// (\plat|cpu_0|cpu|R_ctrl_ld~q ) ) ) # ( !\plat|cpu_0|cpu|av_ld_byte1_data[3]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (!\plat|cpu_0|cpu|R_ctrl_ld~q  & \plat|cpu_0|cpu|W_alu_result [11]))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datad(!\plat|cpu_0|cpu|W_alu_result [11]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|av_ld_byte1_data[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[11]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[11]~10 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[11]~10 .lut_mask = 64'h008000800F8F0F8F;
defparam \plat|cpu_0|cpu|W_rf_wr_data[11]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N51
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src1[10]~7 (
// Equation(s):
// \plat|cpu_0|cpu|R_src1[10]~7_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] & ( (!\plat|cpu_0|cpu|R_src1~0_combout  & ((!\plat|cpu_0|cpu|R_src1~1_combout ) # ((\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q 
// )))) # (\plat|cpu_0|cpu|R_src1~0_combout  & (((\plat|cpu_0|cpu|Add0~21_sumout )))) ) ) # ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] & ( (!\plat|cpu_0|cpu|R_src1~0_combout  & 
// (\plat|cpu_0|cpu|R_src1~1_combout  & ((\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q )))) # (\plat|cpu_0|cpu|R_src1~0_combout  & (((\plat|cpu_0|cpu|Add0~21_sumout )))) ) )

	.dataa(!\plat|cpu_0|cpu|R_src1~1_combout ),
	.datab(!\plat|cpu_0|cpu|R_src1~0_combout ),
	.datac(!\plat|cpu_0|cpu|Add0~21_sumout ),
	.datad(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src1[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src1[10]~7 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src1[10]~7 .lut_mask = 64'h034703478BCF8BCF;
defparam \plat|cpu_0|cpu|R_src1[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N52
dffeas \plat|cpu_0|cpu|E_src1[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src1[10]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[10]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N16
dffeas \plat|cpu_0|cpu|E_shift_rot_result[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[10]~5_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1[10]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[10]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N53
dffeas \plat|cpu_0|cpu|E_src1[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src1[10]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[10] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N33
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[10]~5 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[10]~5_combout  = ( \plat|cpu_0|cpu|E_src1 [10] & ( !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|cpu_0|cpu|E_src2 [10]))) ) ) # ( !\plat|cpu_0|cpu|E_src1 [10] & ( 
// (!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|cpu_0|cpu|E_src2 [10])) # (\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|cpu_0|cpu|E_src2 [10]))) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|E_src2 [10]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_src1 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[10]~5 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[10]~5 .lut_mask = 64'hC033C033333C333C;
defparam \plat|cpu_0|cpu|E_logic_result[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N39
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[10]~6 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[10]~6_combout  = ( \plat|cpu_0|cpu|Add2~21_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu_0|cpu|R_ctrl_logic~q ) # ((\plat|cpu_0|cpu|E_logic_result[10]~5_combout )))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu_0|cpu|E_shift_rot_result[10]~DUPLICATE_q )))) ) ) # ( !\plat|cpu_0|cpu|Add2~21_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (\plat|cpu_0|cpu|R_ctrl_logic~q  & ((\plat|cpu_0|cpu|E_logic_result[10]~5_combout )))) # 
// (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu_0|cpu|E_shift_rot_result[10]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result[10]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|E_logic_result[10]~5_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[10]~6 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[10]~6 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|cpu_0|cpu|E_alu_result[10]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N41
dffeas \plat|cpu_0|cpu|W_alu_result[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[10]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[10] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y15_N52
dffeas \plat|segm_s_0|data_out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [10]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_s_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_s_0|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_s_0|data_out[10] .is_wysiwyg = "true";
defparam \plat|segm_s_0|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y14_N53
dffeas \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_s_0|data_out [10]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y11_N40
dffeas \plat|segm_min_0|data_out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [10]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_min_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_min_0|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_min_0|data_out[10] .is_wysiwyg = "true";
defparam \plat|segm_min_0|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y14_N38
dffeas \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_min_0|data_out [10]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y12_N16
dffeas \plat|segm_ms_0|data_out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [10]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_ms_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_ms_0|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_ms_0|data_out[10] .is_wysiwyg = "true";
defparam \plat|segm_ms_0|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y14_N50
dffeas \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_ms_0|data_out [10]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N48
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_byte1_data_nxt[2]~4 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_byte1_data_nxt[2]~4_combout  = ( \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [10] & ( \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0] ) ) # ( 
// !\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [10] & ( \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [10] & 
// (((\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [10] & \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0])))) # (\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [10] & 
// (((\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [10] & \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( 
// \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [10] & ( !\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [10] & 
// (((\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [10] & \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0])))) # (\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [10] & 
// (((\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [10] & \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( 
// !\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [10] & ( !\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [10] & 
// (((\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [10] & \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0])))) # (\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [10] & 
// (((\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [10] & \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]))) ) ) )

	.dataa(!\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [10]),
	.datab(!\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [10]),
	.datad(!\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [10]),
	.dataf(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_byte1_data_nxt[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[2]~4 .extended_lut = "off";
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[2]~4 .lut_mask = 64'h111F111F111FFFFF;
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N54
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_byte1_data_nxt[2]~20 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_byte1_data_nxt[2]~20_combout  = ( !\plat|cpu_0|cpu|LessThan0~0_combout  & ( (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & ((((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & 
// \plat|ram_0|the_altsyncram|auto_generated|q_a [10]))) # (\plat|cpu_0|cpu|av_ld_byte1_data_nxt[2]~4_combout ))) # (\plat|cpu_0|cpu|av_ld_aligning_data~q  & (((\plat|cpu_0|cpu|av_fill_bit~0_combout )))) ) ) # ( \plat|cpu_0|cpu|LessThan0~0_combout  & ( 
// (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & ((((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & \plat|ram_0|the_altsyncram|auto_generated|q_a [10]))) # (\plat|cpu_0|cpu|av_ld_byte1_data_nxt[2]~4_combout ))) # 
// (\plat|cpu_0|cpu|av_ld_aligning_data~q  & (((\plat|cpu_0|cpu|av_ld_byte2_data [2])))) ) )

	.dataa(!\plat|cpu_0|cpu|av_ld_byte1_data_nxt[2]~4_combout ),
	.datab(!\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.datac(!\plat|cpu_0|cpu|av_ld_byte2_data [2]),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|cpu_0|cpu|LessThan0~0_combout ),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [10]),
	.datag(!\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_byte1_data_nxt[2]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[2]~20 .extended_lut = "on";
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[2]~20 .lut_mask = 64'h4747474747CF47CF;
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[2]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N55
dffeas \plat|cpu_0|cpu|av_ld_byte1_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|av_ld_byte1_data_nxt[2]~20_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte1_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte1_data[2] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte1_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[10]~9 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[10]~9_combout  = ( \plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (\plat|cpu_0|cpu|R_ctrl_ld~q  & \plat|cpu_0|cpu|av_ld_byte1_data [2]) ) ) # ( !\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( 
// (!\plat|cpu_0|cpu|R_ctrl_ld~q  & (\plat|cpu_0|cpu|W_alu_result [10] & (!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ))) # (\plat|cpu_0|cpu|R_ctrl_ld~q  & (((\plat|cpu_0|cpu|av_ld_byte1_data [2])))) ) )

	.dataa(!\plat|cpu_0|cpu|W_alu_result [10]),
	.datab(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.datad(!\plat|cpu_0|cpu|av_ld_byte1_data [2]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[10]~9 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[10]~9 .lut_mask = 64'h4073407300330033;
defparam \plat|cpu_0|cpu|W_rf_wr_data[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N59
dffeas \plat|cpu_0|cpu|d_writedata[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|d_writedata[9]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[9] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N10
dffeas \plat|segm_s_0|data_out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_s_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_s_0|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_s_0|data_out[9] .is_wysiwyg = "true";
defparam \plat|segm_s_0|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[9]~feeder (
// Equation(s):
// \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[9]~feeder_combout  = ( \plat|segm_s_0|data_out [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|segm_s_0|data_out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[9]~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N29
dffeas \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N45
cyclonev_lcell_comb \plat|segm_ms_0|data_out[9]~feeder (
// Equation(s):
// \plat|segm_ms_0|data_out[9]~feeder_combout  = ( \plat|cpu_0|cpu|d_writedata [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|d_writedata [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|segm_ms_0|data_out[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|segm_ms_0|data_out[9]~feeder .extended_lut = "off";
defparam \plat|segm_ms_0|data_out[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|segm_ms_0|data_out[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N46
dffeas \plat|segm_ms_0|data_out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|segm_ms_0|data_out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|segm_ms_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_ms_0|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_ms_0|data_out[9] .is_wysiwyg = "true";
defparam \plat|segm_ms_0|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y14_N23
dffeas \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_ms_0|data_out [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y12_N40
dffeas \plat|segm_min_0|data_out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_min_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_min_0|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_min_0|data_out[9] .is_wysiwyg = "true";
defparam \plat|segm_min_0|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[9]~feeder (
// Equation(s):
// \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[9]~feeder_combout  = ( \plat|segm_min_0|data_out [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|segm_min_0|data_out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[9]~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N26
dffeas \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N21
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_byte1_data_nxt[1]~3 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_byte1_data_nxt[1]~3_combout  = ( \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [9] & ( \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [9] & ( 
// (((\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [9])) # (\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0])) # 
// (\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [9] & ( \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [9] & ( 
// ((\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [9])) # (\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( 
// \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [9] & ( !\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [9] & ( ((\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [9])) # (\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [9] & ( 
// !\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [9] & ( (\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [9]) ) ) )

	.dataa(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [9]),
	.datae(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [9]),
	.dataf(!\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_byte1_data_nxt[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[1]~3 .extended_lut = "off";
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[1]~3 .lut_mask = 64'h000F555F333F777F;
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N3
cyclonev_lcell_comb \plat|cpu_0|cpu|d_writedata[8]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|d_writedata[8]~feeder_combout  = \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|d_writedata[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[8]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|d_writedata[8]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \plat|cpu_0|cpu|d_writedata[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N5
dffeas \plat|cpu_0|cpu|d_writedata[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|d_writedata[8]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[8] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu_0|cpu|d_writedata [9],\plat|cpu_0|cpu|d_writedata [8]}),
	.portaaddr({\plat|cpu_0|cpu|W_alu_result [13],\plat|cpu_0|cpu|W_alu_result [12],\plat|cpu_0|cpu|W_alu_result [11],\plat|cpu_0|cpu|W_alu_result [10],\plat|cpu_0|cpu|W_alu_result [9],\plat|cpu_0|cpu|W_alu_result [8],\plat|cpu_0|cpu|W_alu_result [7],\plat|cpu_0|cpu|W_alu_result [6],
\plat|cpu_0|cpu|W_alu_result [5],\plat|cpu_0|cpu|W_alu_result [4],\plat|cpu_0|cpu|W_alu_result [3],\plat|cpu_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu_0|cpu|d_byteenable [1]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .init_file = "platform_RAM_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "platform:plat|platform_RAM_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_byte1_data_nxt[1]~24 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_byte1_data_nxt[1]~24_combout  = ( !\plat|cpu_0|cpu|LessThan0~0_combout  & ( (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & 
// ((\plat|ram_0|the_altsyncram|auto_generated|q_a [9])))) # (\plat|cpu_0|cpu|av_ld_byte1_data_nxt[1]~3_combout ))) # (\plat|cpu_0|cpu|av_ld_aligning_data~q  & ((((\plat|cpu_0|cpu|av_fill_bit~0_combout ))))) ) ) # ( \plat|cpu_0|cpu|LessThan0~0_combout  & ( 
// (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ((\plat|ram_0|the_altsyncram|auto_generated|q_a [9])))) # (\plat|cpu_0|cpu|av_ld_byte1_data_nxt[1]~3_combout ))) # 
// (\plat|cpu_0|cpu|av_ld_aligning_data~q  & ((((\plat|cpu_0|cpu|av_ld_byte2_data [1]))))) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|cpu_0|cpu|av_ld_byte1_data_nxt[1]~3_combout ),
	.datac(!\plat|cpu_0|cpu|av_ld_byte2_data [1]),
	.datad(!\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.datae(!\plat|cpu_0|cpu|LessThan0~0_combout ),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [9]),
	.datag(!\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_byte1_data_nxt[1]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[1]~24 .extended_lut = "on";
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[1]~24 .lut_mask = 64'h330F330F770F770F;
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[1]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N37
dffeas \plat|cpu_0|cpu|av_ld_byte1_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|av_ld_byte1_data_nxt[1]~24_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte1_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte1_data[1] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte1_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N24
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[9]~8 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[9]~8_combout  = ( \plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ( \plat|cpu_0|cpu|R_ctrl_ld~q  & ( \plat|cpu_0|cpu|av_ld_byte1_data [1] ) ) ) # ( !\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ( \plat|cpu_0|cpu|R_ctrl_ld~q  & ( 
// \plat|cpu_0|cpu|av_ld_byte1_data [1] ) ) ) # ( !\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ( !\plat|cpu_0|cpu|R_ctrl_ld~q  & ( (\plat|cpu_0|cpu|W_alu_result [9] & !\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|av_ld_byte1_data [1]),
	.datac(!\plat|cpu_0|cpu|W_alu_result [9]),
	.datad(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.dataf(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[9]~8 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[9]~8 .lut_mask = 64'h0F00000033333333;
defparam \plat|cpu_0|cpu|W_rf_wr_data[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y10_N47
dffeas \plat|cpu_0|cpu|E_src2[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_src2[11]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src2[7]~0_combout ),
	.sload(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[11] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N6
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[11]~4 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[11]~4_combout  = ( \plat|cpu_0|cpu|E_src1 [11] & ( !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|cpu_0|cpu|E_src2 [11]))) ) ) # ( !\plat|cpu_0|cpu|E_src1 [11] & ( 
// (!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|cpu_0|cpu|E_src2 [11])) # (\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|cpu_0|cpu|E_src2 [11]))) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|E_src2 [11]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_src1 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[11]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[11]~4 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[11]~4 .lut_mask = 64'hC00FC00F0F3C0F3C;
defparam \plat|cpu_0|cpu|E_logic_result[11]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[11]~5 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[11]~5_combout  = ( \plat|cpu_0|cpu|Add2~17_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu_0|cpu|R_ctrl_logic~q ) # ((\plat|cpu_0|cpu|E_logic_result[11]~4_combout )))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu_0|cpu|E_shift_rot_result[11]~DUPLICATE_q )))) ) ) # ( !\plat|cpu_0|cpu|Add2~17_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (\plat|cpu_0|cpu|R_ctrl_logic~q  & ((\plat|cpu_0|cpu|E_logic_result[11]~4_combout )))) # 
// (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu_0|cpu|E_shift_rot_result[11]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result[11]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|E_logic_result[11]~4_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[11]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[11]~5 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[11]~5 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|cpu_0|cpu|E_alu_result[11]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N38
dffeas \plat|cpu_0|cpu|W_alu_result[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[11]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[11] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal0~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal0~0_combout  = ( !\plat|cpu_0|cpu|W_alu_result [8] & ( !\plat|cpu_0|cpu|W_alu_result [9] & ( (!\plat|cpu_0|cpu|W_alu_result [11] & (!\plat|cpu_0|cpu|W_alu_result [10] & (\plat|cpu_0|cpu|W_alu_result [12] & 
// \plat|cpu_0|cpu|W_alu_result [14]))) ) ) )

	.dataa(!\plat|cpu_0|cpu|W_alu_result [11]),
	.datab(!\plat|cpu_0|cpu|W_alu_result [10]),
	.datac(!\plat|cpu_0|cpu|W_alu_result [12]),
	.datad(!\plat|cpu_0|cpu|W_alu_result [14]),
	.datae(!\plat|cpu_0|cpu|W_alu_result [8]),
	.dataf(!\plat|cpu_0|cpu|W_alu_result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal0~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal0~0 .lut_mask = 64'h0008000000000000;
defparam \plat|mm_interconnect_0|router|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N21
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal1~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal1~0_combout  = ( \plat|cpu_0|cpu|W_alu_result[5]~DUPLICATE_q  & ( !\plat|cpu_0|cpu|W_alu_result[4]~DUPLICATE_q  ) )

	.dataa(!\plat|cpu_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal1~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal1~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \plat|mm_interconnect_0|router|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|router|always1~1 (
// Equation(s):
// \plat|mm_interconnect_0|router|always1~1_combout  = ( \plat|mm_interconnect_0|router|Equal1~0_combout  & ( \plat|mm_interconnect_0|router|Equal0~1_combout  & ( (!\plat|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q  & 
// (\plat|cpu_0|cpu|W_alu_result[6]~DUPLICATE_q  & (\plat|cpu_0|cpu|d_read~DUPLICATE_q  & \plat|mm_interconnect_0|router|Equal0~0_combout ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q ),
	.datab(!\plat|cpu_0|cpu|W_alu_result[6]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|d_read~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datae(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|always1~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|always1~1 .lut_mask = 64'h0000000000000002;
defparam \plat|mm_interconnect_0|router|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|switches_0_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|switches_0_s1_agent|m0_write~0_combout  = ( \plat|mm_interconnect_0|router|always1~1_combout  & ( !\plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switches_0_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switches_0_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switches_0_s1_agent|m0_write~0 .lut_mask = 64'h00000000FF00FF00;
defparam \plat|mm_interconnect_0|switches_0_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N21
cyclonev_lcell_comb \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter~2_combout  = ( \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1]~1_combout  & ( !\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter [0] $ 
// (!\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter~2 .lut_mask = 64'h000000000FF00FF0;
defparam \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N22
dffeas \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1]~1 (
// Equation(s):
// \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1]~1_combout  = ( \plat|mm_interconnect_0|switches_0_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter [1] & ( 
// \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1]~0_combout  ) ) ) # ( \plat|mm_interconnect_0|switches_0_s1_agent|m0_write~0_combout  & ( !\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter [1] & ( 
// (\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1]~0_combout  & (!\plat|mm_interconnect_0|segm_min_0_s1_agent|m0_write~0_combout  $ (\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter [0]))) ) ) )

	.dataa(!\plat|mm_interconnect_0|segm_min_0_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter [0]),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1]~0_combout ),
	.datae(!\plat|mm_interconnect_0|switches_0_s1_agent|m0_write~0_combout ),
	.dataf(!\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1]~1 .lut_mask = 64'h00000099000000FF;
defparam \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter~3 (
// Equation(s):
// \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter~3_combout  = ( \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1]~1_combout  & ( !\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter~3 .lut_mask = 64'h00000000FF00FF00;
defparam \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N16
dffeas \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal0~3 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal0~3_combout  = ( \plat|mm_interconnect_0|router|Equal0~0_combout  & ( \plat|mm_interconnect_0|router|Equal0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal0~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal0~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|router|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|router|Equal0~3_combout  & ( (\plat|cpu_0|cpu|W_alu_result [6] & (\plat|mm_interconnect_0|router|Equal1~0_combout  & 
// \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout )) ) )

	.dataa(!\plat|cpu_0|cpu|W_alu_result [6]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000000050005;
defparam \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~1_combout  = ( \plat|mm_interconnect_0|switches_0_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~0_combout  & ( 
// (!\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  $ (!\plat|mm_interconnect_0|segm_min_0_s1_agent|m0_write~0_combout ))) ) ) ) # ( 
// !\plat|mm_interconnect_0|switches_0_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~0_combout  & ( (\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & 
// !\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter [1]) ) ) )

	.dataa(!\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|segm_min_0_s1_agent|m0_write~0_combout ),
	.datae(!\plat|mm_interconnect_0|switches_0_s1_agent|m0_write~0_combout ),
	.dataf(!\plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h00000000505050A0;
defparam \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~2_combout  = ( \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~1_combout  & ( !\plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used [1] ) )

	.dataa(!\plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~2 .lut_mask = 64'h00000000AAAAAAAA;
defparam \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N11
dffeas \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used [0] ) ) # ( 
// !\plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used [1] & ( ((!\plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used [0])) # 
// (\plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~1_combout ) ) )

	.dataa(!\plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datab(!\plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h55DD55DD00FF00FF;
defparam \plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N28
dffeas \plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used [0] & ( (!\plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg [0] & 
// ((\plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used [1]) # (\plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~1_combout ))) ) ) # ( !\plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used [0] & ( 
// \plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used [1] ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datad(!\plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00FF00FF0CCC0CCC;
defparam \plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N25
dffeas \plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~6 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout  = ( \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q  & ( \plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout  & ( 
// (!\plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used [1] & (!\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & (\plat|mm_interconnect_0|router|always1~1_combout  & 
// !\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter [1]))) ) ) ) # ( \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q  & ( !\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout  & ( 
// (!\plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used [1] & (\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & (\plat|mm_interconnect_0|router|always1~1_combout  & 
// !\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter [1]))) ) ) )

	.dataa(!\plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|router|always1~1_combout ),
	.datad(!\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter [1]),
	.datae(!\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q ),
	.dataf(!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~6 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~6 .lut_mask = 64'h0000020000000800;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_0_s1_agent|cp_ready~0 (
// Equation(s):
// \plat|mm_interconnect_0|ram_0_s1_agent|cp_ready~0_combout  = ( !\plat|mm_interconnect_0|router|src_channel[1]~0_combout  & ( !\plat|mm_interconnect_0|router|Equal0~2_combout  & ( (!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1] & 
// (\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q  & (!\plat|mm_interconnect_0|router|Equal4~1_combout  & !\plat|mm_interconnect_0|router|always1~1_combout ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q ),
	.datac(!\plat|mm_interconnect_0|router|Equal4~1_combout ),
	.datad(!\plat|mm_interconnect_0|router|always1~1_combout ),
	.datae(!\plat|mm_interconnect_0|router|src_channel[1]~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_0_s1_agent|cp_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_agent|cp_ready~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_0_s1_agent|cp_ready~0 .lut_mask = 64'h2000000000000000;
defparam \plat|mm_interconnect_0|ram_0_s1_agent|cp_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N32
dffeas \plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|router|Equal4~1_combout  & ( !\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & ( 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  & (!\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter [0] $ (((!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ) # 
// (!\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ))))) ) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter [0]),
	.datae(!\plat|mm_interconnect_0|router|Equal4~1_combout ),
	.dataf(!\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000010E00000000;
defparam \plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg~1_combout  = ( !\plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h00000000FFFF0000;
defparam \plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y11_N40
dffeas \plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg~0_combout  & ( (!\plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used [1]) # 
// (\plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used [0]) ) ) # ( !\plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg~0_combout  & ( (\plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used [0] & 
// ((!\plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00CF00CFF0FFF0FF;
defparam \plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N19
dffeas \plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used [0] & ( (!\plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg [0] & 
// ((\plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used [1]) # (\plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg~0_combout ))) ) ) # ( !\plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used [0] & ( 
// \plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used [1] ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(!\plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00FF00FF30F030F0;
defparam \plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N29
dffeas \plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~2 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout  = ( \plat|mm_interconnect_0|router|Equal4~0_combout  & ( \plat|mm_interconnect_0|router|Equal0~1_combout  & ( (\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q  & 
// (\plat|cpu_0|cpu|W_alu_result [4] & (!\plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used [1] & \plat|mm_interconnect_0|router|Equal0~0_combout ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q ),
	.datab(!\plat|cpu_0|cpu|W_alu_result [4]),
	.datac(!\plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datae(!\plat|mm_interconnect_0|router|Equal4~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~2 .lut_mask = 64'h0000000000000010;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter~0_combout  = ( \plat|mm_interconnect_0|router|always1~0_combout  & ( (\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & 
// ((!\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter [0] & ((\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter [1]))) # (\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter [0] & 
// (\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout  & !\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter [1])))) ) ) # ( !\plat|mm_interconnect_0|router|always1~0_combout  & ( 
// (\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & (\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout  & (!\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter [0] $ 
// (!\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datab(!\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0104010401440144;
defparam \plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N31
dffeas \plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ( (!\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter [0] & 
// ((!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout  & (\plat|mm_interconnect_0|router|always1~0_combout )) # (\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout  & 
// ((\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter [1]))))) ) )

	.dataa(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.datab(!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000000047004700;
defparam \plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N20
dffeas \plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~3 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout  = ( \plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ( (!\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter [1] & 
// (!\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter [0] $ (!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~3 .lut_mask = 64'h0000000030C030C0;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|router|src_channel[1]~1 (
// Equation(s):
// \plat|mm_interconnect_0|router|src_channel[1]~1_combout  = ( !\plat|cpu_0|cpu|W_alu_result[5]~DUPLICATE_q  & ( (\plat|mm_interconnect_0|router|Equal0~1_combout  & (\plat|mm_interconnect_0|router|Equal0~0_combout  & !\plat|cpu_0|cpu|W_alu_result [6])) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datac(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datad(!\plat|cpu_0|cpu|W_alu_result [6]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|src_channel[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|src_channel[1]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|src_channel[1]~1 .lut_mask = 64'h0300030000000000;
defparam \plat|mm_interconnect_0|router|src_channel[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  & ( \plat|mm_interconnect_0|router|src_channel[1]~1_combout  & ( 
// (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] $ (((!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ) # 
// (!\plat|timer_0|period_l_wr_strobe~0_combout ))))) ) ) )

	.dataa(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datab(!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|timer_0|period_l_wr_strobe~0_combout ),
	.datae(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|src_channel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000000005060;
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout  = ( \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout  & ( !\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] ) )

	.dataa(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h00000000AAAAAAAA;
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N34
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout  & ( (!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]) # 
// (\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]) ) ) # ( !\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout  & ( (\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] & 
// ((!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00CF00CFF0FFF0FF;
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N25
dffeas \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout  & ( (!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] & 
// ((\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]))) # (\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) ) ) # ( 
// !\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout  & ( (\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # 
// (!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00FA00FA0AFA0AFA;
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N47
dffeas \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N24
cyclonev_lcell_comb \plat|timer_0|period_l_wr_strobe~0 (
// Equation(s):
// \plat|timer_0|period_l_wr_strobe~0_combout  = ( !\plat|mm_interconnect_0|router|src_channel[1]~0_combout  & ( !\plat|mm_interconnect_0|router|always1~1_combout  & ( (!\plat|mm_interconnect_0|router|Equal4~1_combout  & 
// (!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & (\plat|mm_interconnect_0|router|Equal0~2_combout  & \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal4~1_combout ),
	.datab(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\plat|mm_interconnect_0|router|Equal0~2_combout ),
	.datad(!\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q ),
	.datae(!\plat|mm_interconnect_0|router|src_channel[1]~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|period_l_wr_strobe~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|period_l_wr_strobe~0 .extended_lut = "off";
defparam \plat|timer_0|period_l_wr_strobe~0 .lut_mask = 64'h0008000000000000;
defparam \plat|timer_0|period_l_wr_strobe~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout  = ( \plat|timer_0|period_l_wr_strobe~0_combout  & ( (!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout  & 
// (\plat|mm_interconnect_0|router|always1~0_combout  & (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]))) # 
// (\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout  & ((!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] $ (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.datab(!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|timer_0|period_l_wr_strobe~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0000000003700370;
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N58
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout  = ( !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & ( \plat|timer_0|period_l_wr_strobe~0_combout  & ( 
// (!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout  & (\plat|mm_interconnect_0|router|always1~0_combout )) # (\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout  & 
// ((\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]))) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ),
	.datae(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.dataf(!\plat|timer_0|period_l_wr_strobe~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h00000000550F0000;
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N10
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~1 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout  = ( \plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout  & ( \plat|mm_interconnect_0|router|src_channel[1]~1_combout  & ( 
// (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & (!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & 
// \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q ))) ) ) ) # ( !\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout  & ( \plat|mm_interconnect_0|router|src_channel[1]~1_combout  & ( 
// (\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & (!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & 
// \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datab(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q ),
	.datae(!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|src_channel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~1 .lut_mask = 64'h0000000000400080;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~5 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout  = ( \plat|segm_s_0|always0~3_combout  & ( (!\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & (!\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter 
// [0] $ (!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter [0]),
	.datab(!\plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ),
	.datae(gnd),
	.dataf(!\plat|segm_s_0|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~5 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~5 .lut_mask = 64'h0000000044884488;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~4 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout  = ( \plat|segm_ms_0|always0~3_combout  & ( (!\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter [0] $ 
// (!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter [0]),
	.datab(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter [1]),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ),
	.datae(gnd),
	.dataf(!\plat|segm_ms_0|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~4 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~4 .lut_mask = 64'h0000000044884488;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|WideOr0~0 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout  = ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout  & ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout  & ( (!\plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout  & 
// (!\plat|mm_interconnect_0|ram_0_s1_agent|cp_ready~0_combout  & (!\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout  & !\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout ),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_agent|cp_ready~0_combout ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.datad(!\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datae(!\plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout ),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~0 .lut_mask = 64'h8000000000000000;
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~0 (
// Equation(s):
// \plat|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~0_combout  = ( \plat|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q  & ( \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q  & ( 
// \plat|mm_interconnect_0|rsp_mux|WideOr1~combout  ) ) ) # ( !\plat|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q  & ( \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q  & ( (\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  
// & (\plat|cpu_0|cpu|d_read~DUPLICATE_q  & ((!\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout ) # (\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout )))) ) ) ) # ( \plat|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q  & ( 
// !\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q  & ( \plat|mm_interconnect_0|rsp_mux|WideOr1~combout  ) ) )

	.dataa(!\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datab(!\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datac(!\plat|cpu_0|cpu|d_read~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datae(!\plat|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q ),
	.dataf(!\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~0 .lut_mask = 64'h0000555505015555;
defparam \plat|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N37
dffeas \plat|mm_interconnect_0|cpu_0_data_master_translator|read_accepted (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_0_data_master_translator|read_accepted .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|cpu_0_data_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|router|always1~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|always1~0_combout  = ( \plat|cpu_0|cpu|d_read~DUPLICATE_q  & ( !\plat|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|d_read~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|always1~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|always1~0 .lut_mask = 64'h00000000FF00FF00;
defparam \plat|mm_interconnect_0|router|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|router|always1~0_combout  & ( \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|router|src_channel[0]~2 (
// Equation(s):
// \plat|mm_interconnect_0|router|src_channel[0]~2_combout  = ( \plat|cpu_0|cpu|W_alu_result [4] & ( \plat|mm_interconnect_0|router|Equal0~3_combout  & ( (!\plat|cpu_0|cpu|W_alu_result [6]) # (!\plat|cpu_0|cpu|W_alu_result [5]) ) ) ) # ( 
// !\plat|cpu_0|cpu|W_alu_result [4] & ( \plat|mm_interconnect_0|router|Equal0~3_combout  & ( (!\plat|cpu_0|cpu|W_alu_result [6]) # ((!\plat|cpu_0|cpu|W_alu_result [5]) # ((\plat|cpu_0|cpu|d_read~DUPLICATE_q  & 
// !\plat|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q ))) ) ) )

	.dataa(!\plat|cpu_0|cpu|W_alu_result [6]),
	.datab(!\plat|cpu_0|cpu|d_read~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|W_alu_result [5]),
	.datad(!\plat|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~q ),
	.datae(!\plat|cpu_0|cpu|W_alu_result [4]),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|src_channel[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|src_channel[0]~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|src_channel[0]~2 .lut_mask = 64'h00000000FBFAFAFA;
defparam \plat|mm_interconnect_0|router|src_channel[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1] & 
// \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0])) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ) ) ) # ( !\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0]) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h0FFF0FFF0F5F0F5F;
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N53
dffeas \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( 
// !\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0] ) ) ) # ( \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) ) # ( 
// !\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  & 
// (!\plat|mm_interconnect_0|router|src_channel[0]~2_combout  & \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0])) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(!\plat|mm_interconnect_0|router|src_channel[0]~2_combout ),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0]),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0404FFFF0000F0F0;
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N26
dffeas \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  = ( !\plat|mm_interconnect_0|router|src_channel[0]~2_combout  & ( (!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1] & 
// \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|src_channel[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0A0A0A0A00000000;
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N50
dffeas \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y12_N40
dffeas \plat|cpu_0|cpu|av_ld_byte2_data[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|av_ld_byte2_data_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte2_data[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte2_data[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte2_data[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y15_N49
dffeas \plat|segm_s_0|data_out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_s_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_s_0|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_s_0|data_out[8] .is_wysiwyg = "true";
defparam \plat|segm_s_0|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y14_N10
dffeas \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_s_0|data_out [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y12_N37
dffeas \plat|segm_ms_0|data_out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_ms_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_ms_0|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_ms_0|data_out[8] .is_wysiwyg = "true";
defparam \plat|segm_ms_0|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y14_N8
dffeas \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_ms_0|data_out [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y13_N32
dffeas \plat|segm_min_0|data_out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_min_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_min_0|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_min_0|data_out[8] .is_wysiwyg = "true";
defparam \plat|segm_min_0|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y13_N19
dffeas \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_min_0|data_out [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N6
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_byte1_data_nxt[0]~2 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_byte1_data_nxt[0]~2_combout  = ( \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [8] & ( \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [8] & ( 
// (((\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [8] & \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0])) # 
// (\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [8] & ( \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [8] & ( 
// ((\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [8] & \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( 
// \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [8] & ( !\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [8] & ( ((\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [8] & 
// \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [8] & ( 
// !\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [8] & ( (\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [8] & \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [8]),
	.datab(!\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [8]),
	.dataf(!\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_byte1_data_nxt[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[0]~2 .extended_lut = "off";
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[0]~2 .lut_mask = 64'h11111F1F11FF1FFF;
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N42
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_byte1_data_nxt[0]~28 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_byte1_data_nxt[0]~28_combout  = ( !\plat|cpu_0|cpu|LessThan0~0_combout  & ( (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & ((((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & 
// \plat|ram_0|the_altsyncram|auto_generated|q_a [8])) # (\plat|cpu_0|cpu|av_ld_byte1_data_nxt[0]~2_combout )))) # (\plat|cpu_0|cpu|av_ld_aligning_data~q  & (((\plat|cpu_0|cpu|av_fill_bit~0_combout )))) ) ) # ( \plat|cpu_0|cpu|LessThan0~0_combout  & ( 
// (!\plat|cpu_0|cpu|av_ld_aligning_data~q  & ((((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & \plat|ram_0|the_altsyncram|auto_generated|q_a [8])) # (\plat|cpu_0|cpu|av_ld_byte1_data_nxt[0]~2_combout )))) # 
// (\plat|cpu_0|cpu|av_ld_aligning_data~q  & (((\plat|cpu_0|cpu|av_ld_byte2_data[0]~DUPLICATE_q )))) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|cpu_0|cpu|av_ld_aligning_data~q ),
	.datac(!\plat|cpu_0|cpu|av_ld_byte2_data[0]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|av_ld_byte1_data_nxt[0]~2_combout ),
	.datae(!\plat|cpu_0|cpu|LessThan0~0_combout ),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [8]),
	.datag(!\plat|cpu_0|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_byte1_data_nxt[0]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[0]~28 .extended_lut = "on";
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[0]~28 .lut_mask = 64'h03CF03CF47CF47CF;
defparam \plat|cpu_0|cpu|av_ld_byte1_data_nxt[0]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N43
dffeas \plat|cpu_0|cpu|av_ld_byte1_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|av_ld_byte1_data_nxt[0]~28_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte1_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte1_data[0] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte1_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N45
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[8]~7 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[8]~7_combout  = ( \plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ( \plat|cpu_0|cpu|R_ctrl_ld~q  & ( \plat|cpu_0|cpu|av_ld_byte1_data [0] ) ) ) # ( !\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ( \plat|cpu_0|cpu|R_ctrl_ld~q  & ( 
// \plat|cpu_0|cpu|av_ld_byte1_data [0] ) ) ) # ( !\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ( !\plat|cpu_0|cpu|R_ctrl_ld~q  & ( (!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & \plat|cpu_0|cpu|W_alu_result [8]) ) ) )

	.dataa(!\plat|cpu_0|cpu|av_ld_byte1_data [0]),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|W_alu_result [8]),
	.datae(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.dataf(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[8]~7 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[8]~7 .lut_mask = 64'h00F0000055555555;
defparam \plat|cpu_0|cpu|W_rf_wr_data[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N56
dffeas \plat|cpu_0|cpu|E_src1[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src1[29]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[25] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N49
dffeas \plat|cpu_0|cpu|E_shift_rot_result[25]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[25]~30_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [25]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[25]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N48
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[26]~29 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[26]~29_combout  = ( \plat|cpu_0|cpu|E_shift_rot_result [27] & ( (\plat|cpu_0|cpu|E_shift_rot_result[25]~DUPLICATE_q ) # (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_result [27] & ( 
// (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu_0|cpu|E_shift_rot_result[25]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result[25]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_shift_rot_result [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[26]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[26]~29 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[26]~29 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[26]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N49
dffeas \plat|cpu_0|cpu|E_shift_rot_result[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[26]~29_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [26]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[26] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N48
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[25]~30 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[25]~30_combout  = (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & ((\plat|cpu_0|cpu|E_shift_rot_result [24]))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & (\plat|cpu_0|cpu|E_shift_rot_result [26]))

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\plat|cpu_0|cpu|E_shift_rot_result [26]),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[25]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[25]~30 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[25]~30 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[25]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N50
dffeas \plat|cpu_0|cpu|E_shift_rot_result[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[25]~30_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [25]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[25] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N0
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[24]~27 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[24]~27_combout  = ( \plat|cpu_0|cpu|E_shift_rot_result [25] & ( (\plat|cpu_0|cpu|E_shift_rot_result [23]) # (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_result [25] & ( 
// (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu_0|cpu|E_shift_rot_result [23]) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_shift_rot_result [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[24]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[24]~27 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[24]~27 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[24]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N2
dffeas \plat|cpu_0|cpu|E_shift_rot_result[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[24]~27_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [24]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[24] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N19
dffeas \plat|cpu_0|cpu|E_shift_rot_result[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[22]~23_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [22]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[22] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N54
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[23]~28 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[23]~28_combout  = ( \plat|cpu_0|cpu|E_shift_rot_result [22] & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu_0|cpu|E_shift_rot_result [24]) ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_result [22] & ( 
// (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu_0|cpu|E_shift_rot_result [24]) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_shift_rot_result [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[23]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[23]~28 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[23]~28 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[23]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N56
dffeas \plat|cpu_0|cpu|E_shift_rot_result[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[23]~28_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [23]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[23] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N18
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[22]~23 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[22]~23_combout  = ( \plat|cpu_0|cpu|E_shift_rot_result[21]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu_0|cpu|E_shift_rot_result [23]) ) ) # ( 
// !\plat|cpu_0|cpu|E_shift_rot_result[21]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu_0|cpu|E_shift_rot_result [23]) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_shift_rot_result[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[22]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[22]~23 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[22]~23 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[22]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N20
dffeas \plat|cpu_0|cpu|E_shift_rot_result[22]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[22]~23_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [22]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[22]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N30
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[21]~24 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[21]~24_combout  = ( \plat|cpu_0|cpu|E_shift_rot_result [20] & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu_0|cpu|E_shift_rot_result[22]~DUPLICATE_q ) ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_result [20] & 
// ( (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu_0|cpu|E_shift_rot_result[22]~DUPLICATE_q ) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result[22]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_shift_rot_result [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[21]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[21]~24 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[21]~24 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[21]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N32
dffeas \plat|cpu_0|cpu|E_shift_rot_result[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[21]~24_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [21]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[21] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N42
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[20]~21 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[20]~21_combout  = ( \plat|cpu_0|cpu|E_shift_rot_result [19] & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu_0|cpu|E_shift_rot_result [21]) ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_result [19] & ( 
// (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu_0|cpu|E_shift_rot_result [21]) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\plat|cpu_0|cpu|E_shift_rot_result [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_shift_rot_result [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[20]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[20]~21 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[20]~21 .lut_mask = 64'h11111111BBBBBBBB;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[20]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N44
dffeas \plat|cpu_0|cpu|E_shift_rot_result[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[20]~21_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [20]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[20] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N27
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[19]~22 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[19]~22_combout  = ( \plat|cpu_0|cpu|E_shift_rot_result[18]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu_0|cpu|E_shift_rot_result [20]) ) ) # ( 
// !\plat|cpu_0|cpu|E_shift_rot_result[18]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu_0|cpu|E_shift_rot_result [20]) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[19]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[19]~22 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[19]~22 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[19]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N29
dffeas \plat|cpu_0|cpu|E_shift_rot_result[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[19]~22_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [19]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[19] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N9
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[18]~20 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[18]~20_combout  = ( \plat|cpu_0|cpu|E_shift_rot_result [19] & ( (\plat|cpu_0|cpu|E_shift_rot_result [17]) # (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_result [19] & ( 
// (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu_0|cpu|E_shift_rot_result [17]) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_shift_rot_result [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[18]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[18]~20 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[18]~20 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[18]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N11
dffeas \plat|cpu_0|cpu|E_shift_rot_result[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[18]~20_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [18]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[18] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N26
dffeas \plat|cpu_0|cpu|E_shift_rot_result[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[16]~16_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [16]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[16] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N6
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[17]~18 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[17]~18_combout  = (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & ((\plat|cpu_0|cpu|E_shift_rot_result [16]))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & (\plat|cpu_0|cpu|E_shift_rot_result [18]))

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\plat|cpu_0|cpu|E_shift_rot_result [18]),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[17]~18 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[17]~18 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N8
dffeas \plat|cpu_0|cpu|E_shift_rot_result[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[17]~18_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [17]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[17] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N38
dffeas \plat|cpu_0|cpu|E_shift_rot_result[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[15]~13_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[15] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N24
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[16]~16 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[16]~16_combout  = (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & ((\plat|cpu_0|cpu|E_shift_rot_result [15]))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & (\plat|cpu_0|cpu|E_shift_rot_result [17]))

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\plat|cpu_0|cpu|E_shift_rot_result [17]),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[16]~16 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[16]~16 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N25
dffeas \plat|cpu_0|cpu|E_shift_rot_result[16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[16]~16_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [16]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[16]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[15]~13 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[15]~13_combout  = ( \plat|cpu_0|cpu|E_shift_rot_result[16]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|E_shift_rot_result [14]) # (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|cpu_0|cpu|E_shift_rot_result[16]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu_0|cpu|E_shift_rot_result [14]) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\plat|cpu_0|cpu|E_shift_rot_result [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_shift_rot_result[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[15]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[15]~13 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[15]~13 .lut_mask = 64'h2222222277777777;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[15]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N37
dffeas \plat|cpu_0|cpu|E_shift_rot_result[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[15]~13_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[15]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N39
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[14]~2 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[14]~2_combout  = ( \plat|cpu_0|cpu|E_shift_rot_result[15]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|E_shift_rot_result [13]) # (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|cpu_0|cpu|E_shift_rot_result[15]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu_0|cpu|E_shift_rot_result [13]) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_shift_rot_result[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[14]~2 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[14]~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[14]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N41
dffeas \plat|cpu_0|cpu|E_shift_rot_result[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[14]~2_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1[14]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[14] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N45
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[13]~8 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[13]~8_combout  = ( \plat|cpu_0|cpu|E_shift_rot_result[12]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu_0|cpu|E_shift_rot_result [14]) ) ) # ( 
// !\plat|cpu_0|cpu|E_shift_rot_result[12]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu_0|cpu|E_shift_rot_result [14]) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_shift_rot_result[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[13]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[13]~8 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[13]~8 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[13]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N47
dffeas \plat|cpu_0|cpu|E_shift_rot_result[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[13]~8_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [13]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[13] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N33
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[12]~3 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[12]~3_combout  = (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & ((\plat|cpu_0|cpu|E_shift_rot_result [11]))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & (\plat|cpu_0|cpu|E_shift_rot_result [13]))

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\plat|cpu_0|cpu|E_shift_rot_result [13]),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[12]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[12]~3 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[12]~3 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[12]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N35
dffeas \plat|cpu_0|cpu|E_shift_rot_result[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[12]~3_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[12] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[11]~4 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[11]~4_combout  = (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & (\plat|cpu_0|cpu|E_shift_rot_result [10])) # (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & ((\plat|cpu_0|cpu|E_shift_rot_result [12])))

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\plat|cpu_0|cpu|E_shift_rot_result [10]),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[11]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[11]~4 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[11]~4 .lut_mask = 64'h2727272727272727;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[11]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N14
dffeas \plat|cpu_0|cpu|E_shift_rot_result[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[11]~4_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [11]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[11] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N15
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[10]~5 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[10]~5_combout  = ( \plat|cpu_0|cpu|E_shift_rot_result [9] & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu_0|cpu|E_shift_rot_result [11]) ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_result [9] & ( 
// (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu_0|cpu|E_shift_rot_result [11]) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_shift_rot_result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[10]~5 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[10]~5 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N17
dffeas \plat|cpu_0|cpu|E_shift_rot_result[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[10]~5_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1[10]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[10] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N21
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[9]~1 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[9]~1_combout  = (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & ((\plat|cpu_0|cpu|E_shift_rot_result [8]))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & (\plat|cpu_0|cpu|E_shift_rot_result [10]))

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\plat|cpu_0|cpu|E_shift_rot_result [10]),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[9]~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[9]~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N22
dffeas \plat|cpu_0|cpu|E_shift_rot_result[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[9]~1_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[9] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N57
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[8]~6 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[8]~6_combout  = ( \plat|cpu_0|cpu|E_shift_rot_result [9] & ( (\plat|cpu_0|cpu|E_shift_rot_result [7]) # (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_result [9] & ( 
// (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu_0|cpu|E_shift_rot_result [7]) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_shift_rot_result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[8]~6 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[8]~6 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N59
dffeas \plat|cpu_0|cpu|E_shift_rot_result[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[8]~6_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1[8]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[8] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N3
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[7]~7 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[7]~7_combout  = ( \plat|cpu_0|cpu|E_shift_rot_result[6]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu_0|cpu|E_shift_rot_result [8]) ) ) # ( 
// !\plat|cpu_0|cpu|E_shift_rot_result[6]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu_0|cpu|E_shift_rot_result [8]) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_shift_rot_result[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[7]~7 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[7]~7 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N4
dffeas \plat|cpu_0|cpu|E_shift_rot_result[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[7]~7_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[7] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N48
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[7]~7 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[7]~7_combout  = (!\plat|cpu_0|cpu|E_src1 [7] & ((!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|cpu_0|cpu|E_src2 [7])) # (\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & 
// ((\plat|cpu_0|cpu|E_src2 [7]))))) # (\plat|cpu_0|cpu|E_src1 [7] & (!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|cpu_0|cpu|E_src2 [7])))))

	.dataa(!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|E_src1 [7]),
	.datad(!\plat|cpu_0|cpu|E_src2 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[7]~7 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[7]~7 .lut_mask = 64'h8556855685568556;
defparam \plat|cpu_0|cpu|E_logic_result[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N54
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[7]~8 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[7]~8_combout  = ( \plat|cpu_0|cpu|Add2~29_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (((!\plat|cpu_0|cpu|R_ctrl_logic~q ) # (\plat|cpu_0|cpu|E_logic_result[7]~7_combout )))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & 
// (\plat|cpu_0|cpu|E_shift_rot_result [7])) ) ) # ( !\plat|cpu_0|cpu|Add2~29_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu_0|cpu|E_logic_result[7]~7_combout  & \plat|cpu_0|cpu|R_ctrl_logic~q )))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & 
// (\plat|cpu_0|cpu|E_shift_rot_result [7])) ) )

	.dataa(!\plat|cpu_0|cpu|E_shift_rot_result [7]),
	.datab(!\plat|cpu_0|cpu|E_logic_result[7]~7_combout ),
	.datac(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datad(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[7]~8 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[7]~8 .lut_mask = 64'h03550355F355F355;
defparam \plat|cpu_0|cpu|E_alu_result[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N56
dffeas \plat|cpu_0|cpu|W_alu_result[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[7]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[7] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N6
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[7]~6 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[7]~6_combout  = ( \plat|cpu_0|cpu|av_ld_byte0_data [7] & ( ((!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & \plat|cpu_0|cpu|W_alu_result [7]))) # (\plat|cpu_0|cpu|R_ctrl_ld~q ) ) ) # ( 
// !\plat|cpu_0|cpu|av_ld_byte0_data [7] & ( (!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (\plat|cpu_0|cpu|W_alu_result [7] & !\plat|cpu_0|cpu|R_ctrl_ld~q ))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|W_alu_result [7]),
	.datad(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|av_ld_byte0_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[7]~6 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[7]~6 .lut_mask = 64'h0800080008FF08FF;
defparam \plat|cpu_0|cpu|W_rf_wr_data[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N17
dffeas \plat|cpu_0|cpu|d_writedata[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[6] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N46
dffeas \plat|segm_min_0|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_min_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_min_0|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_min_0|data_out[6] .is_wysiwyg = "true";
defparam \plat|segm_min_0|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[6]~feeder (
// Equation(s):
// \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[6]~feeder_combout  = ( \plat|segm_min_0|data_out [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|segm_min_0|data_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[6]~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N31
dffeas \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y12_N7
dffeas \plat|segm_ms_0|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_ms_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_ms_0|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_ms_0|data_out[6] .is_wysiwyg = "true";
defparam \plat|segm_ms_0|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N47
dffeas \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_ms_0|data_out [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y14_N19
dffeas \plat|segm_s_0|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_s_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_s_0|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_s_0|data_out[6] .is_wysiwyg = "true";
defparam \plat|segm_s_0|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[6]~feeder (
// Equation(s):
// \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[6]~feeder_combout  = ( \plat|segm_s_0|data_out [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|segm_s_0|data_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[6]~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N40
dffeas \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[6]~8 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[6]~8_combout  = ( \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [6] & ( \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [6] & ( 
// (\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [6] & ( 
// \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [6] & ( \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0] ) ) ) # ( \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [6] & ( 
// !\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [6] & ( \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0] ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [6]),
	.dataf(!\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[6]~8 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[6]~8 .lut_mask = 64'h000033330F0F3F3F;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[6] (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data [6] = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [6] & ( (((\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [6])) 
// # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|rsp_mux|src_data[6]~8_combout ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [6] & ( 
// ((\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [6])) # (\plat|mm_interconnect_0|rsp_mux|src_data[6]~8_combout ) ) )

	.dataa(!\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [6]),
	.datac(!\plat|mm_interconnect_0|rsp_mux|src_data[6]~8_combout ),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[6] .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[6] .lut_mask = 64'h1F1F1F1F1FFF1FFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N26
dffeas \plat|cpu_0|cpu|av_ld_byte0_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_data [6]),
	.asdata(\plat|cpu_0|cpu|av_ld_byte1_data [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|cpu_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte0_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte0_data[6] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte0_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N9
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[6]~5 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[6]~5_combout  = ( \plat|cpu_0|cpu|av_ld_byte0_data [6] & ( ((!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & \plat|cpu_0|cpu|W_alu_result [6]))) # (\plat|cpu_0|cpu|R_ctrl_ld~q ) ) ) # ( 
// !\plat|cpu_0|cpu|av_ld_byte0_data [6] & ( (!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (!\plat|cpu_0|cpu|R_ctrl_ld~q  & \plat|cpu_0|cpu|W_alu_result [6]))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datad(!\plat|cpu_0|cpu|W_alu_result [6]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|av_ld_byte0_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[6]~5 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[6]~5 .lut_mask = 64'h008000800F8F0F8F;
defparam \plat|cpu_0|cpu|W_rf_wr_data[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N57
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src1[6]~2 (
// Equation(s):
// \plat|cpu_0|cpu|R_src1[6]~2_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] & ( \plat|cpu_0|cpu|R_src1~0_combout  & ( \plat|cpu_0|cpu|Add0~1_sumout  ) ) ) # ( 
// !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] & ( \plat|cpu_0|cpu|R_src1~0_combout  & ( \plat|cpu_0|cpu|Add0~1_sumout  ) ) ) # ( 
// \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] & ( !\plat|cpu_0|cpu|R_src1~0_combout  & ( (!\plat|cpu_0|cpu|R_src1~1_combout ) # (\plat|cpu_0|cpu|D_iw [10]) ) ) ) # ( 
// !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] & ( !\plat|cpu_0|cpu|R_src1~0_combout  & ( (\plat|cpu_0|cpu|R_src1~1_combout  & \plat|cpu_0|cpu|D_iw [10]) ) ) )

	.dataa(!\plat|cpu_0|cpu|R_src1~1_combout ),
	.datab(!\plat|cpu_0|cpu|D_iw [10]),
	.datac(!\plat|cpu_0|cpu|Add0~1_sumout ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6]),
	.dataf(!\plat|cpu_0|cpu|R_src1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src1[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src1[6]~2 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src1[6]~2 .lut_mask = 64'h1111BBBB0F0F0F0F;
defparam \plat|cpu_0|cpu|R_src1[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N58
dffeas \plat|cpu_0|cpu|E_src1[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src1[6]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[6] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N52
dffeas \plat|cpu_0|cpu|E_shift_rot_result[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[6]~0_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[6] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N15
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[5]~9 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[5]~9_combout  = (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & ((\plat|cpu_0|cpu|E_shift_rot_result [4]))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & (\plat|cpu_0|cpu|E_shift_rot_result [6]))

	.dataa(!\plat|cpu_0|cpu|E_shift_rot_result [6]),
	.datab(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[5]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[5]~9 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[5]~9 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[5]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N16
dffeas \plat|cpu_0|cpu|E_shift_rot_result[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[5]~9_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[5] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N51
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[6]~0 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[6]~0_combout  = ( \plat|cpu_0|cpu|E_shift_rot_result [7] & ( (\plat|cpu_0|cpu|E_shift_rot_result [5]) # (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_result [7] & ( 
// (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu_0|cpu|E_shift_rot_result [5]) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_shift_rot_result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[6]~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[6]~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N53
dffeas \plat|cpu_0|cpu|E_shift_rot_result[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[6]~0_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[6]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N3
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[6]~0 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[6]~0_combout  = ( \plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|E_src2 [6] & ((\plat|cpu_0|cpu|E_src1 [6]))) # (\plat|cpu_0|cpu|E_src2 [6] & ((!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ) # 
// (!\plat|cpu_0|cpu|E_src1 [6]))) ) ) # ( !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q  & (!\plat|cpu_0|cpu|E_src2 [6] & !\plat|cpu_0|cpu|E_src1 [6])) # (\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q  & 
// (\plat|cpu_0|cpu|E_src2 [6] & \plat|cpu_0|cpu|E_src1 [6])) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|E_src2 [6]),
	.datad(!\plat|cpu_0|cpu|E_src1 [6]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[6]~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[6]~0 .lut_mask = 64'hC003C0030FFC0FFC;
defparam \plat|cpu_0|cpu|E_logic_result[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N21
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[6]~0 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[6]~0_combout  = ( \plat|cpu_0|cpu|E_logic_result[6]~0_combout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu_0|cpu|Add2~1_sumout )) # (\plat|cpu_0|cpu|R_ctrl_logic~q ))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu_0|cpu|E_shift_rot_result[6]~DUPLICATE_q )))) ) ) # ( !\plat|cpu_0|cpu|E_logic_result[6]~0_combout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (!\plat|cpu_0|cpu|R_ctrl_logic~q  & (\plat|cpu_0|cpu|Add2~1_sumout ))) # 
// (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu_0|cpu|E_shift_rot_result[6]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu_0|cpu|Add2~1_sumout ),
	.datac(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datad(!\plat|cpu_0|cpu|E_shift_rot_result[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_logic_result[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[6]~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[6]~0 .lut_mask = 64'h202F202F707F707F;
defparam \plat|cpu_0|cpu|E_alu_result[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N22
dffeas \plat|cpu_0|cpu|W_alu_result[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[6]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[6]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal1~1 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal1~1_combout  = ( \plat|mm_interconnect_0|router|Equal0~0_combout  & ( (!\plat|cpu_0|cpu|W_alu_result[6]~DUPLICATE_q  & (\plat|mm_interconnect_0|router|Equal1~0_combout  & \plat|mm_interconnect_0|router|Equal0~1_combout 
// )) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|W_alu_result[6]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datad(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal1~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal1~1 .lut_mask = 64'h00000000000C000C;
defparam \plat|mm_interconnect_0|router|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N57
cyclonev_lcell_comb \plat|segm_min_0|always0~1 (
// Equation(s):
// \plat|segm_min_0|always0~1_combout  = ( \plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout  & ( \plat|mm_interconnect_0|router|Equal1~1_combout  & ( (!\plat|button_0|read_mux_out~0_combout  & 
// (!\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & \plat|segm_min_0|always0~0_combout )) ) ) )

	.dataa(!\plat|button_0|read_mux_out~0_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\plat|segm_min_0|always0~0_combout ),
	.datae(!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|segm_min_0|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|segm_min_0|always0~1 .extended_lut = "off";
defparam \plat|segm_min_0|always0~1 .lut_mask = 64'h00000000000000A0;
defparam \plat|segm_min_0|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y11_N58
dffeas \plat|segm_min_0|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_min_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_min_0|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_min_0|data_out[5] .is_wysiwyg = "true";
defparam \plat|segm_min_0|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y13_N4
dffeas \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_min_0|data_out [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y12_N2
dffeas \plat|segm_ms_0|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_ms_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_ms_0|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_ms_0|data_out[5] .is_wysiwyg = "true";
defparam \plat|segm_ms_0|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N32
dffeas \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_ms_0|data_out [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N48
cyclonev_lcell_comb \plat|segm_s_0|data_out[5]~feeder (
// Equation(s):
// \plat|segm_s_0|data_out[5]~feeder_combout  = ( \plat|cpu_0|cpu|d_writedata [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|d_writedata [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|segm_s_0|data_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|segm_s_0|data_out[5]~feeder .extended_lut = "off";
defparam \plat|segm_s_0|data_out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|segm_s_0|data_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N49
dffeas \plat|segm_s_0|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|segm_s_0|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|segm_s_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_s_0|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_s_0|data_out[5] .is_wysiwyg = "true";
defparam \plat|segm_s_0|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y14_N40
dffeas \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_s_0|data_out [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[5]~7 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[5]~7_combout  = ( \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [5] & ( ((\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [5])) # (\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]) ) ) # ( !\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [5] & ( 
// (\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [5]) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [5]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[5]~7 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[5]~7 .lut_mask = 64'h000F000F333F333F;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu_0|cpu|d_writedata [5],\plat|cpu_0|cpu|d_writedata [4]}),
	.portaaddr({\plat|cpu_0|cpu|W_alu_result [13],\plat|cpu_0|cpu|W_alu_result [12],\plat|cpu_0|cpu|W_alu_result [11],\plat|cpu_0|cpu|W_alu_result [10],\plat|cpu_0|cpu|W_alu_result [9],\plat|cpu_0|cpu|W_alu_result [8],\plat|cpu_0|cpu|W_alu_result[7]~DUPLICATE_q ,
\plat|cpu_0|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu_0|cpu|W_alu_result [5],\plat|cpu_0|cpu|W_alu_result [4],\plat|cpu_0|cpu|W_alu_result [3],\plat|cpu_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu_0|cpu|d_byteenable [0]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .init_file = "platform_RAM_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .logical_ram_name = "platform:plat|platform_RAM_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[5] (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data [5] = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [5] & ( (((\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [5] & \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0])) 
// # (\plat|mm_interconnect_0|rsp_mux|src_data[5]~7_combout )) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [5] & ( 
// ((\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [5] & \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|rsp_mux|src_data[5]~7_combout ) ) )

	.dataa(!\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [5]),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|rsp_mux|src_data[5]~7_combout ),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[5] .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[5] .lut_mask = 64'h05FF05FF37FF37FF;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y14_N55
dffeas \plat|cpu_0|cpu|av_ld_byte0_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_data [5]),
	.asdata(\plat|cpu_0|cpu|av_ld_byte1_data [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|cpu_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte0_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte0_data[5] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte0_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N48
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[5]~4 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[5]~4_combout  = ( \plat|cpu_0|cpu|av_ld_byte0_data [5] & ( ((!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & \plat|cpu_0|cpu|W_alu_result [5]))) # (\plat|cpu_0|cpu|R_ctrl_ld~q ) ) ) # ( 
// !\plat|cpu_0|cpu|av_ld_byte0_data [5] & ( (!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (\plat|cpu_0|cpu|W_alu_result [5] & !\plat|cpu_0|cpu|R_ctrl_ld~q ))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|W_alu_result [5]),
	.datad(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|av_ld_byte0_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[5]~4 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[5]~4 .lut_mask = 64'h0800080008FF08FF;
defparam \plat|cpu_0|cpu|W_rf_wr_data[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N57
cyclonev_lcell_comb \plat|cpu_0|cpu|d_writedata[4]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|d_writedata[4]~feeder_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|d_writedata[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[4]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|d_writedata[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu_0|cpu|d_writedata[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y11_N59
dffeas \plat|cpu_0|cpu|d_writedata[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|d_writedata[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[4] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y12_N29
dffeas \plat|segm_min_0|data_out[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_min_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_min_0|data_out[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_min_0|data_out[4]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|segm_min_0|data_out[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y12_N40
dffeas \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_min_0|data_out[4]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y12_N13
dffeas \plat|segm_ms_0|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_ms_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_ms_0|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_ms_0|data_out[4] .is_wysiwyg = "true";
defparam \plat|segm_ms_0|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N17
dffeas \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_ms_0|data_out [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N9
cyclonev_lcell_comb \plat|segm_s_0|data_out[4]~feeder (
// Equation(s):
// \plat|segm_s_0|data_out[4]~feeder_combout  = ( \plat|cpu_0|cpu|d_writedata [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|d_writedata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|segm_s_0|data_out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|segm_s_0|data_out[4]~feeder .extended_lut = "off";
defparam \plat|segm_s_0|data_out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|segm_s_0|data_out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N10
dffeas \plat|segm_s_0|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|segm_s_0|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|segm_s_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_s_0|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_s_0|data_out[4] .is_wysiwyg = "true";
defparam \plat|segm_s_0|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N8
dffeas \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_s_0|data_out [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[4]~6 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[4]~6_combout  = ( \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [4] & ( ((\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [4])) # (\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]) ) ) # ( !\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [4] & ( 
// (\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [4]) ) )

	.dataa(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [4]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[4]~6 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[4]~6 .lut_mask = 64'h005500550F5F0F5F;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[4] (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data [4] = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [4] & ( \plat|mm_interconnect_0|rsp_mux|src_data[4]~6_combout  ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [4] & ( 
// \plat|mm_interconnect_0|rsp_mux|src_data[4]~6_combout  ) ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [4] & ( !\plat|mm_interconnect_0|rsp_mux|src_data[4]~6_combout  & ( ((\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [4] & 
// \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [4] & ( 
// !\plat|mm_interconnect_0|rsp_mux|src_data[4]~6_combout  & ( (\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [4] & \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [4]),
	.datab(!\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [4]),
	.dataf(!\plat|mm_interconnect_0|rsp_mux|src_data[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[4] .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[4] .lut_mask = 64'h111111FFFFFFFFFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y14_N25
dffeas \plat|cpu_0|cpu|av_ld_byte0_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_data [4]),
	.asdata(\plat|cpu_0|cpu|av_ld_byte1_data [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|cpu_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte0_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte0_data[4] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte0_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N27
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[4]~3 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[4]~3_combout  = ( \plat|cpu_0|cpu|W_alu_result[4]~DUPLICATE_q  & ( \plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (\plat|cpu_0|cpu|R_ctrl_ld~q  & \plat|cpu_0|cpu|av_ld_byte0_data [4]) ) ) ) # ( 
// !\plat|cpu_0|cpu|W_alu_result[4]~DUPLICATE_q  & ( \plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (\plat|cpu_0|cpu|R_ctrl_ld~q  & \plat|cpu_0|cpu|av_ld_byte0_data [4]) ) ) ) # ( \plat|cpu_0|cpu|W_alu_result[4]~DUPLICATE_q  & ( 
// !\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|R_ctrl_ld~q  & (!\plat|cpu_0|cpu|R_ctrl_br_cmp~q )) # (\plat|cpu_0|cpu|R_ctrl_ld~q  & ((\plat|cpu_0|cpu|av_ld_byte0_data [4]))) ) ) ) # ( !\plat|cpu_0|cpu|W_alu_result[4]~DUPLICATE_q  & 
// ( !\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (\plat|cpu_0|cpu|R_ctrl_ld~q  & \plat|cpu_0|cpu|av_ld_byte0_data [4]) ) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datad(!\plat|cpu_0|cpu|av_ld_byte0_data [4]),
	.datae(!\plat|cpu_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.dataf(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[4]~3 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[4]~3 .lut_mask = 64'h000FA0AF000F000F;
defparam \plat|cpu_0|cpu|W_rf_wr_data[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N51
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src2_hi[4]~0 (
// Equation(s):
// \plat|cpu_0|cpu|R_src2_hi[4]~0_combout  = ( \plat|cpu_0|cpu|D_iw [10] & ( ((!\plat|cpu_0|cpu|R_src2_use_imm~q  & ((\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]))) # (\plat|cpu_0|cpu|R_src2_use_imm~q  & 
// (\plat|cpu_0|cpu|D_iw [21]))) # (\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\plat|cpu_0|cpu|D_iw [10] & ( (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & ((!\plat|cpu_0|cpu|R_src2_use_imm~q  & 
// ((\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]))) # (\plat|cpu_0|cpu|R_src2_use_imm~q  & (\plat|cpu_0|cpu|D_iw [21])))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|cpu_0|cpu|D_iw [21]),
	.datac(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.datad(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_iw [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src2_hi[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src2_hi[4]~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src2_hi[4]~0 .lut_mask = 64'h02A202A257F757F7;
defparam \plat|cpu_0|cpu|R_src2_hi[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y10_N52
dffeas \plat|cpu_0|cpu|E_src2[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src2_hi[4]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[20] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N0
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[20]~15 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[20]~15_combout  = (!\plat|cpu_0|cpu|E_src2 [20] & ((!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu_0|cpu|R_logic_op [0] & !\plat|cpu_0|cpu|E_src1 [20])) # (\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & 
// ((\plat|cpu_0|cpu|E_src1 [20]))))) # (\plat|cpu_0|cpu|E_src2 [20] & (!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu_0|cpu|R_logic_op [0]) # (!\plat|cpu_0|cpu|E_src1 [20])))))

	.dataa(!\plat|cpu_0|cpu|E_src2 [20]),
	.datab(!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|R_logic_op [0]),
	.datad(!\plat|cpu_0|cpu|E_src1 [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[20]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[20]~15 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[20]~15 .lut_mask = 64'h9136913691369136;
defparam \plat|cpu_0|cpu|E_logic_result[20]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal127~0 (
// Equation(s):
// \plat|cpu_0|cpu|Equal127~0_combout  = ( !\plat|cpu_0|cpu|E_logic_result[17]~19_combout  & ( (!\plat|cpu_0|cpu|E_logic_result[18]~18_combout  & (!\plat|cpu_0|cpu|E_logic_result[16]~20_combout  & !\plat|cpu_0|cpu|E_logic_result[19]~17_combout )) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|E_logic_result[18]~18_combout ),
	.datac(!\plat|cpu_0|cpu|E_logic_result[16]~20_combout ),
	.datad(!\plat|cpu_0|cpu|E_logic_result[19]~17_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_logic_result[17]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal127~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal127~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal127~0 .lut_mask = 64'hC000C00000000000;
defparam \plat|cpu_0|cpu|Equal127~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N30
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal127~1 (
// Equation(s):
// \plat|cpu_0|cpu|Equal127~1_combout  = ( \plat|cpu_0|cpu|Equal127~0_combout  & ( !\plat|cpu_0|cpu|E_logic_result[31]~16_combout  & ( (!\plat|cpu_0|cpu|E_logic_result[20]~15_combout  & (!\plat|cpu_0|cpu|E_logic_result[15]~13_combout  & 
// !\plat|cpu_0|cpu|E_logic_result[1]~14_combout )) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|E_logic_result[20]~15_combout ),
	.datac(!\plat|cpu_0|cpu|E_logic_result[15]~13_combout ),
	.datad(!\plat|cpu_0|cpu|E_logic_result[1]~14_combout ),
	.datae(!\plat|cpu_0|cpu|Equal127~0_combout ),
	.dataf(!\plat|cpu_0|cpu|E_logic_result[31]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal127~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal127~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal127~1 .lut_mask = 64'h0000C00000000000;
defparam \plat|cpu_0|cpu|Equal127~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[2]~11 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[2]~11_combout  = ( \plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & (\plat|cpu_0|cpu|E_src2 [2] & \plat|cpu_0|cpu|E_src1 [2])) # (\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & 
// (!\plat|cpu_0|cpu|E_src2 [2] $ (!\plat|cpu_0|cpu|E_src1 [2]))) ) ) # ( !\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((\plat|cpu_0|cpu|E_src1 [2]) # (\plat|cpu_0|cpu|E_src2 [2]))) ) )

	.dataa(!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_src2 [2]),
	.datad(!\plat|cpu_0|cpu|E_src1 [2]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[2]~11 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[2]~11 .lut_mask = 64'hA555A555055A055A;
defparam \plat|cpu_0|cpu|E_logic_result[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N39
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[4]~10 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[4]~10_combout  = ( \plat|cpu_0|cpu|E_src1 [4] & ( !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|cpu_0|cpu|E_src2 [4]))) ) ) # ( !\plat|cpu_0|cpu|E_src1 [4] & ( 
// (!\plat|cpu_0|cpu|E_src2 [4] & (!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q )) # (\plat|cpu_0|cpu|E_src2 [4] & ((\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|E_src2 [4]),
	.datad(!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_src1 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[4]~10 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[4]~10 .lut_mask = 64'hC00FC00F03FC03FC;
defparam \plat|cpu_0|cpu|E_logic_result[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N30
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal127~2 (
// Equation(s):
// \plat|cpu_0|cpu|Equal127~2_combout  = ( !\plat|cpu_0|cpu|E_logic_result[9]~1_combout  & ( !\plat|cpu_0|cpu|E_logic_result[10]~5_combout  & ( (!\plat|cpu_0|cpu|E_logic_result[6]~0_combout  & (!\plat|cpu_0|cpu|E_logic_result[14]~2_combout  & 
// (!\plat|cpu_0|cpu|E_logic_result[12]~3_combout  & !\plat|cpu_0|cpu|E_logic_result[11]~4_combout ))) ) ) )

	.dataa(!\plat|cpu_0|cpu|E_logic_result[6]~0_combout ),
	.datab(!\plat|cpu_0|cpu|E_logic_result[14]~2_combout ),
	.datac(!\plat|cpu_0|cpu|E_logic_result[12]~3_combout ),
	.datad(!\plat|cpu_0|cpu|E_logic_result[11]~4_combout ),
	.datae(!\plat|cpu_0|cpu|E_logic_result[9]~1_combout ),
	.dataf(!\plat|cpu_0|cpu|E_logic_result[10]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal127~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal127~2 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal127~2 .lut_mask = 64'h8000000000000000;
defparam \plat|cpu_0|cpu|Equal127~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N15
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal127~3 (
// Equation(s):
// \plat|cpu_0|cpu|Equal127~3_combout  = ( !\plat|cpu_0|cpu|E_logic_result[7]~7_combout  & ( (!\plat|cpu_0|cpu|E_logic_result[5]~9_combout  & (\plat|cpu_0|cpu|Equal127~2_combout  & (!\plat|cpu_0|cpu|E_logic_result[8]~6_combout  & 
// !\plat|cpu_0|cpu|E_logic_result[13]~8_combout ))) ) )

	.dataa(!\plat|cpu_0|cpu|E_logic_result[5]~9_combout ),
	.datab(!\plat|cpu_0|cpu|Equal127~2_combout ),
	.datac(!\plat|cpu_0|cpu|E_logic_result[8]~6_combout ),
	.datad(!\plat|cpu_0|cpu|E_logic_result[13]~8_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_logic_result[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal127~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal127~3 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal127~3 .lut_mask = 64'h2000200000000000;
defparam \plat|cpu_0|cpu|Equal127~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N29
dffeas \plat|cpu_0|cpu|E_src2[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src2_lo[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[3]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N30
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[3]~12 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[3]~12_combout  = ( \plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|E_src2[3]~DUPLICATE_q  & (\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & \plat|cpu_0|cpu|E_src1[3]~DUPLICATE_q )) # 
// (\plat|cpu_0|cpu|E_src2[3]~DUPLICATE_q  & (!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (!\plat|cpu_0|cpu|E_src1[3]~DUPLICATE_q ))) ) ) # ( !\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  $ 
// (((\plat|cpu_0|cpu|E_src1[3]~DUPLICATE_q ) # (\plat|cpu_0|cpu|E_src2[3]~DUPLICATE_q ))) ) )

	.dataa(!\plat|cpu_0|cpu|E_src2[3]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|E_src1[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[3]~12 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[3]~12 .lut_mask = 64'h9393939316161616;
defparam \plat|cpu_0|cpu|E_logic_result[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N9
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal127~5 (
// Equation(s):
// \plat|cpu_0|cpu|Equal127~5_combout  = ( !\plat|cpu_0|cpu|E_logic_result[0]~29_combout  & ( (!\plat|cpu_0|cpu|E_logic_result[30]~30_combout  & (!\plat|cpu_0|cpu|E_logic_result[29]~31_combout  & !\plat|cpu_0|cpu|E_logic_result[3]~12_combout )) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|E_logic_result[30]~30_combout ),
	.datac(!\plat|cpu_0|cpu|E_logic_result[29]~31_combout ),
	.datad(!\plat|cpu_0|cpu|E_logic_result[3]~12_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_logic_result[0]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal127~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal127~5 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal127~5 .lut_mask = 64'hC000C00000000000;
defparam \plat|cpu_0|cpu|Equal127~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N42
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal127~4 (
// Equation(s):
// \plat|cpu_0|cpu|Equal127~4_combout  = ( !\plat|cpu_0|cpu|E_logic_result[25]~28_combout  & ( !\plat|cpu_0|cpu|E_logic_result[26]~27_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_logic_result[26]~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_logic_result[25]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal127~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal127~4 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal127~4 .lut_mask = 64'hF0F0F0F000000000;
defparam \plat|cpu_0|cpu|Equal127~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal127~6 (
// Equation(s):
// \plat|cpu_0|cpu|Equal127~6_combout  = ( !\plat|cpu_0|cpu|E_logic_result[28]~23_combout  & ( \plat|cpu_0|cpu|Equal127~4_combout  & ( (!\plat|cpu_0|cpu|E_logic_result[23]~26_combout  & (\plat|cpu_0|cpu|Equal127~5_combout  & 
// (!\plat|cpu_0|cpu|E_logic_result[24]~25_combout  & !\plat|cpu_0|cpu|E_logic_result[27]~24_combout ))) ) ) )

	.dataa(!\plat|cpu_0|cpu|E_logic_result[23]~26_combout ),
	.datab(!\plat|cpu_0|cpu|Equal127~5_combout ),
	.datac(!\plat|cpu_0|cpu|E_logic_result[24]~25_combout ),
	.datad(!\plat|cpu_0|cpu|E_logic_result[27]~24_combout ),
	.datae(!\plat|cpu_0|cpu|E_logic_result[28]~23_combout ),
	.dataf(!\plat|cpu_0|cpu|Equal127~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal127~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal127~6 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal127~6 .lut_mask = 64'h0000000020000000;
defparam \plat|cpu_0|cpu|Equal127~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N3
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal127~7 (
// Equation(s):
// \plat|cpu_0|cpu|Equal127~7_combout  = ( \plat|cpu_0|cpu|Equal127~3_combout  & ( \plat|cpu_0|cpu|Equal127~6_combout  & ( (!\plat|cpu_0|cpu|E_logic_result[2]~11_combout  & (!\plat|cpu_0|cpu|E_logic_result[22]~21_combout  & 
// (!\plat|cpu_0|cpu|E_logic_result[21]~22_combout  & !\plat|cpu_0|cpu|E_logic_result[4]~10_combout ))) ) ) )

	.dataa(!\plat|cpu_0|cpu|E_logic_result[2]~11_combout ),
	.datab(!\plat|cpu_0|cpu|E_logic_result[22]~21_combout ),
	.datac(!\plat|cpu_0|cpu|E_logic_result[21]~22_combout ),
	.datad(!\plat|cpu_0|cpu|E_logic_result[4]~10_combout ),
	.datae(!\plat|cpu_0|cpu|Equal127~3_combout ),
	.dataf(!\plat|cpu_0|cpu|Equal127~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal127~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal127~7 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal127~7 .lut_mask = 64'h0000000000008000;
defparam \plat|cpu_0|cpu|Equal127~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N39
cyclonev_lcell_comb \plat|cpu_0|cpu|Add2~57 (
// Equation(s):
// \plat|cpu_0|cpu|Add2~57_sumout  = SUM(( \plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q  ) + ( GND ) + ( \plat|cpu_0|cpu|Add2~66  ))

	.dataa(!\plat|cpu_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu_0|cpu|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu_0|cpu|Add2~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add2~57 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add2~57 .lut_mask = 64'h0000FFFF00005555;
defparam \plat|cpu_0|cpu|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N21
cyclonev_lcell_comb \plat|cpu_0|cpu|E_cmp_result~0 (
// Equation(s):
// \plat|cpu_0|cpu|E_cmp_result~0_combout  = ( \plat|cpu_0|cpu|Equal127~7_combout  & ( \plat|cpu_0|cpu|Add2~57_sumout  & ( (!\plat|cpu_0|cpu|Equal127~1_combout  & (\plat|cpu_0|cpu|R_compare_op [1])) # (\plat|cpu_0|cpu|Equal127~1_combout  & 
// ((!\plat|cpu_0|cpu|R_compare_op [0]))) ) ) ) # ( !\plat|cpu_0|cpu|Equal127~7_combout  & ( \plat|cpu_0|cpu|Add2~57_sumout  & ( \plat|cpu_0|cpu|R_compare_op [1] ) ) ) # ( \plat|cpu_0|cpu|Equal127~7_combout  & ( !\plat|cpu_0|cpu|Add2~57_sumout  & ( 
// (!\plat|cpu_0|cpu|Equal127~1_combout  & ((\plat|cpu_0|cpu|R_compare_op [0]))) # (\plat|cpu_0|cpu|Equal127~1_combout  & (!\plat|cpu_0|cpu|R_compare_op [1])) ) ) ) # ( !\plat|cpu_0|cpu|Equal127~7_combout  & ( !\plat|cpu_0|cpu|Add2~57_sumout  & ( 
// \plat|cpu_0|cpu|R_compare_op [0] ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|R_compare_op [1]),
	.datac(!\plat|cpu_0|cpu|R_compare_op [0]),
	.datad(!\plat|cpu_0|cpu|Equal127~1_combout ),
	.datae(!\plat|cpu_0|cpu|Equal127~7_combout ),
	.dataf(!\plat|cpu_0|cpu|Add2~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_cmp_result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_cmp_result~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_cmp_result~0 .lut_mask = 64'h0F0F0FCC333333F0;
defparam \plat|cpu_0|cpu|E_cmp_result~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N23
dffeas \plat|cpu_0|cpu|W_cmp_result~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_cmp_result~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_cmp_result~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_cmp_result~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_cmp_result~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N30
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal62~9 (
// Equation(s):
// \plat|cpu_0|cpu|Equal62~9_combout  = ( \plat|cpu_0|cpu|D_iw [15] & ( !\plat|cpu_0|cpu|D_iw [16] & ( (\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw [11] & (\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & !\plat|cpu_0|cpu|D_iw [12]))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw [11]),
	.datac(!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw [12]),
	.datae(!\plat|cpu_0|cpu|D_iw [15]),
	.dataf(!\plat|cpu_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal62~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal62~9 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal62~9 .lut_mask = 64'h0000010000000000;
defparam \plat|cpu_0|cpu|Equal62~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N18
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_uncond_cti_non_br~0 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_uncond_cti_non_br~0_combout  = ( !\plat|cpu_0|cpu|Equal62~11_combout  & ( (!\plat|cpu_0|cpu|Equal62~9_combout  & !\plat|cpu_0|cpu|Equal62~10_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|Equal62~9_combout ),
	.datad(!\plat|cpu_0|cpu|Equal62~10_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Equal62~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_uncond_cti_non_br~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_uncond_cti_non_br~0 .lut_mask = 64'hF000F00000000000;
defparam \plat|cpu_0|cpu|D_ctrl_uncond_cti_non_br~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N42
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_uncond_cti_non_br~1 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_uncond_cti_non_br~1_combout  = ( \plat|cpu_0|cpu|D_ctrl_jmp_direct~0_combout  ) # ( !\plat|cpu_0|cpu|D_ctrl_jmp_direct~0_combout  & ( (\plat|cpu_0|cpu|Equal0~0_combout  & (((!\plat|cpu_0|cpu|D_ctrl_uncond_cti_non_br~0_combout ) # 
// (\plat|cpu_0|cpu|Equal62~12_combout )) # (\plat|cpu_0|cpu|Equal62~13_combout ))) ) )

	.dataa(!\plat|cpu_0|cpu|Equal0~0_combout ),
	.datab(!\plat|cpu_0|cpu|Equal62~13_combout ),
	.datac(!\plat|cpu_0|cpu|Equal62~12_combout ),
	.datad(!\plat|cpu_0|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_ctrl_jmp_direct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_uncond_cti_non_br~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_uncond_cti_non_br~1 .lut_mask = 64'h55155515FFFFFFFF;
defparam \plat|cpu_0|cpu|D_ctrl_uncond_cti_non_br~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N43
dffeas \plat|cpu_0|cpu|R_ctrl_uncond_cti_non_br (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_ctrl_uncond_cti_non_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_uncond_cti_non_br .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_ctrl_uncond_cti_non_br .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N3
cyclonev_lcell_comb \plat|cpu_0|cpu|F_pc_sel_nxt~0 (
// Equation(s):
// \plat|cpu_0|cpu|F_pc_sel_nxt~0_combout  = ( \plat|cpu_0|cpu|W_cmp_result~DUPLICATE_q  & ( !\plat|cpu_0|cpu|R_ctrl_uncond_cti_non_br~q  & ( (!\plat|cpu_0|cpu|R_ctrl_br~q  & !\plat|cpu_0|cpu|R_ctrl_br_uncond~q ) ) ) ) # ( 
// !\plat|cpu_0|cpu|W_cmp_result~DUPLICATE_q  & ( !\plat|cpu_0|cpu|R_ctrl_uncond_cti_non_br~q  & ( !\plat|cpu_0|cpu|R_ctrl_br_uncond~q  ) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_br~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_br_uncond~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|W_cmp_result~DUPLICATE_q ),
	.dataf(!\plat|cpu_0|cpu|R_ctrl_uncond_cti_non_br~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_pc_sel_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc_sel_nxt~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_pc_sel_nxt~0 .lut_mask = 64'hCCCC888800000000;
defparam \plat|cpu_0|cpu|F_pc_sel_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N51
cyclonev_lcell_comb \plat|cpu_0|cpu|F_pc_sel_nxt.10~1 (
// Equation(s):
// \plat|cpu_0|cpu|F_pc_sel_nxt.10~1_combout  = ( \plat|cpu_0|cpu|F_pc_sel_nxt~0_combout  ) # ( !\plat|cpu_0|cpu|F_pc_sel_nxt~0_combout  & ( !\plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|F_pc_sel_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc_sel_nxt.10~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_pc_sel_nxt.10~1 .lut_mask = 64'hFF00FF00FFFFFFFF;
defparam \plat|cpu_0|cpu|F_pc_sel_nxt.10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y9_N59
dffeas \plat|cpu_0|cpu|F_pc[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_pc[1]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|Add0~49_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|F_pc[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|F_pc[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N21
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src1[3]~14 (
// Equation(s):
// \plat|cpu_0|cpu|R_src1[3]~14_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( \plat|cpu_0|cpu|R_src1~0_combout  & ( \plat|cpu_0|cpu|Add0~49_sumout  ) ) ) # ( 
// !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( \plat|cpu_0|cpu|R_src1~0_combout  & ( \plat|cpu_0|cpu|Add0~49_sumout  ) ) ) # ( 
// \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( !\plat|cpu_0|cpu|R_src1~0_combout  & ( (!\plat|cpu_0|cpu|R_src1~1_combout ) # (\plat|cpu_0|cpu|D_iw [7]) ) ) ) # ( 
// !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( !\plat|cpu_0|cpu|R_src1~0_combout  & ( (\plat|cpu_0|cpu|D_iw [7] & \plat|cpu_0|cpu|R_src1~1_combout ) ) ) )

	.dataa(!\plat|cpu_0|cpu|Add0~49_sumout ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|D_iw [7]),
	.datad(!\plat|cpu_0|cpu|R_src1~1_combout ),
	.datae(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3]),
	.dataf(!\plat|cpu_0|cpu|R_src1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src1[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src1[3]~14 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src1[3]~14 .lut_mask = 64'h000FFF0F55555555;
defparam \plat|cpu_0|cpu|R_src1[3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N23
dffeas \plat|cpu_0|cpu|E_src1[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src1[3]~14_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[3]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N8
dffeas \plat|cpu_0|cpu|E_shift_rot_result[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[3]~12_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1[3]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[3]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N9
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[2]~11 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[2]~11_combout  = ( \plat|cpu_0|cpu|E_shift_rot_result [1] & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu_0|cpu|E_shift_rot_result[3]~DUPLICATE_q ) ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_result [1] & ( 
// (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu_0|cpu|E_shift_rot_result[3]~DUPLICATE_q ) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_shift_rot_result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[2]~11 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[2]~11 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N11
dffeas \plat|cpu_0|cpu|E_shift_rot_result[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[2]~11_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[2] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N6
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[3]~12 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[3]~12_combout  = ( \plat|cpu_0|cpu|E_shift_rot_result [4] & ( (\plat|cpu_0|cpu|E_shift_rot_result [2]) # (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_result [4] & ( 
// (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu_0|cpu|E_shift_rot_result [2]) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\plat|cpu_0|cpu|E_shift_rot_result [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_shift_rot_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[3]~12 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[3]~12 .lut_mask = 64'h2222222277777777;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N7
dffeas \plat|cpu_0|cpu|E_shift_rot_result[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[3]~12_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1[3]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[3] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_result_nxt[4]~10 (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_result_nxt[4]~10_combout  = ( \plat|cpu_0|cpu|E_shift_rot_result [5] & ( (\plat|cpu_0|cpu|E_shift_rot_result [3]) # (\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_result [5] & ( 
// (!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu_0|cpu|E_shift_rot_result [3]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|E_shift_rot_result [3]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_shift_rot_result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_result_nxt[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[4]~10 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[4]~10 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \plat|cpu_0|cpu|E_shift_rot_result_nxt[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N14
dffeas \plat|cpu_0|cpu|E_shift_rot_result[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[4]~10_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[4] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N51
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[4]~11 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[4]~11_combout  = ( \plat|cpu_0|cpu|Add2~41_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu_0|cpu|R_ctrl_logic~q ) # ((\plat|cpu_0|cpu|E_logic_result[4]~10_combout )))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu_0|cpu|E_shift_rot_result [4])))) ) ) # ( !\plat|cpu_0|cpu|Add2~41_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (\plat|cpu_0|cpu|R_ctrl_logic~q  & ((\plat|cpu_0|cpu|E_logic_result[4]~10_combout )))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q 
//  & (((\plat|cpu_0|cpu|E_shift_rot_result [4])))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_result [4]),
	.datad(!\plat|cpu_0|cpu|E_logic_result[4]~10_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[4]~11 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[4]~11 .lut_mask = 64'h034703478BCF8BCF;
defparam \plat|cpu_0|cpu|E_alu_result[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N52
dffeas \plat|cpu_0|cpu|W_alu_result[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[4]~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[4] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|router|Equal0~3_combout  & ( (!\plat|cpu_0|cpu|W_alu_result [4] & 
// (\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_waitrequest_generated~0_combout  & (\plat|mm_interconnect_0|router|Equal4~0_combout  & \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ))) ) )

	.dataa(!\plat|cpu_0|cpu|W_alu_result [4]),
	.datab(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_waitrequest_generated~0_combout ),
	.datac(!\plat|mm_interconnect_0|router|Equal4~0_combout ),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000000020002;
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used [0] ) ) # ( 
// !\plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used [1] & ( ((!\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used [0])) # 
// (\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg~0_combout ) ) )

	.dataa(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h55F555F500FF00FF;
defparam \plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N41
dffeas \plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used [0] & ( (!\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0] & 
// ((\plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used [1]) # (\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg~0_combout ))) ) ) # ( !\plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used [0] & ( 
// \plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used [1] ) )

	.dataa(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00FF00FF44CC44CC;
defparam \plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N37
dffeas \plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg~1_combout  = ( \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg~0_combout  & ( !\plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h00000000FF00FF00;
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N59
dffeas \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y11_N5
dffeas \plat|cpu_0|cpu|d_writedata[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[3] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N15
cyclonev_lcell_comb \plat|segm_ms_0|data_out[3]~feeder (
// Equation(s):
// \plat|segm_ms_0|data_out[3]~feeder_combout  = \plat|cpu_0|cpu|d_writedata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|d_writedata [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|segm_ms_0|data_out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|segm_ms_0|data_out[3]~feeder .extended_lut = "off";
defparam \plat|segm_ms_0|data_out[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|segm_ms_0|data_out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N17
dffeas \plat|segm_ms_0|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|segm_ms_0|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|segm_ms_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_ms_0|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_ms_0|data_out[3] .is_wysiwyg = "true";
defparam \plat|segm_ms_0|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N53
dffeas \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_ms_0|data_out [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y14_N14
dffeas \plat|segm_s_0|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_s_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_s_0|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_s_0|data_out[3] .is_wysiwyg = "true";
defparam \plat|segm_s_0|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[3]~feeder (
// Equation(s):
// \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[3]~feeder_combout  = ( \plat|segm_s_0|data_out [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|segm_s_0|data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[3]~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y11_N10
dffeas \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[3]~5 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[3]~5_combout  = ( \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [3] & ( \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [3] & ( 
// (\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [3] & ( 
// \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [3] & ( \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0] ) ) ) # ( \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [3] & ( 
// !\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [3] & ( \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0] ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [3]),
	.dataf(!\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[3]~5 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[3]~5 .lut_mask = 64'h000033330F0F3F3F;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N22
dffeas \plat|segm_min_0|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_min_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_min_0|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_min_0|data_out[3] .is_wysiwyg = "true";
defparam \plat|segm_min_0|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y15_N56
dffeas \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_min_0|data_out [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y11_N17
dffeas \plat|cpu_0|cpu|d_writedata[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[2] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu_0|cpu|d_writedata [3],\plat|cpu_0|cpu|d_writedata [2]}),
	.portaaddr({\plat|cpu_0|cpu|W_alu_result [13],\plat|cpu_0|cpu|W_alu_result [12],\plat|cpu_0|cpu|W_alu_result [11],\plat|cpu_0|cpu|W_alu_result [10],\plat|cpu_0|cpu|W_alu_result [9],\plat|cpu_0|cpu|W_alu_result [8],\plat|cpu_0|cpu|W_alu_result[7]~DUPLICATE_q ,
\plat|cpu_0|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu_0|cpu|W_alu_result [5],\plat|cpu_0|cpu|W_alu_result [4],\plat|cpu_0|cpu|W_alu_result [3],\plat|cpu_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu_0|cpu|d_byteenable [0]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .init_file = "platform_RAM_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .logical_ram_name = "platform:plat|platform_RAM_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[3] (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data [3] = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [3] & ( (((\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [3])) 
// # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|rsp_mux|src_data[3]~5_combout ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [3] & ( 
// ((\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [3])) # (\plat|mm_interconnect_0|rsp_mux|src_data[3]~5_combout ) ) )

	.dataa(!\plat|mm_interconnect_0|rsp_mux|src_data[3]~5_combout ),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [3]),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[3] .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[3] .lut_mask = 64'h555F555F777F777F;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N26
dffeas \plat|cpu_0|cpu|av_ld_byte1_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|av_ld_byte1_data_nxt[3]~16_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte1_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte1_data[3] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte1_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y14_N19
dffeas \plat|cpu_0|cpu|av_ld_byte0_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_data [3]),
	.asdata(\plat|cpu_0|cpu|av_ld_byte1_data [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|cpu_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte0_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte0_data[3] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte0_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N21
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[3]~2 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[3]~2_combout  = ( \plat|cpu_0|cpu|W_alu_result [3] & ( (!\plat|cpu_0|cpu|R_ctrl_ld~q  & (!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ((!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q )))) # (\plat|cpu_0|cpu|R_ctrl_ld~q  & 
// (((\plat|cpu_0|cpu|av_ld_byte0_data [3])))) ) ) # ( !\plat|cpu_0|cpu|W_alu_result [3] & ( (\plat|cpu_0|cpu|R_ctrl_ld~q  & \plat|cpu_0|cpu|av_ld_byte0_data [3]) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu_0|cpu|av_ld_byte0_data [3]),
	.datad(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|W_alu_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[3]~2 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[3]~2 .lut_mask = 64'h030303038B038B03;
defparam \plat|cpu_0|cpu|W_rf_wr_data[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N26
dffeas \plat|cpu_0|cpu|E_src2[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_src2[5]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src2[7]~0_combout ),
	.sload(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[5]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N18
cyclonev_lcell_comb \plat|cpu_0|cpu|E_logic_result[5]~9 (
// Equation(s):
// \plat|cpu_0|cpu|E_logic_result[5]~9_combout  = (!\plat|cpu_0|cpu|E_src2[5]~DUPLICATE_q  & ((!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|cpu_0|cpu|E_src1 [5])) # 
// (\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|cpu_0|cpu|E_src1 [5]))))) # (\plat|cpu_0|cpu|E_src2[5]~DUPLICATE_q  & (!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|cpu_0|cpu|E_src1 [5])))))

	.dataa(!\plat|cpu_0|cpu|E_src2[5]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|E_src1 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_logic_result[5]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_logic_result[5]~9 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_logic_result[5]~9 .lut_mask = 64'h851E851E851E851E;
defparam \plat|cpu_0|cpu|E_logic_result[5]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N48
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[5]~10 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[5]~10_combout  = ( \plat|cpu_0|cpu|Add2~37_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu_0|cpu|R_ctrl_logic~q ) # ((\plat|cpu_0|cpu|E_logic_result[5]~9_combout )))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu_0|cpu|E_shift_rot_result [5])))) ) ) # ( !\plat|cpu_0|cpu|Add2~37_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (\plat|cpu_0|cpu|R_ctrl_logic~q  & (\plat|cpu_0|cpu|E_logic_result[5]~9_combout ))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu_0|cpu|E_shift_rot_result [5])))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|cpu_0|cpu|E_logic_result[5]~9_combout ),
	.datad(!\plat|cpu_0|cpu|E_shift_rot_result [5]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[5]~10 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[5]~10 .lut_mask = 64'h043704378CBF8CBF;
defparam \plat|cpu_0|cpu|E_alu_result[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N49
dffeas \plat|cpu_0|cpu|W_alu_result[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[5]~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[5] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal2~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal2~0_combout  = ( \plat|cpu_0|cpu|W_alu_result[4]~DUPLICATE_q  & ( \plat|cpu_0|cpu|W_alu_result [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|W_alu_result [5]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal2~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal2~0 .lut_mask = 64'h0000000000FF00FF;
defparam \plat|mm_interconnect_0|router|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|router|Equal0~3_combout  & ( (\plat|mm_interconnect_0|router|Equal2~0_combout  & (!\plat|cpu_0|cpu|W_alu_result[6]~DUPLICATE_q  & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  & \plat|mm_interconnect_0|segm_s_0_s1_translator|av_waitrequest_generated~0_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal2~0_combout ),
	.datab(!\plat|cpu_0|cpu|W_alu_result[6]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\plat|mm_interconnect_0|segm_s_0_s1_translator|av_waitrequest_generated~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000000040004;
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg~0_combout  & ( (!\plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used [1]) # 
// (\plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used [0]) ) ) # ( !\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg~0_combout  & ( (\plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used [0] & 
// ((!\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00F300F3CCFFCCFF;
defparam \plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N37
dffeas \plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg~0_combout  & ( (!\plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used [0] & 
// ((\plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used [1]))) # (\plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0])) ) ) # ( 
// !\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg~0_combout  & ( (\plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]) # 
// (!\plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00FA00FA0AFA0AFA;
defparam \plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N41
dffeas \plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg~1_combout  = ( \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg~0_combout  & ( !\plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N29
dffeas \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|WideOr1~0 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout  = ( !\plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & 
// (!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & !\plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg [0])) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~0 .lut_mask = 64'hA000A00000000000;
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|WideOr1 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|WideOr1~combout  = ( !\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout  & ( 
// (!\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0] & !\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0]),
	.dataf(!\plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1 .lut_mask = 64'h00000000C0C00000;
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N15
cyclonev_lcell_comb \plat|cpu_0|cpu|d_read_nxt (
// Equation(s):
// \plat|cpu_0|cpu|d_read_nxt~combout  = ( \plat|cpu_0|cpu|d_read~q  & ( \plat|mm_interconnect_0|rsp_mux|WideOr1~combout  ) ) # ( !\plat|cpu_0|cpu|d_read~q  & ( \plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( (\plat|cpu_0|cpu|R_ctrl_ld~q  & 
// \plat|cpu_0|cpu|E_new_inst~q ) ) ) ) # ( \plat|cpu_0|cpu|d_read~q  & ( !\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( (\plat|cpu_0|cpu|R_ctrl_ld~q  & \plat|cpu_0|cpu|E_new_inst~q ) ) ) ) # ( !\plat|cpu_0|cpu|d_read~q  & ( 
// !\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( (\plat|cpu_0|cpu|R_ctrl_ld~q  & \plat|cpu_0|cpu|E_new_inst~q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu_0|cpu|E_new_inst~q ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|d_read~q ),
	.dataf(!\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|d_read_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_read_nxt .extended_lut = "off";
defparam \plat|cpu_0|cpu|d_read_nxt .lut_mask = 64'h030303030303FFFF;
defparam \plat|cpu_0|cpu|d_read_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N17
dffeas \plat|cpu_0|cpu|d_read~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_read~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_read~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_read~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~0 (
// Equation(s):
// \plat|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~0_combout  = ( \plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & ( (!\plat|mm_interconnect_0|cpu_0_data_master_agent|always2~0_combout  & 
// ((!\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ) # ((!\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE_q )))) # (\plat|mm_interconnect_0|cpu_0_data_master_agent|always2~0_combout  & 
// (\plat|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~q  & ((!\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ) # (!\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE_q )))) ) ) # ( 
// !\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & ( (!\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & ((!\plat|mm_interconnect_0|cpu_0_data_master_agent|always2~0_combout ) # 
// (\plat|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~q ))) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_0_data_master_agent|always2~0_combout ),
	.datab(!\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datac(!\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~0 .lut_mask = 64'hA0F0A0F0A8FCA8FC;
defparam \plat|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N56
dffeas \plat|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1 (
// Equation(s):
// \plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1_combout  = ( \plat|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~q  & ( \plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( (!\plat|cpu_0|cpu|d_read~DUPLICATE_q  & 
// (\plat|cpu_0|cpu|d_write~DUPLICATE_q  & ((\plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~DUPLICATE_q ) # (\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q )))) ) ) ) # ( 
// !\plat|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~q  & ( \plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( (!\plat|cpu_0|cpu|d_read~DUPLICATE_q  & (\plat|cpu_0|cpu|d_write~DUPLICATE_q  & 
// \plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~DUPLICATE_q )) ) ) ) # ( \plat|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~q  & ( !\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( 
// ((\plat|cpu_0|cpu|d_write~DUPLICATE_q  & ((\plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~DUPLICATE_q ) # (\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q )))) # (\plat|cpu_0|cpu|d_read~DUPLICATE_q ) ) ) ) # ( 
// !\plat|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~q  & ( !\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( ((\plat|cpu_0|cpu|d_write~DUPLICATE_q  & \plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~DUPLICATE_q 
// )) # (\plat|cpu_0|cpu|d_read~DUPLICATE_q ) ) ) )

	.dataa(!\plat|cpu_0|cpu|d_read~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q ),
	.datac(!\plat|cpu_0|cpu|d_write~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~q ),
	.dataf(!\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1 .lut_mask = 64'h555F575F000A020A;
defparam \plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|WideOr0~1 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout  = ( !\plat|mm_interconnect_0|ram_0_s1_agent|cp_ready~0_combout  & ( \plat|timer_0|period_l_wr_strobe~0_combout  & ( (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] $ 
// (\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout )) # (\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]) ) ) ) # ( !\plat|mm_interconnect_0|ram_0_s1_agent|cp_ready~0_combout  & ( 
// !\plat|timer_0|period_l_wr_strobe~0_combout  ) )

	.dataa(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ),
	.datae(!\plat|mm_interconnect_0|ram_0_s1_agent|cp_ready~0_combout ),
	.dataf(!\plat|timer_0|period_l_wr_strobe~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~1 .lut_mask = 64'hFFFF0000F55F0000;
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|WideOr0 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|WideOr0~combout  = ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout  & ( \plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout  & ( (!\plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout  & 
// (!\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & (!\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout  & !\plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout ),
	.datab(!\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.datad(!\plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout ),
	.datae(!\plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout ),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0 .lut_mask = 64'h0000000080000000;
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~0 (
// Equation(s):
// \plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~0_combout  = ( \plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q  & ( \plat|mm_interconnect_0|cmd_demux|WideOr0~combout  & ( 
// !\plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1_combout  ) ) ) # ( \plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q  & ( !\plat|mm_interconnect_0|cmd_demux|WideOr0~combout  & ( 
// !\plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1_combout  ) ) ) # ( !\plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q  & ( !\plat|mm_interconnect_0|cmd_demux|WideOr0~combout  & ( 
// (!\plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1_combout  & (\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & \plat|cpu_0|cpu|d_write~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1_combout ),
	.datac(!\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|d_write~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q ),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~0 .lut_mask = 64'h000CCCCC0000CCCC;
defparam \plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N1
dffeas \plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~0 (
// Equation(s):
// \plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~0_combout  = ( !\plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q  & ( !\plat|cpu_0|cpu|d_read~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~q ),
	.dataf(!\plat|cpu_0|cpu|d_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~0 .lut_mask = 64'hFFFF000000000000;
defparam \plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_st~0 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_st~0_combout  = (\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q  & ((!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ) # (!\plat|cpu_0|cpu|D_iw [3]))))

	.dataa(!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_st~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_st~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_st~0 .lut_mask = 64'h3020302030203020;
defparam \plat|cpu_0|cpu|D_ctrl_st~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N14
dffeas \plat|cpu_0|cpu|R_ctrl_st (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_ctrl_st~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu_0|cpu|D_iw [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_ctrl_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_st .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_ctrl_st .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N39
cyclonev_lcell_comb \plat|cpu_0|cpu|d_write_nxt~0 (
// Equation(s):
// \plat|cpu_0|cpu|d_write_nxt~0_combout  = ( \plat|cpu_0|cpu|E_new_inst~q  & ( \plat|cpu_0|cpu|R_ctrl_st~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|R_ctrl_st~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_new_inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|d_write_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_write_nxt~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|d_write_nxt~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|cpu_0|cpu|d_write_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N30
cyclonev_lcell_comb \plat|cpu_0|cpu|E_st_stall (
// Equation(s):
// \plat|cpu_0|cpu|E_st_stall~combout  = ( \plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ( \plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & ( ((!\plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1_combout  & 
// \plat|cpu_0|cpu|d_write~DUPLICATE_q )) # (\plat|cpu_0|cpu|d_write_nxt~0_combout ) ) ) ) # ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ( \plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & ( ((\plat|cpu_0|cpu|d_write~DUPLICATE_q  & 
// ((!\plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1_combout ) # (\plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~0_combout )))) # (\plat|cpu_0|cpu|d_write_nxt~0_combout ) ) ) ) # ( 
// \plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ( !\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & ( ((!\plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1_combout  & \plat|cpu_0|cpu|d_write~DUPLICATE_q )) # 
// (\plat|cpu_0|cpu|d_write_nxt~0_combout ) ) ) ) # ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ( !\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & ( ((!\plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1_combout  & 
// \plat|cpu_0|cpu|d_write~DUPLICATE_q )) # (\plat|cpu_0|cpu|d_write_nxt~0_combout ) ) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~0_combout ),
	.datab(!\plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1_combout ),
	.datac(!\plat|cpu_0|cpu|d_write_nxt~0_combout ),
	.datad(!\plat|cpu_0|cpu|d_write~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_st_stall~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_st_stall .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_st_stall .lut_mask = 64'h0FCF0FCF0FDF0FCF;
defparam \plat|cpu_0|cpu|E_st_stall .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N14
dffeas \plat|cpu_0|cpu|d_write~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|E_st_stall~combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_write~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_write~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_write~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_min_0_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|segm_min_0_s1_agent|m0_write~0_combout  = ( \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q  & ( (\plat|cpu_0|cpu|d_write~DUPLICATE_q  & 
// !\plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|d_write~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_min_0_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_min_0_s1_agent|m0_write~0 .lut_mask = 64'h0000000030303030;
defparam \plat|mm_interconnect_0|segm_min_0_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter[0]~0_combout  = ( \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [1] & ( !\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used [1] & ( 
// (\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1]~0_combout  & \plat|mm_interconnect_0|router|Equal1~1_combout ) ) ) ) # ( !\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [1] & ( 
// !\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used [1] & ( (\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1]~0_combout  & (\plat|mm_interconnect_0|router|Equal1~1_combout  & 
// (!\plat|mm_interconnect_0|segm_min_0_s1_agent|m0_write~0_combout  $ (\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [0])))) ) ) )

	.dataa(!\plat|mm_interconnect_0|segm_min_0_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1]~0_combout ),
	.datac(!\plat|mm_interconnect_0|router|Equal1~1_combout ),
	.datad(!\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [0]),
	.datae(!\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [1]),
	.dataf(!\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter[0]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter[0]~0 .lut_mask = 64'h0201030300000000;
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter~2_combout  = ( \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter[0]~0_combout  & ( !\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter~2 .lut_mask = 64'h00000000FF00FF00;
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y13_N17
dffeas \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter[0]~0_combout  & ( !\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [0] $ 
// (!\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h000000000FF00FF0;
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y13_N29
dffeas \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [1] & 
// (\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [0] & \plat|mm_interconnect_0|router|Equal1~1_combout )) ) ) # ( !\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [1] & (\plat|mm_interconnect_0|router|Equal1~1_combout  & (!\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [0] $ 
// (!\plat|mm_interconnect_0|segm_min_0_s1_agent|m0_write~0_combout )))) ) )

	.dataa(!\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|segm_min_0_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|router|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0028002800220022;
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used [1] & 
// \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used [0])) # (\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg~1_combout ) ) ) # ( !\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used [0]) # (\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg~1_combout ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datac(!\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h33FF33FF333F333F;
defparam \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y13_N14
dffeas \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used [0] & 
// \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used [1]) ) ) # ( !\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg~0_combout  & 
// (\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used [0] & \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ))) # (\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used [1]) ) )

	.dataa(!\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(!\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h01FF01FF00CC00CC;
defparam \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y13_N26
dffeas \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg~1_combout  = ( \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg~0_combout  & ( (!\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used [1] & 
// \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ) ) )

	.dataa(!\plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h000000000A0A0A0A;
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y13_N11
dffeas \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y14_N40
dffeas \plat|segm_s_0|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_s_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_s_0|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_s_0|data_out[2] .is_wysiwyg = "true";
defparam \plat|segm_s_0|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y14_N5
dffeas \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_s_0|data_out [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y12_N8
dffeas \plat|segm_ms_0|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_ms_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_ms_0|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_ms_0|data_out[2] .is_wysiwyg = "true";
defparam \plat|segm_ms_0|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y14_N2
dffeas \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_ms_0|data_out [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[2]~4 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[2]~4_combout  = ( \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [2] & ( \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0] ) ) # ( 
// !\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [2] & ( \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0] & ( (\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [2]) ) ) ) # ( \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [2] & ( !\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [2]) ) ) ) # ( !\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [2] & ( 
// !\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0] & ( (\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [2]) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [2]),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [2]),
	.dataf(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[2]~4 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[2]~4 .lut_mask = 64'h030303030303FFFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N17
dffeas \plat|segm_min_0|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_min_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_min_0|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_min_0|data_out[2] .is_wysiwyg = "true";
defparam \plat|segm_min_0|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y14_N43
dffeas \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_min_0|data_out [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[2] (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data [2] = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [2] & ( \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [2] & ( ((\plat|mm_interconnect_0|rsp_mux|src_data[2]~4_combout ) # 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [2] & ( 
// \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [2] & ( (\plat|mm_interconnect_0|rsp_mux|src_data[2]~4_combout ) # (\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( 
// \plat|ram_0|the_altsyncram|auto_generated|q_a [2] & ( !\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [2] & ( (\plat|mm_interconnect_0|rsp_mux|src_data[2]~4_combout ) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg 
// [0]) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [2] & ( !\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [2] & ( \plat|mm_interconnect_0|rsp_mux|src_data[2]~4_combout  ) ) )

	.dataa(!\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|rsp_mux|src_data[2]~4_combout ),
	.datad(gnd),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [2]),
	.dataf(!\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[2] .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[2] .lut_mask = 64'h0F0F3F3F5F5F7F7F;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N35
dffeas \plat|cpu_0|cpu|av_ld_byte0_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_data [2]),
	.asdata(\plat|cpu_0|cpu|av_ld_byte1_data [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|cpu_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte0_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte0_data[2] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte0_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N51
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[2]~1 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[2]~1_combout  = ( \plat|cpu_0|cpu|av_ld_byte0_data [2] & ( \plat|cpu_0|cpu|R_ctrl_ld~q  ) ) # ( \plat|cpu_0|cpu|av_ld_byte0_data [2] & ( !\plat|cpu_0|cpu|R_ctrl_ld~q  & ( (\plat|cpu_0|cpu|W_alu_result [2] & 
// (!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & !\plat|cpu_0|cpu|R_ctrl_br_cmp~q )) ) ) ) # ( !\plat|cpu_0|cpu|av_ld_byte0_data [2] & ( !\plat|cpu_0|cpu|R_ctrl_ld~q  & ( (\plat|cpu_0|cpu|W_alu_result [2] & 
// (!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & !\plat|cpu_0|cpu|R_ctrl_br_cmp~q )) ) ) )

	.dataa(!\plat|cpu_0|cpu|W_alu_result [2]),
	.datab(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|av_ld_byte0_data [2]),
	.dataf(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[2]~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[2]~1 .lut_mask = 64'h404040400000FFFF;
defparam \plat|cpu_0|cpu|W_rf_wr_data[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y10_N20
dffeas \plat|cpu_0|cpu|d_writedata[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[1] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N56
dffeas \plat|segm_ms_0|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_ms_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_ms_0|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_ms_0|data_out[1] .is_wysiwyg = "true";
defparam \plat|segm_ms_0|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y15_N41
dffeas \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_ms_0|data_out [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[1]~3 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[1]~3_combout  = ( \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [1] & ( \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [1]),
	.dataf(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1]~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1]~3 .lut_mask = 64'h000000000000FFFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y13_N41
dffeas \plat|segm_min_0|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_min_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_min_0|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_min_0|data_out[1] .is_wysiwyg = "true";
defparam \plat|segm_min_0|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y13_N22
dffeas \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_min_0|data_out [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N35
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \switches[1]~input (
	.i(switches[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[1]~input_o ));
// synopsys translate_off
defparam \switches[1]~input .bus_hold = "false";
defparam \switches[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X71_Y12_N22
dffeas \plat|switches_0|readdata[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches[1]~input_o ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|switches_0|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|switches_0|readdata[1] .is_wysiwyg = "true";
defparam \plat|switches_0|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y9_N41
dffeas \plat|mm_interconnect_0|switches_0_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|switches_0|readdata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switches_0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switches_0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switches_0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y13_N52
dffeas \plat|segm_s_0|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_s_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_s_0|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_s_0|data_out[1] .is_wysiwyg = "true";
defparam \plat|segm_s_0|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N14
dffeas \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_s_0|data_out [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N51
cyclonev_lcell_comb \plat|timer_0|counter_is_running~feeder (
// Equation(s):
// \plat|timer_0|counter_is_running~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|counter_is_running~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|counter_is_running~feeder .extended_lut = "off";
defparam \plat|timer_0|counter_is_running~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \plat|timer_0|counter_is_running~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N53
dffeas \plat|timer_0|counter_is_running (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|counter_is_running~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|counter_is_running~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|counter_is_running .is_wysiwyg = "true";
defparam \plat|timer_0|counter_is_running .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N48
cyclonev_lcell_comb \plat|timer_0|read_mux_out[1]~1 (
// Equation(s):
// \plat|timer_0|read_mux_out[1]~1_combout  = ( !\plat|button_0|read_mux_out~0_combout  & ( (!\plat|cpu_0|cpu|W_alu_result [4] & \plat|timer_0|counter_is_running~q ) ) )

	.dataa(!\plat|cpu_0|cpu|W_alu_result [4]),
	.datab(gnd),
	.datac(!\plat|timer_0|counter_is_running~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|button_0|read_mux_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|read_mux_out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|read_mux_out[1]~1 .extended_lut = "off";
defparam \plat|timer_0|read_mux_out[1]~1 .lut_mask = 64'h0A0A0A0A00000000;
defparam \plat|timer_0|read_mux_out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N49
dffeas \plat|timer_0|readdata[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|read_mux_out[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|readdata[1] .is_wysiwyg = "true";
defparam \plat|timer_0|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y14_N26
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|timer_0|readdata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[1]~2 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[1]~2_combout  = ( \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [1] & ( \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1] & ( 
// (!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & (!\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0] & ((!\plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg [0]) # 
// (!\plat|mm_interconnect_0|switches_0_s1_translator|av_readdata_pre [1])))) ) ) ) # ( !\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [1] & ( \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1] & ( 
// (!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ((!\plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|switches_0_s1_translator|av_readdata_pre [1]))) ) ) ) # ( 
// \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [1] & ( !\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1] & ( (!\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0] & 
// ((!\plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|switches_0_s1_translator|av_readdata_pre [1]))) ) ) ) # ( !\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [1] & ( 
// !\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1] & ( (!\plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|switches_0_s1_translator|av_readdata_pre [1]) ) ) )

	.dataa(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|switches_0_s1_translator|av_readdata_pre [1]),
	.datae(!\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [1]),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1]~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1]~2 .lut_mask = 64'hFFF0CCC0AAA08880;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu_0|cpu|d_writedata [1],\plat|cpu_0|cpu|d_writedata [0]}),
	.portaaddr({\plat|cpu_0|cpu|W_alu_result [13],\plat|cpu_0|cpu|W_alu_result [12],\plat|cpu_0|cpu|W_alu_result [11],\plat|cpu_0|cpu|W_alu_result [10],\plat|cpu_0|cpu|W_alu_result [9],\plat|cpu_0|cpu|W_alu_result [8],\plat|cpu_0|cpu|W_alu_result[7]~DUPLICATE_q ,
\plat|cpu_0|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|cpu_0|cpu|W_alu_result [5],\plat|cpu_0|cpu|W_alu_result [4],\plat|cpu_0|cpu|W_alu_result [3],\plat|cpu_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu_0|cpu|d_byteenable [0]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .init_file = "platform_RAM_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "platform:plat|platform_RAM_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[1] (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data [1] = ( \plat|mm_interconnect_0|rsp_mux|src_data[1]~2_combout  & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [1] & ( (((\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [1] & 
// \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|rsp_mux|src_data[1]~3_combout ) ) ) ) # ( 
// !\plat|mm_interconnect_0|rsp_mux|src_data[1]~2_combout  & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [1] ) ) # ( \plat|mm_interconnect_0|rsp_mux|src_data[1]~2_combout  & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [1] & ( 
// ((\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [1] & \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|rsp_mux|src_data[1]~3_combout ) ) ) ) # ( 
// !\plat|mm_interconnect_0|rsp_mux|src_data[1]~2_combout  & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [1] ) )

	.dataa(!\plat|mm_interconnect_0|rsp_mux|src_data[1]~3_combout ),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [1]),
	.datad(!\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|mm_interconnect_0|rsp_mux|src_data[1]~2_combout ),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1] .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1] .lut_mask = 64'hFFFF555FFFFF777F;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y14_N49
dffeas \plat|cpu_0|cpu|av_ld_byte0_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_data [1]),
	.asdata(\plat|cpu_0|cpu|av_ld_byte1_data [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|cpu_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte0_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte0_data[1] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte0_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N38
dffeas \plat|cpu_0|cpu|D_iw[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_iw[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|intr_req~0_combout ),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[10]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N33
cyclonev_lcell_comb \plat|cpu_0|cpu|E_control_rd_data[1]~0 (
// Equation(s):
// \plat|cpu_0|cpu|E_control_rd_data[1]~0_combout  = ( !\plat|cpu_0|cpu|D_iw[10]~DUPLICATE_q  & ( !\plat|cpu_0|cpu|D_iw[9]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|D_iw[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|D_iw[10]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_control_rd_data[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_control_rd_data[1]~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_control_rd_data[1]~0 .lut_mask = 64'hF0F00000F0F00000;
defparam \plat|cpu_0|cpu|E_control_rd_data[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N18
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal62~14 (
// Equation(s):
// \plat|cpu_0|cpu|Equal62~14_combout  = ( !\plat|cpu_0|cpu|D_iw [11] & ( \plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|D_iw [15] & (\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw [12] & \plat|cpu_0|cpu|D_iw [16]))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [15]),
	.datab(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|D_iw [12]),
	.datad(!\plat|cpu_0|cpu|D_iw [16]),
	.datae(!\plat|cpu_0|cpu|D_iw [11]),
	.dataf(!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal62~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal62~14 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal62~14 .lut_mask = 64'h0000000000020000;
defparam \plat|cpu_0|cpu|Equal62~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N45
cyclonev_lcell_comb \plat|cpu_0|cpu|D_op_wrctl (
// Equation(s):
// \plat|cpu_0|cpu|D_op_wrctl~combout  = (\plat|cpu_0|cpu|Equal0~0_combout  & \plat|cpu_0|cpu|Equal62~14_combout )

	.dataa(!\plat|cpu_0|cpu|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|Equal62~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_op_wrctl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_op_wrctl .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_op_wrctl .lut_mask = 64'h0055005500550055;
defparam \plat|cpu_0|cpu|D_op_wrctl .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N46
dffeas \plat|cpu_0|cpu|R_ctrl_wrctl_inst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_op_wrctl~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_ctrl_wrctl_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_wrctl_inst .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_ctrl_wrctl_inst .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N32
dffeas \plat|cpu_0|cpu|D_iw[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[8]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N26
dffeas \plat|cpu_0|cpu|D_iw[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[6] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal133~0 (
// Equation(s):
// \plat|cpu_0|cpu|Equal133~0_combout  = ( !\plat|cpu_0|cpu|D_iw[9]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|D_iw[8]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw [6] & !\plat|cpu_0|cpu|D_iw[10]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|D_iw[8]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|D_iw [6]),
	.datad(!\plat|cpu_0|cpu|D_iw[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_iw[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal133~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal133~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal133~0 .lut_mask = 64'h0C000C0000000000;
defparam \plat|cpu_0|cpu|Equal133~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N6
cyclonev_lcell_comb \plat|cpu_0|cpu|W_ienable_reg_nxt~0 (
// Equation(s):
// \plat|cpu_0|cpu|W_ienable_reg_nxt~0_combout  = ( \plat|cpu_0|cpu|Equal133~0_combout  & ( (\plat|cpu_0|cpu|R_ctrl_wrctl_inst~q  & (\plat|cpu_0|cpu|E_valid_from_R~q  & \plat|cpu_0|cpu|D_iw [7])) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|R_ctrl_wrctl_inst~q ),
	.datac(!\plat|cpu_0|cpu|E_valid_from_R~q ),
	.datad(!\plat|cpu_0|cpu|D_iw [7]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Equal133~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_ienable_reg_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_ienable_reg_nxt~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_ienable_reg_nxt~0 .lut_mask = 64'h0000000000030003;
defparam \plat|cpu_0|cpu|W_ienable_reg_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N8
dffeas \plat|cpu_0|cpu|W_ienable_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|E_src1 [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|cpu_0|cpu|W_ienable_reg_nxt~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_ienable_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_ienable_reg[1] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_ienable_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N21
cyclonev_lcell_comb \plat|button_0|always1~0 (
// Equation(s):
// \plat|button_0|always1~0_combout  = ( \plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ( (!\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter [0] & (\plat|cpu_0|cpu|W_alu_result [3] & 
// (!\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & \plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter [0]),
	.datab(!\plat|cpu_0|cpu|W_alu_result [3]),
	.datac(!\plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|button_0|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|button_0|always1~0 .extended_lut = "off";
defparam \plat|button_0|always1~0 .lut_mask = 64'h0000000000200020;
defparam \plat|button_0|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N24
cyclonev_lcell_comb \plat|button_0|irq_mask~0 (
// Equation(s):
// \plat|button_0|irq_mask~0_combout  = ( \plat|button_0|irq_mask~q  & ( ((!\plat|button_0|always1~0_combout ) # (\plat|cpu_0|cpu|W_alu_result [2])) # (\plat|cpu_0|cpu|d_writedata [0]) ) ) # ( !\plat|button_0|irq_mask~q  & ( (\plat|cpu_0|cpu|d_writedata [0] 
// & (\plat|button_0|always1~0_combout  & !\plat|cpu_0|cpu|W_alu_result [2])) ) )

	.dataa(!\plat|cpu_0|cpu|d_writedata [0]),
	.datab(gnd),
	.datac(!\plat|button_0|always1~0_combout ),
	.datad(!\plat|cpu_0|cpu|W_alu_result [2]),
	.datae(gnd),
	.dataf(!\plat|button_0|irq_mask~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|button_0|irq_mask~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|button_0|irq_mask~0 .extended_lut = "off";
defparam \plat|button_0|irq_mask~0 .lut_mask = 64'h05000500F5FFF5FF;
defparam \plat|button_0|irq_mask~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N22
dffeas \plat|button_0|irq_mask (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|button_0|irq_mask~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|button_0|irq_mask~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|button_0|irq_mask .is_wysiwyg = "true";
defparam \plat|button_0|irq_mask .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N54
cyclonev_lcell_comb \plat|cpu_0|cpu|W_ipending_reg_nxt~0 (
// Equation(s):
// \plat|cpu_0|cpu|W_ipending_reg_nxt~0_combout  = ( \plat|cpu_0|cpu|W_ienable_reg [1] & ( \plat|button_0|edge_capture~q  & ( \plat|button_0|irq_mask~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|button_0|irq_mask~q ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|W_ienable_reg [1]),
	.dataf(!\plat|button_0|edge_capture~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_ipending_reg_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_ipending_reg_nxt~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_ipending_reg_nxt~0 .lut_mask = 64'h0000000000000F0F;
defparam \plat|cpu_0|cpu|W_ipending_reg_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N56
dffeas \plat|cpu_0|cpu|W_ipending_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|W_ipending_reg_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_ipending_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_ipending_reg[1] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_ipending_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N18
cyclonev_lcell_comb \plat|cpu_0|cpu|E_control_rd_data[1]~2 (
// Equation(s):
// \plat|cpu_0|cpu|E_control_rd_data[1]~2_combout  = ( \plat|cpu_0|cpu|D_iw [7] & ( \plat|cpu_0|cpu|D_iw[6]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|E_control_rd_data[1]~0_combout  & (\plat|cpu_0|cpu|W_ienable_reg [1] & !\plat|cpu_0|cpu|D_iw[8]~DUPLICATE_q )) ) ) ) 
// # ( !\plat|cpu_0|cpu|D_iw [7] & ( !\plat|cpu_0|cpu|D_iw[6]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|E_control_rd_data[1]~0_combout  & (\plat|cpu_0|cpu|W_ipending_reg [1] & \plat|cpu_0|cpu|D_iw[8]~DUPLICATE_q )) ) ) )

	.dataa(!\plat|cpu_0|cpu|E_control_rd_data[1]~0_combout ),
	.datab(!\plat|cpu_0|cpu|W_ienable_reg [1]),
	.datac(!\plat|cpu_0|cpu|W_ipending_reg [1]),
	.datad(!\plat|cpu_0|cpu|D_iw[8]~DUPLICATE_q ),
	.datae(!\plat|cpu_0|cpu|D_iw [7]),
	.dataf(!\plat|cpu_0|cpu|D_iw[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_control_rd_data[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_control_rd_data[1]~2 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_control_rd_data[1]~2 .lut_mask = 64'h0005000000001100;
defparam \plat|cpu_0|cpu|E_control_rd_data[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N19
dffeas \plat|cpu_0|cpu|W_control_rd_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_control_rd_data[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_control_rd_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_control_rd_data[1] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_control_rd_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y11_N13
dffeas \plat|cpu_0|cpu|W_alu_result[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[1]~15_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[1] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N3
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[1]~0 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[1]~0_combout  = ( \plat|cpu_0|cpu|W_alu_result [1] & ( \plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ( (\plat|cpu_0|cpu|av_ld_byte0_data [1] & \plat|cpu_0|cpu|R_ctrl_ld~q ) ) ) ) # ( !\plat|cpu_0|cpu|W_alu_result [1] & ( 
// \plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ( (\plat|cpu_0|cpu|av_ld_byte0_data [1] & \plat|cpu_0|cpu|R_ctrl_ld~q ) ) ) ) # ( \plat|cpu_0|cpu|W_alu_result [1] & ( !\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ( (!\plat|cpu_0|cpu|R_ctrl_ld~q  & 
// (((!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ) # (\plat|cpu_0|cpu|W_control_rd_data [1])))) # (\plat|cpu_0|cpu|R_ctrl_ld~q  & (\plat|cpu_0|cpu|av_ld_byte0_data [1])) ) ) ) # ( !\plat|cpu_0|cpu|W_alu_result [1] & ( !\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & 
// ( (!\plat|cpu_0|cpu|R_ctrl_ld~q  & (((\plat|cpu_0|cpu|W_control_rd_data [1] & \plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q )))) # (\plat|cpu_0|cpu|R_ctrl_ld~q  & (\plat|cpu_0|cpu|av_ld_byte0_data [1])) ) ) )

	.dataa(!\plat|cpu_0|cpu|av_ld_byte0_data [1]),
	.datab(!\plat|cpu_0|cpu|W_control_rd_data [1]),
	.datac(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datae(!\plat|cpu_0|cpu|W_alu_result [1]),
	.dataf(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[1]~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wr_data[1]~0 .lut_mask = 64'h0355F35500550055;
defparam \plat|cpu_0|cpu|W_rf_wr_data[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N54
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src1[11]~6 (
// Equation(s):
// \plat|cpu_0|cpu|R_src1[11]~6_combout  = ( \plat|cpu_0|cpu|Add0~17_sumout  & ( ((!\plat|cpu_0|cpu|R_src1~1_combout  & ((\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]))) # (\plat|cpu_0|cpu|R_src1~1_combout  & 
// (\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q ))) # (\plat|cpu_0|cpu|R_src1~0_combout ) ) ) # ( !\plat|cpu_0|cpu|Add0~17_sumout  & ( (!\plat|cpu_0|cpu|R_src1~0_combout  & ((!\plat|cpu_0|cpu|R_src1~1_combout  & 
// ((\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]))) # (\plat|cpu_0|cpu|R_src1~1_combout  & (\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|R_src1~1_combout ),
	.datac(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]),
	.datad(!\plat|cpu_0|cpu|R_src1~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src1[11]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src1[11]~6 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src1[11]~6 .lut_mask = 64'h1D001D001DFF1DFF;
defparam \plat|cpu_0|cpu|R_src1[11]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N55
dffeas \plat|cpu_0|cpu|E_src1[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src1[11]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[11] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N15
cyclonev_lcell_comb \plat|cpu_0|cpu|F_pc[9]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|F_pc[9]~feeder_combout  = ( \plat|cpu_0|cpu|Add2~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_pc[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[9]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_pc[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu_0|cpu|F_pc[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N17
dffeas \plat|cpu_0|cpu|F_pc[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_pc[9]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|Add0~17_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|F_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[9] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|F_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N18
cyclonev_lcell_comb \plat|cpu_0|cpu|F_iw~8 (
// Equation(s):
// \plat|cpu_0|cpu|F_iw~8_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [5] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [5] & ( \plat|cpu_0|cpu|intr_req~0_combout  ) )

	.dataa(!\plat|cpu_0|cpu|intr_req~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_iw~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_iw~8 .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_iw~8 .lut_mask = 64'h55555555FFFFFFFF;
defparam \plat|cpu_0|cpu|F_iw~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N19
dffeas \plat|cpu_0|cpu|D_iw[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_iw~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[5] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N21
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_exception~5 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_exception~5_combout  = ( \plat|cpu_0|cpu|D_iw [1] & ( \plat|cpu_0|cpu|D_iw [3] & ( (!\plat|cpu_0|cpu|D_iw [2] & (!\plat|cpu_0|cpu|D_iw [5] & (!\plat|cpu_0|cpu|D_iw [4] & !\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ))) ) ) ) # ( 
// !\plat|cpu_0|cpu|D_iw [1] & ( \plat|cpu_0|cpu|D_iw [3] & ( (!\plat|cpu_0|cpu|D_iw [2] & (!\plat|cpu_0|cpu|D_iw [5] & \plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q )) ) ) ) # ( \plat|cpu_0|cpu|D_iw [1] & ( !\plat|cpu_0|cpu|D_iw [3] & ( (!\plat|cpu_0|cpu|D_iw [2] & 
// (!\plat|cpu_0|cpu|D_iw [5] & !\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q )) ) ) ) # ( !\plat|cpu_0|cpu|D_iw [1] & ( !\plat|cpu_0|cpu|D_iw [3] & ( (!\plat|cpu_0|cpu|D_iw [2] & (!\plat|cpu_0|cpu|D_iw [5] & (\plat|cpu_0|cpu|D_iw [4] & 
// \plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [2]),
	.datab(!\plat|cpu_0|cpu|D_iw [5]),
	.datac(!\plat|cpu_0|cpu|D_iw [4]),
	.datad(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datae(!\plat|cpu_0|cpu|D_iw [1]),
	.dataf(!\plat|cpu_0|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_exception~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_exception~5 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_exception~5 .lut_mask = 64'h0008880000888000;
defparam \plat|cpu_0|cpu|D_ctrl_exception~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N18
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_exception~0 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_exception~0_combout  = ( !\plat|cpu_0|cpu|Equal0~10_combout  & ( !\plat|cpu_0|cpu|Equal0~12_combout  & ( (!\plat|cpu_0|cpu|D_ctrl_exception~5_combout  & (!\plat|cpu_0|cpu|Equal0~11_combout  & 
// (!\plat|cpu_0|cpu|D_ctrl_exception~4_combout  & !\plat|cpu_0|cpu|D_ctrl_exception~6_combout ))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_ctrl_exception~5_combout ),
	.datab(!\plat|cpu_0|cpu|Equal0~11_combout ),
	.datac(!\plat|cpu_0|cpu|D_ctrl_exception~4_combout ),
	.datad(!\plat|cpu_0|cpu|D_ctrl_exception~6_combout ),
	.datae(!\plat|cpu_0|cpu|Equal0~10_combout ),
	.dataf(!\plat|cpu_0|cpu|Equal0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_exception~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_exception~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_exception~0 .lut_mask = 64'h8000000000000000;
defparam \plat|cpu_0|cpu|D_ctrl_exception~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N30
cyclonev_lcell_comb \plat|cpu_0|cpu|D_dst_regnum[0]~8 (
// Equation(s):
// \plat|cpu_0|cpu|D_dst_regnum[0]~8_combout  = ( \plat|cpu_0|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|cpu_0|cpu|D_iw [22] ) ) # ( !\plat|cpu_0|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|cpu_0|cpu|D_iw [17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|D_iw [17]),
	.datad(!\plat|cpu_0|cpu|D_iw [22]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_dst_regnum[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_dst_regnum[0]~8 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_dst_regnum[0]~8 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \plat|cpu_0|cpu|D_dst_regnum[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N3
cyclonev_lcell_comb \plat|cpu_0|cpu|D_dst_regnum[0]~9 (
// Equation(s):
// \plat|cpu_0|cpu|D_dst_regnum[0]~9_combout  = ( \plat|cpu_0|cpu|Equal0~9_combout  & ( \plat|cpu_0|cpu|D_dst_regnum[0]~8_combout  ) ) # ( !\plat|cpu_0|cpu|Equal0~9_combout  & ( \plat|cpu_0|cpu|D_dst_regnum[0]~8_combout  ) ) # ( 
// \plat|cpu_0|cpu|Equal0~9_combout  & ( !\plat|cpu_0|cpu|D_dst_regnum[0]~8_combout  ) ) # ( !\plat|cpu_0|cpu|Equal0~9_combout  & ( !\plat|cpu_0|cpu|D_dst_regnum[0]~8_combout  & ( (!\plat|cpu_0|cpu|D_ctrl_exception~0_combout ) # 
// ((\plat|cpu_0|cpu|Equal0~0_combout  & ((\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ) # (\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout )))) ) ) )

	.dataa(!\plat|cpu_0|cpu|Equal0~0_combout ),
	.datab(!\plat|cpu_0|cpu|D_ctrl_exception~0_combout ),
	.datac(!\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datad(!\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datae(!\plat|cpu_0|cpu|Equal0~9_combout ),
	.dataf(!\plat|cpu_0|cpu|D_dst_regnum[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_dst_regnum[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_dst_regnum[0]~9 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_dst_regnum[0]~9 .lut_mask = 64'hCDDDFFFFFFFFFFFF;
defparam \plat|cpu_0|cpu|D_dst_regnum[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y11_N5
dffeas \plat|cpu_0|cpu|R_dst_regnum[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_dst_regnum[0]~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_dst_regnum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_dst_regnum[0] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_dst_regnum[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N10
dffeas \plat|cpu_0|cpu|E_src2[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_src2[10]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src2[7]~0_combout ),
	.sload(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[10] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N48
cyclonev_lcell_comb \plat|cpu_0|cpu|F_pc[8]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|F_pc[8]~feeder_combout  = \plat|cpu_0|cpu|Add2~21_sumout 

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|Add2~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_pc[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[8]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_pc[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \plat|cpu_0|cpu|F_pc[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N49
dffeas \plat|cpu_0|cpu|F_pc[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_pc[8]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|Add0~21_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|F_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[8] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|F_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N3
cyclonev_lcell_comb \plat|cpu_0|cpu|F_iw~6 (
// Equation(s):
// \plat|cpu_0|cpu|F_iw~6_combout  = ( \plat|cpu_0|cpu|intr_req~0_combout  ) # ( !\plat|cpu_0|cpu|intr_req~0_combout  & ( \plat|rom_0|the_altsyncram|auto_generated|q_a [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|rom_0|the_altsyncram|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|intr_req~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_iw~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_iw~6 .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_iw~6 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \plat|cpu_0|cpu|F_iw~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N5
dffeas \plat|cpu_0|cpu|D_iw[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_iw~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[15] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N51
cyclonev_lcell_comb \plat|cpu_0|cpu|E_src2[9]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|E_src2[9]~feeder_combout  = \plat|cpu_0|cpu|D_iw [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|D_iw [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_src2[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[9]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_src2[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|cpu_0|cpu|E_src2[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y10_N52
dffeas \plat|cpu_0|cpu|E_src2[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_src2[9]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src2[7]~0_combout ),
	.sload(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[9] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N51
cyclonev_lcell_comb \plat|cpu_0|cpu|F_pc[7]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|F_pc[7]~feeder_combout  = ( \plat|cpu_0|cpu|Add2~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_pc[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[7]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_pc[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu_0|cpu|F_pc[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y9_N52
dffeas \plat|cpu_0|cpu|F_pc[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_pc[7]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|Add0~5_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|F_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[7] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|F_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N33
cyclonev_lcell_comb \plat|cpu_0|cpu|F_iw~7 (
// Equation(s):
// \plat|cpu_0|cpu|F_iw~7_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [16] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [16] & ( \plat|cpu_0|cpu|intr_req~0_combout  ) )

	.dataa(!\plat|cpu_0|cpu|intr_req~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_iw~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_iw~7 .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_iw~7 .lut_mask = 64'h55555555FFFFFFFF;
defparam \plat|cpu_0|cpu|F_iw~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N35
dffeas \plat|cpu_0|cpu|D_iw[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_iw~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[16] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N6
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_shift_rot~1 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_shift_rot~1_combout  = ( \plat|cpu_0|cpu|D_iw [15] & ( \plat|cpu_0|cpu|D_iw [12] & ( (!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & ((!\plat|cpu_0|cpu|D_iw [16]) # (\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ))) ) ) ) # ( !\plat|cpu_0|cpu|D_iw 
// [15] & ( \plat|cpu_0|cpu|D_iw [12] & ( (!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw [16] & ((!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ) # (\plat|cpu_0|cpu|D_iw [11])))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw [16]),
	.datac(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw [11]),
	.datae(!\plat|cpu_0|cpu|D_iw [15]),
	.dataf(!\plat|cpu_0|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_shift_rot~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_shift_rot~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_shift_rot~1 .lut_mask = 64'h0000000080888A8A;
defparam \plat|cpu_0|cpu|D_ctrl_shift_rot~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_shift_rot~2 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_shift_rot~2_combout  = (\plat|cpu_0|cpu|D_ctrl_shift_rot~1_combout  & \plat|cpu_0|cpu|Equal0~0_combout )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|D_ctrl_shift_rot~1_combout ),
	.datac(!\plat|cpu_0|cpu|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_shift_rot~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_shift_rot~2 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_shift_rot~2 .lut_mask = 64'h0303030303030303;
defparam \plat|cpu_0|cpu|D_ctrl_shift_rot~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N13
dffeas \plat|cpu_0|cpu|R_ctrl_shift_rot (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_ctrl_shift_rot~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_shift_rot .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N10
dffeas \plat|cpu_0|cpu|E_shift_rot_result[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_result_nxt[2]~11_combout ),
	.asdata(\plat|cpu_0|cpu|E_src1 [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_result[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_result[2]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_result[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N3
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[2]~12 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[2]~12_combout  = ( \plat|cpu_0|cpu|E_shift_rot_result[2]~DUPLICATE_q  & ( ((!\plat|cpu_0|cpu|R_ctrl_logic~q  & (\plat|cpu_0|cpu|Add2~45_sumout )) # (\plat|cpu_0|cpu|R_ctrl_logic~q  & 
// ((\plat|cpu_0|cpu|E_logic_result[2]~11_combout )))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q ) ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_result[2]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu_0|cpu|R_ctrl_logic~q  & 
// (\plat|cpu_0|cpu|Add2~45_sumout )) # (\plat|cpu_0|cpu|R_ctrl_logic~q  & ((\plat|cpu_0|cpu|E_logic_result[2]~11_combout ))))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|cpu_0|cpu|Add2~45_sumout ),
	.datad(!\plat|cpu_0|cpu|E_logic_result[2]~11_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_shift_rot_result[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[2]~12 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[2]~12 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \plat|cpu_0|cpu|E_alu_result[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N5
dffeas \plat|cpu_0|cpu|W_alu_result[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[2]~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[2] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y11_N49
dffeas \plat|button_0|d2_data_in (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|button_0|d1_data_in~q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|button_0|d2_data_in~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|button_0|d2_data_in .is_wysiwyg = "true";
defparam \plat|button_0|d2_data_in .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N12
cyclonev_lcell_comb \plat|button_0|edge_capture~0 (
// Equation(s):
// \plat|button_0|edge_capture~0_combout  = ( \plat|button_0|edge_capture~q  & ( \plat|button_0|d2_data_in~q  & ( (!\plat|cpu_0|cpu|W_alu_result [2]) # (!\plat|button_0|always1~0_combout ) ) ) ) # ( !\plat|button_0|edge_capture~q  & ( 
// \plat|button_0|d2_data_in~q  & ( (!\plat|button_0|d1_data_in~q  & ((!\plat|cpu_0|cpu|W_alu_result [2]) # (!\plat|button_0|always1~0_combout ))) ) ) ) # ( \plat|button_0|edge_capture~q  & ( !\plat|button_0|d2_data_in~q  & ( (!\plat|cpu_0|cpu|W_alu_result 
// [2]) # (!\plat|button_0|always1~0_combout ) ) ) )

	.dataa(!\plat|button_0|d1_data_in~q ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|W_alu_result [2]),
	.datad(!\plat|button_0|always1~0_combout ),
	.datae(!\plat|button_0|edge_capture~q ),
	.dataf(!\plat|button_0|d2_data_in~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|button_0|edge_capture~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|button_0|edge_capture~0 .extended_lut = "off";
defparam \plat|button_0|edge_capture~0 .lut_mask = 64'h0000FFF0AAA0FFF0;
defparam \plat|button_0|edge_capture~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N13
dffeas \plat|button_0|edge_capture (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|button_0|edge_capture~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|button_0|edge_capture~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|button_0|edge_capture .is_wysiwyg = "true";
defparam \plat|button_0|edge_capture .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N6
cyclonev_lcell_comb \plat|button_0|read_mux_out~1 (
// Equation(s):
// \plat|button_0|read_mux_out~1_combout  = ( \plat|cpu_0|cpu|W_alu_result [2] & ( \plat|cpu_0|cpu|W_alu_result [3] & ( \plat|button_0|edge_capture~q  ) ) ) # ( !\plat|cpu_0|cpu|W_alu_result [2] & ( \plat|cpu_0|cpu|W_alu_result [3] & ( 
// \plat|button_0|irq_mask~q  ) ) ) # ( !\plat|cpu_0|cpu|W_alu_result [2] & ( !\plat|cpu_0|cpu|W_alu_result [3] & ( \button~input_o  ) ) )

	.dataa(!\plat|button_0|edge_capture~q ),
	.datab(gnd),
	.datac(!\plat|button_0|irq_mask~q ),
	.datad(!\button~input_o ),
	.datae(!\plat|cpu_0|cpu|W_alu_result [2]),
	.dataf(!\plat|cpu_0|cpu|W_alu_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|button_0|read_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|button_0|read_mux_out~1 .extended_lut = "off";
defparam \plat|button_0|read_mux_out~1 .lut_mask = 64'h00FF00000F0F5555;
defparam \plat|button_0|read_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N7
dffeas \plat|button_0|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|button_0|read_mux_out~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|button_0|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|button_0|readdata[0] .is_wysiwyg = "true";
defparam \plat|button_0|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N38
dffeas \plat|mm_interconnect_0|button_0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|button_0|readdata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|button_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|button_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|button_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y15_N34
dffeas \plat|segm_s_0|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_s_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_s_0|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_s_0|data_out[0] .is_wysiwyg = "true";
defparam \plat|segm_s_0|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N41
dffeas \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_s_0|data_out [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout  = ( \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [0] & ( \plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|button_0_s1_translator|av_readdata_pre [0]) ) ) ) # ( !\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [0] & ( 
// \plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|button_0_s1_translator|av_readdata_pre [0] ) ) ) # ( \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [0] & ( 
// !\plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0] ) ) )

	.dataa(!\plat|mm_interconnect_0|button_0_s1_translator|av_readdata_pre [0]),
	.datab(!\plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre [0]),
	.dataf(!\plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~1 .lut_mask = 64'h0000333355557777;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y13_N49
dffeas \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_min_0|data_out [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N30
cyclonev_lcell_comb \plat|timer_0|force_reload~0 (
// Equation(s):
// \plat|timer_0|force_reload~0_combout  = ( !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & ( (\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout  & 
// (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & (!\plat|cpu_0|cpu|W_alu_result [4] & \plat|timer_0|period_l_wr_strobe~0_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|cpu_0|cpu|W_alu_result [4]),
	.datad(!\plat|timer_0|period_l_wr_strobe~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|force_reload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|force_reload~0 .extended_lut = "off";
defparam \plat|timer_0|force_reload~0 .lut_mask = 64'h0040004000000000;
defparam \plat|timer_0|force_reload~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N33
cyclonev_lcell_comb \plat|timer_0|force_reload~1 (
// Equation(s):
// \plat|timer_0|force_reload~1_combout  = ( \plat|timer_0|force_reload~0_combout  & ( \plat|cpu_0|cpu|W_alu_result [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|W_alu_result [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|force_reload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|force_reload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|force_reload~1 .extended_lut = "off";
defparam \plat|timer_0|force_reload~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|timer_0|force_reload~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N34
dffeas \plat|timer_0|force_reload (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|force_reload~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|force_reload~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|force_reload .is_wysiwyg = "true";
defparam \plat|timer_0|force_reload .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N0
cyclonev_lcell_comb \plat|timer_0|Add0~21 (
// Equation(s):
// \plat|timer_0|Add0~21_sumout  = SUM(( !\plat|timer_0|internal_counter [0] ) + ( VCC ) + ( !VCC ))
// \plat|timer_0|Add0~22  = CARRY(( !\plat|timer_0|internal_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|internal_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~21_sumout ),
	.cout(\plat|timer_0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~21 .extended_lut = "off";
defparam \plat|timer_0|Add0~21 .lut_mask = 64'h000000000000FF00;
defparam \plat|timer_0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N24
cyclonev_lcell_comb \plat|timer_0|internal_counter~5 (
// Equation(s):
// \plat|timer_0|internal_counter~5_combout  = ( !\plat|timer_0|Add0~21_sumout  & ( (!\plat|timer_0|force_reload~q  & !\plat|timer_0|Equal0~3_combout ) ) )

	.dataa(!\plat|timer_0|force_reload~q ),
	.datab(gnd),
	.datac(!\plat|timer_0|Equal0~3_combout ),
	.datad(gnd),
	.datae(!\plat|timer_0|Add0~21_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~5 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~5 .lut_mask = 64'hA0A00000A0A00000;
defparam \plat|timer_0|internal_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N52
dffeas \plat|timer_0|counter_is_running~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|counter_is_running~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|counter_is_running~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|counter_is_running~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|counter_is_running~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N48
cyclonev_lcell_comb \plat|timer_0|always0~0 (
// Equation(s):
// \plat|timer_0|always0~0_combout  = ( \plat|timer_0|counter_is_running~DUPLICATE_q  ) # ( !\plat|timer_0|counter_is_running~DUPLICATE_q  & ( \plat|timer_0|force_reload~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|force_reload~q ),
	.datad(gnd),
	.datae(!\plat|timer_0|counter_is_running~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|always0~0 .extended_lut = "off";
defparam \plat|timer_0|always0~0 .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \plat|timer_0|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N25
dffeas \plat|timer_0|internal_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[0] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N3
cyclonev_lcell_comb \plat|timer_0|Add0~17 (
// Equation(s):
// \plat|timer_0|Add0~17_sumout  = SUM(( !\plat|timer_0|internal_counter [1] ) + ( VCC ) + ( \plat|timer_0|Add0~22  ))
// \plat|timer_0|Add0~18  = CARRY(( !\plat|timer_0|internal_counter [1] ) + ( VCC ) + ( \plat|timer_0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|internal_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~17_sumout ),
	.cout(\plat|timer_0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~17 .extended_lut = "off";
defparam \plat|timer_0|Add0~17 .lut_mask = 64'h000000000000FF00;
defparam \plat|timer_0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N24
cyclonev_lcell_comb \plat|timer_0|internal_counter~4 (
// Equation(s):
// \plat|timer_0|internal_counter~4_combout  = ( !\plat|timer_0|Add0~17_sumout  & ( !\plat|timer_0|Equal0~3_combout  & ( !\plat|timer_0|force_reload~q  ) ) )

	.dataa(gnd),
	.datab(!\plat|timer_0|force_reload~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|timer_0|Add0~17_sumout ),
	.dataf(!\plat|timer_0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~4 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~4 .lut_mask = 64'hCCCC000000000000;
defparam \plat|timer_0|internal_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y15_N25
dffeas \plat|timer_0|internal_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[1] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N6
cyclonev_lcell_comb \plat|timer_0|Add0~13 (
// Equation(s):
// \plat|timer_0|Add0~13_sumout  = SUM(( !\plat|timer_0|internal_counter [2] ) + ( VCC ) + ( \plat|timer_0|Add0~18  ))
// \plat|timer_0|Add0~14  = CARRY(( !\plat|timer_0|internal_counter [2] ) + ( VCC ) + ( \plat|timer_0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~13_sumout ),
	.cout(\plat|timer_0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~13 .extended_lut = "off";
defparam \plat|timer_0|Add0~13 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N33
cyclonev_lcell_comb \plat|timer_0|internal_counter~3 (
// Equation(s):
// \plat|timer_0|internal_counter~3_combout  = ( !\plat|timer_0|Add0~13_sumout  & ( !\plat|timer_0|Equal0~3_combout  & ( !\plat|timer_0|force_reload~q  ) ) )

	.dataa(!\plat|timer_0|force_reload~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|timer_0|Add0~13_sumout ),
	.dataf(!\plat|timer_0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~3 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~3 .lut_mask = 64'hAAAA000000000000;
defparam \plat|timer_0|internal_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N29
dffeas \plat|timer_0|internal_counter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|timer_0|internal_counter~3_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[2] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N9
cyclonev_lcell_comb \plat|timer_0|Add0~9 (
// Equation(s):
// \plat|timer_0|Add0~9_sumout  = SUM(( !\plat|timer_0|internal_counter [3] ) + ( VCC ) + ( \plat|timer_0|Add0~14  ))
// \plat|timer_0|Add0~10  = CARRY(( !\plat|timer_0|internal_counter [3] ) + ( VCC ) + ( \plat|timer_0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~9_sumout ),
	.cout(\plat|timer_0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~9 .extended_lut = "off";
defparam \plat|timer_0|Add0~9 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N24
cyclonev_lcell_comb \plat|timer_0|internal_counter~2 (
// Equation(s):
// \plat|timer_0|internal_counter~2_combout  = ( !\plat|timer_0|Equal0~3_combout  & ( !\plat|timer_0|Add0~9_sumout  & ( !\plat|timer_0|force_reload~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|force_reload~q ),
	.datad(gnd),
	.datae(!\plat|timer_0|Equal0~3_combout ),
	.dataf(!\plat|timer_0|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~2 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~2 .lut_mask = 64'hF0F0000000000000;
defparam \plat|timer_0|internal_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N26
dffeas \plat|timer_0|internal_counter[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[3] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N12
cyclonev_lcell_comb \plat|timer_0|Add0~5 (
// Equation(s):
// \plat|timer_0|Add0~5_sumout  = SUM(( \plat|timer_0|internal_counter [4] ) + ( VCC ) + ( \plat|timer_0|Add0~10  ))
// \plat|timer_0|Add0~6  = CARRY(( \plat|timer_0|internal_counter [4] ) + ( VCC ) + ( \plat|timer_0|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~5_sumout ),
	.cout(\plat|timer_0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~5 .extended_lut = "off";
defparam \plat|timer_0|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \plat|timer_0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N36
cyclonev_lcell_comb \plat|timer_0|internal_counter~1 (
// Equation(s):
// \plat|timer_0|internal_counter~1_combout  = ( !\plat|timer_0|force_reload~q  & ( \plat|timer_0|Add0~5_sumout  & ( !\plat|timer_0|Equal0~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|Equal0~3_combout ),
	.datae(!\plat|timer_0|force_reload~q ),
	.dataf(!\plat|timer_0|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~1 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~1 .lut_mask = 64'h00000000FF000000;
defparam \plat|timer_0|internal_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N26
dffeas \plat|timer_0|internal_counter[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|timer_0|internal_counter~1_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[4] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N15
cyclonev_lcell_comb \plat|timer_0|Add0~61 (
// Equation(s):
// \plat|timer_0|Add0~61_sumout  = SUM(( \plat|timer_0|internal_counter [5] ) + ( VCC ) + ( \plat|timer_0|Add0~6  ))
// \plat|timer_0|Add0~62  = CARRY(( \plat|timer_0|internal_counter [5] ) + ( VCC ) + ( \plat|timer_0|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~61_sumout ),
	.cout(\plat|timer_0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~61 .extended_lut = "off";
defparam \plat|timer_0|Add0~61 .lut_mask = 64'h0000000000000F0F;
defparam \plat|timer_0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N48
cyclonev_lcell_comb \plat|timer_0|internal_counter~15 (
// Equation(s):
// \plat|timer_0|internal_counter~15_combout  = ( !\plat|timer_0|Equal0~3_combout  & ( \plat|timer_0|Add0~61_sumout  & ( !\plat|timer_0|force_reload~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|force_reload~q ),
	.datad(gnd),
	.datae(!\plat|timer_0|Equal0~3_combout ),
	.dataf(!\plat|timer_0|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~15 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~15 .lut_mask = 64'h00000000F0F00000;
defparam \plat|timer_0|internal_counter~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N50
dffeas \plat|timer_0|internal_counter[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~15_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[5] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N18
cyclonev_lcell_comb \plat|timer_0|Add0~57 (
// Equation(s):
// \plat|timer_0|Add0~57_sumout  = SUM(( !\plat|timer_0|internal_counter [6] ) + ( VCC ) + ( \plat|timer_0|Add0~62  ))
// \plat|timer_0|Add0~58  = CARRY(( !\plat|timer_0|internal_counter [6] ) + ( VCC ) + ( \plat|timer_0|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|internal_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~57_sumout ),
	.cout(\plat|timer_0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~57 .extended_lut = "off";
defparam \plat|timer_0|Add0~57 .lut_mask = 64'h000000000000FF00;
defparam \plat|timer_0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N54
cyclonev_lcell_comb \plat|timer_0|internal_counter~14 (
// Equation(s):
// \plat|timer_0|internal_counter~14_combout  = ( !\plat|timer_0|Equal0~3_combout  & ( !\plat|timer_0|Add0~57_sumout  & ( !\plat|timer_0|force_reload~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|force_reload~q ),
	.datad(gnd),
	.datae(!\plat|timer_0|Equal0~3_combout ),
	.dataf(!\plat|timer_0|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~14 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~14 .lut_mask = 64'hF0F0000000000000;
defparam \plat|timer_0|internal_counter~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N56
dffeas \plat|timer_0|internal_counter[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~14_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[6] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N21
cyclonev_lcell_comb \plat|timer_0|Add0~53 (
// Equation(s):
// \plat|timer_0|Add0~53_sumout  = SUM(( \plat|timer_0|internal_counter[7]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~58  ))
// \plat|timer_0|Add0~54  = CARRY(( \plat|timer_0|internal_counter[7]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~53_sumout ),
	.cout(\plat|timer_0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~53 .extended_lut = "off";
defparam \plat|timer_0|Add0~53 .lut_mask = 64'h0000000000000F0F;
defparam \plat|timer_0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N9
cyclonev_lcell_comb \plat|timer_0|internal_counter~13 (
// Equation(s):
// \plat|timer_0|internal_counter~13_combout  = ( !\plat|timer_0|Equal0~3_combout  & ( \plat|timer_0|Add0~53_sumout  & ( !\plat|timer_0|force_reload~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|force_reload~q ),
	.datad(gnd),
	.datae(!\plat|timer_0|Equal0~3_combout ),
	.dataf(!\plat|timer_0|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~13 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~13 .lut_mask = 64'h00000000F0F00000;
defparam \plat|timer_0|internal_counter~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N18
cyclonev_lcell_comb \plat|timer_0|internal_counter[7]~feeder (
// Equation(s):
// \plat|timer_0|internal_counter[7]~feeder_combout  = ( \plat|timer_0|internal_counter~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|internal_counter~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter[7]~feeder .extended_lut = "off";
defparam \plat|timer_0|internal_counter[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|timer_0|internal_counter[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N19
dffeas \plat|timer_0|internal_counter[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N24
cyclonev_lcell_comb \plat|timer_0|Add0~49 (
// Equation(s):
// \plat|timer_0|Add0~49_sumout  = SUM(( !\plat|timer_0|internal_counter [8] ) + ( VCC ) + ( \plat|timer_0|Add0~54  ))
// \plat|timer_0|Add0~50  = CARRY(( !\plat|timer_0|internal_counter [8] ) + ( VCC ) + ( \plat|timer_0|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~49_sumout ),
	.cout(\plat|timer_0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~49 .extended_lut = "off";
defparam \plat|timer_0|Add0~49 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N0
cyclonev_lcell_comb \plat|timer_0|internal_counter~12 (
// Equation(s):
// \plat|timer_0|internal_counter~12_combout  = ( !\plat|timer_0|Equal0~3_combout  & ( !\plat|timer_0|Add0~49_sumout  & ( !\plat|timer_0|force_reload~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|force_reload~q ),
	.datad(gnd),
	.datae(!\plat|timer_0|Equal0~3_combout ),
	.dataf(!\plat|timer_0|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~12 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~12 .lut_mask = 64'hF0F0000000000000;
defparam \plat|timer_0|internal_counter~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N2
dffeas \plat|timer_0|internal_counter[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[8] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N27
cyclonev_lcell_comb \plat|timer_0|Add0~45 (
// Equation(s):
// \plat|timer_0|Add0~45_sumout  = SUM(( !\plat|timer_0|internal_counter [9] ) + ( VCC ) + ( \plat|timer_0|Add0~50  ))
// \plat|timer_0|Add0~46  = CARRY(( !\plat|timer_0|internal_counter [9] ) + ( VCC ) + ( \plat|timer_0|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~45_sumout ),
	.cout(\plat|timer_0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~45 .extended_lut = "off";
defparam \plat|timer_0|Add0~45 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N18
cyclonev_lcell_comb \plat|timer_0|internal_counter~11 (
// Equation(s):
// \plat|timer_0|internal_counter~11_combout  = ( !\plat|timer_0|Add0~45_sumout  & ( (!\plat|timer_0|force_reload~q  & !\plat|timer_0|Equal0~3_combout ) ) )

	.dataa(!\plat|timer_0|force_reload~q ),
	.datab(gnd),
	.datac(!\plat|timer_0|Equal0~3_combout ),
	.datad(gnd),
	.datae(!\plat|timer_0|Add0~45_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~11 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~11 .lut_mask = 64'hA0A00000A0A00000;
defparam \plat|timer_0|internal_counter~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N19
dffeas \plat|timer_0|internal_counter[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[9] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N30
cyclonev_lcell_comb \plat|timer_0|Add0~1 (
// Equation(s):
// \plat|timer_0|Add0~1_sumout  = SUM(( \plat|timer_0|internal_counter [10] ) + ( VCC ) + ( \plat|timer_0|Add0~46  ))
// \plat|timer_0|Add0~2  = CARRY(( \plat|timer_0|internal_counter [10] ) + ( VCC ) + ( \plat|timer_0|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~1_sumout ),
	.cout(\plat|timer_0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~1 .extended_lut = "off";
defparam \plat|timer_0|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \plat|timer_0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N45
cyclonev_lcell_comb \plat|timer_0|internal_counter~0 (
// Equation(s):
// \plat|timer_0|internal_counter~0_combout  = ( !\plat|timer_0|force_reload~q  & ( \plat|timer_0|Add0~1_sumout  & ( !\plat|timer_0|Equal0~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|Equal0~3_combout ),
	.datad(gnd),
	.datae(!\plat|timer_0|force_reload~q ),
	.dataf(!\plat|timer_0|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~0 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~0 .lut_mask = 64'h00000000F0F00000;
defparam \plat|timer_0|internal_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N35
dffeas \plat|timer_0|internal_counter[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|timer_0|internal_counter~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[10] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N33
cyclonev_lcell_comb \plat|timer_0|Add0~41 (
// Equation(s):
// \plat|timer_0|Add0~41_sumout  = SUM(( \plat|timer_0|internal_counter [11] ) + ( VCC ) + ( \plat|timer_0|Add0~2  ))
// \plat|timer_0|Add0~42  = CARRY(( \plat|timer_0|internal_counter [11] ) + ( VCC ) + ( \plat|timer_0|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~41_sumout ),
	.cout(\plat|timer_0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~41 .extended_lut = "off";
defparam \plat|timer_0|Add0~41 .lut_mask = 64'h0000000000000F0F;
defparam \plat|timer_0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N12
cyclonev_lcell_comb \plat|timer_0|internal_counter~10 (
// Equation(s):
// \plat|timer_0|internal_counter~10_combout  = ( \plat|timer_0|Add0~41_sumout  & ( (!\plat|timer_0|force_reload~q  & !\plat|timer_0|Equal0~3_combout ) ) )

	.dataa(!\plat|timer_0|force_reload~q ),
	.datab(gnd),
	.datac(!\plat|timer_0|Equal0~3_combout ),
	.datad(gnd),
	.datae(!\plat|timer_0|Add0~41_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~10 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~10 .lut_mask = 64'h0000A0A00000A0A0;
defparam \plat|timer_0|internal_counter~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N14
dffeas \plat|timer_0|internal_counter[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[11] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N36
cyclonev_lcell_comb \plat|timer_0|Add0~37 (
// Equation(s):
// \plat|timer_0|Add0~37_sumout  = SUM(( \plat|timer_0|internal_counter [12] ) + ( VCC ) + ( \plat|timer_0|Add0~42  ))
// \plat|timer_0|Add0~38  = CARRY(( \plat|timer_0|internal_counter [12] ) + ( VCC ) + ( \plat|timer_0|Add0~42  ))

	.dataa(gnd),
	.datab(!\plat|timer_0|internal_counter [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~37_sumout ),
	.cout(\plat|timer_0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~37 .extended_lut = "off";
defparam \plat|timer_0|Add0~37 .lut_mask = 64'h0000000000003333;
defparam \plat|timer_0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N54
cyclonev_lcell_comb \plat|timer_0|internal_counter~9 (
// Equation(s):
// \plat|timer_0|internal_counter~9_combout  = ( \plat|timer_0|Add0~37_sumout  & ( !\plat|timer_0|Equal0~3_combout  & ( !\plat|timer_0|force_reload~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|force_reload~q ),
	.datad(gnd),
	.datae(!\plat|timer_0|Add0~37_sumout ),
	.dataf(!\plat|timer_0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~9 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~9 .lut_mask = 64'h0000F0F000000000;
defparam \plat|timer_0|internal_counter~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N44
dffeas \plat|timer_0|internal_counter[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|timer_0|internal_counter~9_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[12] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N39
cyclonev_lcell_comb \plat|timer_0|Add0~33 (
// Equation(s):
// \plat|timer_0|Add0~33_sumout  = SUM(( \plat|timer_0|internal_counter [13] ) + ( VCC ) + ( \plat|timer_0|Add0~38  ))
// \plat|timer_0|Add0~34  = CARRY(( \plat|timer_0|internal_counter [13] ) + ( VCC ) + ( \plat|timer_0|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~33_sumout ),
	.cout(\plat|timer_0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~33 .extended_lut = "off";
defparam \plat|timer_0|Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \plat|timer_0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N57
cyclonev_lcell_comb \plat|timer_0|internal_counter~8 (
// Equation(s):
// \plat|timer_0|internal_counter~8_combout  = ( !\plat|timer_0|Equal0~3_combout  & ( \plat|timer_0|Add0~33_sumout  & ( !\plat|timer_0|force_reload~q  ) ) )

	.dataa(!\plat|timer_0|force_reload~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|timer_0|Equal0~3_combout ),
	.dataf(!\plat|timer_0|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~8 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~8 .lut_mask = 64'h00000000AAAA0000;
defparam \plat|timer_0|internal_counter~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N59
dffeas \plat|timer_0|internal_counter[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[13] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N42
cyclonev_lcell_comb \plat|timer_0|Add0~29 (
// Equation(s):
// \plat|timer_0|Add0~29_sumout  = SUM(( !\plat|timer_0|internal_counter[14]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~34  ))
// \plat|timer_0|Add0~30  = CARRY(( !\plat|timer_0|internal_counter[14]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~29_sumout ),
	.cout(\plat|timer_0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~29 .extended_lut = "off";
defparam \plat|timer_0|Add0~29 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N27
cyclonev_lcell_comb \plat|timer_0|internal_counter~7 (
// Equation(s):
// \plat|timer_0|internal_counter~7_combout  = ( !\plat|timer_0|force_reload~q  & ( !\plat|timer_0|Add0~29_sumout  & ( !\plat|timer_0|Equal0~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|Equal0~3_combout ),
	.datad(gnd),
	.datae(!\plat|timer_0|force_reload~q ),
	.dataf(!\plat|timer_0|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~7 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~7 .lut_mask = 64'hF0F0000000000000;
defparam \plat|timer_0|internal_counter~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N56
dffeas \plat|timer_0|internal_counter[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|timer_0|internal_counter~7_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[14]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N45
cyclonev_lcell_comb \plat|timer_0|Add0~25 (
// Equation(s):
// \plat|timer_0|Add0~25_sumout  = SUM(( !\plat|timer_0|internal_counter [15] ) + ( VCC ) + ( \plat|timer_0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~25 .extended_lut = "off";
defparam \plat|timer_0|Add0~25 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N9
cyclonev_lcell_comb \plat|timer_0|internal_counter~6 (
// Equation(s):
// \plat|timer_0|internal_counter~6_combout  = ( !\plat|timer_0|Equal0~3_combout  & ( !\plat|timer_0|Add0~25_sumout  & ( !\plat|timer_0|force_reload~q  ) ) )

	.dataa(!\plat|timer_0|force_reload~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|timer_0|Equal0~3_combout ),
	.dataf(!\plat|timer_0|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~6 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~6 .lut_mask = 64'hAAAA000000000000;
defparam \plat|timer_0|internal_counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N10
dffeas \plat|timer_0|internal_counter[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[15] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y15_N55
dffeas \plat|timer_0|internal_counter[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|timer_0|internal_counter~7_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[14] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N54
cyclonev_lcell_comb \plat|timer_0|Equal0~1 (
// Equation(s):
// \plat|timer_0|Equal0~1_combout  = ( !\plat|timer_0|internal_counter [12] & ( !\plat|timer_0|internal_counter [13] & ( (\plat|timer_0|internal_counter [15] & (\plat|timer_0|internal_counter [14] & !\plat|timer_0|internal_counter [11])) ) ) )

	.dataa(!\plat|timer_0|internal_counter [15]),
	.datab(!\plat|timer_0|internal_counter [14]),
	.datac(!\plat|timer_0|internal_counter [11]),
	.datad(gnd),
	.datae(!\plat|timer_0|internal_counter [12]),
	.dataf(!\plat|timer_0|internal_counter [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Equal0~1 .extended_lut = "off";
defparam \plat|timer_0|Equal0~1 .lut_mask = 64'h1010000000000000;
defparam \plat|timer_0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N12
cyclonev_lcell_comb \plat|timer_0|Equal0~0 (
// Equation(s):
// \plat|timer_0|Equal0~0_combout  = ( \plat|timer_0|internal_counter [3] & ( \plat|timer_0|internal_counter [0] & ( (\plat|timer_0|internal_counter [1] & \plat|timer_0|internal_counter [2]) ) ) )

	.dataa(gnd),
	.datab(!\plat|timer_0|internal_counter [1]),
	.datac(!\plat|timer_0|internal_counter [2]),
	.datad(gnd),
	.datae(!\plat|timer_0|internal_counter [3]),
	.dataf(!\plat|timer_0|internal_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Equal0~0 .extended_lut = "off";
defparam \plat|timer_0|Equal0~0 .lut_mask = 64'h0000000000000303;
defparam \plat|timer_0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N20
dffeas \plat|timer_0|internal_counter[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[7] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y15_N20
dffeas \plat|timer_0|internal_counter[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N45
cyclonev_lcell_comb \plat|timer_0|Equal0~2 (
// Equation(s):
// \plat|timer_0|Equal0~2_combout  = ( \plat|timer_0|internal_counter [8] & ( \plat|timer_0|internal_counter[9]~DUPLICATE_q  & ( (!\plat|timer_0|internal_counter [5] & (!\plat|timer_0|internal_counter [7] & \plat|timer_0|internal_counter [6])) ) ) )

	.dataa(!\plat|timer_0|internal_counter [5]),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [7]),
	.datad(!\plat|timer_0|internal_counter [6]),
	.datae(!\plat|timer_0|internal_counter [8]),
	.dataf(!\plat|timer_0|internal_counter[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Equal0~2 .extended_lut = "off";
defparam \plat|timer_0|Equal0~2 .lut_mask = 64'h00000000000000A0;
defparam \plat|timer_0|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N3
cyclonev_lcell_comb \plat|timer_0|Equal0~3 (
// Equation(s):
// \plat|timer_0|Equal0~3_combout  = ( !\plat|timer_0|internal_counter [4] & ( \plat|timer_0|Equal0~2_combout  & ( (\plat|timer_0|Equal0~1_combout  & (\plat|timer_0|Equal0~0_combout  & !\plat|timer_0|internal_counter [10])) ) ) )

	.dataa(!\plat|timer_0|Equal0~1_combout ),
	.datab(gnd),
	.datac(!\plat|timer_0|Equal0~0_combout ),
	.datad(!\plat|timer_0|internal_counter [10]),
	.datae(!\plat|timer_0|internal_counter [4]),
	.dataf(!\plat|timer_0|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Equal0~3 .extended_lut = "off";
defparam \plat|timer_0|Equal0~3 .lut_mask = 64'h0000000005000000;
defparam \plat|timer_0|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y12_N35
dffeas \plat|timer_0|delayed_unxcounter_is_zeroxx0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|timer_0|Equal0~3_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|delayed_unxcounter_is_zeroxx0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|delayed_unxcounter_is_zeroxx0 .is_wysiwyg = "true";
defparam \plat|timer_0|delayed_unxcounter_is_zeroxx0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N42
cyclonev_lcell_comb \plat|timer_0|timeout_occurred~0 (
// Equation(s):
// \plat|timer_0|timeout_occurred~0_combout  = ( \plat|timer_0|timeout_occurred~q  & ( \plat|timer_0|force_reload~0_combout  & ( (\plat|cpu_0|cpu|W_alu_result [3]) # (\plat|cpu_0|cpu|W_alu_result [2]) ) ) ) # ( !\plat|timer_0|timeout_occurred~q  & ( 
// \plat|timer_0|force_reload~0_combout  & ( (!\plat|timer_0|delayed_unxcounter_is_zeroxx0~q  & (\plat|timer_0|Equal0~3_combout  & ((\plat|cpu_0|cpu|W_alu_result [3]) # (\plat|cpu_0|cpu|W_alu_result [2])))) ) ) ) # ( \plat|timer_0|timeout_occurred~q  & ( 
// !\plat|timer_0|force_reload~0_combout  ) ) # ( !\plat|timer_0|timeout_occurred~q  & ( !\plat|timer_0|force_reload~0_combout  & ( (!\plat|timer_0|delayed_unxcounter_is_zeroxx0~q  & \plat|timer_0|Equal0~3_combout ) ) ) )

	.dataa(!\plat|timer_0|delayed_unxcounter_is_zeroxx0~q ),
	.datab(!\plat|cpu_0|cpu|W_alu_result [2]),
	.datac(!\plat|cpu_0|cpu|W_alu_result [3]),
	.datad(!\plat|timer_0|Equal0~3_combout ),
	.datae(!\plat|timer_0|timeout_occurred~q ),
	.dataf(!\plat|timer_0|force_reload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|timeout_occurred~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|timeout_occurred~0 .extended_lut = "off";
defparam \plat|timer_0|timeout_occurred~0 .lut_mask = 64'h00AAFFFF002A3F3F;
defparam \plat|timer_0|timeout_occurred~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N43
dffeas \plat|timer_0|timeout_occurred (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|timeout_occurred~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|timeout_occurred~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|timeout_occurred .is_wysiwyg = "true";
defparam \plat|timer_0|timeout_occurred .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N0
cyclonev_lcell_comb \plat|timer_0|read_mux_out[0]~0 (
// Equation(s):
// \plat|timer_0|read_mux_out[0]~0_combout  = ( \plat|timer_0|control_register~q  & ( (!\plat|cpu_0|cpu|W_alu_result [3] & (!\plat|cpu_0|cpu|W_alu_result [4] & ((\plat|timer_0|timeout_occurred~q ) # (\plat|cpu_0|cpu|W_alu_result [2])))) ) ) # ( 
// !\plat|timer_0|control_register~q  & ( (!\plat|cpu_0|cpu|W_alu_result [3] & (!\plat|cpu_0|cpu|W_alu_result [2] & (!\plat|cpu_0|cpu|W_alu_result [4] & \plat|timer_0|timeout_occurred~q ))) ) )

	.dataa(!\plat|cpu_0|cpu|W_alu_result [3]),
	.datab(!\plat|cpu_0|cpu|W_alu_result [2]),
	.datac(!\plat|cpu_0|cpu|W_alu_result [4]),
	.datad(!\plat|timer_0|timeout_occurred~q ),
	.datae(gnd),
	.dataf(!\plat|timer_0|control_register~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|read_mux_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|read_mux_out[0]~0 .extended_lut = "off";
defparam \plat|timer_0|read_mux_out[0]~0 .lut_mask = 64'h0080008020A020A0;
defparam \plat|timer_0|read_mux_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N1
dffeas \plat|timer_0|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|read_mux_out[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|readdata[0] .is_wysiwyg = "true";
defparam \plat|timer_0|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N22
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|timer_0|readdata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N12
cyclonev_lcell_comb \plat|segm_ms_0|data_out[0]~feeder (
// Equation(s):
// \plat|segm_ms_0|data_out[0]~feeder_combout  = ( \plat|cpu_0|cpu|d_writedata [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|d_writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|segm_ms_0|data_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|segm_ms_0|data_out[0]~feeder .extended_lut = "off";
defparam \plat|segm_ms_0|data_out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|segm_ms_0|data_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N14
dffeas \plat|segm_ms_0|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|segm_ms_0|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|segm_ms_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_ms_0|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_ms_0|data_out[0] .is_wysiwyg = "true";
defparam \plat|segm_ms_0|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N20
dffeas \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|segm_ms_0|data_out [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \switches[0]~input (
	.i(switches[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[0]~input_o ));
// synopsys translate_off
defparam \switches[0]~input .bus_hold = "false";
defparam \switches[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N51
cyclonev_lcell_comb \plat|switches_0|readdata[0]~feeder (
// Equation(s):
// \plat|switches_0|readdata[0]~feeder_combout  = ( \switches[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|switches_0|readdata[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|switches_0|readdata[0]~feeder .extended_lut = "off";
defparam \plat|switches_0|readdata[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|switches_0|readdata[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y11_N52
dffeas \plat|switches_0|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|switches_0|readdata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|button_0|read_mux_out~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|switches_0|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|switches_0|readdata[0] .is_wysiwyg = "true";
defparam \plat|switches_0|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y11_N52
dffeas \plat|mm_interconnect_0|switches_0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|switches_0|readdata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switches_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switches_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switches_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0]~0 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout  = ( \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [0] & ( \plat|mm_interconnect_0|switches_0_s1_translator|av_readdata_pre [0] & ( 
// (!\plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg [0] & (!\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0] & ((!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]) # 
// (!\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0])))) ) ) ) # ( !\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [0] & ( \plat|mm_interconnect_0|switches_0_s1_translator|av_readdata_pre [0] & ( 
// (!\plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg [0] & ((!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0]))) ) ) ) # ( 
// \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [0] & ( !\plat|mm_interconnect_0|switches_0_s1_translator|av_readdata_pre [0] & ( (!\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0] & 
// ((!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0]))) ) ) ) # ( !\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [0] & ( 
// !\plat|mm_interconnect_0|switches_0_s1_translator|av_readdata_pre [0] & ( (!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0]),
	.datae(!\plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre [0]),
	.dataf(!\plat|mm_interconnect_0|switches_0_s1_translator|av_readdata_pre [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~0 .lut_mask = 64'hFFF0CCC0AAA08880;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0] (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data [0] = ( \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [0] & ( (((!\plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ) # 
// (\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [0])) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ) ) ) ) # ( 
// !\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [0] & ( ((!\plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ) # 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ) ) ) ) # ( \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [0] & ( ((!\plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ) # (\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [0])) # (\plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ) ) ) ) # 
// ( !\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0] & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [0] & ( (!\plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ) # (\plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ) 
// ) ) )

	.dataa(!\plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre [0]),
	.datad(!\plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.datae(!\plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg [0]),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0] .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0] .lut_mask = 64'hFF55FF5FFF77FF7F;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N1
dffeas \plat|cpu_0|cpu|av_ld_byte0_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_data [0]),
	.asdata(\plat|cpu_0|cpu|av_ld_byte1_data [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|cpu_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_byte0_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_byte0_data[0] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_byte0_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N27
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal134~0 (
// Equation(s):
// \plat|cpu_0|cpu|Equal134~0_combout  = ( \plat|cpu_0|cpu|D_iw [7] & ( !\plat|cpu_0|cpu|D_iw[6]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|E_control_rd_data[1]~0_combout  & !\plat|cpu_0|cpu|D_iw[8]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|cpu_0|cpu|E_control_rd_data[1]~0_combout ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|D_iw[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|D_iw [7]),
	.dataf(!\plat|cpu_0|cpu|D_iw[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal134~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal134~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal134~0 .lut_mask = 64'h0000505000000000;
defparam \plat|cpu_0|cpu|Equal134~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N26
dffeas \plat|cpu_0|cpu|W_ipending_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|W_ipending_reg_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_ipending_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_ipending_reg[0] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_ipending_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N17
dffeas \plat|cpu_0|cpu|W_ienable_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|E_src1 [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|cpu_0|cpu|W_ienable_reg_nxt~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_ienable_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_ienable_reg[0] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_ienable_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N42
cyclonev_lcell_comb \plat|cpu_0|cpu|E_control_rd_data[0]~1 (
// Equation(s):
// \plat|cpu_0|cpu|E_control_rd_data[0]~1_combout  = ( \plat|cpu_0|cpu|W_ienable_reg [0] & ( \plat|cpu_0|cpu|D_iw[8]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|W_ipending_reg [0] & (!\plat|cpu_0|cpu|D_iw [7] & (\plat|cpu_0|cpu|E_control_rd_data[1]~0_combout  & 
// !\plat|cpu_0|cpu|D_iw[6]~DUPLICATE_q ))) ) ) ) # ( !\plat|cpu_0|cpu|W_ienable_reg [0] & ( \plat|cpu_0|cpu|D_iw[8]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|W_ipending_reg [0] & (!\plat|cpu_0|cpu|D_iw [7] & (\plat|cpu_0|cpu|E_control_rd_data[1]~0_combout  & 
// !\plat|cpu_0|cpu|D_iw[6]~DUPLICATE_q ))) ) ) ) # ( \plat|cpu_0|cpu|W_ienable_reg [0] & ( !\plat|cpu_0|cpu|D_iw[8]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|D_iw [7] & (\plat|cpu_0|cpu|E_control_rd_data[1]~0_combout  & \plat|cpu_0|cpu|D_iw[6]~DUPLICATE_q )) ) ) )

	.dataa(!\plat|cpu_0|cpu|W_ipending_reg [0]),
	.datab(!\plat|cpu_0|cpu|D_iw [7]),
	.datac(!\plat|cpu_0|cpu|E_control_rd_data[1]~0_combout ),
	.datad(!\plat|cpu_0|cpu|D_iw[6]~DUPLICATE_q ),
	.datae(!\plat|cpu_0|cpu|W_ienable_reg [0]),
	.dataf(!\plat|cpu_0|cpu|D_iw[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_control_rd_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_control_rd_data[0]~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_control_rd_data[0]~1 .lut_mask = 64'h0000000304000400;
defparam \plat|cpu_0|cpu|E_control_rd_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N48
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal133~1 (
// Equation(s):
// \plat|cpu_0|cpu|Equal133~1_combout  = ( \plat|cpu_0|cpu|Equal133~0_combout  & ( !\plat|cpu_0|cpu|D_iw [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|D_iw [7]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Equal133~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal133~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal133~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal133~1 .lut_mask = 64'h00000000FF00FF00;
defparam \plat|cpu_0|cpu|Equal133~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N51
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_exception~2 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_exception~2_combout  = ( \plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|D_iw [12]) # ((!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & \plat|cpu_0|cpu|D_iw [11])) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [12]),
	.datab(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|D_iw [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_exception~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_exception~2 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_exception~2 .lut_mask = 64'h00000000AEAEAEAE;
defparam \plat|cpu_0|cpu|D_ctrl_exception~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N24
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_exception~3 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_exception~3_combout  = ( \plat|cpu_0|cpu|Equal0~0_combout  & ( \plat|cpu_0|cpu|D_ctrl_exception~0_combout  & ( (!\plat|cpu_0|cpu|D_ctrl_retaddr~0_combout ) # ((\plat|cpu_0|cpu|D_iw [16] & (\plat|cpu_0|cpu|D_ctrl_exception~2_combout  
// & !\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q ))) ) ) ) # ( \plat|cpu_0|cpu|Equal0~0_combout  & ( !\plat|cpu_0|cpu|D_ctrl_exception~0_combout  ) ) # ( !\plat|cpu_0|cpu|Equal0~0_combout  & ( !\plat|cpu_0|cpu|D_ctrl_exception~0_combout  ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [16]),
	.datab(!\plat|cpu_0|cpu|D_ctrl_retaddr~0_combout ),
	.datac(!\plat|cpu_0|cpu|D_ctrl_exception~2_combout ),
	.datad(!\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q ),
	.datae(!\plat|cpu_0|cpu|Equal0~0_combout ),
	.dataf(!\plat|cpu_0|cpu|D_ctrl_exception~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_exception~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_exception~3 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_exception~3 .lut_mask = 64'hFFFFFFFF0000CDCC;
defparam \plat|cpu_0|cpu|D_ctrl_exception~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y11_N26
dffeas \plat|cpu_0|cpu|R_ctrl_exception (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_ctrl_exception~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_ctrl_exception~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_exception .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_ctrl_exception .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N15
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal132~0 (
// Equation(s):
// \plat|cpu_0|cpu|Equal132~0_combout  = ( \plat|cpu_0|cpu|E_control_rd_data[1]~0_combout  & ( (!\plat|cpu_0|cpu|D_iw [6] & (!\plat|cpu_0|cpu|D_iw[8]~DUPLICATE_q  & !\plat|cpu_0|cpu|D_iw [7])) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [6]),
	.datab(!\plat|cpu_0|cpu|D_iw[8]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|D_iw [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_control_rd_data[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal132~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal132~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal132~0 .lut_mask = 64'h0000000080808080;
defparam \plat|cpu_0|cpu|Equal132~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N9
cyclonev_lcell_comb \plat|cpu_0|cpu|W_status_reg_pie_inst_nxt~0 (
// Equation(s):
// \plat|cpu_0|cpu|W_status_reg_pie_inst_nxt~0_combout  = (!\plat|cpu_0|cpu|R_ctrl_wrctl_inst~q  & (((\plat|cpu_0|cpu|W_status_reg_pie~q )))) # (\plat|cpu_0|cpu|R_ctrl_wrctl_inst~q  & ((!\plat|cpu_0|cpu|Equal132~0_combout  & 
// ((\plat|cpu_0|cpu|W_status_reg_pie~q ))) # (\plat|cpu_0|cpu|Equal132~0_combout  & (\plat|cpu_0|cpu|E_src1 [0]))))

	.dataa(!\plat|cpu_0|cpu|E_src1 [0]),
	.datab(!\plat|cpu_0|cpu|R_ctrl_wrctl_inst~q ),
	.datac(!\plat|cpu_0|cpu|Equal132~0_combout ),
	.datad(!\plat|cpu_0|cpu|W_status_reg_pie~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_status_reg_pie_inst_nxt~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_status_reg_pie_inst_nxt~0 .lut_mask = 64'h01FD01FD01FD01FD;
defparam \plat|cpu_0|cpu|W_status_reg_pie_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N48
cyclonev_lcell_comb \plat|cpu_0|cpu|W_bstatus_reg_inst_nxt~0 (
// Equation(s):
// \plat|cpu_0|cpu|W_bstatus_reg_inst_nxt~0_combout  = ( \plat|cpu_0|cpu|W_bstatus_reg~q  & ( \plat|cpu_0|cpu|W_status_reg_pie~q  & ( ((!\plat|cpu_0|cpu|R_ctrl_wrctl_inst~q ) # ((!\plat|cpu_0|cpu|Equal134~0_combout ) # (\plat|cpu_0|cpu|E_src1 [0]))) # 
// (\plat|cpu_0|cpu|R_ctrl_break~q ) ) ) ) # ( !\plat|cpu_0|cpu|W_bstatus_reg~q  & ( \plat|cpu_0|cpu|W_status_reg_pie~q  & ( ((\plat|cpu_0|cpu|R_ctrl_wrctl_inst~q  & (\plat|cpu_0|cpu|E_src1 [0] & \plat|cpu_0|cpu|Equal134~0_combout ))) # 
// (\plat|cpu_0|cpu|R_ctrl_break~q ) ) ) ) # ( \plat|cpu_0|cpu|W_bstatus_reg~q  & ( !\plat|cpu_0|cpu|W_status_reg_pie~q  & ( (!\plat|cpu_0|cpu|R_ctrl_break~q  & ((!\plat|cpu_0|cpu|R_ctrl_wrctl_inst~q ) # ((!\plat|cpu_0|cpu|Equal134~0_combout ) # 
// (\plat|cpu_0|cpu|E_src1 [0])))) ) ) ) # ( !\plat|cpu_0|cpu|W_bstatus_reg~q  & ( !\plat|cpu_0|cpu|W_status_reg_pie~q  & ( (!\plat|cpu_0|cpu|R_ctrl_break~q  & (\plat|cpu_0|cpu|R_ctrl_wrctl_inst~q  & (\plat|cpu_0|cpu|E_src1 [0] & 
// \plat|cpu_0|cpu|Equal134~0_combout ))) ) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_break~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_wrctl_inst~q ),
	.datac(!\plat|cpu_0|cpu|E_src1 [0]),
	.datad(!\plat|cpu_0|cpu|Equal134~0_combout ),
	.datae(!\plat|cpu_0|cpu|W_bstatus_reg~q ),
	.dataf(!\plat|cpu_0|cpu|W_status_reg_pie~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_bstatus_reg_inst_nxt~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_bstatus_reg_inst_nxt~0 .lut_mask = 64'h0002AA8A5557FFDF;
defparam \plat|cpu_0|cpu|W_bstatus_reg_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N49
dffeas \plat|cpu_0|cpu|W_bstatus_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_bstatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_bstatus_reg .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_bstatus_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N54
cyclonev_lcell_comb \plat|cpu_0|cpu|W_status_reg_pie_inst_nxt~1 (
// Equation(s):
// \plat|cpu_0|cpu|W_status_reg_pie_inst_nxt~1_combout  = ( !\plat|cpu_0|cpu|Equal62~12_combout  & ( (\plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout  & ((!\plat|cpu_0|cpu|Equal62~13_combout  & (\plat|cpu_0|cpu|W_status_reg_pie_inst_nxt~0_combout )) # 
// (\plat|cpu_0|cpu|Equal62~13_combout  & ((!\plat|cpu_0|cpu|Equal0~0_combout  & (\plat|cpu_0|cpu|W_status_reg_pie_inst_nxt~0_combout )) # (\plat|cpu_0|cpu|Equal0~0_combout  & ((\plat|cpu_0|cpu|W_bstatus_reg~q ))))))) ) ) # ( 
// \plat|cpu_0|cpu|Equal62~12_combout  & ( (\plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout  & (((!\plat|cpu_0|cpu|Equal0~0_combout  & (\plat|cpu_0|cpu|W_status_reg_pie_inst_nxt~0_combout )) # (\plat|cpu_0|cpu|Equal0~0_combout  & ((\plat|cpu_0|cpu|W_estatus_reg~q 
// )))))) ) )

	.dataa(!\plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(!\plat|cpu_0|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.datac(!\plat|cpu_0|cpu|W_estatus_reg~q ),
	.datad(!\plat|cpu_0|cpu|Equal62~13_combout ),
	.datae(!\plat|cpu_0|cpu|Equal62~12_combout ),
	.dataf(!\plat|cpu_0|cpu|Equal0~0_combout ),
	.datag(!\plat|cpu_0|cpu|W_bstatus_reg~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_status_reg_pie_inst_nxt~1 .extended_lut = "on";
defparam \plat|cpu_0|cpu|W_status_reg_pie_inst_nxt~1 .lut_mask = 64'h1111111111050505;
defparam \plat|cpu_0|cpu|W_status_reg_pie_inst_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N55
dffeas \plat|cpu_0|cpu|W_status_reg_pie (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_status_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_status_reg_pie .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_status_reg_pie .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N30
cyclonev_lcell_comb \plat|cpu_0|cpu|W_estatus_reg_inst_nxt~0 (
// Equation(s):
// \plat|cpu_0|cpu|W_estatus_reg_inst_nxt~0_combout  = ( \plat|cpu_0|cpu|W_estatus_reg~q  & ( \plat|cpu_0|cpu|W_status_reg_pie~q  & ( (!\plat|cpu_0|cpu|Equal133~1_combout ) # (((!\plat|cpu_0|cpu|R_ctrl_wrctl_inst~q ) # (\plat|cpu_0|cpu|R_ctrl_exception~q )) 
// # (\plat|cpu_0|cpu|E_src1 [0])) ) ) ) # ( !\plat|cpu_0|cpu|W_estatus_reg~q  & ( \plat|cpu_0|cpu|W_status_reg_pie~q  & ( ((\plat|cpu_0|cpu|Equal133~1_combout  & (\plat|cpu_0|cpu|E_src1 [0] & \plat|cpu_0|cpu|R_ctrl_wrctl_inst~q ))) # 
// (\plat|cpu_0|cpu|R_ctrl_exception~q ) ) ) ) # ( \plat|cpu_0|cpu|W_estatus_reg~q  & ( !\plat|cpu_0|cpu|W_status_reg_pie~q  & ( (!\plat|cpu_0|cpu|R_ctrl_exception~q  & ((!\plat|cpu_0|cpu|Equal133~1_combout ) # ((!\plat|cpu_0|cpu|R_ctrl_wrctl_inst~q ) # 
// (\plat|cpu_0|cpu|E_src1 [0])))) ) ) ) # ( !\plat|cpu_0|cpu|W_estatus_reg~q  & ( !\plat|cpu_0|cpu|W_status_reg_pie~q  & ( (\plat|cpu_0|cpu|Equal133~1_combout  & (\plat|cpu_0|cpu|E_src1 [0] & (!\plat|cpu_0|cpu|R_ctrl_exception~q  & 
// \plat|cpu_0|cpu|R_ctrl_wrctl_inst~q ))) ) ) )

	.dataa(!\plat|cpu_0|cpu|Equal133~1_combout ),
	.datab(!\plat|cpu_0|cpu|E_src1 [0]),
	.datac(!\plat|cpu_0|cpu|R_ctrl_exception~q ),
	.datad(!\plat|cpu_0|cpu|R_ctrl_wrctl_inst~q ),
	.datae(!\plat|cpu_0|cpu|W_estatus_reg~q ),
	.dataf(!\plat|cpu_0|cpu|W_status_reg_pie~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_estatus_reg_inst_nxt~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_estatus_reg_inst_nxt~0 .lut_mask = 64'h0010F0B00F1FFFBF;
defparam \plat|cpu_0|cpu|W_estatus_reg_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N31
dffeas \plat|cpu_0|cpu|W_estatus_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_estatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_estatus_reg .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_estatus_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N0
cyclonev_lcell_comb \plat|cpu_0|cpu|E_control_rd_data[0]~3 (
// Equation(s):
// \plat|cpu_0|cpu|E_control_rd_data[0]~3_combout  = ( !\plat|cpu_0|cpu|Equal133~1_combout  & ( (!\plat|cpu_0|cpu|Equal132~0_combout  & (((\plat|cpu_0|cpu|Equal134~0_combout  & (\plat|cpu_0|cpu|W_bstatus_reg~q ))) # 
// (\plat|cpu_0|cpu|E_control_rd_data[0]~1_combout ))) # (\plat|cpu_0|cpu|Equal132~0_combout  & ((((\plat|cpu_0|cpu|W_status_reg_pie~q ))))) ) ) # ( \plat|cpu_0|cpu|Equal133~1_combout  & ( (((!\plat|cpu_0|cpu|Equal132~0_combout  & 
// (\plat|cpu_0|cpu|W_estatus_reg~q )) # (\plat|cpu_0|cpu|Equal132~0_combout  & ((\plat|cpu_0|cpu|W_status_reg_pie~q ))))) ) )

	.dataa(!\plat|cpu_0|cpu|Equal134~0_combout ),
	.datab(!\plat|cpu_0|cpu|E_control_rd_data[0]~1_combout ),
	.datac(!\plat|cpu_0|cpu|W_estatus_reg~q ),
	.datad(!\plat|cpu_0|cpu|W_status_reg_pie~q ),
	.datae(!\plat|cpu_0|cpu|Equal133~1_combout ),
	.dataf(!\plat|cpu_0|cpu|Equal132~0_combout ),
	.datag(!\plat|cpu_0|cpu|W_bstatus_reg~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_control_rd_data[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_control_rd_data[0]~3 .extended_lut = "on";
defparam \plat|cpu_0|cpu|E_control_rd_data[0]~3 .lut_mask = 64'h37370F0F00FF00FF;
defparam \plat|cpu_0|cpu|E_control_rd_data[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N2
dffeas \plat|cpu_0|cpu|W_control_rd_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_control_rd_data[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_control_rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_control_rd_data[0] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_control_rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N22
dffeas \plat|cpu_0|cpu|W_cmp_result (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_cmp_result~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_cmp_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_cmp_result .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_cmp_result .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wr_data[0]~31 (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wr_data[0]~31_combout  = ( !\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|R_ctrl_ld~q  & (((!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & (\plat|cpu_0|cpu|W_alu_result [0])) # (\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & 
// ((\plat|cpu_0|cpu|W_cmp_result~q )))))) # (\plat|cpu_0|cpu|R_ctrl_ld~q  & (\plat|cpu_0|cpu|av_ld_byte0_data [0])) ) ) # ( \plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|R_ctrl_ld~q  & (((!\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & 
// (\plat|cpu_0|cpu|W_control_rd_data [0])) # (\plat|cpu_0|cpu|R_ctrl_br_cmp~q  & ((\plat|cpu_0|cpu|W_cmp_result~q )))))) # (\plat|cpu_0|cpu|R_ctrl_ld~q  & (\plat|cpu_0|cpu|av_ld_byte0_data [0])) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datab(!\plat|cpu_0|cpu|av_ld_byte0_data [0]),
	.datac(!\plat|cpu_0|cpu|W_control_rd_data [0]),
	.datad(!\plat|cpu_0|cpu|W_cmp_result~q ),
	.datae(!\plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.dataf(!\plat|cpu_0|cpu|R_ctrl_br_cmp~q ),
	.datag(!\plat|cpu_0|cpu|W_alu_result [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wr_data[0]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wr_data[0]~31 .extended_lut = "on";
defparam \plat|cpu_0|cpu|W_rf_wr_data[0]~31 .lut_mask = 64'h1B1B1B1B11BB11BB;
defparam \plat|cpu_0|cpu|W_rf_wr_data[0]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N56
dffeas \plat|cpu_0|cpu|E_src2[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_src2[8]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src2[7]~0_combout ),
	.sload(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[8] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N45
cyclonev_lcell_comb \plat|cpu_0|cpu|F_pc[6]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|F_pc[6]~feeder_combout  = \plat|cpu_0|cpu|Add2~25_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|Add2~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_pc[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[6]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_pc[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|cpu_0|cpu|F_pc[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y9_N46
dffeas \plat|cpu_0|cpu|F_pc[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_pc[6]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|Add0~25_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|F_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[6] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|F_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N21
cyclonev_lcell_comb \plat|cpu_0|cpu|F_iw~4 (
// Equation(s):
// \plat|cpu_0|cpu|F_iw~4_combout  = ( \plat|cpu_0|cpu|intr_req~0_combout  & ( \plat|rom_0|the_altsyncram|auto_generated|q_a [13] ) ) # ( !\plat|cpu_0|cpu|intr_req~0_combout  & ( \plat|rom_0|the_altsyncram|auto_generated|q_a [13] ) ) # ( 
// \plat|cpu_0|cpu|intr_req~0_combout  & ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|intr_req~0_combout ),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_iw~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_iw~4 .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_iw~4 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \plat|cpu_0|cpu|F_iw~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y11_N23
dffeas \plat|cpu_0|cpu|D_iw[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_iw~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[13] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N51
cyclonev_lcell_comb \plat|cpu_0|cpu|E_src2[7]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|E_src2[7]~feeder_combout  = ( \plat|cpu_0|cpu|D_iw [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_src2[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[7]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_src2[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu_0|cpu|E_src2[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N52
dffeas \plat|cpu_0|cpu|E_src2[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_src2[7]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src2[7]~0_combout ),
	.sload(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[7] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|F_pc[5]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|F_pc[5]~feeder_combout  = \plat|cpu_0|cpu|Add2~29_sumout 

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|Add2~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_pc[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[5]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_pc[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \plat|cpu_0|cpu|F_pc[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N14
dffeas \plat|cpu_0|cpu|F_pc[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_pc[5]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|Add0~29_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|F_pc[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[5]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|F_pc[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y11_N2
dffeas \plat|cpu_0|cpu|D_iw[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[12] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N9
cyclonev_lcell_comb \plat|cpu_0|cpu|E_src2[6]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|E_src2[6]~feeder_combout  = \plat|cpu_0|cpu|D_iw [12]

	.dataa(!\plat|cpu_0|cpu|D_iw [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_src2[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[6]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_src2[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \plat|cpu_0|cpu|E_src2[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y10_N11
dffeas \plat|cpu_0|cpu|E_src2[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_src2[6]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_src2[7]~0_combout ),
	.sload(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[6] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N54
cyclonev_lcell_comb \plat|cpu_0|cpu|F_pc[4]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|F_pc[4]~feeder_combout  = ( \plat|cpu_0|cpu|Add2~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_pc[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[4]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_pc[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu_0|cpu|F_pc[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y9_N55
dffeas \plat|cpu_0|cpu|F_pc[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_pc[4]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|Add0~1_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|F_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[4] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|F_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|F_iw~5 (
// Equation(s):
// \plat|cpu_0|cpu|F_iw~5_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [14] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [14] & ( \plat|cpu_0|cpu|intr_req~0_combout  ) )

	.dataa(!\plat|cpu_0|cpu|intr_req~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_iw~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_iw~5 .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_iw~5 .lut_mask = 64'h55555555FFFFFFFF;
defparam \plat|cpu_0|cpu|F_iw~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N13
dffeas \plat|cpu_0|cpu|D_iw[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_iw~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[14]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N0
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal62~8 (
// Equation(s):
// \plat|cpu_0|cpu|Equal62~8_combout  = ( !\plat|cpu_0|cpu|D_iw [12] & ( \plat|cpu_0|cpu|D_iw [15] & ( (!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw [11] & (\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q  & \plat|cpu_0|cpu|D_iw [16]))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw [11]),
	.datac(!\plat|cpu_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw [16]),
	.datae(!\plat|cpu_0|cpu|D_iw [12]),
	.dataf(!\plat|cpu_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal62~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal62~8 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal62~8 .lut_mask = 64'h0000000000080000;
defparam \plat|cpu_0|cpu|Equal62~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N54
cyclonev_lcell_comb \plat|cpu_0|cpu|R_ctrl_break_nxt (
// Equation(s):
// \plat|cpu_0|cpu|R_ctrl_break_nxt~combout  = ( \plat|cpu_0|cpu|Equal62~8_combout  & ( \plat|cpu_0|cpu|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Equal62~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_ctrl_break_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_break_nxt .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_ctrl_break_nxt .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|cpu_0|cpu|R_ctrl_break_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N56
dffeas \plat|cpu_0|cpu|R_ctrl_break (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_ctrl_break_nxt~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_ctrl_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_break .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_ctrl_break .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y11_N25
dffeas \plat|cpu_0|cpu|R_ctrl_exception~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_ctrl_exception~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_ctrl_exception~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_exception~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_ctrl_exception~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N57
cyclonev_lcell_comb \plat|cpu_0|cpu|F_pc_sel_nxt.10~0 (
// Equation(s):
// \plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout  = ( !\plat|cpu_0|cpu|R_ctrl_exception~DUPLICATE_q  & ( !\plat|cpu_0|cpu|R_ctrl_break~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|R_ctrl_break~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|R_ctrl_exception~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc_sel_nxt.10~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_pc_sel_nxt.10~0 .lut_mask = 64'hFF00FF0000000000;
defparam \plat|cpu_0|cpu|F_pc_sel_nxt.10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N57
cyclonev_lcell_comb \plat|cpu_0|cpu|F_pc_no_crst_nxt[3]~1 (
// Equation(s):
// \plat|cpu_0|cpu|F_pc_no_crst_nxt[3]~1_combout  = ( \plat|cpu_0|cpu|F_pc_sel_nxt~0_combout  & ( \plat|cpu_0|cpu|Add2~37_sumout  & ( (!\plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout ) # (\plat|cpu_0|cpu|Add0~37_sumout ) ) ) ) # ( 
// !\plat|cpu_0|cpu|F_pc_sel_nxt~0_combout  & ( \plat|cpu_0|cpu|Add2~37_sumout  ) ) # ( \plat|cpu_0|cpu|F_pc_sel_nxt~0_combout  & ( !\plat|cpu_0|cpu|Add2~37_sumout  & ( (!\plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout ) # (\plat|cpu_0|cpu|Add0~37_sumout ) ) ) ) # 
// ( !\plat|cpu_0|cpu|F_pc_sel_nxt~0_combout  & ( !\plat|cpu_0|cpu|Add2~37_sumout  & ( !\plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout  ) ) )

	.dataa(!\plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(!\plat|cpu_0|cpu|Add0~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|F_pc_sel_nxt~0_combout ),
	.dataf(!\plat|cpu_0|cpu|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_pc_no_crst_nxt[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc_no_crst_nxt[3]~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_pc_no_crst_nxt[3]~1 .lut_mask = 64'hAAAABBBBFFFFBBBB;
defparam \plat|cpu_0|cpu|F_pc_no_crst_nxt[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N59
dffeas \plat|cpu_0|cpu|F_pc[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_pc_no_crst_nxt[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|F_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[3] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|F_pc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N31
dffeas \plat|cpu_0|cpu|D_iw[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[8] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N15
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src1[4]~12 (
// Equation(s):
// \plat|cpu_0|cpu|R_src1[4]~12_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] & ( \plat|cpu_0|cpu|R_src1~0_combout  & ( \plat|cpu_0|cpu|Add0~41_sumout  ) ) ) # ( 
// !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] & ( \plat|cpu_0|cpu|R_src1~0_combout  & ( \plat|cpu_0|cpu|Add0~41_sumout  ) ) ) # ( 
// \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] & ( !\plat|cpu_0|cpu|R_src1~0_combout  & ( (!\plat|cpu_0|cpu|R_src1~1_combout ) # (\plat|cpu_0|cpu|D_iw [8]) ) ) ) # ( 
// !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] & ( !\plat|cpu_0|cpu|R_src1~0_combout  & ( (\plat|cpu_0|cpu|D_iw [8] & \plat|cpu_0|cpu|R_src1~1_combout ) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [8]),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|Add0~41_sumout ),
	.datad(!\plat|cpu_0|cpu|R_src1~1_combout ),
	.datae(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4]),
	.dataf(!\plat|cpu_0|cpu|R_src1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src1[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src1[4]~12 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src1[4]~12 .lut_mask = 64'h0055FF550F0F0F0F;
defparam \plat|cpu_0|cpu|R_src1[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N16
dffeas \plat|cpu_0|cpu|E_src1[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src1[4]~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src1[4] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N48
cyclonev_lcell_comb \plat|cpu_0|cpu|F_pc[2]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|F_pc[2]~feeder_combout  = ( \plat|cpu_0|cpu|Add2~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_pc[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[2]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_pc[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu_0|cpu|F_pc[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y9_N50
dffeas \plat|cpu_0|cpu|F_pc[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_pc[2]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|Add0~41_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|F_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[2] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|F_pc[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N3
cyclonev_lcell_comb \plat|cpu_0|cpu|F_iw~2 (
// Equation(s):
// \plat|cpu_0|cpu|F_iw~2_combout  = (\plat|rom_0|the_altsyncram|auto_generated|q_a [3]) # (\plat|cpu_0|cpu|intr_req~0_combout )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|intr_req~0_combout ),
	.datac(gnd),
	.datad(!\plat|rom_0|the_altsyncram|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_iw~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_iw~2 .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_iw~2 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \plat|cpu_0|cpu|F_iw~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y10_N4
dffeas \plat|cpu_0|cpu|D_iw[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_iw~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[3]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N0
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_logic~0 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_logic~0_combout  = ( \plat|cpu_0|cpu|D_iw [13] & ( (!\plat|cpu_0|cpu|D_iw [11] & (\plat|cpu_0|cpu|Equal0~0_combout  & (!\plat|cpu_0|cpu|D_iw [16] & \plat|cpu_0|cpu|D_iw [12]))) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [11]),
	.datab(!\plat|cpu_0|cpu|Equal0~0_combout ),
	.datac(!\plat|cpu_0|cpu|D_iw [16]),
	.datad(!\plat|cpu_0|cpu|D_iw [12]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_logic~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_logic~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_logic~0 .lut_mask = 64'h0000000000200020;
defparam \plat|cpu_0|cpu|D_ctrl_logic~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N42
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_logic~1 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_logic~1_combout  = ( \plat|cpu_0|cpu|D_ctrl_logic~0_combout  & ( \plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q  ) ) # ( \plat|cpu_0|cpu|D_ctrl_logic~0_combout  & ( !\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q  ) ) # ( 
// !\plat|cpu_0|cpu|D_ctrl_logic~0_combout  & ( !\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|D_iw [2] & (!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & ((\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ) # (\plat|cpu_0|cpu|D_iw[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw [2]),
	.datac(!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datae(!\plat|cpu_0|cpu|D_ctrl_logic~0_combout ),
	.dataf(!\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_logic~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_logic~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_logic~1 .lut_mask = 64'h1300FFFF0000FFFF;
defparam \plat|cpu_0|cpu|D_ctrl_logic~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N43
dffeas \plat|cpu_0|cpu|R_ctrl_logic (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_ctrl_logic~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_logic .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_ctrl_logic .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N30
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_result[3]~13 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_result[3]~13_combout  = ( \plat|cpu_0|cpu|Add2~49_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu_0|cpu|R_ctrl_logic~q ) # ((\plat|cpu_0|cpu|E_logic_result[3]~12_combout )))) # (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu_0|cpu|E_shift_rot_result[3]~DUPLICATE_q )))) ) ) # ( !\plat|cpu_0|cpu|Add2~49_sumout  & ( (!\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (\plat|cpu_0|cpu|R_ctrl_logic~q  & (\plat|cpu_0|cpu|E_logic_result[3]~12_combout ))) # 
// (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu_0|cpu|E_shift_rot_result[3]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu_0|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|cpu_0|cpu|E_logic_result[3]~12_combout ),
	.datad(!\plat|cpu_0|cpu|E_shift_rot_result[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_result[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_result[3]~13 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_result[3]~13 .lut_mask = 64'h043704378CBF8CBF;
defparam \plat|cpu_0|cpu|E_alu_result[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N31
dffeas \plat|cpu_0|cpu|W_alu_result[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_result[3]~13_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_alu_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_alu_result[3] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_alu_result[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N3
cyclonev_lcell_comb \plat|timer_0|control_register~0 (
// Equation(s):
// \plat|timer_0|control_register~0_combout  = ( \plat|timer_0|force_reload~0_combout  & ( (!\plat|cpu_0|cpu|W_alu_result [3] & ((!\plat|cpu_0|cpu|W_alu_result [2] & ((\plat|timer_0|control_register~q ))) # (\plat|cpu_0|cpu|W_alu_result [2] & 
// (\plat|cpu_0|cpu|d_writedata [0])))) # (\plat|cpu_0|cpu|W_alu_result [3] & (((\plat|timer_0|control_register~q )))) ) ) # ( !\plat|timer_0|force_reload~0_combout  & ( \plat|timer_0|control_register~q  ) )

	.dataa(!\plat|cpu_0|cpu|W_alu_result [3]),
	.datab(!\plat|cpu_0|cpu|W_alu_result [2]),
	.datac(!\plat|cpu_0|cpu|d_writedata [0]),
	.datad(!\plat|timer_0|control_register~q ),
	.datae(gnd),
	.dataf(!\plat|timer_0|force_reload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|control_register~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|control_register~0 .extended_lut = "off";
defparam \plat|timer_0|control_register~0 .lut_mask = 64'h00FF00FF02DF02DF;
defparam \plat|timer_0|control_register~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N4
dffeas \plat|timer_0|control_register (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|control_register~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|control_register~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|control_register .is_wysiwyg = "true";
defparam \plat|timer_0|control_register .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y12_N44
dffeas \plat|timer_0|timeout_occurred~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|timeout_occurred~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|timeout_occurred~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|timeout_occurred~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|timeout_occurred~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N24
cyclonev_lcell_comb \plat|cpu_0|cpu|W_ipending_reg_nxt~1 (
// Equation(s):
// \plat|cpu_0|cpu|W_ipending_reg_nxt~1_combout  = (\plat|timer_0|control_register~q  & (\plat|timer_0|timeout_occurred~DUPLICATE_q  & \plat|cpu_0|cpu|W_ienable_reg [0]))

	.dataa(gnd),
	.datab(!\plat|timer_0|control_register~q ),
	.datac(!\plat|timer_0|timeout_occurred~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|W_ienable_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_ipending_reg_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_ipending_reg_nxt~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_ipending_reg_nxt~1 .lut_mask = 64'h0003000300030003;
defparam \plat|cpu_0|cpu|W_ipending_reg_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N25
dffeas \plat|cpu_0|cpu|W_ipending_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|W_ipending_reg_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_ipending_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_ipending_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_ipending_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N57
cyclonev_lcell_comb \plat|cpu_0|cpu|intr_req~0 (
// Equation(s):
// \plat|cpu_0|cpu|intr_req~0_combout  = ( \plat|cpu_0|cpu|W_ipending_reg [1] & ( \plat|cpu_0|cpu|W_status_reg_pie~q  ) ) # ( !\plat|cpu_0|cpu|W_ipending_reg [1] & ( (\plat|cpu_0|cpu|W_ipending_reg[0]~DUPLICATE_q  & \plat|cpu_0|cpu|W_status_reg_pie~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|W_ipending_reg[0]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|W_status_reg_pie~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|W_ipending_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|intr_req~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|intr_req~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|intr_req~0 .lut_mask = 64'h000F000F00FF00FF;
defparam \plat|cpu_0|cpu|intr_req~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N6
cyclonev_lcell_comb \plat|cpu_0|cpu|F_iw~0 (
// Equation(s):
// \plat|cpu_0|cpu|F_iw~0_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [4] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [4] & ( \plat|cpu_0|cpu|intr_req~0_combout  ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|intr_req~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_iw~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_iw~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_iw~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \plat|cpu_0|cpu|F_iw~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y11_N8
dffeas \plat|cpu_0|cpu|D_iw[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_iw~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[4] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N45
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_ld~0 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_ld~0_combout  = ( \plat|cpu_0|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|cpu_0|cpu|D_iw [4] & (\plat|cpu_0|cpu|D_iw [1] & \plat|cpu_0|cpu|D_iw [0])) ) ) # ( !\plat|cpu_0|cpu|D_iw[3]~DUPLICATE_q  & ( (\plat|cpu_0|cpu|D_iw [1] & 
// (\plat|cpu_0|cpu|D_iw [0] & ((!\plat|cpu_0|cpu|D_iw [4]) # (\plat|cpu_0|cpu|D_iw [2])))) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [4]),
	.datab(!\plat|cpu_0|cpu|D_iw [1]),
	.datac(!\plat|cpu_0|cpu|D_iw [0]),
	.datad(!\plat|cpu_0|cpu|D_iw [2]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_ld~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_ld~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_ld~0 .lut_mask = 64'h0203020302020202;
defparam \plat|cpu_0|cpu|D_ctrl_ld~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N46
dffeas \plat|cpu_0|cpu|R_ctrl_ld (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_ctrl_ld~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_ld .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_ctrl_ld .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N41
dffeas \plat|cpu_0|cpu|av_ld_waiting_for_data (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|av_ld_waiting_for_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_waiting_for_data .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|av_ld_waiting_for_data .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N39
cyclonev_lcell_comb \plat|cpu_0|cpu|av_ld_waiting_for_data_nxt~0 (
// Equation(s):
// \plat|cpu_0|cpu|av_ld_waiting_for_data_nxt~0_combout  = ( \plat|cpu_0|cpu|E_new_inst~q  & ( (!\plat|cpu_0|cpu|av_ld_waiting_for_data~q  & (\plat|cpu_0|cpu|R_ctrl_ld~q )) # (\plat|cpu_0|cpu|av_ld_waiting_for_data~q  & 
// ((!\plat|cpu_0|cpu|av_ld_aligning_data_nxt~0_combout ))) ) ) # ( !\plat|cpu_0|cpu|E_new_inst~q  & ( (!\plat|cpu_0|cpu|av_ld_aligning_data_nxt~0_combout  & \plat|cpu_0|cpu|av_ld_waiting_for_data~q ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu_0|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datad(!\plat|cpu_0|cpu|av_ld_waiting_for_data~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_new_inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|av_ld_waiting_for_data_nxt~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|av_ld_waiting_for_data_nxt~0 .lut_mask = 64'h00F000F033F033F0;
defparam \plat|cpu_0|cpu|av_ld_waiting_for_data_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N9
cyclonev_lcell_comb \plat|cpu_0|cpu|E_stall~0 (
// Equation(s):
// \plat|cpu_0|cpu|E_stall~0_combout  = ( \plat|cpu_0|cpu|av_ld_aligning_data_nxt~1_combout  & ( \plat|cpu_0|cpu|E_valid_from_R~q  & ( (!\plat|cpu_0|cpu|E_new_inst~q  & (\plat|cpu_0|cpu|D_ctrl_mem32~0_combout  & 
// !\plat|cpu_0|cpu|av_ld_waiting_for_data_nxt~0_combout )) ) ) ) # ( !\plat|cpu_0|cpu|av_ld_aligning_data_nxt~1_combout  & ( \plat|cpu_0|cpu|E_valid_from_R~q  & ( (!\plat|cpu_0|cpu|E_new_inst~q  & !\plat|cpu_0|cpu|av_ld_waiting_for_data_nxt~0_combout ) ) ) 
// ) # ( \plat|cpu_0|cpu|av_ld_aligning_data_nxt~1_combout  & ( !\plat|cpu_0|cpu|E_valid_from_R~q  & ( !\plat|cpu_0|cpu|E_new_inst~q  ) ) ) # ( !\plat|cpu_0|cpu|av_ld_aligning_data_nxt~1_combout  & ( !\plat|cpu_0|cpu|E_valid_from_R~q  & ( 
// !\plat|cpu_0|cpu|E_new_inst~q  ) ) )

	.dataa(!\plat|cpu_0|cpu|E_new_inst~q ),
	.datab(!\plat|cpu_0|cpu|D_ctrl_mem32~0_combout ),
	.datac(!\plat|cpu_0|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|av_ld_aligning_data_nxt~1_combout ),
	.dataf(!\plat|cpu_0|cpu|E_valid_from_R~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_stall~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_stall~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_stall~0 .lut_mask = 64'hAAAAAAAAA0A02020;
defparam \plat|cpu_0|cpu|E_stall~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N24
cyclonev_lcell_comb \plat|cpu_0|cpu|E_valid_from_R~0 (
// Equation(s):
// \plat|cpu_0|cpu|E_valid_from_R~0_combout  = ( \plat|cpu_0|cpu|E_stall~0_combout  & ( \plat|cpu_0|cpu|E_st_stall~combout  ) ) # ( !\plat|cpu_0|cpu|E_stall~0_combout  & ( \plat|cpu_0|cpu|E_st_stall~combout  ) ) # ( \plat|cpu_0|cpu|E_stall~0_combout  & ( 
// !\plat|cpu_0|cpu|E_st_stall~combout  & ( (\plat|cpu_0|cpu|E_stall~2_combout ) # (\plat|cpu_0|cpu|R_valid~q ) ) ) ) # ( !\plat|cpu_0|cpu|E_stall~0_combout  & ( !\plat|cpu_0|cpu|E_st_stall~combout  & ( ((\plat|cpu_0|cpu|E_stall~2_combout ) # 
// (\plat|cpu_0|cpu|R_ctrl_ld~q )) # (\plat|cpu_0|cpu|R_valid~q ) ) ) )

	.dataa(!\plat|cpu_0|cpu|R_valid~q ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu_0|cpu|E_stall~2_combout ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|E_stall~0_combout ),
	.dataf(!\plat|cpu_0|cpu|E_st_stall~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_valid_from_R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_valid_from_R~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_valid_from_R~0 .lut_mask = 64'h7F7F5F5FFFFFFFFF;
defparam \plat|cpu_0|cpu|E_valid_from_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N26
dffeas \plat|cpu_0|cpu|E_valid_from_R (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_valid_from_R~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_valid_from_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_valid_from_R .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_valid_from_R .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_cnt[0]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_cnt[0]~feeder_combout  = \plat|cpu_0|cpu|E_src2[0]~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|E_src2[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_cnt[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_cnt[0]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_cnt[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \plat|cpu_0|cpu|E_shift_rot_cnt[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N39
cyclonev_lcell_comb \plat|cpu_0|cpu|E_shift_rot_cnt[0]~_wirecell (
// Equation(s):
// \plat|cpu_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout  = !\plat|cpu_0|cpu|E_shift_rot_cnt [0]

	.dataa(!\plat|cpu_0|cpu|E_shift_rot_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_cnt[0]~_wirecell .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_shift_rot_cnt[0]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \plat|cpu_0|cpu|E_shift_rot_cnt[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N38
dffeas \plat|cpu_0|cpu|E_shift_rot_cnt[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_shift_rot_cnt[0]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_cnt[0] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N42
cyclonev_lcell_comb \plat|cpu_0|cpu|Add3~3 (
// Equation(s):
// \plat|cpu_0|cpu|Add3~3_combout  = !\plat|cpu_0|cpu|E_shift_rot_cnt [0] $ (\plat|cpu_0|cpu|E_shift_rot_cnt [1])

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|E_shift_rot_cnt [0]),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|E_shift_rot_cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Add3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add3~3 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add3~3 .lut_mask = 64'hCC33CC33CC33CC33;
defparam \plat|cpu_0|cpu|Add3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N43
dffeas \plat|cpu_0|cpu|E_shift_rot_cnt[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|Add3~3_combout ),
	.asdata(\plat|cpu_0|cpu|E_src2[1]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_cnt[1] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N24
cyclonev_lcell_comb \plat|cpu_0|cpu|Add3~2 (
// Equation(s):
// \plat|cpu_0|cpu|Add3~2_combout  = ( \plat|cpu_0|cpu|E_shift_rot_cnt [1] & ( \plat|cpu_0|cpu|E_shift_rot_cnt [2] ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_cnt [1] & ( !\plat|cpu_0|cpu|E_shift_rot_cnt [0] $ (\plat|cpu_0|cpu|E_shift_rot_cnt [2]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|E_shift_rot_cnt [0]),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|E_shift_rot_cnt [2]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_shift_rot_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Add3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add3~2 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add3~2 .lut_mask = 64'hCC33CC3300FF00FF;
defparam \plat|cpu_0|cpu|Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N26
dffeas \plat|cpu_0|cpu|E_shift_rot_cnt[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|Add3~2_combout ),
	.asdata(\plat|cpu_0|cpu|E_src2 [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_cnt[2] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N27
cyclonev_lcell_comb \plat|cpu_0|cpu|Add3~1 (
// Equation(s):
// \plat|cpu_0|cpu|Add3~1_combout  = ( \plat|cpu_0|cpu|E_shift_rot_cnt [2] & ( \plat|cpu_0|cpu|E_shift_rot_cnt [3] ) ) # ( !\plat|cpu_0|cpu|E_shift_rot_cnt [2] & ( !\plat|cpu_0|cpu|E_shift_rot_cnt [3] $ (((\plat|cpu_0|cpu|E_shift_rot_cnt [1]) # 
// (\plat|cpu_0|cpu|E_shift_rot_cnt [0]))) ) )

	.dataa(!\plat|cpu_0|cpu|E_shift_rot_cnt [0]),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_cnt [1]),
	.datad(!\plat|cpu_0|cpu|E_shift_rot_cnt [3]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_shift_rot_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add3~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add3~1 .lut_mask = 64'hA05FA05F00FF00FF;
defparam \plat|cpu_0|cpu|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N28
dffeas \plat|cpu_0|cpu|E_shift_rot_cnt[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|Add3~1_combout ),
	.asdata(\plat|cpu_0|cpu|E_src2[3]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_cnt[3] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N30
cyclonev_lcell_comb \plat|cpu_0|cpu|E_stall~1 (
// Equation(s):
// \plat|cpu_0|cpu|E_stall~1_combout  = ( !\plat|cpu_0|cpu|E_shift_rot_cnt [2] & ( (!\plat|cpu_0|cpu|E_shift_rot_cnt [0] & (!\plat|cpu_0|cpu|E_shift_rot_cnt [1] & !\plat|cpu_0|cpu|E_shift_rot_cnt [3])) ) )

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|E_shift_rot_cnt [0]),
	.datac(!\plat|cpu_0|cpu|E_shift_rot_cnt [1]),
	.datad(!\plat|cpu_0|cpu|E_shift_rot_cnt [3]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_shift_rot_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_stall~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_stall~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_stall~1 .lut_mask = 64'hC000C00000000000;
defparam \plat|cpu_0|cpu|E_stall~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N45
cyclonev_lcell_comb \plat|cpu_0|cpu|Add3~0 (
// Equation(s):
// \plat|cpu_0|cpu|Add3~0_combout  = ( \plat|cpu_0|cpu|E_stall~1_combout  & ( !\plat|cpu_0|cpu|E_shift_rot_cnt [4] ) ) # ( !\plat|cpu_0|cpu|E_stall~1_combout  & ( \plat|cpu_0|cpu|E_shift_rot_cnt [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu_0|cpu|E_shift_rot_cnt [4]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_stall~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Add3~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Add3~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \plat|cpu_0|cpu|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N46
dffeas \plat|cpu_0|cpu|E_shift_rot_cnt[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|Add3~0_combout ),
	.asdata(\plat|cpu_0|cpu|E_src2 [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_shift_rot_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_shift_rot_cnt[4] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_shift_rot_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N18
cyclonev_lcell_comb \plat|cpu_0|cpu|E_stall~2 (
// Equation(s):
// \plat|cpu_0|cpu|E_stall~2_combout  = ( \plat|cpu_0|cpu|E_stall~1_combout  & ( (\plat|cpu_0|cpu|E_valid_from_R~q  & (\plat|cpu_0|cpu|R_ctrl_shift_rot~q  & ((\plat|cpu_0|cpu|E_new_inst~q ) # (\plat|cpu_0|cpu|E_shift_rot_cnt [4])))) ) ) # ( 
// !\plat|cpu_0|cpu|E_stall~1_combout  & ( (\plat|cpu_0|cpu|E_valid_from_R~q  & \plat|cpu_0|cpu|R_ctrl_shift_rot~q ) ) )

	.dataa(!\plat|cpu_0|cpu|E_valid_from_R~q ),
	.datab(!\plat|cpu_0|cpu|E_shift_rot_cnt [4]),
	.datac(!\plat|cpu_0|cpu|E_new_inst~q ),
	.datad(!\plat|cpu_0|cpu|R_ctrl_shift_rot~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_stall~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_stall~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_stall~2 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_stall~2 .lut_mask = 64'h0055005500150015;
defparam \plat|cpu_0|cpu|E_stall~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|W_valid~0 (
// Equation(s):
// \plat|cpu_0|cpu|W_valid~0_combout  = ( !\plat|cpu_0|cpu|E_st_stall~combout  & ( (!\plat|cpu_0|cpu|E_stall~2_combout  & (\plat|cpu_0|cpu|E_valid_from_R~q  & ((!\plat|cpu_0|cpu|R_ctrl_ld~q ) # (\plat|cpu_0|cpu|E_stall~0_combout )))) ) )

	.dataa(!\plat|cpu_0|cpu|E_stall~2_combout ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu_0|cpu|E_valid_from_R~q ),
	.datad(!\plat|cpu_0|cpu|E_stall~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|E_st_stall~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_valid~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_valid~0 .lut_mask = 64'h080A080A00000000;
defparam \plat|cpu_0|cpu|W_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N38
dffeas \plat|cpu_0|cpu|W_valid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|W_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|W_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_valid .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|W_valid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N12
cyclonev_lcell_comb \plat|cpu_0|cpu|i_read_nxt~0 (
// Equation(s):
// \plat|cpu_0|cpu|i_read_nxt~0_combout  = ( !\plat|cpu_0|cpu|W_valid~q  & ( (\plat|cpu_0|cpu|i_read~q ) # (\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|cpu_0|cpu|i_read~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|W_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|i_read_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|i_read_nxt~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|i_read_nxt~0 .lut_mask = 64'h0FFF0FFF00000000;
defparam \plat|cpu_0|cpu|i_read_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y11_N13
dffeas \plat|cpu_0|cpu|i_read (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|i_read_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|i_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|i_read .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|i_read .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N30
cyclonev_lcell_comb \plat|cpu_0|cpu|F_valid~0 (
// Equation(s):
// \plat|cpu_0|cpu|F_valid~0_combout  = ( \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] & ( !\plat|cpu_0|cpu|i_read~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|i_read~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_valid~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_valid~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \plat|cpu_0|cpu|F_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N59
dffeas \plat|cpu_0|cpu|D_valid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|F_valid~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_valid .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y9_N1
dffeas \plat|cpu_0|cpu|R_valid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|D_valid~q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_valid .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_valid .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N48
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src2_use_imm~5 (
// Equation(s):
// \plat|cpu_0|cpu|R_src2_use_imm~5_combout  = ( \plat|cpu_0|cpu|D_iw [3] & ( \plat|cpu_0|cpu|D_iw [2] & ( (!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q  & \plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q )) ) ) ) # ( 
// !\plat|cpu_0|cpu|D_iw [3] & ( \plat|cpu_0|cpu|D_iw [2] & ( (!\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q  & \plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|D_iw [3]),
	.dataf(!\plat|cpu_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src2_use_imm~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src2_use_imm~5 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src2_use_imm~5 .lut_mask = 64'h000000000C0C0808;
defparam \plat|cpu_0|cpu|R_src2_use_imm~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N30
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src2_use_imm~0 (
// Equation(s):
// \plat|cpu_0|cpu|R_src2_use_imm~0_combout  = ( \plat|cpu_0|cpu|R_ctrl_br_nxt~0_combout  & ( \plat|cpu_0|cpu|R_src2_use_imm~1_combout  ) ) # ( !\plat|cpu_0|cpu|R_ctrl_br_nxt~0_combout  & ( \plat|cpu_0|cpu|R_src2_use_imm~1_combout  ) ) # ( 
// \plat|cpu_0|cpu|R_ctrl_br_nxt~0_combout  & ( !\plat|cpu_0|cpu|R_src2_use_imm~1_combout  & ( ((\plat|cpu_0|cpu|D_ctrl_b_is_dst~0_combout ) # (\plat|cpu_0|cpu|R_src2_use_imm~5_combout )) # (\plat|cpu_0|cpu|R_valid~q ) ) ) ) # ( 
// !\plat|cpu_0|cpu|R_ctrl_br_nxt~0_combout  & ( !\plat|cpu_0|cpu|R_src2_use_imm~1_combout  & ( (\plat|cpu_0|cpu|D_ctrl_b_is_dst~0_combout ) # (\plat|cpu_0|cpu|R_src2_use_imm~5_combout ) ) ) )

	.dataa(!\plat|cpu_0|cpu|R_valid~q ),
	.datab(!\plat|cpu_0|cpu|R_src2_use_imm~5_combout ),
	.datac(!\plat|cpu_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|R_ctrl_br_nxt~0_combout ),
	.dataf(!\plat|cpu_0|cpu|R_src2_use_imm~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src2_use_imm~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src2_use_imm~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src2_use_imm~0 .lut_mask = 64'h3F3F7F7FFFFFFFFF;
defparam \plat|cpu_0|cpu|R_src2_use_imm~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y11_N32
dffeas \plat|cpu_0|cpu|R_src2_use_imm (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src2_use_imm~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src2_use_imm .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_src2_use_imm .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N2
dffeas \plat|cpu_0|cpu|R_ctrl_src_imm5_shift_rot~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_ctrl_src_imm5_shift_rot~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_ctrl_src_imm5_shift_rot~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_ctrl_src_imm5_shift_rot~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N39
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src2_lo~0 (
// Equation(s):
// \plat|cpu_0|cpu|R_src2_lo~0_combout  = ( !\plat|cpu_0|cpu|R_src2_use_imm~q  & ( !\plat|cpu_0|cpu|R_ctrl_src_imm5_shift_rot~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|R_src2_use_imm~q ),
	.dataf(!\plat|cpu_0|cpu|R_ctrl_src_imm5_shift_rot~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src2_lo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src2_lo~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src2_lo~0 .lut_mask = 64'hFFFF000000000000;
defparam \plat|cpu_0|cpu|R_src2_lo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N27
cyclonev_lcell_comb \plat|cpu_0|cpu|R_src2_lo[3]~3 (
// Equation(s):
// \plat|cpu_0|cpu|R_src2_lo[3]~3_combout  = ( \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] & ( (!\plat|cpu_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q  & (!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q  & ((\plat|cpu_0|cpu|D_iw 
// [9]) # (\plat|cpu_0|cpu|R_src2_lo~0_combout )))) ) ) # ( !\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] & ( (!\plat|cpu_0|cpu|R_src2_lo~0_combout  & (!\plat|cpu_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q  & 
// (\plat|cpu_0|cpu|D_iw [9] & !\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ))) ) )

	.dataa(!\plat|cpu_0|cpu|R_src2_lo~0_combout ),
	.datab(!\plat|cpu_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|D_iw [9]),
	.datad(!\plat|cpu_0|cpu|R_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|R_src2_lo[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_src2_lo[3]~3 .extended_lut = "off";
defparam \plat|cpu_0|cpu|R_src2_lo[3]~3 .lut_mask = 64'h080008004C004C00;
defparam \plat|cpu_0|cpu|R_src2_lo[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N28
dffeas \plat|cpu_0|cpu|E_src2[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|R_src2_lo[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_src2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_src2[3] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_src2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N57
cyclonev_lcell_comb \plat|cpu_0|cpu|F_pc[1]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|F_pc[1]~feeder_combout  = \plat|cpu_0|cpu|Add2~49_sumout 

	.dataa(!\plat|cpu_0|cpu|Add2~49_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_pc[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[1]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_pc[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \plat|cpu_0|cpu|F_pc[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y9_N58
dffeas \plat|cpu_0|cpu|F_pc[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_pc[1]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|Add0~49_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|F_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[1] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|F_pc[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y11_N52
dffeas \plat|cpu_0|cpu|D_iw[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N18
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_alu_subtract~2 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_alu_subtract~2_combout  = ( \plat|cpu_0|cpu|D_iw [1] & ( (!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw[3]~DUPLICATE_q  & \plat|cpu_0|cpu|D_iw [2]))) ) ) # ( 
// !\plat|cpu_0|cpu|D_iw [1] & ( (!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw[3]~DUPLICATE_q  & !\plat|cpu_0|cpu|D_iw [2]))) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw [2]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_alu_subtract~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_alu_subtract~2 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_alu_subtract~2 .lut_mask = 64'h0800080000080008;
defparam \plat|cpu_0|cpu|D_ctrl_alu_subtract~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N21
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_alu_subtract~0 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_alu_subtract~0_combout  = ( \plat|cpu_0|cpu|D_iw [1] & ( (!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw[3]~DUPLICATE_q  & \plat|cpu_0|cpu|D_iw [2]))) ) ) # ( 
// !\plat|cpu_0|cpu|D_iw [1] & ( (!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|cpu_0|cpu|D_iw[3]~DUPLICATE_q  & !\plat|cpu_0|cpu|D_iw [2]))) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|cpu_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw [2]),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_alu_subtract~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_alu_subtract~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_alu_subtract~0 .lut_mask = 64'h2000200000200020;
defparam \plat|cpu_0|cpu|D_ctrl_alu_subtract~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N54
cyclonev_lcell_comb \plat|cpu_0|cpu|D_ctrl_alu_subtract~1 (
// Equation(s):
// \plat|cpu_0|cpu|D_ctrl_alu_subtract~1_combout  = ( !\plat|cpu_0|cpu|D_iw [13] & ( \plat|cpu_0|cpu|D_iw [11] & ( (\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q  & (\plat|cpu_0|cpu|D_iw [16] & (\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q  & !\plat|cpu_0|cpu|D_iw [12]))) ) 
// ) ) # ( !\plat|cpu_0|cpu|D_iw [13] & ( !\plat|cpu_0|cpu|D_iw [11] & ( (!\plat|cpu_0|cpu|D_iw [12] & (!\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q  $ (!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw[15]~DUPLICATE_q ),
	.datab(!\plat|cpu_0|cpu|D_iw [16]),
	.datac(!\plat|cpu_0|cpu|D_iw[14]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw [12]),
	.datae(!\plat|cpu_0|cpu|D_iw [13]),
	.dataf(!\plat|cpu_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_ctrl_alu_subtract~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_ctrl_alu_subtract~1 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_ctrl_alu_subtract~1 .lut_mask = 64'h5A00000001000000;
defparam \plat|cpu_0|cpu|D_ctrl_alu_subtract~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N45
cyclonev_lcell_comb \plat|cpu_0|cpu|E_alu_sub~0 (
// Equation(s):
// \plat|cpu_0|cpu|E_alu_sub~0_combout  = ( \plat|cpu_0|cpu|D_ctrl_alu_subtract~1_combout  & ( \plat|cpu_0|cpu|Equal0~0_combout  & ( \plat|cpu_0|cpu|R_valid~q  ) ) ) # ( !\plat|cpu_0|cpu|D_ctrl_alu_subtract~1_combout  & ( \plat|cpu_0|cpu|Equal0~0_combout  & 
// ( (\plat|cpu_0|cpu|R_valid~q  & ((\plat|cpu_0|cpu|D_ctrl_alu_subtract~0_combout ) # (\plat|cpu_0|cpu|D_ctrl_alu_subtract~2_combout ))) ) ) ) # ( \plat|cpu_0|cpu|D_ctrl_alu_subtract~1_combout  & ( !\plat|cpu_0|cpu|Equal0~0_combout  & ( 
// (\plat|cpu_0|cpu|R_valid~q  & ((\plat|cpu_0|cpu|D_ctrl_alu_subtract~0_combout ) # (\plat|cpu_0|cpu|D_ctrl_alu_subtract~2_combout ))) ) ) ) # ( !\plat|cpu_0|cpu|D_ctrl_alu_subtract~1_combout  & ( !\plat|cpu_0|cpu|Equal0~0_combout  & ( 
// (\plat|cpu_0|cpu|R_valid~q  & ((\plat|cpu_0|cpu|D_ctrl_alu_subtract~0_combout ) # (\plat|cpu_0|cpu|D_ctrl_alu_subtract~2_combout ))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_ctrl_alu_subtract~2_combout ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|D_ctrl_alu_subtract~0_combout ),
	.datad(!\plat|cpu_0|cpu|R_valid~q ),
	.datae(!\plat|cpu_0|cpu|D_ctrl_alu_subtract~1_combout ),
	.dataf(!\plat|cpu_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|E_alu_sub~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_sub~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|E_alu_sub~0 .lut_mask = 64'h005F005F005F00FF;
defparam \plat|cpu_0|cpu|E_alu_sub~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N47
dffeas \plat|cpu_0|cpu|E_alu_sub (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|E_alu_sub~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|E_alu_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|E_alu_sub .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|E_alu_sub .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N36
cyclonev_lcell_comb \plat|cpu_0|cpu|F_pc[0]~feeder (
// Equation(s):
// \plat|cpu_0|cpu|F_pc[0]~feeder_combout  = \plat|cpu_0|cpu|Add2~45_sumout 

	.dataa(gnd),
	.datab(!\plat|cpu_0|cpu|Add2~45_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|F_pc[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[0]~feeder .extended_lut = "off";
defparam \plat|cpu_0|cpu|F_pc[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \plat|cpu_0|cpu|F_pc[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N37
dffeas \plat|cpu_0|cpu|F_pc[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|F_pc[0]~feeder_combout ),
	.asdata(\plat|cpu_0|cpu|Add0~45_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|F_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|F_pc[0] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|F_pc[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y11_N53
dffeas \plat|cpu_0|cpu|D_iw[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|cpu_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|D_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_iw[2] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|D_iw[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N42
cyclonev_lcell_comb \plat|cpu_0|cpu|Equal0~0 (
// Equation(s):
// \plat|cpu_0|cpu|Equal0~0_combout  = ( \plat|cpu_0|cpu|D_iw [1] & ( \plat|cpu_0|cpu|D_iw [3] & ( (!\plat|cpu_0|cpu|D_iw [2] & (\plat|cpu_0|cpu|D_iw [4] & (!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q  & \plat|cpu_0|cpu|D_iw [5]))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_iw [2]),
	.datab(!\plat|cpu_0|cpu|D_iw [4]),
	.datac(!\plat|cpu_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(!\plat|cpu_0|cpu|D_iw [5]),
	.datae(!\plat|cpu_0|cpu|D_iw [1]),
	.dataf(!\plat|cpu_0|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|Equal0~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|Equal0~0 .lut_mask = 64'h0000000000000020;
defparam \plat|cpu_0|cpu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N9
cyclonev_lcell_comb \plat|cpu_0|cpu|D_dst_regnum[3]~4 (
// Equation(s):
// \plat|cpu_0|cpu|D_dst_regnum[3]~4_combout  = (!\plat|cpu_0|cpu|D_ctrl_b_is_dst~0_combout  & (\plat|cpu_0|cpu|D_iw [20])) # (\plat|cpu_0|cpu|D_ctrl_b_is_dst~0_combout  & ((\plat|cpu_0|cpu|D_iw [25])))

	.dataa(!\plat|cpu_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|D_iw [20]),
	.datad(!\plat|cpu_0|cpu|D_iw [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_dst_regnum[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_dst_regnum[3]~4 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_dst_regnum[3]~4 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \plat|cpu_0|cpu|D_dst_regnum[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N0
cyclonev_lcell_comb \plat|cpu_0|cpu|D_dst_regnum[3]~5 (
// Equation(s):
// \plat|cpu_0|cpu|D_dst_regnum[3]~5_combout  = ( \plat|cpu_0|cpu|Equal0~9_combout  & ( \plat|cpu_0|cpu|D_dst_regnum[3]~4_combout  ) ) # ( !\plat|cpu_0|cpu|Equal0~9_combout  & ( \plat|cpu_0|cpu|D_dst_regnum[3]~4_combout  ) ) # ( 
// \plat|cpu_0|cpu|Equal0~9_combout  & ( !\plat|cpu_0|cpu|D_dst_regnum[3]~4_combout  ) ) # ( !\plat|cpu_0|cpu|Equal0~9_combout  & ( !\plat|cpu_0|cpu|D_dst_regnum[3]~4_combout  & ( (!\plat|cpu_0|cpu|D_ctrl_exception~0_combout ) # 
// ((\plat|cpu_0|cpu|Equal0~0_combout  & ((\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) # (\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout )))) ) ) )

	.dataa(!\plat|cpu_0|cpu|Equal0~0_combout ),
	.datab(!\plat|cpu_0|cpu|D_ctrl_exception~0_combout ),
	.datac(!\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datad(!\plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datae(!\plat|cpu_0|cpu|Equal0~9_combout ),
	.dataf(!\plat|cpu_0|cpu|D_dst_regnum[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_dst_regnum[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_dst_regnum[3]~5 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_dst_regnum[3]~5 .lut_mask = 64'hCDDDFFFFFFFFFFFF;
defparam \plat|cpu_0|cpu|D_dst_regnum[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N57
cyclonev_lcell_comb \plat|cpu_0|cpu|D_wr_dst_reg~0 (
// Equation(s):
// \plat|cpu_0|cpu|D_wr_dst_reg~0_combout  = ( !\plat|cpu_0|cpu|R_ctrl_br_nxt~0_combout  & ( !\plat|cpu_0|cpu|Equal0~13_combout  & ( !\plat|cpu_0|cpu|R_src2_use_imm~5_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|R_src2_use_imm~5_combout ),
	.datad(gnd),
	.datae(!\plat|cpu_0|cpu|R_ctrl_br_nxt~0_combout ),
	.dataf(!\plat|cpu_0|cpu|Equal0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_wr_dst_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_wr_dst_reg~0 .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_wr_dst_reg~0 .lut_mask = 64'hF0F0000000000000;
defparam \plat|cpu_0|cpu|D_wr_dst_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N42
cyclonev_lcell_comb \plat|cpu_0|cpu|D_wr_dst_reg (
// Equation(s):
// \plat|cpu_0|cpu|D_wr_dst_reg~combout  = ( \plat|cpu_0|cpu|D_dst_regnum[0]~9_combout  & ( \plat|cpu_0|cpu|D_dst_regnum[4]~3_combout  & ( \plat|cpu_0|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( !\plat|cpu_0|cpu|D_dst_regnum[0]~9_combout  & ( 
// \plat|cpu_0|cpu|D_dst_regnum[4]~3_combout  & ( \plat|cpu_0|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( \plat|cpu_0|cpu|D_dst_regnum[0]~9_combout  & ( !\plat|cpu_0|cpu|D_dst_regnum[4]~3_combout  & ( \plat|cpu_0|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( 
// !\plat|cpu_0|cpu|D_dst_regnum[0]~9_combout  & ( !\plat|cpu_0|cpu|D_dst_regnum[4]~3_combout  & ( (\plat|cpu_0|cpu|D_wr_dst_reg~0_combout  & (((\plat|cpu_0|cpu|D_dst_regnum[1]~1_combout ) # (\plat|cpu_0|cpu|D_dst_regnum[2]~7_combout )) # 
// (\plat|cpu_0|cpu|D_dst_regnum[3]~5_combout ))) ) ) )

	.dataa(!\plat|cpu_0|cpu|D_dst_regnum[3]~5_combout ),
	.datab(!\plat|cpu_0|cpu|D_dst_regnum[2]~7_combout ),
	.datac(!\plat|cpu_0|cpu|D_dst_regnum[1]~1_combout ),
	.datad(!\plat|cpu_0|cpu|D_wr_dst_reg~0_combout ),
	.datae(!\plat|cpu_0|cpu|D_dst_regnum[0]~9_combout ),
	.dataf(!\plat|cpu_0|cpu|D_dst_regnum[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|D_wr_dst_reg~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|D_wr_dst_reg .extended_lut = "off";
defparam \plat|cpu_0|cpu|D_wr_dst_reg .lut_mask = 64'h007F00FF00FF00FF;
defparam \plat|cpu_0|cpu|D_wr_dst_reg .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y11_N44
dffeas \plat|cpu_0|cpu|R_wr_dst_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu_0|cpu|D_wr_dst_reg~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|R_wr_dst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|R_wr_dst_reg .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|R_wr_dst_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N33
cyclonev_lcell_comb \plat|cpu_0|cpu|W_rf_wren (
// Equation(s):
// \plat|cpu_0|cpu|W_rf_wren~combout  = ( \plat|cpu_0|cpu|W_valid~q  & ( (\plat|rst_controller|r_sync_rst~q ) # (\plat|cpu_0|cpu|R_wr_dst_reg~q ) ) ) # ( !\plat|cpu_0|cpu|W_valid~q  & ( \plat|rst_controller|r_sync_rst~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu_0|cpu|R_wr_dst_reg~q ),
	.datad(!\plat|rst_controller|r_sync_rst~q ),
	.datae(gnd),
	.dataf(!\plat|cpu_0|cpu|W_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu_0|cpu|W_rf_wren~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu_0|cpu|W_rf_wren .extended_lut = "off";
defparam \plat|cpu_0|cpu|W_rf_wren .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \plat|cpu_0|cpu|W_rf_wren .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N5
dffeas \plat|cpu_0|cpu|d_writedata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu_0|cpu|d_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu_0|cpu|d_writedata[0] .is_wysiwyg = "true";
defparam \plat|cpu_0|cpu|d_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y13_N59
dffeas \plat|segm_min_0|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_min_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_min_0|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_min_0|data_out[0] .is_wysiwyg = "true";
defparam \plat|segm_min_0|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y13_N40
dffeas \plat|segm_min_0|data_out[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_min_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_min_0|data_out[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_min_0|data_out[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|segm_min_0|data_out[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y12_N28
dffeas \plat|segm_min_0|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_min_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_min_0|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_min_0|data_out[4] .is_wysiwyg = "true";
defparam \plat|segm_min_0|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y13_N31
dffeas \plat|segm_min_0|data_out[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu_0|cpu|d_writedata [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|segm_min_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|segm_min_0|data_out[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|segm_min_0|data_out[8]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|segm_min_0|data_out[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

endmodule
