NDFramePage.OnPageTitleLoaded("File:up_uart.v","up_uart.v");NDSummary.OnSummaryLoaded("File:up_uart.v",[["SystemVerilog","SystemVerilog"]],[["Authors","Author"],["Dates","Date"],["Files","File"],["Groups","Group"],["Information","Information"],["Modules","Module"],["Register Addresses","RegisterAddress"],["Register Bits","RegisterBit"],["Variables","Variable"]],[[29,0,2,"up_uart.v","up_uart.v"],[42,0,3,"Authors","Authors"],[43,0,0,"JAY CONVERTINO","JAY_CONVERTINO"],[44,0,3,"Dates","Dates"],[45,0,1,"2024/02/29","2024/02/29"],[46,0,3,"Information","Information"],[47,0,4,"Brief","Brief"],[48,0,4,"License MIT","License_MIT"],[49,0,5,"up_1553","up_1553"],[50,0,8,"FIFO_DEPTH","up_1553.FIFO_DEPTH"],[51,0,3,"Register Information","up_1553.Register_Information"],[52,0,6,"RX_FIFO_REG","up_1553.RX_FIFO_REG"],[55,0,6,"TX_FIFO_REG","up_1553.TX_FIFO_REG"],[54,0,6,"STATUS_REG","up_1553.STATUS_REG"],[73,0,7,"Status Register Bits","up_1553.Status_Register_Bits"],[74,0,7,,"up_1553.PE"],[75,0,7,,"up_1553.FE"],[76,0,7,,"up_1553.OE"],[59,0,7,,"up_1553.irq_en"],[60,0,7,,"up_1553.tx_full"],[61,0,7,,"up_1553.tx_empty"],[62,0,7,,"up_1553.rx_full"],[63,0,7,,"up_1553.rx_valid"],[64,0,6,"CONTROL_REG","up_1553.CONTROL_REG"],[65,0,7,"Control Register Bits","up_1553.Control_Register_Bits"],[66,0,7,,"up_1553.ENABLE_INTR_BIT"],[67,0,7,,"up_1553.RESET_RX_BIT"],[68,0,7,,"up_1553.RESET_TX_BIT"],[69,0,3,"Instantiated Modules","up_1553.Instantiated_Modules"],[70,0,5,"inst_axis_uart","inst_axis_uart"],[71,0,5,"inst_rx_fifo","inst_rx_fifo"],[72,0,5,"inst_tx_fifo","inst_tx_fifo"]]);