#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27922a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2792430 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x27a67d0 .functor NOT 1, L_0x27d7a60, C4<0>, C4<0>, C4<0>;
L_0x27d77c0 .functor XOR 1, L_0x27d7660, L_0x27d7720, C4<0>, C4<0>;
L_0x27d7950 .functor XOR 1, L_0x27d77c0, L_0x27d7880, C4<0>, C4<0>;
v0x27cf770_0 .net *"_ivl_10", 0 0, L_0x27d7880;  1 drivers
v0x27cf870_0 .net *"_ivl_12", 0 0, L_0x27d7950;  1 drivers
v0x27cf950_0 .net *"_ivl_2", 0 0, L_0x27d1720;  1 drivers
v0x27cfa10_0 .net *"_ivl_4", 0 0, L_0x27d7660;  1 drivers
v0x27cfaf0_0 .net *"_ivl_6", 0 0, L_0x27d7720;  1 drivers
v0x27cfc20_0 .net *"_ivl_8", 0 0, L_0x27d77c0;  1 drivers
v0x27cfd00_0 .net "a", 0 0, v0x27ca0e0_0;  1 drivers
v0x27cfda0_0 .net "b", 0 0, v0x27ca180_0;  1 drivers
v0x27cfe40_0 .net "c", 0 0, v0x27ca220_0;  1 drivers
v0x27cfee0_0 .var "clk", 0 0;
v0x27cff80_0 .net "d", 0 0, v0x27ca360_0;  1 drivers
v0x27d0020_0 .net "q_dut", 0 0, L_0x27d7500;  1 drivers
v0x27d00c0_0 .net "q_ref", 0 0, L_0x27d0760;  1 drivers
v0x27d0160_0 .var/2u "stats1", 159 0;
v0x27d0200_0 .var/2u "strobe", 0 0;
v0x27d02a0_0 .net "tb_match", 0 0, L_0x27d7a60;  1 drivers
v0x27d0360_0 .net "tb_mismatch", 0 0, L_0x27a67d0;  1 drivers
v0x27d0420_0 .net "wavedrom_enable", 0 0, v0x27ca450_0;  1 drivers
v0x27d04c0_0 .net "wavedrom_title", 511 0, v0x27ca4f0_0;  1 drivers
L_0x27d1720 .concat [ 1 0 0 0], L_0x27d0760;
L_0x27d7660 .concat [ 1 0 0 0], L_0x27d0760;
L_0x27d7720 .concat [ 1 0 0 0], L_0x27d7500;
L_0x27d7880 .concat [ 1 0 0 0], L_0x27d0760;
L_0x27d7a60 .cmp/eeq 1, L_0x27d1720, L_0x27d7950;
S_0x27925c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x2792430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x277cea0 .functor NOT 1, v0x27ca0e0_0, C4<0>, C4<0>, C4<0>;
L_0x2792d20 .functor XOR 1, L_0x277cea0, v0x27ca180_0, C4<0>, C4<0>;
L_0x27a6840 .functor XOR 1, L_0x2792d20, v0x27ca220_0, C4<0>, C4<0>;
L_0x27d0760 .functor XOR 1, L_0x27a6840, v0x27ca360_0, C4<0>, C4<0>;
v0x27a6a40_0 .net *"_ivl_0", 0 0, L_0x277cea0;  1 drivers
v0x27a6ae0_0 .net *"_ivl_2", 0 0, L_0x2792d20;  1 drivers
v0x277cff0_0 .net *"_ivl_4", 0 0, L_0x27a6840;  1 drivers
v0x277d090_0 .net "a", 0 0, v0x27ca0e0_0;  alias, 1 drivers
v0x27c94a0_0 .net "b", 0 0, v0x27ca180_0;  alias, 1 drivers
v0x27c95b0_0 .net "c", 0 0, v0x27ca220_0;  alias, 1 drivers
v0x27c9670_0 .net "d", 0 0, v0x27ca360_0;  alias, 1 drivers
v0x27c9730_0 .net "q", 0 0, L_0x27d0760;  alias, 1 drivers
S_0x27c9890 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x2792430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x27ca0e0_0 .var "a", 0 0;
v0x27ca180_0 .var "b", 0 0;
v0x27ca220_0 .var "c", 0 0;
v0x27ca2c0_0 .net "clk", 0 0, v0x27cfee0_0;  1 drivers
v0x27ca360_0 .var "d", 0 0;
v0x27ca450_0 .var "wavedrom_enable", 0 0;
v0x27ca4f0_0 .var "wavedrom_title", 511 0;
E_0x278d200/0 .event negedge, v0x27ca2c0_0;
E_0x278d200/1 .event posedge, v0x27ca2c0_0;
E_0x278d200 .event/or E_0x278d200/0, E_0x278d200/1;
E_0x278d450 .event posedge, v0x27ca2c0_0;
E_0x27759f0 .event negedge, v0x27ca2c0_0;
S_0x27c9be0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x27c9890;
 .timescale -12 -12;
v0x27c9de0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27c9ee0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x27c9890;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27ca650 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x2792430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x27d0890 .functor NOT 1, v0x27ca0e0_0, C4<0>, C4<0>, C4<0>;
L_0x27d0900 .functor NOT 1, v0x27ca180_0, C4<0>, C4<0>, C4<0>;
L_0x27d0990 .functor AND 1, L_0x27d0890, L_0x27d0900, C4<1>, C4<1>;
L_0x27d0a50 .functor NOT 1, v0x27ca220_0, C4<0>, C4<0>, C4<0>;
L_0x27d0af0 .functor AND 1, L_0x27d0990, L_0x27d0a50, C4<1>, C4<1>;
L_0x27d0c00 .functor NOT 1, v0x27ca360_0, C4<0>, C4<0>, C4<0>;
L_0x27d0cb0 .functor AND 1, L_0x27d0af0, L_0x27d0c00, C4<1>, C4<1>;
L_0x27d0dc0 .functor NOT 1, v0x27ca0e0_0, C4<0>, C4<0>, C4<0>;
L_0x27d0e80 .functor NOT 1, v0x27ca180_0, C4<0>, C4<0>, C4<0>;
L_0x27d0ef0 .functor AND 1, L_0x27d0dc0, L_0x27d0e80, C4<1>, C4<1>;
L_0x27d1060 .functor NOT 1, v0x27ca220_0, C4<0>, C4<0>, C4<0>;
L_0x27d10d0 .functor AND 1, L_0x27d0ef0, L_0x27d1060, C4<1>, C4<1>;
L_0x27d1200 .functor AND 1, L_0x27d10d0, v0x27ca360_0, C4<1>, C4<1>;
L_0x27d12c0 .functor OR 1, L_0x27d0cb0, L_0x27d1200, C4<0>, C4<0>;
L_0x27d1190 .functor NOT 1, v0x27ca0e0_0, C4<0>, C4<0>, C4<0>;
L_0x27d1450 .functor NOT 1, v0x27ca180_0, C4<0>, C4<0>, C4<0>;
L_0x27d1550 .functor AND 1, L_0x27d1190, L_0x27d1450, C4<1>, C4<1>;
L_0x27d1660 .functor AND 1, L_0x27d1550, v0x27ca220_0, C4<1>, C4<1>;
L_0x27d17c0 .functor NOT 1, v0x27ca360_0, C4<0>, C4<0>, C4<0>;
L_0x27d1830 .functor AND 1, L_0x27d1660, L_0x27d17c0, C4<1>, C4<1>;
L_0x27d19f0 .functor OR 1, L_0x27d12c0, L_0x27d1830, C4<0>, C4<0>;
L_0x27d1b00 .functor NOT 1, v0x27ca0e0_0, C4<0>, C4<0>, C4<0>;
L_0x27d1d40 .functor NOT 1, v0x27ca180_0, C4<0>, C4<0>, C4<0>;
L_0x27d1ec0 .functor AND 1, L_0x27d1b00, L_0x27d1d40, C4<1>, C4<1>;
L_0x27d20a0 .functor AND 1, L_0x27d1ec0, v0x27ca220_0, C4<1>, C4<1>;
L_0x27d2270 .functor AND 1, L_0x27d20a0, v0x27ca360_0, C4<1>, C4<1>;
L_0x27d2520 .functor OR 1, L_0x27d19f0, L_0x27d2270, C4<0>, C4<0>;
L_0x27d2630 .functor NOT 1, v0x27ca0e0_0, C4<0>, C4<0>, C4<0>;
L_0x27d2790 .functor AND 1, L_0x27d2630, v0x27ca180_0, C4<1>, C4<1>;
L_0x27d2850 .functor NOT 1, v0x27ca220_0, C4<0>, C4<0>, C4<0>;
L_0x27d29c0 .functor AND 1, L_0x27d2790, L_0x27d2850, C4<1>, C4<1>;
L_0x27d2ad0 .functor NOT 1, v0x27ca360_0, C4<0>, C4<0>, C4<0>;
L_0x27d2c50 .functor AND 1, L_0x27d29c0, L_0x27d2ad0, C4<1>, C4<1>;
L_0x27d2d60 .functor OR 1, L_0x27d2520, L_0x27d2c50, C4<0>, C4<0>;
L_0x27d2f90 .functor NOT 1, v0x27ca0e0_0, C4<0>, C4<0>, C4<0>;
L_0x27d3000 .functor AND 1, L_0x27d2f90, v0x27ca180_0, C4<1>, C4<1>;
L_0x27d31f0 .functor NOT 1, v0x27ca220_0, C4<0>, C4<0>, C4<0>;
L_0x27d3260 .functor AND 1, L_0x27d3000, L_0x27d31f0, C4<1>, C4<1>;
L_0x27d34b0 .functor AND 1, L_0x27d3260, v0x27ca360_0, C4<1>, C4<1>;
L_0x27d3570 .functor OR 1, L_0x27d2d60, L_0x27d34b0, C4<0>, C4<0>;
L_0x27d37d0 .functor NOT 1, v0x27ca0e0_0, C4<0>, C4<0>, C4<0>;
L_0x27d3840 .functor AND 1, L_0x27d37d0, v0x27ca180_0, C4<1>, C4<1>;
L_0x27d3a60 .functor AND 1, L_0x27d3840, v0x27ca220_0, C4<1>, C4<1>;
L_0x27d3b20 .functor AND 1, L_0x27d3a60, v0x27ca360_0, C4<1>, C4<1>;
L_0x27d3d50 .functor OR 1, L_0x27d3570, L_0x27d3b20, C4<0>, C4<0>;
L_0x27d3e60 .functor NOT 1, v0x27ca180_0, C4<0>, C4<0>, C4<0>;
L_0x27d4050 .functor AND 1, v0x27ca0e0_0, L_0x27d3e60, C4<1>, C4<1>;
L_0x27d4110 .functor NOT 1, v0x27ca220_0, C4<0>, C4<0>, C4<0>;
L_0x27d4310 .functor AND 1, L_0x27d4050, L_0x27d4110, C4<1>, C4<1>;
L_0x27d4420 .functor AND 1, L_0x27d4310, v0x27ca360_0, C4<1>, C4<1>;
L_0x27d4680 .functor OR 1, L_0x27d3d50, L_0x27d4420, C4<0>, C4<0>;
L_0x27d4790 .functor NOT 1, v0x27ca180_0, C4<0>, C4<0>, C4<0>;
L_0x27d49b0 .functor AND 1, v0x27ca0e0_0, L_0x27d4790, C4<1>, C4<1>;
L_0x27d4a70 .functor AND 1, L_0x27d49b0, v0x27ca220_0, C4<1>, C4<1>;
L_0x27d4cf0 .functor NOT 1, v0x27ca360_0, C4<0>, C4<0>, C4<0>;
L_0x27d4d60 .functor AND 1, L_0x27d4a70, L_0x27d4cf0, C4<1>, C4<1>;
L_0x27d5040 .functor OR 1, L_0x27d4680, L_0x27d4d60, C4<0>, C4<0>;
L_0x27d5150 .functor AND 1, v0x27ca0e0_0, v0x27ca180_0, C4<1>, C4<1>;
L_0x27d53a0 .functor NOT 1, v0x27ca220_0, C4<0>, C4<0>, C4<0>;
L_0x27d5410 .functor AND 1, L_0x27d5150, L_0x27d53a0, C4<1>, C4<1>;
L_0x27d5710 .functor AND 1, L_0x27d5410, v0x27ca360_0, C4<1>, C4<1>;
L_0x27d57d0 .functor OR 1, L_0x27d5040, L_0x27d5710, C4<0>, C4<0>;
L_0x27d5ae0 .functor AND 1, v0x27ca0e0_0, v0x27ca180_0, C4<1>, C4<1>;
L_0x27d5b50 .functor AND 1, L_0x27d5ae0, v0x27ca220_0, C4<1>, C4<1>;
L_0x27d5e20 .functor NOT 1, v0x27ca360_0, C4<0>, C4<0>, C4<0>;
L_0x27d5e90 .functor AND 1, L_0x27d5b50, L_0x27d5e20, C4<1>, C4<1>;
L_0x27d61c0 .functor OR 1, L_0x27d57d0, L_0x27d5e90, C4<0>, C4<0>;
L_0x27d62d0 .functor NOT 1, v0x27ca0e0_0, C4<0>, C4<0>, C4<0>;
L_0x27d6570 .functor NOT 1, v0x27ca180_0, C4<0>, C4<0>, C4<0>;
L_0x27d65e0 .functor AND 1, L_0x27d62d0, L_0x27d6570, C4<1>, C4<1>;
L_0x27d6930 .functor NOT 1, v0x27ca220_0, C4<0>, C4<0>, C4<0>;
L_0x27d6bb0 .functor AND 1, L_0x27d65e0, L_0x27d6930, C4<1>, C4<1>;
L_0x27d6f10 .functor NOT 1, v0x27ca360_0, C4<0>, C4<0>, C4<0>;
L_0x27d7190 .functor AND 1, L_0x27d6bb0, L_0x27d6f10, C4<1>, C4<1>;
L_0x27d7500 .functor OR 1, L_0x27d61c0, L_0x27d7190, C4<0>, C4<0>;
v0x27ca940_0 .net *"_ivl_0", 0 0, L_0x27d0890;  1 drivers
v0x27caa20_0 .net *"_ivl_10", 0 0, L_0x27d0c00;  1 drivers
v0x27cab00_0 .net *"_ivl_100", 0 0, L_0x27d4680;  1 drivers
v0x27cabf0_0 .net *"_ivl_102", 0 0, L_0x27d4790;  1 drivers
v0x27cacd0_0 .net *"_ivl_104", 0 0, L_0x27d49b0;  1 drivers
v0x27cae00_0 .net *"_ivl_106", 0 0, L_0x27d4a70;  1 drivers
v0x27caee0_0 .net *"_ivl_108", 0 0, L_0x27d4cf0;  1 drivers
v0x27cafc0_0 .net *"_ivl_110", 0 0, L_0x27d4d60;  1 drivers
v0x27cb0a0_0 .net *"_ivl_112", 0 0, L_0x27d5040;  1 drivers
v0x27cb180_0 .net *"_ivl_114", 0 0, L_0x27d5150;  1 drivers
v0x27cb260_0 .net *"_ivl_116", 0 0, L_0x27d53a0;  1 drivers
v0x27cb340_0 .net *"_ivl_118", 0 0, L_0x27d5410;  1 drivers
v0x27cb420_0 .net *"_ivl_12", 0 0, L_0x27d0cb0;  1 drivers
v0x27cb500_0 .net *"_ivl_120", 0 0, L_0x27d5710;  1 drivers
v0x27cb5e0_0 .net *"_ivl_122", 0 0, L_0x27d57d0;  1 drivers
v0x27cb6c0_0 .net *"_ivl_124", 0 0, L_0x27d5ae0;  1 drivers
v0x27cb7a0_0 .net *"_ivl_126", 0 0, L_0x27d5b50;  1 drivers
v0x27cb880_0 .net *"_ivl_128", 0 0, L_0x27d5e20;  1 drivers
v0x27cb960_0 .net *"_ivl_130", 0 0, L_0x27d5e90;  1 drivers
v0x27cba40_0 .net *"_ivl_132", 0 0, L_0x27d61c0;  1 drivers
v0x27cbb20_0 .net *"_ivl_134", 0 0, L_0x27d62d0;  1 drivers
v0x27cbc00_0 .net *"_ivl_136", 0 0, L_0x27d6570;  1 drivers
v0x27cbce0_0 .net *"_ivl_138", 0 0, L_0x27d65e0;  1 drivers
v0x27cbdc0_0 .net *"_ivl_14", 0 0, L_0x27d0dc0;  1 drivers
v0x27cbea0_0 .net *"_ivl_140", 0 0, L_0x27d6930;  1 drivers
v0x27cbf80_0 .net *"_ivl_142", 0 0, L_0x27d6bb0;  1 drivers
v0x27cc060_0 .net *"_ivl_144", 0 0, L_0x27d6f10;  1 drivers
v0x27cc140_0 .net *"_ivl_146", 0 0, L_0x27d7190;  1 drivers
v0x27cc220_0 .net *"_ivl_16", 0 0, L_0x27d0e80;  1 drivers
v0x27cc300_0 .net *"_ivl_18", 0 0, L_0x27d0ef0;  1 drivers
v0x27cc3e0_0 .net *"_ivl_2", 0 0, L_0x27d0900;  1 drivers
v0x27cc4c0_0 .net *"_ivl_20", 0 0, L_0x27d1060;  1 drivers
v0x27cc5a0_0 .net *"_ivl_22", 0 0, L_0x27d10d0;  1 drivers
v0x27cc890_0 .net *"_ivl_24", 0 0, L_0x27d1200;  1 drivers
v0x27cc970_0 .net *"_ivl_26", 0 0, L_0x27d12c0;  1 drivers
v0x27cca50_0 .net *"_ivl_28", 0 0, L_0x27d1190;  1 drivers
v0x27ccb30_0 .net *"_ivl_30", 0 0, L_0x27d1450;  1 drivers
v0x27ccc10_0 .net *"_ivl_32", 0 0, L_0x27d1550;  1 drivers
v0x27cccf0_0 .net *"_ivl_34", 0 0, L_0x27d1660;  1 drivers
v0x27ccdd0_0 .net *"_ivl_36", 0 0, L_0x27d17c0;  1 drivers
v0x27cceb0_0 .net *"_ivl_38", 0 0, L_0x27d1830;  1 drivers
v0x27ccf90_0 .net *"_ivl_4", 0 0, L_0x27d0990;  1 drivers
v0x27cd070_0 .net *"_ivl_40", 0 0, L_0x27d19f0;  1 drivers
v0x27cd150_0 .net *"_ivl_42", 0 0, L_0x27d1b00;  1 drivers
v0x27cd230_0 .net *"_ivl_44", 0 0, L_0x27d1d40;  1 drivers
v0x27cd310_0 .net *"_ivl_46", 0 0, L_0x27d1ec0;  1 drivers
v0x27cd3f0_0 .net *"_ivl_48", 0 0, L_0x27d20a0;  1 drivers
v0x27cd4d0_0 .net *"_ivl_50", 0 0, L_0x27d2270;  1 drivers
v0x27cd5b0_0 .net *"_ivl_52", 0 0, L_0x27d2520;  1 drivers
v0x27cd690_0 .net *"_ivl_54", 0 0, L_0x27d2630;  1 drivers
v0x27cd770_0 .net *"_ivl_56", 0 0, L_0x27d2790;  1 drivers
v0x27cd850_0 .net *"_ivl_58", 0 0, L_0x27d2850;  1 drivers
v0x27cd930_0 .net *"_ivl_6", 0 0, L_0x27d0a50;  1 drivers
v0x27cda10_0 .net *"_ivl_60", 0 0, L_0x27d29c0;  1 drivers
v0x27cdaf0_0 .net *"_ivl_62", 0 0, L_0x27d2ad0;  1 drivers
v0x27cdbd0_0 .net *"_ivl_64", 0 0, L_0x27d2c50;  1 drivers
v0x27cdcb0_0 .net *"_ivl_66", 0 0, L_0x27d2d60;  1 drivers
v0x27cdd90_0 .net *"_ivl_68", 0 0, L_0x27d2f90;  1 drivers
v0x27cde70_0 .net *"_ivl_70", 0 0, L_0x27d3000;  1 drivers
v0x27cdf50_0 .net *"_ivl_72", 0 0, L_0x27d31f0;  1 drivers
v0x27ce030_0 .net *"_ivl_74", 0 0, L_0x27d3260;  1 drivers
v0x27ce110_0 .net *"_ivl_76", 0 0, L_0x27d34b0;  1 drivers
v0x27ce1f0_0 .net *"_ivl_78", 0 0, L_0x27d3570;  1 drivers
v0x27ce2d0_0 .net *"_ivl_8", 0 0, L_0x27d0af0;  1 drivers
v0x27ce3b0_0 .net *"_ivl_80", 0 0, L_0x27d37d0;  1 drivers
v0x27ce8a0_0 .net *"_ivl_82", 0 0, L_0x27d3840;  1 drivers
v0x27ce980_0 .net *"_ivl_84", 0 0, L_0x27d3a60;  1 drivers
v0x27cea60_0 .net *"_ivl_86", 0 0, L_0x27d3b20;  1 drivers
v0x27ceb40_0 .net *"_ivl_88", 0 0, L_0x27d3d50;  1 drivers
v0x27cec20_0 .net *"_ivl_90", 0 0, L_0x27d3e60;  1 drivers
v0x27ced00_0 .net *"_ivl_92", 0 0, L_0x27d4050;  1 drivers
v0x27cede0_0 .net *"_ivl_94", 0 0, L_0x27d4110;  1 drivers
v0x27ceec0_0 .net *"_ivl_96", 0 0, L_0x27d4310;  1 drivers
v0x27cefa0_0 .net *"_ivl_98", 0 0, L_0x27d4420;  1 drivers
v0x27cf080_0 .net "a", 0 0, v0x27ca0e0_0;  alias, 1 drivers
v0x27cf120_0 .net "b", 0 0, v0x27ca180_0;  alias, 1 drivers
v0x27cf210_0 .net "c", 0 0, v0x27ca220_0;  alias, 1 drivers
v0x27cf300_0 .net "d", 0 0, v0x27ca360_0;  alias, 1 drivers
v0x27cf3f0_0 .net "q", 0 0, L_0x27d7500;  alias, 1 drivers
S_0x27cf550 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x2792430;
 .timescale -12 -12;
E_0x278cfa0 .event anyedge, v0x27d0200_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27d0200_0;
    %nor/r;
    %assign/vec4 v0x27d0200_0, 0;
    %wait E_0x278cfa0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27c9890;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27ca360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ca220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ca180_0, 0;
    %assign/vec4 v0x27ca0e0_0, 0;
    %wait E_0x27759f0;
    %wait E_0x278d450;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27ca360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ca220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ca180_0, 0;
    %assign/vec4 v0x27ca0e0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x278d200;
    %load/vec4 v0x27ca0e0_0;
    %load/vec4 v0x27ca180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27ca220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27ca360_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27ca360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ca220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ca180_0, 0;
    %assign/vec4 v0x27ca0e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27c9ee0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x278d200;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x27ca360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ca220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ca180_0, 0;
    %assign/vec4 v0x27ca0e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2792430;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cfee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27d0200_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2792430;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x27cfee0_0;
    %inv;
    %store/vec4 v0x27cfee0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2792430;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27ca2c0_0, v0x27d0360_0, v0x27cfd00_0, v0x27cfda0_0, v0x27cfe40_0, v0x27cff80_0, v0x27d00c0_0, v0x27d0020_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2792430;
T_7 ;
    %load/vec4 v0x27d0160_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x27d0160_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27d0160_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x27d0160_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27d0160_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27d0160_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27d0160_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2792430;
T_8 ;
    %wait E_0x278d200;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27d0160_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d0160_0, 4, 32;
    %load/vec4 v0x27d02a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x27d0160_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d0160_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27d0160_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d0160_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x27d00c0_0;
    %load/vec4 v0x27d00c0_0;
    %load/vec4 v0x27d0020_0;
    %xor;
    %load/vec4 v0x27d00c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x27d0160_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d0160_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x27d0160_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d0160_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/circuit2/iter0/response7/top_module.sv";
