// Seed: 2538296113
module module_0 ();
  string id_1 = "";
  assign module_1.id_7 = 0;
  logic id_2, id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wor id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_7 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout reg id_6;
  output logic [7:0] id_5;
  input wire id_4;
  input wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  output reg id_1;
  parameter id_7 = -1'b0;
  assign id_5[1] = id_6 ? -1 : id_3 * id_6 ? -1 : -1;
  initial begin : LABEL_0
    disable id_8;
    id_1 <= -1;
    if ({1'd0, 1})
      assert (1);
      else begin : LABEL_1
        id_6 = -1;
      end
  end
endmodule
