

================================================================
== Vivado HLS Report for 'matmul'
================================================================
* Date:           Mon Sep 20 13:23:11 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        DiagMatMul
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.419 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1302|     1302| 13.020 us | 13.020 us |  1302|  1302|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |                       |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_DiagMatMul_fu_725  |DiagMatMul  |      192|      192| 1.920 us | 1.920 us |  192|  192|   none  |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_input_A1   |      544|      544|        34|          -|          -|    16|    no    |
        | + loop_input_A2  |       32|       32|         2|          -|          -|    16|    no    |
        |- loop_input_B1   |      544|      544|        34|          -|          -|    16|    no    |
        | + loop_input_B2  |       32|       32|         2|          -|          -|    16|    no    |
        |- loop_out1       |       17|       17|         3|          1|          1|    16|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     155|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|     10|    3217|    3123|    -|
|Memory           |        0|      -|    2112|     264|    0|
|Multiplexer      |        -|      -|       -|    1274|    -|
|Register         |        -|      -|      70|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     10|    5399|    4816|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2160|   4272|  850560|  425280|   80|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+------+------+-----+
    |        Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +------------------------+----------------------+---------+-------+------+------+-----+
    |grp_DiagMatMul_fu_725   |DiagMatMul            |        0|     10|  3181|  3083|    0|
    |matmul_control_s_axi_U  |matmul_control_s_axi  |        0|      0|    36|    40|    0|
    +------------------------+----------------------+---------+-------+------+------+-----+
    |Total                   |                      |        0|     10|  3217|  3123|    0|
    +------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------+------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |   Module   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------+---------+----+----+-----+------+-----+------+-------------+
    |A_0_U     |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_1_U     |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_2_U     |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_3_U     |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_4_U     |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_5_U     |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_6_U     |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_7_U     |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_8_U     |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_9_U     |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_10_U    |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_11_U    |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_12_U    |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_13_U    |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_14_U    |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_15_U    |matmul_A_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_0_U     |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_1_U     |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_2_U     |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_3_U     |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_4_U     |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_5_U     |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_6_U     |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_7_U     |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_8_U     |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_9_U     |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_10_U    |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_11_U    |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_12_U    |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_13_U    |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_14_U    |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_15_U    |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |mulOut_U  |matmul_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    +----------+------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |            |        0|2112| 264|    0|   528| 1056|    33|        16896|
    +----------+------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_908_p2              |     +    |      0|  0|  15|           5|           1|
    |i_4_fu_840_p2              |     +    |      0|  0|  15|           5|           1|
    |i_fu_772_p2                |     +    |      0|  0|  15|           5|           1|
    |j_2_fu_856_p2              |     +    |      0|  0|  15|           5|           1|
    |j_fu_788_p2                |     +    |      0|  0|  15|           5|           1|
    |ap_block_state10_io        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_io        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6            |    and   |      0|  0|   2|           1|           1|
    |icmp_ln33_fu_766_p2        |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln34_fu_782_p2        |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln41_fu_834_p2        |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln42_fu_850_p2        |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln72_fu_902_p2        |   icmp   |      0|  0|  11|           5|           6|
    |valOut_last_V_fu_919_p2    |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_pp0_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 155|          63|          47|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_0_address0             |  15|          3|    4|         12|
    |A_0_ce0                  |  15|          3|    1|          3|
    |A_0_ce1                  |   9|          2|    1|          2|
    |A_10_address0            |  15|          3|    4|         12|
    |A_10_ce0                 |  15|          3|    1|          3|
    |A_10_ce1                 |   9|          2|    1|          2|
    |A_11_address0            |  15|          3|    4|         12|
    |A_11_ce0                 |  15|          3|    1|          3|
    |A_11_ce1                 |   9|          2|    1|          2|
    |A_12_address0            |  15|          3|    4|         12|
    |A_12_ce0                 |  15|          3|    1|          3|
    |A_12_ce1                 |   9|          2|    1|          2|
    |A_13_address0            |  15|          3|    4|         12|
    |A_13_ce0                 |  15|          3|    1|          3|
    |A_13_ce1                 |   9|          2|    1|          2|
    |A_14_address0            |  15|          3|    4|         12|
    |A_14_ce0                 |  15|          3|    1|          3|
    |A_14_ce1                 |   9|          2|    1|          2|
    |A_15_address0            |  15|          3|    4|         12|
    |A_15_ce0                 |  15|          3|    1|          3|
    |A_15_ce1                 |   9|          2|    1|          2|
    |A_1_address0             |  15|          3|    4|         12|
    |A_1_ce0                  |  15|          3|    1|          3|
    |A_1_ce1                  |   9|          2|    1|          2|
    |A_2_address0             |  15|          3|    4|         12|
    |A_2_ce0                  |  15|          3|    1|          3|
    |A_2_ce1                  |   9|          2|    1|          2|
    |A_3_address0             |  15|          3|    4|         12|
    |A_3_ce0                  |  15|          3|    1|          3|
    |A_3_ce1                  |   9|          2|    1|          2|
    |A_4_address0             |  15|          3|    4|         12|
    |A_4_ce0                  |  15|          3|    1|          3|
    |A_4_ce1                  |   9|          2|    1|          2|
    |A_5_address0             |  15|          3|    4|         12|
    |A_5_ce0                  |  15|          3|    1|          3|
    |A_5_ce1                  |   9|          2|    1|          2|
    |A_6_address0             |  15|          3|    4|         12|
    |A_6_ce0                  |  15|          3|    1|          3|
    |A_6_ce1                  |   9|          2|    1|          2|
    |A_7_address0             |  15|          3|    4|         12|
    |A_7_ce0                  |  15|          3|    1|          3|
    |A_7_ce1                  |   9|          2|    1|          2|
    |A_8_address0             |  15|          3|    4|         12|
    |A_8_ce0                  |  15|          3|    1|          3|
    |A_8_ce1                  |   9|          2|    1|          2|
    |A_9_address0             |  15|          3|    4|         12|
    |A_9_ce0                  |  15|          3|    1|          3|
    |A_9_ce1                  |   9|          2|    1|          2|
    |B_0_address0             |  15|          3|    4|         12|
    |B_0_ce0                  |  15|          3|    1|          3|
    |B_10_address0            |  15|          3|    4|         12|
    |B_10_ce0                 |  15|          3|    1|          3|
    |B_11_address0            |  15|          3|    4|         12|
    |B_11_ce0                 |  15|          3|    1|          3|
    |B_12_address0            |  15|          3|    4|         12|
    |B_12_ce0                 |  15|          3|    1|          3|
    |B_13_address0            |  15|          3|    4|         12|
    |B_13_ce0                 |  15|          3|    1|          3|
    |B_14_address0            |  15|          3|    4|         12|
    |B_14_ce0                 |  15|          3|    1|          3|
    |B_15_address0            |  15|          3|    4|         12|
    |B_15_ce0                 |  15|          3|    1|          3|
    |B_1_address0             |  15|          3|    4|         12|
    |B_1_ce0                  |  15|          3|    1|          3|
    |B_2_address0             |  15|          3|    4|         12|
    |B_2_ce0                  |  15|          3|    1|          3|
    |B_3_address0             |  15|          3|    4|         12|
    |B_3_ce0                  |  15|          3|    1|          3|
    |B_4_address0             |  15|          3|    4|         12|
    |B_4_ce0                  |  15|          3|    1|          3|
    |B_5_address0             |  15|          3|    4|         12|
    |B_5_ce0                  |  15|          3|    1|          3|
    |B_6_address0             |  15|          3|    4|         12|
    |B_6_ce0                  |  15|          3|    1|          3|
    |B_7_address0             |  15|          3|    4|         12|
    |B_7_ce0                  |  15|          3|    1|          3|
    |B_8_address0             |  15|          3|    4|         12|
    |B_8_ce0                  |  15|          3|    1|          3|
    |B_9_address0             |  15|          3|    4|         12|
    |B_9_ce0                  |  15|          3|    1|          3|
    |ap_NS_fsm                |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_0_reg_670              |   9|          2|    5|         10|
    |i_1_reg_692              |   9|          2|    5|         10|
    |i_2_reg_714              |   9|          2|    5|         10|
    |in_stream_TDATA_blk_n    |   9|          2|    1|          2|
    |j_0_reg_681              |   9|          2|    5|         10|
    |j_1_reg_703              |   9|          2|    5|         10|
    |mulOut_address0          |  15|          3|    4|         12|
    |mulOut_ce0               |  15|          3|    1|          3|
    |mulOut_we0               |   9|          2|    1|          2|
    |out_stream_TDATA_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |1274|        261|  212|        598|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |grp_DiagMatMul_fu_725_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_670                         |   5|   0|    5|          0|
    |i_1_reg_692                         |   5|   0|    5|          0|
    |i_2_reg_714                         |   5|   0|    5|          0|
    |i_4_reg_953                         |   5|   0|    5|          0|
    |i_reg_933                           |   5|   0|    5|          0|
    |icmp_ln72_reg_970                   |   1|   0|    1|          0|
    |icmp_ln72_reg_970_pp0_iter1_reg     |   1|   0|    1|          0|
    |j_0_reg_681                         |   5|   0|    5|          0|
    |j_1_reg_703                         |   5|   0|    5|          0|
    |j_2_reg_965                         |   5|   0|    5|          0|
    |j_reg_945                           |   5|   0|    5|          0|
    |trunc_ln37_reg_938                  |   4|   0|    4|          0|
    |trunc_ln45_reg_958                  |   4|   0|    4|          0|
    |valOut_last_V_reg_984               |   1|   0|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |  70|   0|   70|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |       control       |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |       control       |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |       control       |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |       control       |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |       control       |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |       control       |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |       control       |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |        matmul       | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |        matmul       | return value |
|interrupt              | out |    1| ap_ctrl_hs |        matmul       | return value |
|in_stream_TDATA        |  in |   32|    axis    |  in_stream_V_data_V |    pointer   |
|in_stream_TVALID       |  in |    1|    axis    |  in_stream_V_last_V |    pointer   |
|in_stream_TREADY       | out |    1|    axis    |  in_stream_V_last_V |    pointer   |
|in_stream_TLAST        |  in |    1|    axis    |  in_stream_V_last_V |    pointer   |
|in_stream_TKEEP        |  in |    4|    axis    |  in_stream_V_keep_V |    pointer   |
|in_stream_TSTRB        |  in |    4|    axis    |  in_stream_V_strb_V |    pointer   |
|out_stream_TDATA       | out |   32|    axis    | out_stream_V_data_V |    pointer   |
|out_stream_TVALID      | out |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_stream_TREADY      |  in |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_stream_TLAST       | out |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_stream_TKEEP       | out |    4|    axis    | out_stream_V_keep_V |    pointer   |
|out_stream_TSTRB       | out |    4|    axis    | out_stream_V_strb_V |    pointer   |
+-----------------------+-----+-----+------------+---------------------+--------------+

