--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

P:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Calc_Top.twx Calc_Top.ncd -o Calc_Top.twr Calc_Top.pcf
-ucf Map.ucf

Design file:              Calc_Top.ncd
Physical constraint file: Calc_Top.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock MClk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN0        |    3.101(R)|    0.368(R)|MClk_BUFGP        |   0.000|
BTN1        |    0.961(R)|    0.418(R)|MClk_BUFGP        |   0.000|
BTN2        |    0.745(R)|    0.583(R)|MClk_BUFGP        |   0.000|
BTN3        |    5.060(R)|    1.165(R)|MClk_BUFGP        |   0.000|
SW<0>       |    2.264(R)|    0.787(R)|MClk_BUFGP        |   0.000|
SW<1>       |    1.807(R)|    0.971(R)|MClk_BUFGP        |   0.000|
SW<2>       |    1.384(R)|    1.359(R)|MClk_BUFGP        |   0.000|
SW<3>       |    2.203(R)|    0.515(R)|MClk_BUFGP        |   0.000|
SW<4>       |    0.797(R)|    0.900(R)|MClk_BUFGP        |   0.000|
SW<5>       |    2.326(R)|    0.693(R)|MClk_BUFGP        |   0.000|
SW<6>       |    2.544(R)|    0.296(R)|MClk_BUFGP        |   0.000|
SW<7>       |    1.292(R)|    0.509(R)|MClk_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock MClk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Cat<0>      |   16.058(R)|MClk_BUFGP        |   0.000|
Cat<1>      |   15.822(R)|MClk_BUFGP        |   0.000|
Cat<2>      |   16.258(R)|MClk_BUFGP        |   0.000|
Cat<3>      |   15.897(R)|MClk_BUFGP        |   0.000|
Cat<4>      |   15.895(R)|MClk_BUFGP        |   0.000|
Cat<5>      |   16.170(R)|MClk_BUFGP        |   0.000|
Cat<6>      |   15.549(R)|MClk_BUFGP        |   0.000|
ld<0>       |    7.860(R)|MClk_BUFGP        |   0.000|
ld<1>       |    8.449(R)|MClk_BUFGP        |   0.000|
ld<2>       |    7.795(R)|MClk_BUFGP        |   0.000|
ld<3>       |    8.155(R)|MClk_BUFGP        |   0.000|
ld<4>       |    7.931(R)|MClk_BUFGP        |   0.000|
ld<5>       |    7.942(R)|MClk_BUFGP        |   0.000|
ld<6>       |    8.356(R)|MClk_BUFGP        |   0.000|
ld<7>       |    8.342(R)|MClk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock MClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MClk           |    9.759|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Apr 30 20:04:07 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4503 MB



