

================================================================
== Vitis HLS Report for 'eucHW'
================================================================
* Date:           Tue Mar 15 00:38:31 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        EucHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.007 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      528|      528|  5.280 us|  5.280 us|  529|  529|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                              |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |           Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_32_32_s_fu_99  |sqrt_fixed_32_32_s  |        8|        8|  80.000 ns|  80.000 ns|    1|    1|      yes|
        +------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loopManDist  |      517|      517|         7|          1|          1|   512|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%result = alloca i32 1"   --->   Operation 19 'alloca' 'result' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 21 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8192 %A"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8192 %A, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8192 %B"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8192 %B, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%A_read = read i8192 @_ssdm_op_Read.ap_auto.i8192P0A, i8192 %A"   --->   Operation 28 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%B_read = read i8192 @_ssdm_op_Read.ap_auto.i8192P0A, i8192 %B"   --->   Operation 29 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.61ns)   --->   "%store_ln16 = store i11 0, i11 %i" [src/EucHW.cpp:16]   --->   Operation 30 'store' 'store_ln16' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 31 [1/1] (1.61ns)   --->   "%store_ln16 = store i27 0, i27 %result" [src/EucHW.cpp:16]   --->   Operation 31 'store' 'store_ln16' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln16 = br void" [src/EucHW.cpp:16]   --->   Operation 32 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.63>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [src/EucHW.cpp:22]   --->   Operation 33 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %i_1, i32 10" [src/EucHW.cpp:16]   --->   Operation 34 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %tmp, void %.split, void" [src/EucHW.cpp:16]   --->   Operation 36 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i11 %i_1" [src/EucHW.cpp:22]   --->   Operation 37 'trunc' 'trunc_ln22' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln22, i3 0" [src/EucHW.cpp:22]   --->   Operation 38 'bitconcatenate' 'shl_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln22)   --->   "%or_ln22 = or i13 %shl_ln, i13 7" [src/EucHW.cpp:22]   --->   Operation 39 'or' 'or_ln22' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln22)   --->   "%zext_ln22_3 = zext i13 %or_ln22" [src/EucHW.cpp:22]   --->   Operation 40 'zext' 'zext_ln22_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.13ns) (out node of the LUT)   --->   "%add_ln22 = add i14 %zext_ln22_3, i14 1" [src/EucHW.cpp:22]   --->   Operation 41 'add' 'add_ln22' <Predicate = (!tmp)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln22_1)   --->   "%or_ln22_2 = or i13 %shl_ln, i13 15" [src/EucHW.cpp:22]   --->   Operation 42 'or' 'or_ln22_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln22_1)   --->   "%zext_ln22_6 = zext i13 %or_ln22_2" [src/EucHW.cpp:22]   --->   Operation 43 'zext' 'zext_ln22_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.13ns) (out node of the LUT)   --->   "%add_ln22_1 = add i14 %zext_ln22_6, i14 1" [src/EucHW.cpp:22]   --->   Operation 44 'add' 'add_ln22_1' <Predicate = (!tmp)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%zext_ln22_7 = zext i14 %add_ln22_1" [src/EucHW.cpp:22]   --->   Operation 45 'zext' 'zext_ln22_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%shl_ln22_2 = shl i8192 1, i8192 %zext_ln22_7" [src/EucHW.cpp:22]   --->   Operation 46 'shl' 'shl_ln22_2' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln22_1, i32 13" [src/EucHW.cpp:22]   --->   Operation 47 'bitselect' 'tmp_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (3.49ns) (out node of the LUT)   --->   "%select_ln22 = select i1 %tmp_33, i8192 0, i8192 %shl_ln22_2" [src/EucHW.cpp:22]   --->   Operation 48 'select' 'select_ln22' <Predicate = (!tmp)> <Delay = 3.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 3.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (2.12ns)   --->   "%add_ln16 = add i11 %i_1, i11 2" [src/EucHW.cpp:16]   --->   Operation 49 'add' 'add_ln16' <Predicate = (!tmp)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.61ns)   --->   "%store_ln16 = store i11 %add_ln16, i11 %i" [src/EucHW.cpp:16]   --->   Operation 50 'store' 'store_ln16' <Predicate = (!tmp)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 7.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i13 %shl_ln" [src/EucHW.cpp:22]   --->   Operation 51 'zext' 'zext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln22_4 = zext i14 %add_ln22" [src/EucHW.cpp:22]   --->   Operation 52 'zext' 'zext_ln22_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (3.49ns)   --->   "%shl_ln22 = shl i8192 1, i8192 %zext_ln22_4" [src/EucHW.cpp:22]   --->   Operation 53 'shl' 'shl_ln22' <Predicate = true> <Delay = 3.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (3.40ns)   --->   "%shl_ln22_1 = shl i8185 1, i8185 %zext_ln22_1" [src/EucHW.cpp:22]   --->   Operation 54 'shl' 'shl_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln22_5 = zext i8185 %shl_ln22_1" [src/EucHW.cpp:22]   --->   Operation 55 'zext' 'zext_ln22_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (3.50ns)   --->   "%sub_ln22 = sub i8192 %shl_ln22, i8192 %zext_ln22_5" [src/EucHW.cpp:22]   --->   Operation 56 'sub' 'sub_ln22' <Predicate = true> <Delay = 3.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln22_1 = or i13 %shl_ln, i13 8" [src/EucHW.cpp:22]   --->   Operation 57 'or' 'or_ln22_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i13 %or_ln22_1" [src/EucHW.cpp:22]   --->   Operation 58 'zext' 'zext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (3.40ns)   --->   "%shl_ln22_3 = shl i8192 1, i8192 %zext_ln22_2" [src/EucHW.cpp:22]   --->   Operation 59 'shl' 'shl_ln22_3' <Predicate = true> <Delay = 3.40> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [2/2] (3.50ns)   --->   "%sub_ln22_2 = sub i8192 %select_ln22, i8192 %shl_ln22_3" [src/EucHW.cpp:22]   --->   Operation 60 'sub' 'sub_ln22_2' <Predicate = true> <Delay = 3.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.50>
ST_4 : Operation 61 [1/2] (3.50ns)   --->   "%sub_ln22 = sub i8192 %shl_ln22, i8192 %zext_ln22_5" [src/EucHW.cpp:22]   --->   Operation 61 'sub' 'sub_ln22' <Predicate = true> <Delay = 3.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/2] (3.50ns)   --->   "%sub_ln22_2 = sub i8192 %select_ln22, i8192 %shl_ln22_3" [src/EucHW.cpp:22]   --->   Operation 62 'sub' 'sub_ln22_2' <Predicate = true> <Delay = 3.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.71>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i13 %shl_ln" [src/EucHW.cpp:22]   --->   Operation 63 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_1)   --->   "%and_ln22 = and i8192 %A_read, i8192 %sub_ln22" [src/EucHW.cpp:22]   --->   Operation 64 'and' 'and_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_1)   --->   "%lshr_ln22 = lshr i8192 %and_ln22, i8192 %zext_ln22" [src/EucHW.cpp:22]   --->   Operation 65 'lshr' 'lshr_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_1)   --->   "%trunc_ln22_1 = trunc i8192 %lshr_ln22" [src/EucHW.cpp:22]   --->   Operation 66 'trunc' 'trunc_ln22_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_1)   --->   "%sext_ln22 = sext i8 %trunc_ln22_1" [src/EucHW.cpp:22]   --->   Operation 67 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_1)   --->   "%and_ln22_1 = and i8192 %B_read, i8192 %sub_ln22" [src/EucHW.cpp:22]   --->   Operation 68 'and' 'and_ln22_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_1)   --->   "%lshr_ln22_1 = lshr i8192 %and_ln22_1, i8192 %zext_ln22" [src/EucHW.cpp:22]   --->   Operation 69 'lshr' 'lshr_ln22_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_1)   --->   "%trunc_ln22_2 = trunc i8192 %lshr_ln22_1" [src/EucHW.cpp:22]   --->   Operation 70 'trunc' 'trunc_ln22_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_1)   --->   "%sext_ln22_1 = sext i8 %trunc_ln22_2" [src/EucHW.cpp:22]   --->   Operation 71 'sext' 'sext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (5.26ns) (out node of the LUT)   --->   "%sub_ln22_1 = sub i9 %sext_ln22, i9 %sext_ln22_1" [src/EucHW.cpp:22]   --->   Operation 72 'sub' 'sub_ln22_1' <Predicate = true> <Delay = 5.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln22_2 = sext i9 %sub_ln22_1" [src/EucHW.cpp:22]   --->   Operation 73 'sext' 'sext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [3/3] (1.45ns) (grouped into DSP with root node add_ln22_2)   --->   "%mul_ln22 = mul i18 %sext_ln22_2, i18 %sext_ln22_2" [src/EucHW.cpp:22]   --->   Operation 74 'mul' 'mul_ln22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_3)   --->   "%and_ln22_2 = and i8192 %A_read, i8192 %sub_ln22_2" [src/EucHW.cpp:22]   --->   Operation 75 'and' 'and_ln22_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_3)   --->   "%lshr_ln22_2 = lshr i8192 %and_ln22_2, i8192 %zext_ln22_2" [src/EucHW.cpp:22]   --->   Operation 76 'lshr' 'lshr_ln22_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_3)   --->   "%trunc_ln22_3 = trunc i8192 %lshr_ln22_2" [src/EucHW.cpp:22]   --->   Operation 77 'trunc' 'trunc_ln22_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_3)   --->   "%sext_ln22_3 = sext i8 %trunc_ln22_3" [src/EucHW.cpp:22]   --->   Operation 78 'sext' 'sext_ln22_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_3)   --->   "%and_ln22_3 = and i8192 %B_read, i8192 %sub_ln22_2" [src/EucHW.cpp:22]   --->   Operation 79 'and' 'and_ln22_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_3)   --->   "%lshr_ln22_3 = lshr i8192 %and_ln22_3, i8192 %zext_ln22_2" [src/EucHW.cpp:22]   --->   Operation 80 'lshr' 'lshr_ln22_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_3)   --->   "%trunc_ln22_4 = trunc i8192 %lshr_ln22_3" [src/EucHW.cpp:22]   --->   Operation 81 'trunc' 'trunc_ln22_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_3)   --->   "%sext_ln22_4 = sext i8 %trunc_ln22_4" [src/EucHW.cpp:22]   --->   Operation 82 'sext' 'sext_ln22_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (5.26ns) (out node of the LUT)   --->   "%sub_ln22_3 = sub i9 %sext_ln22_3, i9 %sext_ln22_4" [src/EucHW.cpp:22]   --->   Operation 83 'sub' 'sub_ln22_3' <Predicate = true> <Delay = 5.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.45>
ST_6 : Operation 84 [2/3] (1.45ns) (grouped into DSP with root node add_ln22_2)   --->   "%mul_ln22 = mul i18 %sext_ln22_2, i18 %sext_ln22_2" [src/EucHW.cpp:22]   --->   Operation 84 'mul' 'mul_ln22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.56>
ST_7 : Operation 85 [1/3] (0.00ns) (grouped into DSP with root node add_ln22_2)   --->   "%mul_ln22 = mul i18 %sext_ln22_2, i18 %sext_ln22_2" [src/EucHW.cpp:22]   --->   Operation 85 'mul' 'mul_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln22_5 = sext i9 %sub_ln22_3" [src/EucHW.cpp:22]   --->   Operation 86 'sext' 'sext_ln22_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (4.46ns)   --->   "%mul_ln22_1 = mul i18 %sext_ln22_5, i18 %sext_ln22_5" [src/EucHW.cpp:22]   --->   Operation 87 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 4.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln22_2 = add i18 %mul_ln22_1, i18 %mul_ln22" [src/EucHW.cpp:22]   --->   Operation 88 'add' 'add_ln22_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.23>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%result_load = load i27 %result" [src/EucHW.cpp:22]   --->   Operation 89 'load' 'result_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [src/EucHW.cpp:14]   --->   Operation 90 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/EucHW.cpp:14]   --->   Operation 91 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln22_2 = add i18 %mul_ln22_1, i18 %mul_ln22" [src/EucHW.cpp:22]   --->   Operation 92 'add' 'add_ln22_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln22_6 = sext i18 %add_ln22_2" [src/EucHW.cpp:22]   --->   Operation 93 'sext' 'sext_ln22_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (2.52ns)   --->   "%result_1 = add i27 %result_load, i27 %sext_ln22_6" [src/EucHW.cpp:22]   --->   Operation 94 'add' 'result_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (1.61ns)   --->   "%store_ln22 = store i27 %result_1, i27 %result" [src/EucHW.cpp:22]   --->   Operation 95 'store' 'store_ln22' <Predicate = true> <Delay = 1.61>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 96 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 2> <Delay = 5.88>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%result_load_1 = load i27 %result" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 97 'load' 'result_load_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [10/10] (5.88ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i27 %result_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 98 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 3> <Delay = 7.00>
ST_10 : Operation 99 [9/10] (7.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i27 %result_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 99 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 4> <Delay = 7.00>
ST_11 : Operation 100 [8/10] (7.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i27 %result_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 100 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 5> <Delay = 7.00>
ST_12 : Operation 101 [7/10] (7.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i27 %result_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 101 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 6> <Delay = 7.00>
ST_13 : Operation 102 [6/10] (7.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i27 %result_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 102 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 7> <Delay = 7.00>
ST_14 : Operation 103 [5/10] (7.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i27 %result_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 103 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 8> <Delay = 7.00>
ST_15 : Operation 104 [4/10] (7.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i27 %result_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 104 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 9> <Delay = 7.00>
ST_16 : Operation 105 [3/10] (7.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i27 %result_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 105 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 10> <Delay = 7.00>
ST_17 : Operation 106 [2/10] (7.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i27 %result_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 106 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 11> <Delay = 5.10>
ST_18 : Operation 107 [1/10] (5.10ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i27 %result_load_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 107 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln840 = zext i16 %p_Val2_s"   --->   Operation 108 'zext' 'zext_ln840' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 109 [1/1] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %C, i32 %zext_ln840" [src/EucHW.cpp:25]   --->   Operation 109 'write' 'write_ln25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln27 = ret" [src/EucHW.cpp:27]   --->   Operation 110 'ret' 'ret_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
result            (alloca           ) [ 0111111111000000000]
i                 (alloca           ) [ 0111111110000000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
A_read            (read             ) [ 0011111110000000000]
B_read            (read             ) [ 0011111110000000000]
store_ln16        (store            ) [ 0000000000000000000]
store_ln16        (store            ) [ 0000000000000000000]
br_ln16           (br               ) [ 0000000000000000000]
i_1               (load             ) [ 0000000000000000000]
tmp               (bitselect        ) [ 0011111110000000000]
empty             (speclooptripcount) [ 0000000000000000000]
br_ln16           (br               ) [ 0000000000000000000]
trunc_ln22        (trunc            ) [ 0000000000000000000]
shl_ln            (bitconcatenate   ) [ 0011110000000000000]
or_ln22           (or               ) [ 0000000000000000000]
zext_ln22_3       (zext             ) [ 0000000000000000000]
add_ln22          (add              ) [ 0011000000000000000]
or_ln22_2         (or               ) [ 0000000000000000000]
zext_ln22_6       (zext             ) [ 0000000000000000000]
add_ln22_1        (add              ) [ 0000000000000000000]
zext_ln22_7       (zext             ) [ 0000000000000000000]
shl_ln22_2        (shl              ) [ 0000000000000000000]
tmp_33            (bitselect        ) [ 0000000000000000000]
select_ln22       (select           ) [ 0011100000000000000]
add_ln16          (add              ) [ 0000000000000000000]
store_ln16        (store            ) [ 0000000000000000000]
zext_ln22_1       (zext             ) [ 0000000000000000000]
zext_ln22_4       (zext             ) [ 0000000000000000000]
shl_ln22          (shl              ) [ 0010100000000000000]
shl_ln22_1        (shl              ) [ 0000000000000000000]
zext_ln22_5       (zext             ) [ 0010100000000000000]
or_ln22_1         (or               ) [ 0000000000000000000]
zext_ln22_2       (zext             ) [ 0010110000000000000]
shl_ln22_3        (shl              ) [ 0010100000000000000]
sub_ln22          (sub              ) [ 0010010000000000000]
sub_ln22_2        (sub              ) [ 0010010000000000000]
zext_ln22         (zext             ) [ 0000000000000000000]
and_ln22          (and              ) [ 0000000000000000000]
lshr_ln22         (lshr             ) [ 0000000000000000000]
trunc_ln22_1      (trunc            ) [ 0000000000000000000]
sext_ln22         (sext             ) [ 0000000000000000000]
and_ln22_1        (and              ) [ 0000000000000000000]
lshr_ln22_1       (lshr             ) [ 0000000000000000000]
trunc_ln22_2      (trunc            ) [ 0000000000000000000]
sext_ln22_1       (sext             ) [ 0000000000000000000]
sub_ln22_1        (sub              ) [ 0000000000000000000]
sext_ln22_2       (sext             ) [ 0010001100000000000]
and_ln22_2        (and              ) [ 0000000000000000000]
lshr_ln22_2       (lshr             ) [ 0000000000000000000]
trunc_ln22_3      (trunc            ) [ 0000000000000000000]
sext_ln22_3       (sext             ) [ 0000000000000000000]
and_ln22_3        (and              ) [ 0000000000000000000]
lshr_ln22_3       (lshr             ) [ 0000000000000000000]
trunc_ln22_4      (trunc            ) [ 0000000000000000000]
sext_ln22_4       (sext             ) [ 0000000000000000000]
sub_ln22_3        (sub              ) [ 0010001100000000000]
mul_ln22          (mul              ) [ 0010000010000000000]
sext_ln22_5       (sext             ) [ 0000000000000000000]
mul_ln22_1        (mul              ) [ 0010000010000000000]
result_load       (load             ) [ 0000000000000000000]
specpipeline_ln14 (specpipeline     ) [ 0000000000000000000]
specloopname_ln14 (specloopname     ) [ 0000000000000000000]
add_ln22_2        (add              ) [ 0000000000000000000]
sext_ln22_6       (sext             ) [ 0000000000000000000]
result_1          (add              ) [ 0000000000000000000]
store_ln22        (store            ) [ 0000000000000000000]
br_ln0            (br               ) [ 0000000000000000000]
result_load_1     (load             ) [ 0000000000111111111]
p_Val2_s          (call             ) [ 0000000000000000000]
zext_ln840        (zext             ) [ 0000000000000000000]
write_ln25        (write            ) [ 0000000000000000000]
ret_ln27          (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sqrt_fixed<32, 32>"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="result_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="A_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8192" slack="0"/>
<pin id="82" dir="0" index="1" bw="8192" slack="0"/>
<pin id="83" dir="1" index="2" bw="8192" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="B_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8192" slack="0"/>
<pin id="88" dir="0" index="1" bw="8192" slack="0"/>
<pin id="89" dir="1" index="2" bw="8192" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln25_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="16" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln25/18 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_sqrt_fixed_32_32_s_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="0"/>
<pin id="101" dir="0" index="1" bw="27" slack="0"/>
<pin id="102" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s/9 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="27" slack="2"/>
<pin id="106" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_load/8 result_load_1/9 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln16_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="11" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln16_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="27" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_1_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="1"/>
<pin id="120" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="11" slack="0"/>
<pin id="124" dir="0" index="2" bw="5" slack="0"/>
<pin id="125" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="trunc_ln22_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="11" slack="0"/>
<pin id="131" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="shl_ln_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="13" slack="0"/>
<pin id="135" dir="0" index="1" bw="10" slack="0"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="or_ln22_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="13" slack="0"/>
<pin id="143" dir="0" index="1" bw="4" slack="0"/>
<pin id="144" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln22_3_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="13" slack="0"/>
<pin id="149" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_3/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln22_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="13" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="or_ln22_2_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="13" slack="0"/>
<pin id="159" dir="0" index="1" bw="5" slack="0"/>
<pin id="160" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_2/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln22_6_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="13" slack="0"/>
<pin id="165" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_6/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln22_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="13" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_1/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln22_7_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="14" slack="0"/>
<pin id="175" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_7/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="shl_ln22_2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="14" slack="0"/>
<pin id="180" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln22_2/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_33_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="14" slack="0"/>
<pin id="186" dir="0" index="2" bw="5" slack="0"/>
<pin id="187" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="select_ln22_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="8192" slack="0"/>
<pin id="195" dir="1" index="3" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln16_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="11" slack="0"/>
<pin id="201" dir="0" index="1" bw="3" slack="0"/>
<pin id="202" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln16_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="11" slack="0"/>
<pin id="207" dir="0" index="1" bw="11" slack="1"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln22_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="13" slack="1"/>
<pin id="212" dir="1" index="1" bw="8185" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_1/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln22_4_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="14" slack="1"/>
<pin id="215" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_4/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="shl_ln22_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="14" slack="0"/>
<pin id="219" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln22/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="shl_ln22_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="13" slack="0"/>
<pin id="225" dir="1" index="2" bw="8185" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln22_1/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln22_5_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8185" slack="0"/>
<pin id="230" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_5/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8192" slack="0"/>
<pin id="234" dir="0" index="1" bw="8185" slack="0"/>
<pin id="235" dir="1" index="2" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln22/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="or_ln22_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="13" slack="1"/>
<pin id="240" dir="0" index="1" bw="5" slack="0"/>
<pin id="241" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_1/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln22_2_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="13" slack="0"/>
<pin id="245" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_2/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="shl_ln22_3_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="13" slack="0"/>
<pin id="250" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln22_3/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8192" slack="1"/>
<pin id="255" dir="0" index="1" bw="8192" slack="0"/>
<pin id="256" dir="1" index="2" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln22_2/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln22_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="13" slack="3"/>
<pin id="260" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="and_ln22_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8192" slack="4"/>
<pin id="263" dir="0" index="1" bw="8192" slack="1"/>
<pin id="264" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="lshr_ln22_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8192" slack="0"/>
<pin id="267" dir="0" index="1" bw="13" slack="0"/>
<pin id="268" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln22/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln22_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8192" slack="0"/>
<pin id="273" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_1/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sext_ln22_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="and_ln22_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8192" slack="4"/>
<pin id="281" dir="0" index="1" bw="8192" slack="1"/>
<pin id="282" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22_1/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="lshr_ln22_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8192" slack="0"/>
<pin id="285" dir="0" index="1" bw="13" slack="0"/>
<pin id="286" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln22_1/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="trunc_ln22_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8192" slack="0"/>
<pin id="291" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_2/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sext_ln22_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_1/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sub_ln22_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="8" slack="0"/>
<pin id="300" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln22_1/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="sext_ln22_2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="9" slack="0"/>
<pin id="305" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_2/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="and_ln22_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8192" slack="4"/>
<pin id="309" dir="0" index="1" bw="8192" slack="1"/>
<pin id="310" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22_2/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="lshr_ln22_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8192" slack="0"/>
<pin id="313" dir="0" index="1" bw="13" slack="2"/>
<pin id="314" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln22_2/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="trunc_ln22_3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8192" slack="0"/>
<pin id="318" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_3/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sext_ln22_3_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_3/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="and_ln22_3_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8192" slack="4"/>
<pin id="326" dir="0" index="1" bw="8192" slack="1"/>
<pin id="327" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22_3/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="lshr_ln22_3_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8192" slack="0"/>
<pin id="330" dir="0" index="1" bw="13" slack="2"/>
<pin id="331" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln22_3/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="trunc_ln22_4_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8192" slack="0"/>
<pin id="335" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_4/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="sext_ln22_4_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_4/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="sub_ln22_3_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="0"/>
<pin id="344" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln22_3/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sext_ln22_5_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="9" slack="2"/>
<pin id="349" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_5/7 "/>
</bind>
</comp>

<comp id="350" class="1004" name="mul_ln22_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="9" slack="0"/>
<pin id="352" dir="0" index="1" bw="9" slack="0"/>
<pin id="353" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22_1/7 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sext_ln22_6_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="18" slack="0"/>
<pin id="358" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_6/8 "/>
</bind>
</comp>

<comp id="359" class="1004" name="result_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="27" slack="0"/>
<pin id="361" dir="0" index="1" bw="18" slack="0"/>
<pin id="362" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_1/8 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln22_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="27" slack="0"/>
<pin id="367" dir="0" index="1" bw="27" slack="7"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/8 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln840_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln840/18 "/>
</bind>
</comp>

<comp id="375" class="1007" name="grp_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="9" slack="0"/>
<pin id="377" dir="0" index="1" bw="9" slack="0"/>
<pin id="378" dir="0" index="2" bw="18" slack="0"/>
<pin id="379" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln22/5 add_ln22_2/7 "/>
</bind>
</comp>

<comp id="384" class="1005" name="result_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="27" slack="0"/>
<pin id="386" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="391" class="1005" name="i_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="11" slack="0"/>
<pin id="393" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="398" class="1005" name="A_read_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8192" slack="4"/>
<pin id="400" dir="1" index="1" bw="8192" slack="4"/>
</pin_list>
<bind>
<opset="A_read "/>
</bind>
</comp>

<comp id="404" class="1005" name="B_read_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8192" slack="4"/>
<pin id="406" dir="1" index="1" bw="8192" slack="4"/>
</pin_list>
<bind>
<opset="B_read "/>
</bind>
</comp>

<comp id="413" class="1005" name="shl_ln_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="13" slack="1"/>
<pin id="415" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="420" class="1005" name="add_ln22_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="14" slack="1"/>
<pin id="422" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22 "/>
</bind>
</comp>

<comp id="425" class="1005" name="select_ln22_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8192" slack="1"/>
<pin id="427" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22 "/>
</bind>
</comp>

<comp id="430" class="1005" name="shl_ln22_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8192" slack="1"/>
<pin id="432" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln22 "/>
</bind>
</comp>

<comp id="435" class="1005" name="zext_ln22_5_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8192" slack="1"/>
<pin id="437" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln22_5 "/>
</bind>
</comp>

<comp id="440" class="1005" name="zext_ln22_2_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8192" slack="2"/>
<pin id="442" dir="1" index="1" bw="8192" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln22_2 "/>
</bind>
</comp>

<comp id="446" class="1005" name="shl_ln22_3_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8192" slack="1"/>
<pin id="448" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln22_3 "/>
</bind>
</comp>

<comp id="451" class="1005" name="sub_ln22_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8192" slack="1"/>
<pin id="453" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln22 "/>
</bind>
</comp>

<comp id="457" class="1005" name="sub_ln22_2_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8192" slack="1"/>
<pin id="459" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln22_2 "/>
</bind>
</comp>

<comp id="463" class="1005" name="sext_ln22_2_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="18" slack="1"/>
<pin id="465" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22_2 "/>
</bind>
</comp>

<comp id="469" class="1005" name="sub_ln22_3_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="9" slack="2"/>
<pin id="471" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln22_3 "/>
</bind>
</comp>

<comp id="474" class="1005" name="mul_ln22_1_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="18" slack="1"/>
<pin id="476" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln22_1 "/>
</bind>
</comp>

<comp id="479" class="1005" name="result_load_1_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="27" slack="1"/>
<pin id="481" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="result_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="70" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="68" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="107"><net_src comp="104" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="118" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="132"><net_src comp="118" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="141" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="133" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="46" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="157" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="44" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="167" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="48" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="173" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="167" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="52" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="196"><net_src comp="183" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="54" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="177" pin="2"/><net_sink comp="191" pin=2"/></net>

<net id="203"><net_src comp="118" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="56" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="199" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="220"><net_src comp="48" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="213" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="58" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="210" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="216" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="228" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="60" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="238" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="48" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="243" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="247" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="269"><net_src comp="261" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="258" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="287"><net_src comp="279" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="258" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="275" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="315"><net_src comp="307" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="311" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="332"><net_src comp="324" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="328" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="320" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="337" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="354"><net_src comp="347" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="347" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="363"><net_src comp="104" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="356" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="99" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="380"><net_src comp="303" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="303" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="350" pin="2"/><net_sink comp="375" pin=2"/></net>

<net id="383"><net_src comp="375" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="387"><net_src comp="72" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="390"><net_src comp="384" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="394"><net_src comp="76" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="397"><net_src comp="391" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="401"><net_src comp="80" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="407"><net_src comp="86" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="416"><net_src comp="133" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="419"><net_src comp="413" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="423"><net_src comp="151" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="428"><net_src comp="191" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="433"><net_src comp="216" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="438"><net_src comp="228" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="443"><net_src comp="243" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="449"><net_src comp="247" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="454"><net_src comp="232" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="460"><net_src comp="253" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="466"><net_src comp="303" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="472"><net_src comp="341" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="477"><net_src comp="350" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="482"><net_src comp="104" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="99" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {18 }
 - Input state : 
	Port: eucHW : A | {1 }
	Port: eucHW : B | {1 }
  - Chain level:
	State 1
		store_ln16 : 1
		store_ln16 : 1
	State 2
		tmp : 1
		br_ln16 : 2
		trunc_ln22 : 1
		shl_ln : 2
		or_ln22 : 3
		zext_ln22_3 : 3
		add_ln22 : 4
		or_ln22_2 : 3
		zext_ln22_6 : 3
		add_ln22_1 : 4
		zext_ln22_7 : 5
		shl_ln22_2 : 6
		tmp_33 : 5
		select_ln22 : 7
		add_ln16 : 1
		store_ln16 : 2
	State 3
		shl_ln22 : 1
		shl_ln22_1 : 1
		zext_ln22_5 : 2
		sub_ln22 : 3
		shl_ln22_3 : 1
		sub_ln22_2 : 2
	State 4
	State 5
		trunc_ln22_1 : 1
		sext_ln22 : 2
		trunc_ln22_2 : 1
		sext_ln22_1 : 2
		sub_ln22_1 : 3
		sext_ln22_2 : 4
		mul_ln22 : 5
		trunc_ln22_3 : 1
		sext_ln22_3 : 2
		trunc_ln22_4 : 1
		sext_ln22_4 : 2
		sub_ln22_3 : 3
	State 6
	State 7
		mul_ln22_1 : 1
		add_ln22_2 : 2
	State 8
		sext_ln22_6 : 1
		result_1 : 2
		store_ln22 : 3
	State 9
		p_Val2_s : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		zext_ln840 : 1
		write_ln25 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        and_ln22_fu_261       |    0    |    0    |   3584  |
|    and   |       and_ln22_1_fu_279      |    0    |    0    |   3584  |
|          |       and_ln22_2_fu_307      |    0    |    0    |   3584  |
|          |       and_ln22_3_fu_324      |    0    |    0    |   3584  |
|----------|------------------------------|---------|---------|---------|
|          |       lshr_ln22_fu_265       |    0    |    0    |   2171  |
|   lshr   |      lshr_ln22_1_fu_283      |    0    |    0    |   2171  |
|          |      lshr_ln22_2_fu_311      |    0    |    0    |   2171  |
|          |      lshr_ln22_3_fu_328      |    0    |    0    |   2171  |
|----------|------------------------------|---------|---------|---------|
|  select  |      select_ln22_fu_191      |    0    |    0    |   4096  |
|----------|------------------------------|---------|---------|---------|
|   call   | grp_sqrt_fixed_32_32_s_fu_99 |    0    |   552   |   1336  |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_232          |    0    |   580   |   132   |
|    sub   |          grp_fu_253          |    0    |   580   |   132   |
|          |       sub_ln22_1_fu_297      |    0    |    0    |    15   |
|          |       sub_ln22_3_fu_341      |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |       shl_ln22_2_fu_177      |    0    |    0    |    30   |
|    shl   |        shl_ln22_fu_216       |    0    |    0    |    30   |
|          |       shl_ln22_1_fu_222      |    0    |    0    |    28   |
|          |       shl_ln22_3_fu_247      |    0    |    0    |    28   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln22_fu_151       |    0    |    0    |    20   |
|    add   |       add_ln22_1_fu_167      |    0    |    0    |    20   |
|          |        add_ln16_fu_199       |    0    |    0    |    18   |
|          |        result_1_fu_359       |    0    |    0    |    34   |
|----------|------------------------------|---------|---------|---------|
|    mul   |       mul_ln22_1_fu_350      |    0    |    0    |    51   |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_375          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   read   |       A_read_read_fu_80      |    0    |    0    |    0    |
|          |       B_read_read_fu_86      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln25_write_fu_92    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|          tmp_fu_121          |    0    |    0    |    0    |
|          |         tmp_33_fu_183        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln22_fu_129      |    0    |    0    |    0    |
|          |      trunc_ln22_1_fu_271     |    0    |    0    |    0    |
|   trunc  |      trunc_ln22_2_fu_289     |    0    |    0    |    0    |
|          |      trunc_ln22_3_fu_316     |    0    |    0    |    0    |
|          |      trunc_ln22_4_fu_333     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln_fu_133        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln22_fu_141        |    0    |    0    |    0    |
|    or    |       or_ln22_2_fu_157       |    0    |    0    |    0    |
|          |       or_ln22_1_fu_238       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      zext_ln22_3_fu_147      |    0    |    0    |    0    |
|          |      zext_ln22_6_fu_163      |    0    |    0    |    0    |
|          |      zext_ln22_7_fu_173      |    0    |    0    |    0    |
|          |      zext_ln22_1_fu_210      |    0    |    0    |    0    |
|   zext   |      zext_ln22_4_fu_213      |    0    |    0    |    0    |
|          |      zext_ln22_5_fu_228      |    0    |    0    |    0    |
|          |      zext_ln22_2_fu_243      |    0    |    0    |    0    |
|          |       zext_ln22_fu_258       |    0    |    0    |    0    |
|          |       zext_ln840_fu_370      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln22_fu_275       |    0    |    0    |    0    |
|          |      sext_ln22_1_fu_293      |    0    |    0    |    0    |
|          |      sext_ln22_2_fu_303      |    0    |    0    |    0    |
|   sext   |      sext_ln22_3_fu_320      |    0    |    0    |    0    |
|          |      sext_ln22_4_fu_337      |    0    |    0    |    0    |
|          |      sext_ln22_5_fu_347      |    0    |    0    |    0    |
|          |      sext_ln22_6_fu_356      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    1    |   1712  |  29005  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    A_read_reg_398   |  8192  |
|    B_read_reg_404   |  8192  |
|   add_ln22_reg_420  |   14   |
|      i_reg_391      |   11   |
|  mul_ln22_1_reg_474 |   18   |
|result_load_1_reg_479|   27   |
|    result_reg_384   |   27   |
| select_ln22_reg_425 |  8192  |
| sext_ln22_2_reg_463 |   18   |
|  shl_ln22_3_reg_446 |  8192  |
|   shl_ln22_reg_430  |  8192  |
|    shl_ln_reg_413   |   13   |
|  sub_ln22_2_reg_457 |  8192  |
|  sub_ln22_3_reg_469 |    9   |
|   sub_ln22_reg_451  |  8192  |
| zext_ln22_2_reg_440 |  8192  |
| zext_ln22_5_reg_435 |  8192  |
+---------------------+--------+
|        Total        |  73865 |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
| grp_sqrt_fixed_32_32_s_fu_99 |  p1  |   2  |  27  |   54   ||    9    |
|          grp_fu_232          |  p0  |   2  | 8192 |  16384 ||    9    |
|          grp_fu_232          |  p1  |   2  | 8185 |  16370 ||    9    |
|          grp_fu_253          |  p1  |   2  | 8192 |  16384 ||    9    |
|          grp_fu_375          |  p0  |   3  |   9  |   27   ||    13   |
|          grp_fu_375          |  p1  |   2  |   9  |   18   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |  49237 || 9.69243 ||    58   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |  1712  |  29005 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   58   |
|  Register |    -   |    -   |  73865 |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    9   |  75577 |  29063 |
+-----------+--------+--------+--------+--------+
