
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004314    0.029000    0.167941    0.287392 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.029000    0.000024    0.287416 ^ fanout74/A (sg13g2_buf_1)
     5    0.022916    0.099934    0.118347    0.405764 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.099934    0.000160    0.405924 ^ fanout73/A (sg13g2_buf_2)
     5    0.025605    0.063278    0.132822    0.538746 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.063278    0.000057    0.538803 ^ fanout72/A (sg13g2_buf_8)
     8    0.035323    0.031856    0.091031    0.629834 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.031857    0.000191    0.630025 ^ _226_/A (sg13g2_xor2_1)
     3    0.012391    0.129927    0.146083    0.776108 ^ _226_/X (sg13g2_xor2_1)
                                                         _051_ (net)
                      0.129927    0.000051    0.776159 ^ _240_/B (sg13g2_nand2_1)
     3    0.011821    0.087504    0.120232    0.896391 v _240_/Y (sg13g2_nand2_1)
                                                         _065_ (net)
                      0.087504    0.000096    0.896486 v _266_/C (sg13g2_and3_1)
     1    0.003505    0.025306    0.109745    1.006231 v _266_/X (sg13g2_and3_1)
                                                         _090_ (net)
                      0.025306    0.000004    1.006235 v _267_/A2 (sg13g2_o21ai_1)
     1    0.003574    0.076703    0.079219    1.085455 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.076703    0.000007    1.085461 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004226    0.053499    0.076225    1.161686 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.053499    0.000016    1.161702 v _273_/A (sg13g2_nor2_1)
     1    0.004212    0.059368    0.071794    1.233496 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.059368    0.000015    1.233511 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004742    0.059824    0.069335    1.302846 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.059824    0.000030    1.302876 v output15/A (sg13g2_buf_2)
     1    0.053614    0.091021    0.149662    1.452538 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.091025    0.000662    1.453200 v sine_out[1] (out)
                                              1.453200   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.453200   data arrival time
---------------------------------------------------------------------------------------------
                                              1.396800   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
