Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.40 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.40 secs
 
--> Reading design: core.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "core.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "core"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : core
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\User\Desktop\School\ECE-3710\IR_repositioning\reg_manager.v" into library work
Parsing module <reg_manager>.
Analyzing Verilog file "C:\Users\User\Desktop\School\ECE-3710\IR_repositioning\core.v" into library work
Parsing module <core>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <core>.

Elaborating module <reg_manager>.
WARNING:Xst:2972 - "C:\Users\User\Desktop\School\ECE-3710\IR_repositioning\core.v" line 233. All outputs of instance <rm> of block <reg_manager> are unconnected in block <core>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <core>.
    Related source file is "C:\Users\User\Desktop\School\ECE-3710\IR_repositioning\core.v".
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit adder for signal <pc[23]_GND_1_o_add_16_OUT> created at line 143.
    Found 24-bit adder for signal <n0244> created at line 179.
WARNING:Xst:737 - Found 1-bit latch for signal <current_instruction<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_instruction<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_instruction<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_instruction<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_instruction<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_instruction<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_instruction<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_instruction<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_instruction<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_instruction<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_instruction<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_instruction<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_instruction<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_instruction<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_instruction<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_instruction<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_instruction<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_instruction<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_instruction<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_instruction<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_instruction<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_instruction<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_instruction<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_instruction<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_op_code<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_op_code<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_op_code<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_op_code<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_op_code<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <current_op_code<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  54 Latch(s).
	inferred  47 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <core> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 24-bit adder                                          : 2
# Latches                                              : 54
 1-bit latch                                           : 54
# Multiplexers                                         : 47
 1-bit 2-to-1 multiplexer                              : 43
 24-bit 2-to-1 multiplexer                             : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 24-bit adder                                          : 2
# Multiplexers                                         : 47
 1-bit 2-to-1 multiplexer                              : 43
 24-bit 2-to-1 multiplexer                             : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 011   | 011
 001   | 001
 100   | 100
 111   | 111
 101   | 101
 110   | 110
-------------------

Optimizing unit <core> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block core, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3
 Flip-Flops                                            : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : core.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 217
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 45
#      LUT2                        : 17
#      LUT3                        : 26
#      LUT4                        : 1
#      LUT5                        : 27
#      LUT6                        : 4
#      MUXCY                       : 46
#      VCC                         : 1
#      XORCY                       : 47
# FlipFlops/Latches                : 57
#      FD                          : 3
#      LD                          : 54
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 41
#      IBUF                        : 16
#      OBUF                        : 25

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              57  out of  18224     0%  
 Number of Slice LUTs:                  122  out of   9112     1%  
    Number used as Logic:               122  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    125
   Number with an unused Flip Flop:      68  out of    125    54%  
   Number with an unused LUT:             3  out of    125     2%  
   Number of fully used LUT-FF pairs:    54  out of    125    43%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          42
 Number of bonded IOBs:                  42  out of    232    18%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------+--------------------------------+-------+
Clock Signal                                                     | Clock buffer(FF name)          | Load  |
-----------------------------------------------------------------+--------------------------------+-------+
state[2]_GND_10_o_Mux_61_o(state__n0312<1>1:O)                   | NONE(*)(current_instruction_23)| 14    |
state[2]_GND_18_o_Mux_77_o(state__n0312<2>1:O)                   | NONE(*)(current_instruction_13)| 16    |
state[2]_GND_57_o_Mux_155_o(Mmux_state[2]_GND_57_o_Mux_155_o11:O)| BUFG(*)(pc_23)                 | 24    |
clk                                                              | BUFGP                          | 3     |
-----------------------------------------------------------------+--------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.912ns (Maximum Frequency: 343.395MHz)
   Minimum input arrival time before clock: 3.912ns
   Maximum output required time after clock: 5.725ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'state[2]_GND_57_o_Mux_155_o'
  Clock period: 2.912ns (frequency: 343.395MHz)
  Total number of paths / destination ports: 300 / 24
-------------------------------------------------------------------------
Delay:               2.912ns (Levels of Logic = 26)
  Source:            pc_0 (LATCH)
  Destination:       pc_23 (LATCH)
  Source Clock:      state[2]_GND_57_o_Mux_155_o falling
  Destination Clock: state[2]_GND_57_o_Mux_155_o falling

  Data Path: pc_0 to pc_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.616  pc_0 (pc_0)
     INV:I->O              1   0.206   0.000  Madd_pc[23]_GND_1_o_add_16_OUT_lut<0>_INV_0 (Madd_pc[23]_GND_1_o_add_16_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_pc[23]_GND_1_o_add_16_OUT_cy<0> (Madd_pc[23]_GND_1_o_add_16_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pc[23]_GND_1_o_add_16_OUT_cy<1> (Madd_pc[23]_GND_1_o_add_16_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pc[23]_GND_1_o_add_16_OUT_cy<2> (Madd_pc[23]_GND_1_o_add_16_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pc[23]_GND_1_o_add_16_OUT_cy<3> (Madd_pc[23]_GND_1_o_add_16_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pc[23]_GND_1_o_add_16_OUT_cy<4> (Madd_pc[23]_GND_1_o_add_16_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pc[23]_GND_1_o_add_16_OUT_cy<5> (Madd_pc[23]_GND_1_o_add_16_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pc[23]_GND_1_o_add_16_OUT_cy<6> (Madd_pc[23]_GND_1_o_add_16_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pc[23]_GND_1_o_add_16_OUT_cy<7> (Madd_pc[23]_GND_1_o_add_16_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pc[23]_GND_1_o_add_16_OUT_cy<8> (Madd_pc[23]_GND_1_o_add_16_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pc[23]_GND_1_o_add_16_OUT_cy<9> (Madd_pc[23]_GND_1_o_add_16_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pc[23]_GND_1_o_add_16_OUT_cy<10> (Madd_pc[23]_GND_1_o_add_16_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pc[23]_GND_1_o_add_16_OUT_cy<11> (Madd_pc[23]_GND_1_o_add_16_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pc[23]_GND_1_o_add_16_OUT_cy<12> (Madd_pc[23]_GND_1_o_add_16_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pc[23]_GND_1_o_add_16_OUT_cy<13> (Madd_pc[23]_GND_1_o_add_16_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pc[23]_GND_1_o_add_16_OUT_cy<14> (Madd_pc[23]_GND_1_o_add_16_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pc[23]_GND_1_o_add_16_OUT_cy<15> (Madd_pc[23]_GND_1_o_add_16_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pc[23]_GND_1_o_add_16_OUT_cy<16> (Madd_pc[23]_GND_1_o_add_16_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pc[23]_GND_1_o_add_16_OUT_cy<17> (Madd_pc[23]_GND_1_o_add_16_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pc[23]_GND_1_o_add_16_OUT_cy<18> (Madd_pc[23]_GND_1_o_add_16_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pc[23]_GND_1_o_add_16_OUT_cy<19> (Madd_pc[23]_GND_1_o_add_16_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pc[23]_GND_1_o_add_16_OUT_cy<20> (Madd_pc[23]_GND_1_o_add_16_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pc[23]_GND_1_o_add_16_OUT_cy<21> (Madd_pc[23]_GND_1_o_add_16_OUT_cy<21>)
     MUXCY:CI->O           0   0.019   0.000  Madd_pc[23]_GND_1_o_add_16_OUT_cy<22> (Madd_pc[23]_GND_1_o_add_16_OUT_cy<22>)
     XORCY:CI->O           1   0.180   0.580  Madd_pc[23]_GND_1_o_add_16_OUT_xor<23> (pc[23]_GND_1_o_add_16_OUT<23>)
     LUT3:I2->O            1   0.205   0.000  Mmux_state[2]_pc[23]_Mux_154_o11 (state[2]_pc[23]_Mux_154_o)
     LD:D                      0.037          pc_23
    ----------------------------------------
    Total                      2.912ns (1.716ns logic, 1.196ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.347ns (frequency: 426.048MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               2.347ns (Levels of Logic = 1)
  Source:            state_FSM_FFd3 (FF)
  Destination:       state_FSM_FFd1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: state_FSM_FFd3 to state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              46   0.447   1.595  state_FSM_FFd3 (state_FSM_FFd3)
     LUT6:I4->O            1   0.203   0.000  state_FSM_FFd3-In1 (state_FSM_FFd3-In)
     FD:D                      0.102          state_FSM_FFd3
    ----------------------------------------
    Total                      2.347ns (0.752ns logic, 1.595ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'state[2]_GND_10_o_Mux_61_o'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              1.909ns (Levels of Logic = 1)
  Source:            data_from_mem<15> (PAD)
  Destination:       current_instruction_23 (LATCH)
  Destination Clock: state[2]_GND_10_o_Mux_61_o falling

  Data Path: data_from_mem<15> to current_instruction_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  data_from_mem_15_IBUF (data_from_mem_15_IBUF)
     LD:D                      0.037          current_instruction_23
    ----------------------------------------
    Total                      1.909ns (1.259ns logic, 0.650ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'state[2]_GND_18_o_Mux_77_o'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              2.115ns (Levels of Logic = 2)
  Source:            data_from_mem<5> (PAD)
  Destination:       current_instruction_13 (LATCH)
  Destination Clock: state[2]_GND_18_o_Mux_77_o falling

  Data Path: data_from_mem<5> to current_instruction_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.651  data_from_mem_5_IBUF (data_from_mem_5_IBUF)
     LUT2:I1->O            1   0.205   0.000  Mmux_state[2]_current_instruction[13]_Mux_80_o11 (state[2]_current_instruction[13]_Mux_80_o)
     LD:D                      0.037          current_instruction_13
    ----------------------------------------
    Total                      2.115ns (1.464ns logic, 0.651ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'state[2]_GND_57_o_Mux_155_o'
  Total number of paths / destination ports: 264 / 24
-------------------------------------------------------------------------
Offset:              3.912ns (Levels of Logic = 26)
  Source:            data_from_mem<8> (PAD)
  Destination:       pc_23 (LATCH)
  Destination Clock: state[2]_GND_57_o_Mux_155_o falling

  Data Path: data_from_mem<8> to pc_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  data_from_mem_8_IBUF (data_from_mem_8_IBUF)
     INV:I->O              1   0.206   0.000  Madd_n0244_lut<0>_INV_0 (Madd_n0244_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_n0244_cy<0> (Madd_n0244_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0244_cy<1> (Madd_n0244_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0244_cy<2> (Madd_n0244_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0244_cy<3> (Madd_n0244_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0244_cy<4> (Madd_n0244_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0244_cy<5> (Madd_n0244_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0244_cy<6> (Madd_n0244_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0244_cy<7> (Madd_n0244_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0244_cy<8> (Madd_n0244_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0244_cy<9> (Madd_n0244_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0244_cy<10> (Madd_n0244_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0244_cy<11> (Madd_n0244_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0244_cy<12> (Madd_n0244_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0244_cy<13> (Madd_n0244_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0244_cy<14> (Madd_n0244_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0244_cy<15> (Madd_n0244_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0244_cy<16> (Madd_n0244_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0244_cy<17> (Madd_n0244_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0244_cy<18> (Madd_n0244_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0244_cy<19> (Madd_n0244_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0244_cy<20> (Madd_n0244_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0244_cy<21> (Madd_n0244_cy<21>)
     MUXCY:CI->O           1   0.213   0.808  Madd_n0244_cy<22> (Madd_n0244_cy<22>)
     LUT3:I0->O            1   0.205   0.000  Mmux_state[2]_pc[23]_Mux_154_o11 (state[2]_pc[23]_Mux_154_o)
     LD:D                      0.037          pc_23
    ----------------------------------------
    Total                      3.912ns (2.454ns logic, 1.458ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 75 / 25
-------------------------------------------------------------------------
Offset:              5.725ns (Levels of Logic = 2)
  Source:            state_FSM_FFd2 (FF)
  Destination:       mem_addr<23> (PAD)
  Source Clock:      clk rising

  Data Path: state_FSM_FFd2 to mem_addr<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              55   0.447   1.925  state_FSM_FFd2 (state_FSM_FFd2)
     LUT5:I0->O            1   0.203   0.579  Mmux_mem_addr241 (mem_addr_9_OBUF)
     OBUF:I->O                 2.571          mem_addr_9_OBUF (mem_addr<9>)
    ----------------------------------------
    Total                      5.725ns (3.221ns logic, 2.504ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state[2]_GND_10_o_Mux_61_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.698ns (Levels of Logic = 2)
  Source:            current_instruction_22 (LATCH)
  Destination:       mem_addr<22> (PAD)
  Source Clock:      state[2]_GND_10_o_Mux_61_o falling

  Data Path: current_instruction_22 to mem_addr<22>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.845  current_instruction_22 (current_instruction_22)
     LUT5:I2->O            1   0.205   0.579  Mmux_mem_addr151 (mem_addr_22_OBUF)
     OBUF:I->O                 2.571          mem_addr_22_OBUF (mem_addr<22>)
    ----------------------------------------
    Total                      4.698ns (3.274ns logic, 1.424ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state[2]_GND_57_o_Mux_155_o'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              4.470ns (Levels of Logic = 2)
  Source:            pc_23 (LATCH)
  Destination:       mem_addr<23> (PAD)
  Source Clock:      state[2]_GND_57_o_Mux_155_o falling

  Data Path: pc_23 to mem_addr<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.617  pc_23 (pc_23)
     LUT5:I4->O            1   0.205   0.579  Mmux_mem_addr161 (mem_addr_23_OBUF)
     OBUF:I->O                 2.571          mem_addr_23_OBUF (mem_addr<23>)
    ----------------------------------------
    Total                      4.470ns (3.274ns logic, 1.196ns route)
                                       (73.2% logic, 26.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state[2]_GND_18_o_Mux_77_o'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.661ns (Levels of Logic = 2)
  Source:            current_instruction_15 (LATCH)
  Destination:       mem_addr<15> (PAD)
  Source Clock:      state[2]_GND_18_o_Mux_77_o falling

  Data Path: current_instruction_15 to mem_addr<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.808  current_instruction_15 (current_instruction_15)
     LUT5:I2->O            1   0.205   0.579  Mmux_mem_addr71 (mem_addr_15_OBUF)
     OBUF:I->O                 2.571          mem_addr_15_OBUF (mem_addr<15>)
    ----------------------------------------
    Total                      4.661ns (3.274ns logic, 1.387ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
clk                       |    2.347|         |         |         |
state[2]_GND_10_o_Mux_61_o|         |    3.049|         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock state[2]_GND_18_o_Mux_77_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.282|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state[2]_GND_57_o_Mux_155_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.372|         |
state[2]_GND_10_o_Mux_61_o |         |         |    2.850|         |
state[2]_GND_57_o_Mux_155_o|         |         |    2.912|         |
---------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.48 secs
 
--> 

Total memory usage is 298992 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   55 (   0 filtered)
Number of infos    :    1 (   0 filtered)

