=====
SETUP
-4.427
5.216
0.789
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1
0.926
1.158
u_tmds_pll/pll_inst_RNIQ1FQ
2.928
3.483
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[8]
5.216
=====
SETUP
-4.427
5.216
0.789
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1
0.926
1.158
u_tmds_pll/pll_inst_RNIQ1FQ
2.928
3.483
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[3]
5.216
=====
SETUP
-4.427
5.216
0.789
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1
0.926
1.158
u_tmds_pll/pll_inst_RNIQ1FQ
2.928
3.483
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[7]
5.216
=====
SETUP
-4.310
4.981
0.671
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1
0.926
1.158
u_tmds_pll/pll_inst_RNIQ1FQ
2.928
3.483
DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r
4.981
=====
SETUP
-3.652
4.981
1.329
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1
0.926
1.158
u_tmds_pll/pll_inst_RNIQ1FQ
2.928
3.483
DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r
4.981
=====
SETUP
-3.629
4.981
1.352
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1
0.926
1.158
u_tmds_pll/pll_inst_RNIQ1FQ
2.928
3.483
DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r
4.981
=====
SETUP
-4.310
4.981
0.671
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1
0.926
1.158
u_tmds_pll/pll_inst_RNIQ1FQ
2.928
3.483
DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g
4.981
=====
SETUP
-3.652
4.981
1.329
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1
0.926
1.158
u_tmds_pll/pll_inst_RNIQ1FQ
2.928
3.483
DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g
4.981
=====
SETUP
-3.629
4.981
1.352
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1
0.926
1.158
u_tmds_pll/pll_inst_RNIQ1FQ
2.928
3.483
DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g
4.981
=====
SETUP
-4.310
4.981
0.671
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1
0.926
1.158
u_tmds_pll/pll_inst_RNIQ1FQ
2.928
3.483
DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b
4.981
=====
SETUP
-3.652
4.981
1.329
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1
0.926
1.158
u_tmds_pll/pll_inst_RNIQ1FQ
2.928
3.483
DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b
4.981
=====
SETUP
-3.629
4.981
1.352
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1
0.926
1.158
u_tmds_pll/pll_inst_RNIQ1FQ
2.928
3.483
DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b
4.981
=====
SETUP
-4.310
4.981
0.671
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1
0.926
1.158
u_tmds_pll/pll_inst_RNIQ1FQ
2.928
3.483
DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk
4.981
=====
SETUP
-3.652
4.981
1.329
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1
0.926
1.158
u_tmds_pll/pll_inst_RNIQ1FQ
2.928
3.483
DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk
4.981
=====
SETUP
-3.629
4.981
1.352
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1
0.926
1.158
u_tmds_pll/pll_inst_RNIQ1FQ
2.928
3.483
DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk
4.981
=====
SETUP
-4.200
4.989
0.789
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1
0.926
1.158
u_tmds_pll/pll_inst_RNIQ1FQ
2.928
3.483
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[3]
4.989
=====
SETUP
-4.200
4.989
0.789
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1
0.926
1.158
u_tmds_pll/pll_inst_RNIQ1FQ
2.928
3.483
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[4]
4.989
=====
SETUP
-4.200
4.989
0.789
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1
0.926
1.158
u_tmds_pll/pll_inst_RNIQ1FQ
2.928
3.483
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[5]
4.989
=====
SETUP
-4.200
4.989
0.789
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1
0.926
1.158
u_tmds_pll/pll_inst_RNIQ1FQ
2.928
3.483
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[4]
4.989
=====
SETUP
-4.200
4.989
0.789
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1
0.926
1.158
u_tmds_pll/pll_inst_RNIQ1FQ
2.928
3.483
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[7]
4.989
=====
SETUP
-4.200
4.989
0.789
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1
0.926
1.158
u_tmds_pll/pll_inst_RNIQ1FQ
2.928
3.483
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[5]
4.989
=====
SETUP
-4.200
4.989
0.789
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1
0.926
1.158
u_tmds_pll/pll_inst_RNIQ1FQ
2.928
3.483
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor
4.989
=====
SETUP
-4.192
4.981
0.789
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1
0.926
1.158
u_tmds_pll/pll_inst_RNIQ1FQ
2.928
3.483
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[7]
4.981
=====
SETUP
-4.192
4.981
0.789
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1
0.926
1.158
u_tmds_pll/pll_inst_RNIQ1FQ
2.928
3.483
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_Z[1]
4.981
=====
SETUP
-4.192
4.981
0.789
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1
0.926
1.158
u_tmds_pll/pll_inst_RNIQ1FQ
2.928
3.483
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_Z[2]
4.981
=====
HOLD
-0.041
0.866
0.907
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/recalib_s0
0.184
0.385
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/recalib_s1
0.502
0.866
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/recalib_s_0_s0
0.866
=====
HOLD
0.060
0.933
0.873
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z
0.732
0.933
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_0
0.933
=====
HOLD
0.060
0.933
0.873
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z
0.732
0.933
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_1
0.933
=====
HOLD
0.060
0.933
0.873
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z
0.732
0.933
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_2
0.933
=====
HOLD
0.060
0.933
0.873
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z
0.732
0.933
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_3
0.933
=====
HOLD
0.060
0.385
0.325
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z
0.184
0.385
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_3_mem_3_3_0_0
0.385
=====
HOLD
0.060
0.385
0.325
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z
0.184
0.385
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_2_mem_3_2_0_0
0.385
=====
HOLD
0.060
0.385
0.325
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z
0.184
0.385
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_1_mem_3_1_0_0
0.385
=====
HOLD
0.060
0.385
0.325
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z
0.184
0.385
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_0_mem_3_0_0_0
0.385
=====
HOLD
0.234
0.513
0.279
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_35_s0
0.184
0.385
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[8].u_cmd_gen
0.513
=====
HOLD
0.234
0.513
0.279
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_34_s0
0.184
0.385
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[8].u_cmd_gen
0.513
=====
HOLD
0.234
0.513
0.279
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_39_s0
0.184
0.385
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[9].u_cmd_gen
0.513
=====
HOLD
0.234
0.513
0.279
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_38_s0
0.184
0.385
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[9].u_cmd_gen
0.513
=====
HOLD
0.234
0.513
0.279
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_47_s0
0.184
0.385
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[11].u_cmd_gen
0.513
=====
HOLD
0.234
0.513
0.279
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_46_s0
0.184
0.385
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[11].u_cmd_gen
0.513
=====
HOLD
0.234
0.513
0.279
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_55_s0
0.184
0.385
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[13].u_cmd_gen
0.513
=====
HOLD
0.234
0.513
0.279
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_54_s0
0.184
0.385
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[13].u_cmd_gen
0.513
=====
HOLD
0.234
0.513
0.279
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_63_s0
0.184
0.385
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[15].u_cmd_gen
0.513
=====
HOLD
0.234
0.513
0.279
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_62_s0
0.184
0.385
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[15].u_cmd_gen
0.513
=====
HOLD
0.240
1.055
0.815
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[9]
0.732
0.933
DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r
1.055
=====
HOLD
0.246
0.513
0.267
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_35_s0
0.184
0.385
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[8].u_cmd_gen
0.513
=====
HOLD
0.246
0.513
0.267
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_34_s0
0.184
0.385
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[8].u_cmd_gen
0.513
=====
HOLD
0.246
0.513
0.267
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_39_s0
0.184
0.385
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[9].u_cmd_gen
0.513
=====
HOLD
0.246
0.513
0.267
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_38_s0
0.184
0.385
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[9].u_cmd_gen
0.513
=====
HOLD
0.246
0.513
0.267
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_47_s0
0.184
0.385
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[11].u_cmd_gen
0.513
