
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001095                       # Number of seconds simulated
sim_ticks                                  1094773869                       # Number of ticks simulated
final_tick                               398678497014                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 192508                       # Simulator instruction rate (inst/s)
host_op_rate                                   249097                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  35707                       # Simulator tick rate (ticks/s)
host_mem_usage                               67341348                       # Number of bytes of host memory used
host_seconds                                 30660.25                       # Real time elapsed on the host
sim_insts                                  5902339242                       # Number of instructions simulated
sim_ops                                    7637365416                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        62336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        15488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        14080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        13824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        16000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        23040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        37248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data         9088                       # Number of bytes read from this memory
system.physmem.bytes_read::total               211456                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20352                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       100224                       # Number of bytes written to this memory
system.physmem.bytes_written::total            100224                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          487                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          121                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          110                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          108                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          125                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          180                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          291                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           71                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1652                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             783                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  783                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1519949                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     56939613                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1636868                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14147214                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3390655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12861103                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3156816                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12627265                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1636868                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     14614890                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3039897                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     21045442                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1753787                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     34023465                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      2455302                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      8301258                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               193150390                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1519949                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1636868                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3390655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3156816                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1636868                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3039897                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1753787                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      2455302                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           18590140                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          91547673                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               91547673                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          91547673                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1519949                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     56939613                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1636868                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14147214                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3390655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12861103                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3156816                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12627265                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1636868                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     14614890                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3039897                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     21045442                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1753787                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     34023465                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      2455302                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      8301258                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              284698063                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2625358                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          206109                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       168089                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21619                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        83485                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           78464                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           20515                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          926                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1997382                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1219161                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             206109                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        98979                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               250097                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          67513                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         67296                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124531                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21666                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2359890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.628096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.994777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2109793     89.40%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           13107      0.56%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           20824      0.88%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31684      1.34%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13170      0.56%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           15640      0.66%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           16204      0.69%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           11418      0.48%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          128050      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2359890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078507                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464379                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1972367                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        92975                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           248364                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1397                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         44786                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        33467                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          330                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1478378                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1098                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         44786                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1977359                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          41284                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        36626                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           244939                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        14884                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1475680                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          567                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2588                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         7908                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          742                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      2018700                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6877977                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6877977                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1668978                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          349702                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          330                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          177                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            44582                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       149253                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        82835                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         4111                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15913                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1470990                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          329                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1374016                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2169                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       223617                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       515929                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2359890                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.582237                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.268471                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1775737     75.25%     75.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       236540     10.02%     85.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       130541      5.53%     90.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        85965      3.64%     94.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        79024      3.35%     97.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        24284      1.03%     98.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17617      0.75%     99.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6175      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         4007      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2359890                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            396     11.70%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1398     41.30%     53.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1591     47.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1131332     82.34%     82.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        25236      1.84%     84.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          153      0.01%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       136158      9.91%     94.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        81137      5.91%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1374016                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.523363                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3385                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002464                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5113475                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1695002                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1348911                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1377401                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         6327                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        31150                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5530                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1119                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         44786                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          30764                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1701                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1471319                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           42                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       149253                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        82835                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          177                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           899                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           64                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11797                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13333                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25130                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1354046                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       128791                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        19969                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              209756                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          183543                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             80965                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.515757                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1349023                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1348911                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           797915                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2024674                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.513801                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.394096                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1219330                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       253210                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22022                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2315104                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.526685                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.377786                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1821383     78.67%     78.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       234859     10.14%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97580      4.21%     93.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        50091      2.16%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        37336      1.61%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        21313      0.92%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13085      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        11037      0.48%     98.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        28420      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2315104                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1219330                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                195405                       # Number of memory references committed
system.switch_cpus0.commit.loads               118100                       # Number of loads committed
system.switch_cpus0.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            169339                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1102366                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        23772                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        28420                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3759224                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2989887                       # The number of ROB writes
system.switch_cpus0.timesIdled                  35295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 265468                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1219330                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.625353                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.625353                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.380901                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.380901                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6145519                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1843403                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1400640                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2625358                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          214948                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       176121                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        22808                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        86987                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           81894                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           21639                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          998                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2055150                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1227747                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             214948                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       103533                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               268743                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          65755                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         54844                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           128176                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        22567                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2421331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.620781                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.977348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2152588     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           28705      1.19%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           33281      1.37%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           18222      0.75%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           20618      0.85%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           11867      0.49%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            8022      0.33%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           20980      0.87%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          127048      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2421331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081874                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.467649                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2038093                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        72484                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           266263                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2253                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         42234                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        34875                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          360                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1498517                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1999                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         42234                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2041854                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          16332                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        46516                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           264802                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         9589                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1496621                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents          2054                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4623                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2082043                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6966649                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6966649                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1743516                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          338520                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          382                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          211                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            27716                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       143330                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        76773                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1793                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        16308                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1492878                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1400093                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1944                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       206820                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       484592                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2421331                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.578233                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270196                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1833015     75.70%     75.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       235776      9.74%     85.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       127282      5.26%     90.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        87777      3.63%     94.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        77277      3.19%     97.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        39496      1.63%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         9778      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         6274      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         4656      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2421331                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            355     11.23%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1451     45.92%     57.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1354     42.85%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1173070     83.79%     83.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        21848      1.56%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       128850      9.20%     94.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        76155      5.44%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1400093                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.533296                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3160                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002257                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5226621                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1700109                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1374913                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1403253                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3457                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        27953                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         2139                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           85                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         42234                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          12074                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1201                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1493263                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       143330                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        76773                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          210                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           801                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        12389                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        13380                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        25769                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1377817                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       120689                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        22276                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              196812                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          191881                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             76123                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.524811                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1374992                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1374913                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           818035                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2145672                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.523705                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381249                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1023499                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1255743                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       237526                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        22780                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2379097                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.527823                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.347158                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1866269     78.44%     78.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       238044     10.01%     88.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        99693      4.19%     92.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        59503      2.50%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        41218      1.73%     96.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        26817      1.13%     98.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        14241      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        11095      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        22217      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2379097                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1023499                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1255743                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                190009                       # Number of memory references committed
system.switch_cpus1.commit.loads               115375                       # Number of loads committed
system.switch_cpus1.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            179688                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1132165                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        25566                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        22217                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3850149                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3028781                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33386                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 204027                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1023499                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1255743                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1023499                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.565081                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.565081                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.389851                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.389851                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6213245                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1911096                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1395813                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2625358                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          216851                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       177291                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        22974                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        89164                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           83433                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           21806                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1045                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2080296                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1212054                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             216851                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       105239                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               251817                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          63259                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         46425                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines           128890                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        22839                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2418560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.615399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.961717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2166743     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           11726      0.48%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           18309      0.76%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           24571      1.02%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           25921      1.07%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           21976      0.91%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           11672      0.48%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           18410      0.76%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          119232      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2418560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082599                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.461672                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2058957                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        68245                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           251170                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          397                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         39786                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        35629                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          212                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1485037                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1265                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         39786                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2065133                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          15505                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        39309                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           245417                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        13405                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1483536                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1774                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         5890                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2070846                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6896572                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6896572                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1766315                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          304526                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          359                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            42235                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       139596                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        74401                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          920                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        30406                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1480482                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1396867                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          318                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       179491                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       435941                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2418560                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.577561                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.262939                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1818025     75.17%     75.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       254207     10.51%     85.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       127198      5.26%     90.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        89285      3.69%     94.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        70858      2.93%     97.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        29140      1.20%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        18950      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         9599      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1298      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2418560                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            320     12.81%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           907     36.29%     49.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1272     50.90%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1175565     84.16%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        20711      1.48%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       126349      9.05%     94.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        74068      5.30%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1396867                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.532067                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2499                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001789                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5215110                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1660350                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1373971                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1399366                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2859                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        24776                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1395                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         39786                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          12322                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1363                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1480848                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          491                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       139596                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        74401                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1159                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        12544                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        13420                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        25964                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1376195                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       118991                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        20671                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              193033                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          195477                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             74042                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.524193                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1374046                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1373971                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           789935                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2127714                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.523346                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371260                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1029618                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1266915                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       213931                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        23037                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2378774                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.532592                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.366502                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1850602     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       266180     11.19%     88.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        96363      4.05%     93.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        46008      1.93%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        44162      1.86%     96.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        22856      0.96%     97.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        16457      0.69%     98.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         8853      0.37%     98.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        27293      1.15%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2378774                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1029618                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1266915                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                187826                       # Number of memory references committed
system.switch_cpus2.commit.loads               114820                       # Number of loads committed
system.switch_cpus2.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            182732                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1141432                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        26076                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        27293                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3832314                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3001489                       # The number of ROB writes
system.switch_cpus2.timesIdled                  33504                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 206798                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1029618                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1266915                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1029618                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.549837                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.549837                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.392182                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.392182                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6190987                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1915430                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1376381                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2625358                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          216725                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       177170                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        23082                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        88940                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           83299                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           21879                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         1066                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2081315                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1211409                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             216725                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       105178                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               251574                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          63717                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         45864                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines           129028                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        22947                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2419126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.615062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.961473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2167552     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           11770      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           18113      0.75%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           24467      1.01%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           25801      1.07%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           21909      0.91%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           11877      0.49%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           18591      0.77%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          119046      4.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2419126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082551                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.461426                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2060116                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        67547                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           250932                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          389                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         40137                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        35624                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          212                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1484536                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1273                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         40137                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2066266                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          15271                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        38979                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           245204                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        13264                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1482980                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1743                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         5827                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2070225                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6894374                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6894374                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1762432                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          307775                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          356                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          182                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            41809                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       139676                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        74305                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          884                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        30398                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1479851                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          357                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1395283                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          322                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       181929                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       441705                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2419126                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.576772                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.262507                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1819388     75.21%     75.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       253894     10.50%     85.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       126944      5.25%     90.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        89140      3.68%     94.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        70789      2.93%     97.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        29120      1.20%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        18944      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         9595      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1312      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2419126                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            338     13.50%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           900     35.94%     49.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1266     50.56%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1174118     84.15%     84.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        20701      1.48%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          173      0.01%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       126342      9.05%     94.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        73949      5.30%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1395283                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.531464                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2504                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001795                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5212518                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1662153                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1372071                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1397787                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2690                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        25081                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1456                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         40137                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          12187                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1355                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1480213                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          483                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       139676                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        74305                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          183                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1142                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        12594                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        13481                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        26075                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1374311                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       118787                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        20972                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              192710                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          195110                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             73923                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.523476                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1372144                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1372071                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           788627                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2124872                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.522622                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371141                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1027348                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1264219                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       215995                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          349                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        23143                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2378989                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.531410                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.365031                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1851933     77.85%     77.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       265611     11.16%     89.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        96210      4.04%     93.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        45728      1.92%     94.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        44147      1.86%     96.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        22865      0.96%     97.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        16494      0.69%     98.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         8881      0.37%     98.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        27120      1.14%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2378989                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1027348                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1264219                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                187444                       # Number of memory references committed
system.switch_cpus3.commit.loads               114595                       # Number of loads committed
system.switch_cpus3.commit.membars                174                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            182377                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1139000                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        26036                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        27120                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3832070                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3000582                       # The number of ROB writes
system.switch_cpus3.timesIdled                  33542                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 206232                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1027348                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1264219                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1027348                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.555471                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.555471                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.391317                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.391317                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6182401                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1913001                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1375439                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           348                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2625358                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          214782                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       175980                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        22789                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        86926                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           81834                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           21625                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          998                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2053628                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1226825                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             214782                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       103459                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               268534                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          65701                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         56316                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           128080                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        22548                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2421037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.620393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.976791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2152503     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           28674      1.18%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           33252      1.37%     91.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           18207      0.75%     92.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           20607      0.85%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           11861      0.49%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            8017      0.33%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           20967      0.87%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          126949      5.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2421037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081811                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.467298                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2036581                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        73946                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           266058                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2249                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         42199                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        34850                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          360                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1497396                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1999                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         42199                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2040337                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          16535                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        47790                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           264598                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         9574                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1495500                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents          2051                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4614                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2080447                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6961467                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6961467                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1742148                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          338258                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          382                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          211                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            27685                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       143234                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        76731                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1793                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        16296                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1491743                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1399008                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1946                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       206650                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       484320                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2421037                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.577855                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269849                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1833168     75.72%     75.72% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       235596      9.73%     85.45% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       127191      5.25%     90.70% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        87711      3.62%     94.33% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        77219      3.19%     97.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        39464      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6         9767      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         6269      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         4652      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2421037                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            355     11.25%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1447     45.85%     57.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1354     42.90%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1172142     83.78%     83.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        21827      1.56%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       128770      9.20%     94.56% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        76099      5.44%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1399008                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.532883                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3156                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002256                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5224153                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1698804                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1373838                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1402164                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         3455                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        27934                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         2139                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads           85                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         42199                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          12244                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1203                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1492128                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       143234                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        76731                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          210                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           802                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        12380                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        13368                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        25748                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1376745                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       120613                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        22261                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              196681                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          191731                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             76068                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.524403                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1373917                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1373838                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           817410                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2143960                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.523295                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381262                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1022717                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1254789                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       237336                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        22761                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2378838                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.527480                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.346765                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1866385     78.46%     78.46% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       237875     10.00%     88.46% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        99625      4.19%     92.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        59450      2.50%     95.14% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        41197      1.73%     96.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        26796      1.13%     98.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        14223      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        11088      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        22199      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2378838                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1022717                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1254789                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                189888                       # Number of memory references committed
system.switch_cpus4.commit.loads               115300                       # Number of loads committed
system.switch_cpus4.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            179543                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1131318                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        25549                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        22199                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3848764                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3026475                       # The number of ROB writes
system.switch_cpus4.timesIdled                  33360                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 204321                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1022717                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1254789                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1022717                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.567042                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.567042                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.389553                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.389553                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6208453                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1909577                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1394781                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2625358                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          203062                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       179139                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        18394                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       129670                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          123635                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           12904                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          597                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2096047                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1152471                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             203062                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       136539                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               254622                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          59952                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         31097                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           128866                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        17864                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2423209                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.538477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.800379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2168587     89.49%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           36722      1.52%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           20585      0.85%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           36072      1.49%     93.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           12687      0.52%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           33085      1.37%     95.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            5633      0.23%     95.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            9941      0.41%     95.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8           99897      4.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2423209                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077346                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.438977                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2079687                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        48268                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           253912                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          314                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         41025                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        20656                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          418                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1299907                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1714                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         41025                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2081938                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          26478                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        15427                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           251754                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         6584                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1297005                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          1099                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4715                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1711900                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      5896404                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      5896404                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1350038                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          361842                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          186                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           99                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            17998                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       224409                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        40203                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          333                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         8921                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1287719                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1191775                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1197                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       256648                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       549387                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2423209                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.491817                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.114846                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1904924     78.61%     78.61% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       167280      6.90%     85.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       165638      6.84%     92.35% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        98437      4.06%     96.41% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        55056      2.27%     98.68% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        14681      0.61%     99.29% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        16416      0.68%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7          433      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8          344      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2423209                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2247     58.08%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           901     23.29%     81.36% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          721     18.64%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       940286     78.90%     78.90% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult         9872      0.83%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           88      0.01%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       201981     16.95%     96.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        39548      3.32%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1191775                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.453948                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3869                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.003246                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4811825                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1544575                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1158173                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1195644                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         1082                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        50817                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1702                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         41025                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          20147                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          835                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1287913                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          193                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       224409                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        40203                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           98                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           465                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        10952                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         8512                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        19464                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1173899                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       198407                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        17876                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              237930                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          176805                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             39523                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.447139                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1158798                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1158173                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           698470                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1566053                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.441149                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.446007                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       905944                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1028205                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       259754                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          182                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        18078                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2382184                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.431623                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.294112                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1994815     83.74%     83.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       155061      6.51%     90.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        96194      4.04%     94.29% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        31437      1.32%     95.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        49906      2.09%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        10544      0.44%     98.14% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         6817      0.29%     98.43% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         6081      0.26%     98.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        31329      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2382184                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       905944                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1028205                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                212088                       # Number of memory references committed
system.switch_cpus5.commit.loads               173587                       # Number of loads committed
system.switch_cpus5.commit.membars                 90                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            156946                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           901185                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        13685                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        31329                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3638801                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2616989                       # The number of ROB writes
system.switch_cpus5.timesIdled                  48362                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 202149                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             905944                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1028205                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       905944                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.897925                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.897925                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.345074                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.345074                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5438301                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1520087                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1359983                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           182                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2625358                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          205355                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       184884                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        12574                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        78054                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           71475                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           11199                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          566                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2158234                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1289274                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             205355                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        82674                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               254214                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          39824                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         49366                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           125621                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        12455                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2488777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.608427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.941370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2234563     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1            9096      0.37%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           18555      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3            7471      0.30%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           41481      1.67%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           37274      1.50%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            7094      0.29%     94.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           15183      0.61%     95.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          118060      4.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2488777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078220                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491085                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2145864                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        62147                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           253128                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          880                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         26755                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        18191                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1511093                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1275                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         26755                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2148626                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          41912                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        12738                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           251351                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         7392                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1509427                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2759                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         2859                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents           73                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1779339                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7104516                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7104516                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1543432                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          235894                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          186                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          100                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            20295                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       353416                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       177537                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1658                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         8474                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1504478                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          186                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1435655                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1080                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       136381                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       332874                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2488777                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.576852                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.374438                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1978849     79.51%     79.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       152567      6.13%     85.64% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       125421      5.04%     90.68% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        53985      2.17%     92.85% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        68918      2.77%     95.62% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        66376      2.67%     98.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        37691      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         3167      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1803      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2488777                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3617     11.10%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         28114     86.31%     97.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          841      2.58%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       903872     62.96%     62.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        12486      0.87%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           86      0.01%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       342371     23.85%     87.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       176840     12.32%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1435655                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.546842                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              32572                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022688                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5393739                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1641095                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1421340                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1468227                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         2553                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        17300                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1724                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          128                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         26755                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          38143                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1886                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1504664                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           37                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       353416                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       177537                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          100                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1300                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect         6607                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         7832                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        14439                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1424146                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       341038                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        11509                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              517841                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          186267                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            176803                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.542458                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1421479                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1421340                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           769155                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1519287                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.541389                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.506261                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1145574                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1346269                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       158553                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        12615                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2462022                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.546814                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.369033                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1973350     80.15%     80.15% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       178477      7.25%     87.40% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        83750      3.40%     90.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        82724      3.36%     94.16% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        22286      0.91%     95.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        96164      3.91%     98.97% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         7387      0.30%     99.27% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         5238      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        12646      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2462022                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1145574                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1346269                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                511929                       # Number of memory references committed
system.switch_cpus6.commit.loads               336116                       # Number of loads committed
system.switch_cpus6.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            177703                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1197252                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        13051                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        12646                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3954198                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3036413                       # The number of ROB writes
system.switch_cpus6.timesIdled                  48771                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 136581                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1145574                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1346269                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1145574                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.291740                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.291740                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.436350                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.436350                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         7033663                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1655241                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1791459                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2625358                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          239600                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       199463                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        23209                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        91853                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           85279                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           25424                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1068                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2075195                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1314079                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             239600                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       110703                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               272933                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          65358                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         56283                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           130213                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        22138                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2446338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.660531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.040359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2173405     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           16519      0.68%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           20812      0.85%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           33262      1.36%     91.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           13635      0.56%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           18071      0.74%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           21086      0.86%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            9842      0.40%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          139706      5.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2446338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.091264                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.500533                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2063143                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        69733                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           271605                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          142                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         41711                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        36332                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1605151                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1280                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         41711                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2065688                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles           5535                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        58007                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           269180                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         6213                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1594440                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents           766                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4379                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2228010                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      7410181                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      7410181                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1836158                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          391852                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          381                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          200                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            23009                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       150411                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        77274                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          931                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        17340                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1554877                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          384                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1483141                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1829                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       205293                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       429128                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2446338                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.606270                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.328468                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1819329     74.37%     74.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       284862     11.64%     86.01% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       117383      4.80%     90.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        65449      2.68%     93.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        88913      3.63%     97.12% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        27672      1.13%     98.25% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        27135      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        14416      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1179      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2446338                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          10351     79.03%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1417     10.82%     89.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1329     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1249344     84.24%     84.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        20144      1.36%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          181      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       136537      9.21%     94.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        76935      5.19%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1483141                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.564929                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              13097                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008831                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5427546                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1760574                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1442263                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1496238                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         1074                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        31086                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1529                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         41711                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles           4172                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles          510                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1555261                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1126                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       150411                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        77274                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          200                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           427                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        12945                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        13471                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        26416                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1455803                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       133743                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        27338                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              210651                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          205399                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             76908                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.554516                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1442306                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1442263                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           864112                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2320853                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.549359                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372325                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1068177                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1316123                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       239149                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          369                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        23201                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2404627                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.547329                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.366919                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1846944     76.81%     76.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       283105     11.77%     88.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       102403      4.26%     92.84% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        51163      2.13%     94.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        46578      1.94%     96.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        19717      0.82%     97.72% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        19362      0.81%     98.53% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         9186      0.38%     98.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        26169      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2404627                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1068177                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1316123                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                195070                       # Number of memory references committed
system.switch_cpus7.commit.loads               119325                       # Number of loads committed
system.switch_cpus7.commit.membars                184                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            190807                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1184850                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        27154                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        26169                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3933717                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3152260                       # The number of ROB writes
system.switch_cpus7.timesIdled                  32728                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 179020                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1068177                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1316123                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1068177                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.457793                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.457793                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.406869                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.406869                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6547903                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        2017415                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1483304                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           368                       # number of misc regfile writes
system.l2.replacements                           1657                       # number of replacements
system.l2.tagsinuse                      32756.420989                       # Cycle average of tags in use
system.l2.total_refs                          1008035                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34416                       # Sample count of references to valid blocks.
system.l2.avg_refs                          29.289720                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1673.590357                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.745892                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    220.484105                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.840074                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     65.175951                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     24.218776                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     62.895520                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     22.813404                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     60.302013                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     13.840477                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     67.378254                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     24.751918                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     97.652487                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     14.563574                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    143.839790                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     11.820380                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     29.335099                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5721.120042                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3567.162595                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2887.757778                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2852.826543                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3566.034538                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4407.550762                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4864.612745                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2330.107918                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.051074                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000389                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.006729                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001989                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000739                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001919                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000696                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001840                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.002056                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000755                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.002980                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000444                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.004390                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000361                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.000895                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.174595                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.108861                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.088127                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.087061                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.108827                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.134508                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.148456                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.071109                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999647                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          608                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          395                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          345                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          344                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          391                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          414                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          529                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          272                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3305                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1513                       # number of Writeback hits
system.l2.Writeback_hits::total                  1513                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.data          608                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          395                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          348                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          347                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          391                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          417                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          529                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          275                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3317                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          608                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          395                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          348                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          347                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          391                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          417                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          529                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          275                       # number of overall hits
system.l2.overall_hits::total                    3317                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          430                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          121                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          110                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          108                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          125                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          180                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          291                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           21                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data           71                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1595                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  57                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          487                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          121                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          110                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          108                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          125                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          180                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          291                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           71                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1652                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          487                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          121                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          110                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          108                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          125                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          180                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          291                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           21                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           71                       # number of overall misses
system.l2.overall_misses::total                  1652                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1959723                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     64677552                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2095399                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     17633469                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4350716                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     16724958                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4191946                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     16187447                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      2026608                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     18848815                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      3985548                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     27574291                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      2268694                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     44504362                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      3312958                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     10678543                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       241021029                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      8546184                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8546184                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1959723                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     73223736                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2095399                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     17633469                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4350716                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     16724958                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4191946                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     16187447                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      2026608                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     18848815                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      3985548                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     27574291                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      2268694                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     44504362                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      3312958                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     10678543                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        249567213                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1959723                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     73223736                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2095399                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     17633469                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4350716                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     16724958                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4191946                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     16187447                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      2026608                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     18848815                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      3985548                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     27574291                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      2268694                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     44504362                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      3312958                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     10678543                       # number of overall miss cycles
system.l2.overall_miss_latency::total       249567213                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         1038                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          516                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          455                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          452                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          516                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          594                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          820                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          343                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4900                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1513                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1513                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           57                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                69                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         1095                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          516                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          458                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          455                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          516                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          597                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          820                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          346                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4969                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         1095                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          516                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          458                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          455                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          516                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          597                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          820                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          346                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4969                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.414258                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.234496                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.935484                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.241758                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.238938                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.242248                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.303030                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.354878                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.206997                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.325510                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.826087                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.444749                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.234496                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.935484                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.240175                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.237363                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.242248                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.301508                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.354878                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.205202                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.332461                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.444749                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.234496                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.935484                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.240175                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.237363                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.242248                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.301508                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.354878                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.205202                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.332461                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 150747.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150412.911628                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 149671.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 145731.148760                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 150024.689655                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 152045.072727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 155257.259259                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 149883.768519                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 144757.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150790.520000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 153290.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 153190.505556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 151246.266667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 152935.951890                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 157759.904762                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150402.014085                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151110.363009                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 149933.052632                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 149933.052632                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 150747.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150356.747433                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 149671.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 145731.148760                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 150024.689655                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 152045.072727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 155257.259259                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 149883.768519                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 144757.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150790.520000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 153290.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 153190.505556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 151246.266667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 152935.951890                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 157759.904762                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150402.014085                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151069.741525                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 150747.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150356.747433                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 149671.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 145731.148760                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 150024.689655                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 152045.072727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 155257.259259                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 149883.768519                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 144757.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150790.520000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 153290.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 153190.505556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 151246.266667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 152935.951890                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 157759.904762                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150402.014085                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151069.741525                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  783                       # number of writebacks
system.l2.writebacks::total                       783                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          430                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          121                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          110                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          108                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          125                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          180                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          291                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data           71                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1595                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             57                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          487                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          121                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          125                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          180                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1652                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          487                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          121                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          125                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1652                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1202667                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     39633646                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1281361                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     10583841                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2661780                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     10315543                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2622606                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data      9897334                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      1211626                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     11568310                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2470166                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     17084807                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1395134                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     27557469                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2090858                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data      6540839                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    148117987                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      5220970                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5220970                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1202667                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     44854616                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1281361                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     10583841                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2661780                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     10315543                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2622606                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data      9897334                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      1211626                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     11568310                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2470166                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     17084807                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1395134                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     27557469                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2090858                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data      6540839                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    153338957                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1202667                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     44854616                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1281361                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     10583841                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2661780                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     10315543                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2622606                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data      9897334                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      1211626                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     11568310                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2470166                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     17084807                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1395134                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     27557469                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2090858                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data      6540839                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    153338957                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.414258                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.234496                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.935484                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.241758                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.238938                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.242248                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.303030                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.354878                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.206997                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.325510                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.826087                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.444749                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.234496                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.935484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.240175                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.237363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.242248                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.301508                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.354878                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.205202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.332461                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.444749                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.234496                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.935484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.240175                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.237363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.242248                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.301508                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.354878                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.205202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.332461                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92512.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92171.269767                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 91525.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87469.760331                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 91785.517241                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93777.663636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 97133.555556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91641.981481                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 86544.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92546.480000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 95006.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 94915.594444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 93008.933333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94699.206186                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 99564.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92124.492958                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92863.941693                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 91595.964912                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91595.964912                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 92512.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92103.934292                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 91525.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 87469.760331                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 91785.517241                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93777.663636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 97133.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 91641.981481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 86544.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92546.480000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 95006.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 94915.594444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 93008.933333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 94699.206186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 99564.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92124.492958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92820.191889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 92512.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92103.934292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 91525.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 87469.760331                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 91785.517241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93777.663636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 97133.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 91641.981481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 86544.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92546.480000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 95006.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 94915.594444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 93008.933333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 94699.206186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 99564.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92124.492958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92820.191889                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               501.745201                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132444                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1494287.737052                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.745201                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          489                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020425                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.783654                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.804079                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124514                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124514                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124514                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124514                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124514                       # number of overall hits
system.cpu0.icache.overall_hits::total         124514                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2568523                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2568523                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2568523                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2568523                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2568523                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2568523                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124531                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124531                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124531                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124531                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124531                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124531                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000137                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000137                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 151089.588235                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 151089.588235                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 151089.588235                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 151089.588235                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 151089.588235                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 151089.588235                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2068889                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2068889                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2068889                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2068889                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2068889                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2068889                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 159145.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 159145.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 159145.307692                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 159145.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 159145.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 159145.307692                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  1095                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               125036144                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  1351                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              92550.809771                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   190.333362                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    65.666638                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.743490                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.256510                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        94725                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          94725                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        76478                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         76478                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          157                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          157                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          152                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       171203                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          171203                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       171203                       # number of overall hits
system.cpu0.dcache.overall_hits::total         171203                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2454                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2454                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          419                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          419                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2873                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2873                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2873                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2873                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    306390256                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    306390256                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     74743189                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     74743189                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    381133445                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    381133445                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    381133445                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    381133445                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97179                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97179                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       174076                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       174076                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       174076                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       174076                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.025252                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.025252                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.005449                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005449                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.016504                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.016504                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.016504                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.016504                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 124853.405053                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 124853.405053                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 178384.699284                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 178384.699284                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 132660.440306                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 132660.440306                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 132660.440306                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 132660.440306                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          556                       # number of writebacks
system.cpu0.dcache.writebacks::total              556                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1416                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1416                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          362                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          362                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1778                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1778                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1778                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1778                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         1038                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1038                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           57                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           57                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         1095                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1095                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         1095                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1095                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    109642035                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    109642035                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9054538                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9054538                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    118696573                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    118696573                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    118696573                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    118696573                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.010681                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010681                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000741                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000741                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.006290                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006290                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.006290                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006290                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105628.164740                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 105628.164740                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 158851.543860                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 158851.543860                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 108398.696804                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 108398.696804                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 108398.696804                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 108398.696804                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.839329                       # Cycle average of tags in use
system.cpu1.icache.total_refs               746972768                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1505993.483871                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.839329                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022178                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794614                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       128156                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         128156                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       128156                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          128156                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       128156                       # number of overall hits
system.cpu1.icache.overall_hits::total         128156                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3171804                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3171804                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3171804                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3171804                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3171804                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3171804                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       128176                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       128176                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       128176                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       128176                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       128176                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       128176                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000156                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000156                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 158590.200000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 158590.200000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 158590.200000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 158590.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 158590.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 158590.200000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2242273                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2242273                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2242273                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2242273                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2242273                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2242273                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000109                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000109                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000109                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000109                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 160162.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 160162.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 160162.357143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 160162.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 160162.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 160162.357143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   516                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               117715849                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   772                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              152481.669689                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   167.333427                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    88.666573                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.653646                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.346354                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        88408                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          88408                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        74223                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         74223                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          178                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          178                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          170                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       162631                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          162631                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       162631                       # number of overall hits
system.cpu1.dcache.overall_hits::total         162631                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1784                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1784                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           51                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1835                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1835                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1835                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1835                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    198244397                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    198244397                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5042658                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5042658                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    203287055                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    203287055                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    203287055                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    203287055                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        90192                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        90192                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        74274                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        74274                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       164466                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       164466                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       164466                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       164466                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.019780                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.019780                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000687                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000687                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011157                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011157                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011157                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011157                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 111123.540919                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 111123.540919                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 98875.647059                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 98875.647059                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 110783.136240                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110783.136240                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 110783.136240                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110783.136240                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          214                       # number of writebacks
system.cpu1.dcache.writebacks::total              214                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1268                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1268                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           51                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           51                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1319                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1319                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1319                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1319                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          516                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          516                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          516                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     45141514                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     45141514                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     45141514                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     45141514                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     45141514                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     45141514                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005721                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005721                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003137                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003137                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003137                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003137                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87483.554264                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87483.554264                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87483.554264                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87483.554264                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87483.554264                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87483.554264                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               500.624214                       # Cycle average of tags in use
system.cpu2.icache.total_refs               746408526                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1475115.664032                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    25.624214                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.041064                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.802282                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       128850                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         128850                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       128850                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          128850                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       128850                       # number of overall hits
system.cpu2.icache.overall_hits::total         128850                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.cpu2.icache.overall_misses::total           40                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6284481                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6284481                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6284481                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6284481                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6284481                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6284481                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       128890                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       128890                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       128890                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       128890                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       128890                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       128890                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000310                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000310                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000310                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000310                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000310                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000310                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 157112.025000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 157112.025000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 157112.025000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 157112.025000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 157112.025000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 157112.025000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           31                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           31                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           31                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4987756                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4987756                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4987756                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4987756                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4987756                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4987756                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000241                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000241                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000241                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000241                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000241                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000241                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 160895.354839                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 160895.354839                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 160895.354839                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 160895.354839                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 160895.354839                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 160895.354839                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   458                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               112761616                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   714                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              157929.434174                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   158.885698                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    97.114302                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.620647                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.379353                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        87057                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          87057                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        72645                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         72645                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          177                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          176                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       159702                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          159702                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       159702                       # number of overall hits
system.cpu2.dcache.overall_hits::total         159702                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1466                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1466                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           16                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1482                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1482                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1482                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1482                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    160201626                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    160201626                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1308348                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1308348                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    161509974                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    161509974                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    161509974                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    161509974                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        88523                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        88523                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        72661                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        72661                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       161184                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       161184                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       161184                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       161184                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016561                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016561                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000220                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000220                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009194                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009194                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009194                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009194                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 109278.053206                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 109278.053206                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81771.750000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81771.750000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 108981.089069                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 108981.089069                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 108981.089069                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 108981.089069                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           98                       # number of writebacks
system.cpu2.dcache.writebacks::total               98                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1011                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1011                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           13                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1024                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1024                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1024                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1024                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          455                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          455                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          458                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          458                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          458                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          458                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     40648089                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     40648089                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       208925                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       208925                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     40857014                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     40857014                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     40857014                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     40857014                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005140                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005140                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002841                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002841                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002841                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002841                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89336.459341                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89336.459341                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 69641.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 69641.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89207.454148                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89207.454148                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89207.454148                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89207.454148                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               499.219247                       # Cycle average of tags in use
system.cpu3.icache.total_refs               746408665                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1480969.573413                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    24.219247                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.038813                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.800031                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       128989                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         128989                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       128989                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          128989                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       128989                       # number of overall hits
system.cpu3.icache.overall_hits::total         128989                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.cpu3.icache.overall_misses::total           39                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6140668                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6140668                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6140668                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6140668                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6140668                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6140668                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       129028                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       129028                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       129028                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       129028                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       129028                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       129028                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000302                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000302                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000302                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000302                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000302                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000302                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 157453.025641                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 157453.025641                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 157453.025641                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 157453.025641                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 157453.025641                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 157453.025641                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           29                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           29                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           29                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4780650                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4780650                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4780650                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4780650                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4780650                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4780650                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000225                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000225                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000225                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000225                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000225                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000225                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       164850                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total       164850                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst       164850                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total       164850                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst       164850                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total       164850                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   455                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               112761489                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   711                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              158595.624473                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   158.849589                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    97.150411                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.620506                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.379494                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        87089                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          87089                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        72490                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         72490                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          175                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          175                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          174                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          174                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       159579                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          159579                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       159579                       # number of overall hits
system.cpu3.dcache.overall_hits::total         159579                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1452                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1452                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           16                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1468                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1468                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1468                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1468                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    156646796                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    156646796                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1276260                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1276260                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    157923056                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    157923056                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    157923056                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    157923056                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        88541                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        88541                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        72506                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        72506                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          174                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          174                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       161047                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       161047                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       161047                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       161047                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016399                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016399                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000221                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000221                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009115                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009115                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009115                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009115                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 107883.468320                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 107883.468320                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 79766.250000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 79766.250000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 107577.013624                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 107577.013624                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 107577.013624                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 107577.013624                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           98                       # number of writebacks
system.cpu3.dcache.writebacks::total               98                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1000                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1000                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           13                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1013                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1013                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1013                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1013                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          452                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          452                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          455                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          455                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          455                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          455                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     39988228                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     39988228                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       196605                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       196605                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     40184833                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     40184833                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     40184833                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     40184833                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005105                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005105                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002825                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002825                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002825                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002825                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 88469.530973                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 88469.530973                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        65535                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        65535                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 88318.314286                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 88318.314286                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 88318.314286                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 88318.314286                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               495.839733                       # Cycle average of tags in use
system.cpu4.icache.total_refs               746972672                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1505993.290323                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    13.839733                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.022179                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.794615                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       128060                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         128060                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       128060                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          128060                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       128060                       # number of overall hits
system.cpu4.icache.overall_hits::total         128060                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           20                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           20                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           20                       # number of overall misses
system.cpu4.icache.overall_misses::total           20                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      3023038                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      3023038                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      3023038                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      3023038                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      3023038                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      3023038                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       128080                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       128080                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       128080                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       128080                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       128080                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       128080                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000156                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000156                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 151151.900000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 151151.900000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 151151.900000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 151151.900000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 151151.900000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 151151.900000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            6                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            6                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      2144281                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2144281                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      2144281                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2144281                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      2144281                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2144281                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000109                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000109                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000109                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000109                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 153162.928571                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 153162.928571                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 153162.928571                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 153162.928571                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 153162.928571                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 153162.928571                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   516                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               117715753                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   772                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              152481.545337                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   167.292872                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    88.707128                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.653488                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.346512                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        88358                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          88358                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        74177                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         74177                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          178                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          178                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          170                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       162535                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          162535                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       162535                       # number of overall hits
system.cpu4.dcache.overall_hits::total         162535                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1784                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1784                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           51                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1835                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1835                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1835                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1835                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    202189249                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    202189249                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      6418196                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      6418196                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    208607445                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    208607445                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    208607445                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    208607445                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        90142                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        90142                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        74228                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        74228                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       164370                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       164370                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       164370                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       164370                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.019791                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.019791                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000687                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000687                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011164                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011164                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011164                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011164                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 113334.780830                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 113334.780830                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 125846.980392                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 125846.980392                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 113682.531335                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 113682.531335                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 113682.531335                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 113682.531335                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          208                       # number of writebacks
system.cpu4.dcache.writebacks::total              208                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1268                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1268                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           51                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           51                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1319                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1319                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1319                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1319                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          516                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          516                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          516                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     46018424                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     46018424                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     46018424                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     46018424                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     46018424                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     46018424                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.005724                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.005724                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003139                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003139                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003139                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003139                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 89182.992248                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 89182.992248                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 89182.992248                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 89182.992248                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 89182.992248                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 89182.992248                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               550.796907                       # Cycle average of tags in use
system.cpu5.icache.total_refs               643069055                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1162873.517179                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    25.698224                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.098683                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.041183                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.841504                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.882687                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       128833                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         128833                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       128833                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          128833                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       128833                       # number of overall hits
system.cpu5.icache.overall_hits::total         128833                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           33                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           33                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           33                       # number of overall misses
system.cpu5.icache.overall_misses::total           33                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5019669                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5019669                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5019669                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5019669                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5019669                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5019669                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       128866                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       128866                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       128866                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       128866                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       128866                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       128866                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000256                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000256                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000256                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000256                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000256                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000256                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 152111.181818                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 152111.181818                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 152111.181818                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 152111.181818                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 152111.181818                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 152111.181818                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            6                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            6                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            6                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4294875                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4294875                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4294875                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4294875                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4294875                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4294875                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000210                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000210                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000210                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000210                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 159069.444444                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 159069.444444                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 159069.444444                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 159069.444444                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 159069.444444                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 159069.444444                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   597                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               150602901                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   853                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              176556.742087                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   156.650482                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    99.349518                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.611916                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.388084                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       179464                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         179464                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        38296                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         38296                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           92                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           92                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           91                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           91                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       217760                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          217760                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       217760                       # number of overall hits
system.cpu5.dcache.overall_hits::total         217760                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1991                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1991                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           15                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2006                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2006                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2006                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2006                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    207824912                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    207824912                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1282544                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1282544                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    209107456                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    209107456                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    209107456                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    209107456                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       181455                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       181455                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        38311                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        38311                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       219766                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       219766                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       219766                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       219766                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010972                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010972                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000392                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000392                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.009128                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.009128                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.009128                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.009128                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 104382.175791                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 104382.175791                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 85502.933333                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 85502.933333                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 104241.004985                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 104241.004985                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 104241.004985                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 104241.004985                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           81                       # number of writebacks
system.cpu5.dcache.writebacks::total               81                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1397                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1397                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           12                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1409                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1409                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1409                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1409                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          594                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          594                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          597                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          597                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          597                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          597                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     56851320                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     56851320                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     57043620                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     57043620                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     57043620                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     57043620                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003274                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003274                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002717                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002717                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002717                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002717                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 95709.292929                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 95709.292929                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 95550.452261                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 95550.452261                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 95550.452261                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 95550.452261                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               557.562766                       # Cycle average of tags in use
system.cpu6.icache.total_refs               765406501                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1371696.238351                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    14.562766                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          543                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.023338                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.870192                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.893530                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       125603                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         125603                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       125603                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          125603                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       125603                       # number of overall hits
system.cpu6.icache.overall_hits::total         125603                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           18                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           18                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           18                       # number of overall misses
system.cpu6.icache.overall_misses::total           18                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      2776004                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2776004                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      2776004                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2776004                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      2776004                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2776004                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       125621                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       125621                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       125621                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       125621                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       125621                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       125621                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000143                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000143                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000143                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000143                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000143                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000143                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 154222.444444                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 154222.444444                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 154222.444444                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 154222.444444                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 154222.444444                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 154222.444444                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            3                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            3                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           15                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           15                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           15                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      2406700                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2406700                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      2406700                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2406700                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      2406700                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2406700                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 160446.666667                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 160446.666667                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 160446.666667                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 160446.666667                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 160446.666667                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 160446.666667                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   820                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               287890256                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1076                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs                    267556                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   101.548765                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   154.451235                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.396675                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.603325                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       321906                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         321906                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       175640                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        175640                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           87                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           87                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           86                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       497546                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          497546                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       497546                       # number of overall hits
system.cpu6.dcache.overall_hits::total         497546                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2939                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2939                       # number of ReadReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2939                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2939                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2939                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2939                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    328775509                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    328775509                       # number of ReadReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    328775509                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    328775509                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    328775509                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    328775509                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       324845                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       324845                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       175640                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       175640                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           87                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           87                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       500485                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       500485                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       500485                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       500485                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009047                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009047                       # miss rate for ReadReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005872                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005872                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005872                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005872                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 111866.454236                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 111866.454236                       # average ReadReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 111866.454236                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 111866.454236                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 111866.454236                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 111866.454236                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          179                       # number of writebacks
system.cpu6.dcache.writebacks::total              179                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         2119                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         2119                       # number of ReadReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         2119                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         2119                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         2119                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         2119                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          820                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          820                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          820                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          820                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          820                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          820                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     83503119                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     83503119                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     83503119                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     83503119                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     83503119                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     83503119                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002524                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002524                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001638                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001638                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001638                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001638                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 101833.071951                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 101833.071951                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 101833.071951                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 101833.071951                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 101833.071951                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 101833.071951                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               467.201768                       # Cycle average of tags in use
system.cpu7.icache.total_refs               749856659                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   478                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1568737.780335                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    12.201768                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.019554                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.748721                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       130184                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         130184                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       130184                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          130184                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       130184                       # number of overall hits
system.cpu7.icache.overall_hits::total         130184                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           29                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           29                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           29                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            29                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           29                       # number of overall misses
system.cpu7.icache.overall_misses::total           29                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      4593093                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      4593093                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      4593093                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      4593093                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      4593093                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      4593093                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       130213                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       130213                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       130213                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       130213                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       130213                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       130213                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000223                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000223                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000223                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000223                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000223                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000223                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 158382.517241                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 158382.517241                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 158382.517241                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 158382.517241                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 158382.517241                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 158382.517241                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            6                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            6                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            6                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           23                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           23                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           23                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           23                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      3639090                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      3639090                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      3639090                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      3639090                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      3639090                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      3639090                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000177                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000177                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000177                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000177                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 158221.304348                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 158221.304348                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 158221.304348                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 158221.304348                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 158221.304348                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 158221.304348                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   346                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               108861438                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   602                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              180832.953488                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   116.717779                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   139.282221                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.455929                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.544071                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       102743                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         102743                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        75359                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         75359                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          190                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          190                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          184                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          184                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       178102                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          178102                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       178102                       # number of overall hits
system.cpu7.dcache.overall_hits::total         178102                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data          875                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          875                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           12                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data          887                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           887                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data          887                       # number of overall misses
system.cpu7.dcache.overall_misses::total          887                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data     82524696                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     82524696                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1132655                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1132655                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data     83657351                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     83657351                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data     83657351                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     83657351                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       103618                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       103618                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        75371                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        75371                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       178989                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       178989                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       178989                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       178989                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008444                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008444                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000159                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000159                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.004956                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.004956                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.004956                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.004956                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 94313.938286                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 94313.938286                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 94387.916667                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 94387.916667                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 94314.939121                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 94314.939121                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 94314.939121                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 94314.939121                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           79                       # number of writebacks
system.cpu7.dcache.writebacks::total               79                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          532                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          532                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data            9                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          541                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          541                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          541                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          541                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          343                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          346                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          346                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     29281057                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     29281057                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       218701                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       218701                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     29499758                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     29499758                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     29499758                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     29499758                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003310                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003310                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001933                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001933                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001933                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001933                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 85367.513120                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 85367.513120                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 72900.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 72900.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 85259.416185                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 85259.416185                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 85259.416185                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 85259.416185                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
