<table class="sphinxhide">
 <tr width="100%">
    <td align="center"><img src="https://www.xilinx.com/content/dam/xilinx/imgs/press/media-kits/corporate/xilinx-logo.png" width="30%"/><h1>Vitis AI 1.0 - Machine Learning Tutorials</h1>
    <a href="https://www.xilinx.com/products/design-tools/vitis.html">See Vitis Development Environment on xilinx.com</br></a>
    <a href="https://www.xilinx.com/products/design-tools/vitis/vitis-ai.html">See Vitis AI Development Environment on xilinx.com</a>
    </td>
 </tr>
</table>

### Tutorials

These tutorials illustrate end-to-end design concepts or workflows using Vitis AI.

 <table style="width:100%">
 <tr>
 <td width="35%" align="center"><b>Tutorial</b>
 <td width="65%" align="center"><b>Description</b>
 </tr>
 <tr>
 <td align="center">
   <a href="./Tutorials/01-caffe_cats_vs_dogs/README.md">Quantization and Pruning of AlexNet CNN trained in Caffe with Cats-vs-Dogs dataset</a>
 </td>
 <td>Train, prune, and quantize a modified version of the AlexNet convolutional neural network (CNN) with the Kaggle Dogs vs. Cats dataset in order to deploy it on the Xilinx® ZCU102 board.</td>
 </tr>
 <tr>
 <td align="center">
   <a href="./Tutorials/02-MNIST_classification_tf/README.md">MNIST Classification using Vitis? AI and TensorFlow</a>
 </td>
 <td>Learn the Vitis AI TensorFlow design process for creating a compiled ELF file that is ready for deployment on the Xilinx DPU accelerator from a simple network model built using Python. This tutorial uses the MNIST test dataset.</td>
 </tr>
 <tr>
 <td align="center">
   <a href="./Tutorials/03-CIFAR10-TF/README.md">CIFAR10 Classification using Vitis AI and TensorFlow</a>
 </td>
 <td>Learn about the Vitis AI TensorFlow design process and how to go from a python description of the network model to running a compiled model on the Xilinx DPU accelerator.</td>
 </tr>
 <tr>
 <td align="center">
   <a href="./Tutorials/04-Keras_GoogleNet_ResNet/README.md">Deep Learning with Custom GoogleNet and ResNet in Keras and Xilinx Vitis AI</a>
 </td>
 <td>Quantize in fixed point some custom CNNs and deploy them on the Xilinx ZCU102 board, using Keras and the Xilinx7Vitis AI tool chain based on TensorFlow (TF).</td>
 </tr>
 <tr>
 <td align="center">
   <a href="./Tutorials/05-ML-caffe-segmentation/README.md">ML-Caffe-Segmentation Tutorial</a>
 </td>
 <td>View a framework and guidance under which segmentation models can be trained and deployed on Xilinx MPSoCs.</td>
 </tr><tr>
 <td align="center">
   <a href="./Tutorials/06-Keras_FCN8_UNET_segmentation/README.md">FCN8 and UNET Semantic Segmentation with Keras and Xilinx Vitis AI</a>
 </td>
 <td>Train the FCN8 and UNET Convolutional Neural Networks (CNNs) for Semantic Segmentation in Keras adopting a small custom dataset, quantize the floating point weights files to an 8-bit fixed point representation, and then deploy them on the Xilinx ZCU102 board using Vitis AI.</td>
 </tr>
 <tr>
 <td align="center">
   <a href="./Tutorials/07-ml-caffe-yolo3/README.md">ML at the Edge - Introduction Lab (YOLOv3)</a>
 </td>
 <td>Use the Vitis™ AI 1.2 tool kit to quantize and compile a Yolov3 TensorFlow model that utilizes the Xilinx® Deep Learning Processor (DPU) on the ZCU104 board.</td>
 </tr>
 <tr>
 <td align="center">
   <a href="./Tutorials/07-yolov4-tutorial/README.md">Vitis AI YOLOv4</a>
 </td>
 <td>Learn how to train, evaluate, convert, quantize, compile, and deploy YOLOv4 on Xilinx devices using Vitis AI.</td>
 </tr>
 <tr>
  <td align="center">
   <a href="./Tutorials/08-ultra96v2/README.md">Vitis AI (on Ultra96V2) Custom Platform Tutorial</a>
 </td>
 <td>Find information for porting Vitis AI 1.0 to a custom platform</td>
 </tr>
 <tr>
  <td align="center">
   <a href="./Tutorials/09-ml-ssd-pascal-caffe/README.md">ML SSD PASCAL Caffe Tutorial</a>
 </td>
 <td>Learn how to train, quantize, and compile SSD using PASCAL VOC 2007/2012 datasets, the Caffe framework, and Vitis AI tools. You can then deploy the model on a Xilinx ZCU102 target board.
</td>
 </tr>
 </table>

</hr>
<p class="sphinxhide" align="center"><sup>Copyright&copy; 2020-2021 Xilinx</sup></p>
