0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/baba/Desktop/LSI_template/LSI_template.ip_user_files/bd/design_1/ip/design_1_AXI_LITE_source_v1_0_0_0_1/sim/design_1_AXI_LITE_source_v1_0_0_0.vhd,1673263984,vhdl,,,,design_1_axi_lite_source_v1_0_0_0,,,,,,,,
C:/Users/baba/Desktop/LSI_template/LSI_template.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_1/sim/design_1_axi_vip_0_1.sv,1673260073,systemVerilog,,C:/Users/baba/Downloads/tb.sv,,design_1_axi_vip_0_1,,axi_vip_v1_1_12;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_12,../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../LSI_template.srcs/sources_1/bd/main_design/ipshared/8cdf/hdl;../../../../LSI_template.srcs/sources_1/bd/main_design/ipshared/ec67/hdl;C:/Xilinx/Vivado/2022.1/data/xilinx_vip/include,,,,,
C:/Users/baba/Desktop/LSI_template/LSI_template.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_1/sim/design_1_axi_vip_0_1_pkg.sv,1673260073,systemVerilog,C:/Users/baba/Desktop/LSI_template/LSI_template.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_1/sim/design_1_axi_vip_0_1.sv;C:/Users/baba/Downloads/tb.sv,C:/Users/baba/Desktop/LSI_template/LSI_template.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_1/sim/design_1_axi_vip_0_1.sv,,$unit_design_1_axi_vip_0_1_pkg_sv_3340082001;design_1_axi_vip_0_1_pkg,,axi_vip_v1_1_12;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_12,../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../LSI_template.srcs/sources_1/bd/main_design/ipshared/8cdf/hdl;../../../../LSI_template.srcs/sources_1/bd/main_design/ipshared/ec67/hdl;C:/Xilinx/Vivado/2022.1/data/xilinx_vip/include,,,,,
C:/Users/baba/Desktop/LSI_template/LSI_template.ip_user_files/bd/design_1/sim/design_1.vhd,1673263984,vhdl,,,,design_1,,,,,,,,
C:/Users/baba/Desktop/LSI_template/LSI_template.sim/sim_1/behav/xsim/glbl.v,1673260070,verilog,,,,glbl,,axi_vip_v1_1_12;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_12,,,,,,
C:/Users/baba/Desktop/LSI_template/LSI_template.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd,1673263984,vhdl,,,,design_1_wrapper,,,,,,,,
C:/Users/baba/Desktop/LSI_template/LSI_template.srcs/sources_1/imports/zynq/AXI_LITE_source_1.0/hdl/AXI_LITE_source_v1_0.vhd,1673260078,vhdl,,,,axi_lite_source_v1_0,,,,,,,,
C:/Users/baba/Desktop/LSI_template/LSI_template.srcs/sources_1/imports/zynq/AXI_LITE_source_1.0/hdl/AXI_LITE_source_v1_0_S00_AXI.vhd,1673263946,vhdl,,,,axi_lite_source_v1_0_s00_axi,,,,,,,,
C:/Users/baba/Desktop/LSI_template/LSI_template.srcs/sources_1/imports/zynq/AXI_LITE_source_1.0/hdl/ram.vhd,1673260078,vhdl2008,,,,ram,,,,,,,,
C:/Users/baba/Desktop/LSI_template/LSI_template.srcs/sources_1/imports/zynq/LGI_AXIwithDMD256256/LGI_AXIwithDMD256256.srcs/sources_1/imports/new/fifo.vhd,1673260078,vhdl,,,,fifo,,,,,,,,
C:/Users/baba/Downloads/tb.sv,1673324036,systemVerilog,,,,tb,,axi_vip_v1_1_12;uvm;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_12,../../../../LSI_template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../LSI_template.srcs/sources_1/bd/main_design/ipshared/8cdf/hdl;../../../../LSI_template.srcs/sources_1/bd/main_design/ipshared/ec67/hdl;C:/Xilinx/Vivado/2022.1/data/xilinx_vip/include,,,,,
