// Seed: 3728633952
module module_0;
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_11 :
  assert property (@(negedge -1) id_4) begin : LABEL_0
    id_1 = -1;
    id_2 = id_11;
  end
  assign id_9 = 1;
  module_0 modCall_1 ();
  assign id_3 = 1;
endmodule
