$date
	Tue Mar 11 21:42:27 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module extend_tb $end
$var wire 32 ! ImmExt [31:0] $end
$var reg 3 " ImmSrc [2:0] $end
$var reg 32 # Instr [31:0] $end
$scope module uut $end
$var wire 3 $ ImmSrc [2:0] $end
$var wire 32 % Instr [31:0] $end
$var reg 32 & ImmExt [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
bx $
bx #
bx "
bx !
$end
#10000
b11111111111111111111111111101101 !
b11111111111111111111111111101101 &
b0 "
b0 $
b11111110110111001011101010011000 #
b11111110110111001011101010011000 %
#21000
b100101100 !
b100101100 &
b1 "
b1 $
b10010001101000101011001111000 #
b10010001101000101011001111000 %
#32000
b11111111111111111111000001100110 !
b11111111111111111111000001100110 &
b10 "
b10 $
b10000111011001010100001100100001 #
b10000111011001010100001100100001 %
#43000
b10101011110011011110000000000000 !
b10101011110011011110000000000000 &
b11 "
b11 $
b10101011110011011110111100010010 #
b10101011110011011110111100010010 %
#54000
b11111111111111011110001010111100 !
b11111111111111011110001010111100 &
b100 "
b100 $
b10101011110011011110000100100011 #
b10101011110011011110000100100011 %
#65000
