<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="LCDIF VSYNC Mode and Dotclk Mode Control Register0"><title>imxrt_ral::lcdif::VDCTRL0 - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-e56847b5.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="imxrt_ral" data-themes="" data-resource-suffix="" data-rustdoc-version="1.91.0 (f8297e351 2025-10-28)" data-channel="1.91.0" data-search-js="search-e256b49e.js" data-stringdex-js="stringdex-c3e638e9.js" data-settings-js="settings-c38705f0.js" ><script src="../../../static.files/storage-e2aeef58.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-6dc2a7f3.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">Module VDCTRL0</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../imxrt_ral/index.html">imxrt_<wbr>ral</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module VDCTRL0</a></h2><h3><a href="#modules">Module Items</a></h3><ul class="block"><li><a href="#modules" title="Modules">Modules</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In imxrt_<wbr>ral::<wbr>lcdif</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">imxrt_ral</a>::<wbr><a href="../index.html">lcdif</a></div><h1>Module <span>VDCTRL0</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/imxrt_ral/blocks/imxrt1062/lcdif.rs.html#1960">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>LCDIF VSYNC Mode and Dotclk Mode Control Register0</p>
</div></details><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="mod" href="DOTCLK_POL/index.html" title="mod imxrt_ral::lcdif::VDCTRL0::DOTCLK_POL">DOTCLK_<wbr>POL</a></dt><dd>Default is data launched at negative edge of DOTCLK and captured at positive edge</dd><dt><a class="mod" href="ENABLE_POL/index.html" title="mod imxrt_ral::lcdif::VDCTRL0::ENABLE_POL">ENABLE_<wbr>POL</a></dt><dd>Default 0 active low during valid data transfer on each horizontal line.</dd><dt><a class="mod" href="ENABLE_PRESENT/index.html" title="mod imxrt_ral::lcdif::VDCTRL0::ENABLE_PRESENT">ENABLE_<wbr>PRESENT</a></dt><dd>Setting this bit to 1 will make the hardware generate the ENABLE signal in the DOTCLK mode, thereby making it the true RGB interface along with the remaining three signals VSYNC, HSYNC and DOTCLK</dd><dt><a class="mod" href="HALF_LINE/index.html" title="mod imxrt_ral::lcdif::VDCTRL0::HALF_LINE">HALF_<wbr>LINE</a></dt><dd>Setting this bit to 1 will make the total VSYNC period equal to the VSYNC_PERIOD field plus half the HORIZONTAL_PERIOD field (i</dd><dt><a class="mod" href="HALF_LINE_MODE/index.html" title="mod imxrt_ral::lcdif::VDCTRL0::HALF_LINE_MODE">HALF_<wbr>LINE_<wbr>MODE</a></dt><dd>When this bit is 0, the first field (VSYNC period) will end in half a horizontal line and the second field will begin with half a horizontal line</dd><dt><a class="mod" href="HSYNC_POL/index.html" title="mod imxrt_ral::lcdif::VDCTRL0::HSYNC_POL">HSYNC_<wbr>POL</a></dt><dd>Default 0 active low during HSYNC_PULSE_WIDTH time and will be high during the rest of the HSYNC period</dd><dt><a class="mod" href="VSYNC_PERIOD_UNIT/index.html" title="mod imxrt_ral::lcdif::VDCTRL0::VSYNC_PERIOD_UNIT">VSYNC_<wbr>PERIOD_<wbr>UNIT</a></dt><dd>Default 0 for counting VSYNC_PERIOD in terms of DISPLAY CLOCK (pix_clk) cycles</dd><dt><a class="mod" href="VSYNC_POL/index.html" title="mod imxrt_ral::lcdif::VDCTRL0::VSYNC_POL">VSYNC_<wbr>POL</a></dt><dd>Default 0 active low during VSYNC_PULSE_WIDTH time and will be high during the rest of the VSYNC period</dd><dt><a class="mod" href="VSYNC_PULSE_WIDTH/index.html" title="mod imxrt_ral::lcdif::VDCTRL0::VSYNC_PULSE_WIDTH">VSYNC_<wbr>PULSE_<wbr>WIDTH</a></dt><dd>Number of units for which VSYNC signal is active</dd><dt><a class="mod" href="VSYNC_PULSE_WIDTH_UNIT/index.html" title="mod imxrt_ral::lcdif::VDCTRL0::VSYNC_PULSE_WIDTH_UNIT">VSYNC_<wbr>PULSE_<wbr>WIDTH_<wbr>UNIT</a></dt><dd>Default 0 for counting VSYNC_PULSE_WIDTH in terms of DISPLAY CLOCK (pix_clk) cycles</dd></dl></section></div></main></body></html>