always @(posedge clk) begin
    if (reset) begin
        out <= 32'b0;
        prev_in <= 32'b0;
    end else begin
        out <= out | (~in & prev_in);
        prev_in <= in;
    end
end

endmodule