// Seed: 1651697428
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout tri0 id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign #id_14 id_5 = -1;
endmodule
module module_1 #(
    parameter id_32 = 32'd20
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    _id_32,
    id_33,
    id_34,
    id_35
);
  input wire id_35;
  input wire id_34;
  input wire id_33;
  module_0 modCall_1 (
      id_34,
      id_3,
      id_27,
      id_22,
      id_18,
      id_3,
      id_16,
      id_24,
      id_21,
      id_18,
      id_8,
      id_31,
      id_21
  );
  input wire _id_32;
  inout wire id_31;
  input wire id_30;
  inout wire id_29;
  inout wire id_28;
  input wire id_27;
  output wire id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  inout logic [7:0] id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_16 = id_17[id_32];
  logic id_36;
  ;
  logic [-1  -  1 'b0 <  -1 : "" +  -1] id_37;
endmodule
