#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Dec  9 20:47:06 2020
# Process ID: 33320
# Current directory: D:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.runs/design_1_cordic_0_0_synth_1
# Command line: vivado.exe -log design_1_cordic_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_cordic_0_0.tcl
# Log file: D:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.runs/design_1_cordic_0_0_synth_1/design_1_cordic_0_0.vds
# Journal file: D:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.runs/design_1_cordic_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_cordic_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Course/mSOC/cordic_pp4fpga/cordic_hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_cordic_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 37892 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 987.160 ; gain = 233.820
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_cordic_0_0' [d:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.srcs/sources_1/bd/design_1/ip/design_1_cordic_0_0/synth/design_1_cordic_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cordic' [d:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.srcs/sources_1/bd/design_1/ipshared/d2fc/hdl/verilog/cordic.v:12]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.srcs/sources_1/bd/design_1/ipshared/d2fc/hdl/verilog/cordic.v:70]
INFO: [Synth 8-6157] synthesizing module 'cordic_cordic_phabkb' [d:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.srcs/sources_1/bd/design_1/ipshared/d2fc/hdl/verilog/cordic_cordic_phabkb.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cordic_cordic_phabkb_rom' [d:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.srcs/sources_1/bd/design_1/ipshared/d2fc/hdl/verilog/cordic_cordic_phabkb.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.srcs/sources_1/bd/design_1/ipshared/d2fc/hdl/verilog/cordic_cordic_phabkb.v:18]
INFO: [Synth 8-3876] $readmem data file './cordic_cordic_phabkb_rom.dat' is read successfully [d:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.srcs/sources_1/bd/design_1/ipshared/d2fc/hdl/verilog/cordic_cordic_phabkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cordic_cordic_phabkb_rom' (1#1) [d:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.srcs/sources_1/bd/design_1/ipshared/d2fc/hdl/verilog/cordic_cordic_phabkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cordic_cordic_phabkb' (2#1) [d:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.srcs/sources_1/bd/design_1/ipshared/d2fc/hdl/verilog/cordic_cordic_phabkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'cordic_AXILiteS_s_axi' [d:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.srcs/sources_1/bd/design_1/ipshared/d2fc/hdl/verilog/cordic_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_THETA_V_DATA_0 bound to: 6'b010000 
	Parameter ADDR_THETA_V_CTRL bound to: 6'b010100 
	Parameter ADDR_S_V_DATA_0 bound to: 6'b011000 
	Parameter ADDR_S_V_CTRL bound to: 6'b011100 
	Parameter ADDR_C_V_DATA_0 bound to: 6'b100000 
	Parameter ADDR_C_V_CTRL bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.srcs/sources_1/bd/design_1/ipshared/d2fc/hdl/verilog/cordic_AXILiteS_s_axi.v:216]
INFO: [Synth 8-6155] done synthesizing module 'cordic_AXILiteS_s_axi' (3#1) [d:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.srcs/sources_1/bd/design_1/ipshared/d2fc/hdl/verilog/cordic_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'cordic_mul_mul_12cud' [d:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.srcs/sources_1/bd/design_1/ipshared/d2fc/hdl/verilog/cordic_mul_mul_12cud.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cordic_mul_mul_12cud_DSP48_0' [d:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.srcs/sources_1/bd/design_1/ipshared/d2fc/hdl/verilog/cordic_mul_mul_12cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cordic_mul_mul_12cud_DSP48_0' (4#1) [d:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.srcs/sources_1/bd/design_1/ipshared/d2fc/hdl/verilog/cordic_mul_mul_12cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cordic_mul_mul_12cud' (5#1) [d:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.srcs/sources_1/bd/design_1/ipshared/d2fc/hdl/verilog/cordic_mul_mul_12cud.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.srcs/sources_1/bd/design_1/ipshared/d2fc/hdl/verilog/cordic.v:404]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.srcs/sources_1/bd/design_1/ipshared/d2fc/hdl/verilog/cordic.v:426]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.srcs/sources_1/bd/design_1/ipshared/d2fc/hdl/verilog/cordic.v:432]
INFO: [Synth 8-6155] done synthesizing module 'cordic' (6#1) [d:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.srcs/sources_1/bd/design_1/ipshared/d2fc/hdl/verilog/cordic.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cordic_0_0' (7#1) [d:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.srcs/sources_1/bd/design_1/ip/design_1_cordic_0_0/synth/design_1_cordic_0_0.v:58]
WARNING: [Synth 8-3331] design cordic_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design cordic_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design cordic_AXILiteS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design cordic_AXILiteS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design cordic_AXILiteS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design cordic_AXILiteS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design cordic_AXILiteS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design cordic_AXILiteS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design cordic_AXILiteS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design cordic_AXILiteS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design cordic_AXILiteS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design cordic_AXILiteS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design cordic_AXILiteS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design cordic_AXILiteS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design cordic_AXILiteS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design cordic_AXILiteS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design cordic_AXILiteS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design cordic_AXILiteS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design cordic_AXILiteS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design cordic_AXILiteS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design cordic_cordic_phabkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1063.188 ; gain = 309.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1063.188 ; gain = 309.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1063.188 ; gain = 309.848
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1063.188 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.srcs/sources_1/bd/design_1/ip/design_1_cordic_0_0/constraints/cordic_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.srcs/sources_1/bd/design_1/ip/design_1_cordic_0_0/constraints/cordic_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.runs/design_1_cordic_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.runs/design_1_cordic_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1159.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1171.414 ; gain = 11.652
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1171.414 ; gain = 418.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1171.414 ; gain = 418.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.runs/design_1_cordic_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1171.414 ; gain = 418.074
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'cordic_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'cordic_AXILiteS_s_axi'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.srcs/sources_1/bd/design_1/ipshared/d2fc/hdl/verilog/cordic.v:426]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'cordic_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'cordic_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1171.414 ; gain = 418.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cordic_cordic_phabkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module cordic_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module cordic 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
DSP Report: Generating DSP cordic_mul_mul_12cud_U2/cordic_mul_mul_12cud_DSP48_0_U/p, operation Mode is: A*B2.
DSP Report: register p_Val2_2_reg_127_reg is absorbed into DSP cordic_mul_mul_12cud_U2/cordic_mul_mul_12cud_DSP48_0_U/p.
DSP Report: operator cordic_mul_mul_12cud_U2/cordic_mul_mul_12cud_DSP48_0_U/p is absorbed into DSP cordic_mul_mul_12cud_U2/cordic_mul_mul_12cud_DSP48_0_U/p.
DSP Report: Generating DSP cordic_mul_mul_12cud_U1/cordic_mul_mul_12cud_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator cordic_mul_mul_12cud_U1/cordic_mul_mul_12cud_DSP48_0_U/p is absorbed into DSP cordic_mul_mul_12cud_U1/cordic_mul_mul_12cud_DSP48_0_U/p.
WARNING: [Synth 8-3331] design cordic has unconnected port s_axi_AXILiteS_WDATA[31]
WARNING: [Synth 8-3331] design cordic has unconnected port s_axi_AXILiteS_WDATA[30]
WARNING: [Synth 8-3331] design cordic has unconnected port s_axi_AXILiteS_WDATA[29]
WARNING: [Synth 8-3331] design cordic has unconnected port s_axi_AXILiteS_WDATA[28]
WARNING: [Synth 8-3331] design cordic has unconnected port s_axi_AXILiteS_WDATA[27]
WARNING: [Synth 8-3331] design cordic has unconnected port s_axi_AXILiteS_WDATA[26]
WARNING: [Synth 8-3331] design cordic has unconnected port s_axi_AXILiteS_WDATA[25]
WARNING: [Synth 8-3331] design cordic has unconnected port s_axi_AXILiteS_WDATA[24]
WARNING: [Synth 8-3331] design cordic has unconnected port s_axi_AXILiteS_WDATA[23]
WARNING: [Synth 8-3331] design cordic has unconnected port s_axi_AXILiteS_WDATA[22]
WARNING: [Synth 8-3331] design cordic has unconnected port s_axi_AXILiteS_WDATA[21]
WARNING: [Synth 8-3331] design cordic has unconnected port s_axi_AXILiteS_WDATA[20]
WARNING: [Synth 8-3331] design cordic has unconnected port s_axi_AXILiteS_WDATA[19]
WARNING: [Synth 8-3331] design cordic has unconnected port s_axi_AXILiteS_WDATA[18]
WARNING: [Synth 8-3331] design cordic has unconnected port s_axi_AXILiteS_WDATA[17]
WARNING: [Synth 8-3331] design cordic has unconnected port s_axi_AXILiteS_WDATA[16]
WARNING: [Synth 8-3331] design cordic has unconnected port s_axi_AXILiteS_WDATA[15]
WARNING: [Synth 8-3331] design cordic has unconnected port s_axi_AXILiteS_WDATA[14]
WARNING: [Synth 8-3331] design cordic has unconnected port s_axi_AXILiteS_WDATA[13]
WARNING: [Synth 8-3331] design cordic has unconnected port s_axi_AXILiteS_WDATA[12]
WARNING: [Synth 8-3331] design cordic has unconnected port s_axi_AXILiteS_WSTRB[3]
WARNING: [Synth 8-3331] design cordic has unconnected port s_axi_AXILiteS_WSTRB[2]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\factor_0_reg_115_reg[11] )
INFO: [Synth 8-3886] merging instance 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[12]' (FDE) to 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[13]' (FDE) to 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[14]' (FDE) to 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[15]' (FDE) to 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[16]' (FDE) to 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[17]' (FDE) to 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[18]' (FDE) to 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[19]' (FDE) to 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[20]' (FDE) to 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[21]' (FDE) to 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[22]' (FDE) to 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[23]' (FDE) to 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[24]' (FDE) to 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[25]' (FDE) to 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[26]' (FDE) to 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[27]' (FDE) to 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[28]' (FDE) to 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[29]' (FDE) to 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[30]' (FDE) to 'inst/cordic_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cordic_AXILiteS_s_axi_U/rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (cordic_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module cordic.
WARNING: [Synth 8-3332] Sequential element (cordic_AXILiteS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module cordic.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1171.414 ; gain = 418.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|cordic_cordic_phabkb_rom | p_0_out    | 64x10         | LUT            | 
|cordic                   | p_0_out    | 64x10         | LUT            | 
+-------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cordic                       | A*B2        | 12     | 12     | -      | -      | 24     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|cordic_mul_mul_12cud_DSP48_0 | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1191.125 ; gain = 437.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1212.777 ; gain = 459.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1214.582 ; gain = 461.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1221.336 ; gain = 467.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1221.336 ; gain = 467.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1221.336 ; gain = 467.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1221.336 ; gain = 467.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1221.336 ; gain = 467.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1221.336 ; gain = 467.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    24|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |LUT1      |    44|
|5     |LUT2      |     8|
|6     |LUT3      |    26|
|7     |LUT4      |    60|
|8     |LUT5      |    26|
|9     |LUT6      |    36|
|10    |FDRE      |   132|
|11    |FDSE      |     8|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------+-------------------------------+------+
|      |Instance                             |Module                         |Cells |
+------+-------------------------------------+-------------------------------+------+
|1     |top                                  |                               |   366|
|2     |  inst                               |cordic                         |   366|
|3     |    cordic_AXILiteS_s_axi_U          |cordic_AXILiteS_s_axi          |   146|
|4     |    cordic_mul_mul_12cud_U1          |cordic_mul_mul_12cud           |    59|
|5     |      cordic_mul_mul_12cud_DSP48_0_U |cordic_mul_mul_12cud_DSP48_0_1 |    59|
|6     |    cordic_mul_mul_12cud_U2          |cordic_mul_mul_12cud_0         |    44|
|7     |      cordic_mul_mul_12cud_DSP48_0_U |cordic_mul_mul_12cud_DSP48_0   |    44|
|8     |    cordic_phase_V_U                 |cordic_cordic_phabkb           |    34|
|9     |      cordic_cordic_phabkb_rom_U     |cordic_cordic_phabkb_rom       |    34|
+------+-------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1221.336 ; gain = 467.996
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1221.336 ; gain = 359.770
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1221.336 ; gain = 467.996
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1221.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1221.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1221.336 ; gain = 764.902
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1221.336 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.runs/design_1_cordic_0_0_synth_1/design_1_cordic_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_cordic_0_0, cache-ID = e2b71c10d730bc4c
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1221.336 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Course/mSOC/cordic_pp4fpga/cordic_vvd/cordic_vvd.runs/design_1_cordic_0_0_synth_1/design_1_cordic_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_cordic_0_0_utilization_synth.rpt -pb design_1_cordic_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  9 20:47:48 2020...
