{"id": "EUVD-2025-19672", "enisaUuid": "13de9319-e4ee-3b47-bab1-be9f397347c4", "description": "Improper mstatus.SUM bit retention (non-zero) in Open-Source RISC-V Processor commit f517abb violates privileged spec constraints, enabling potential physical memory access attacks.", "datePublished": "2025-07-01T00:00:00", "dateUpdated": "2025-07-02T13:58:38", "baseScore": 9.1, "baseScoreVersion": "3.1", "baseScoreVector": "CVSS:3.1/AV:N/AC:L/PR:N/UI:N/S:U/C:H/I:N/A:H", "references": ["https://github.com/chipsalliance/rocket-chip.git", "https://lf-riscv.atlassian.net/wiki/spaces/HOME/pages/16154769/RISC-V+Technical+Specifications#ISA-Specifications", "https://github.com/heyfenny/Vulnerability_disclosure/blob/main/RISCV/Rocket-chip/CVE-2025-45006/details.md"], "aliases": ["CVE-2025-45006"], "assigner": "mitre", "epss": 0.04, "enisaIdProduct": [{"id": "61b7000e-371a-3c98-ab9f-400fd0b60f65", "product": {"name": "n/a"}, "product_version": "n/a"}], "enisaIdVendor": [{"id": "e6d5cd8f-d422-3e8c-9dc4-9ee58f5e72d8", "vendor": {"name": "n/a"}}], "isExploited": false}