## Verilog Code

```verilog
module comparator (
    input a,
    input b,
    output reg equal,
    output reg lower,
    output reg greater
    );
    always @(a or b)
      if (a<b) begin
        equal = 0;
        lower = 1;
        greater = 0;
      end
      else if (a==b) begin
        equal = 1;
        lower = 0;
        greater = 0;
      end
      else begin
        equal = 0;
        lower = 0;
        greater = 1;
      end
endmodule
```

## Waveform

![Untitled](https://prod-files-secure.s3.us-west-2.amazonaws.com/da3a4f3a-a694-4c1d-bcb4-b25d50a7db8e/59a84bee-b46f-403a-8907-121bcf60e8ac/Untitled.png)

## Schematic

![Untitled](https://prod-files-secure.s3.us-west-2.amazonaws.com/da3a4f3a-a694-4c1d-bcb4-b25d50a7db8e/6e87a6e6-ecaa-483c-8396-5b25bac76dbe/Untitled.png)
