Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Sep 24 01:05:55 2025
| Host         : DESKTOP-SL0FT3E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file lock_timing_summary_routed.rpt -pb lock_timing_summary_routed.pb -rpx lock_timing_summary_routed.rpx -warn_on_violation
| Design       : lock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     34          
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (13)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_state_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_state_reg_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/U1/state_reg_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U1/q3_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   66          inf        0.000                      0                   66           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 correct_reg/G
                            (positive level-sensitive latch)
  Destination:            correct
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.905ns  (logic 4.267ns (61.789%)  route 2.639ns (38.211%))
  Logic Levels:           2  (LDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          LDPE                         0.000     0.000 r  correct_reg/G
    SLICE_X0Y10          LDPE (EnToQ_ldpe_G_Q)        0.737     0.737 r  correct_reg/Q
                         net (fo=1, routed)           2.639     3.376    correct_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.905 r  correct_OBUF_inst/O
                         net (fo=0)                   0.000     6.905    correct
    E19                                                               r  correct (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 incorrect_reg/G
                            (positive level-sensitive latch)
  Destination:            incorrect
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.958ns  (logic 4.067ns (68.261%)  route 1.891ns (31.739%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           LDCE                         0.000     0.000 r  incorrect_reg/G
    SLICE_X0Y8           LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  incorrect_reg/Q
                         net (fo=1, routed)           1.891     2.453    incorrect_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     5.958 r  incorrect_OBUF_inst/O
                         net (fo=0)                   0.000     5.958    incorrect
    U16                                                               r  incorrect (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig3[0]
                            (input port)
  Destination:            FSM_onehot_state_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.401ns  (logic 1.575ns (46.305%)  route 1.826ns (53.695%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  dig3[0] (IN)
                         net (fo=0)                   0.000     0.000    dig3[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  dig3_IBUF[0]_inst/O
                         net (fo=2, routed)           1.826     3.277    dig3_IBUF[0]
    SLICE_X0Y9           LUT5 (Prop_lut5_I3_O)        0.124     3.401 r  FSM_onehot_state_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     3.401    state_next[8]
    SLICE_X0Y9           FDCE                                         r  FSM_onehot_state_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig1[0]
                            (input port)
  Destination:            FSM_onehot_state_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.373ns  (logic 1.727ns (51.192%)  route 1.646ns (48.808%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  dig1[0] (IN)
                         net (fo=0)                   0.000     0.000    dig1[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  dig1_IBUF[0]_inst/O
                         net (fo=1, routed)           1.070     2.523    dig1_IBUF[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I1_O)        0.124     2.647 r  FSM_onehot_state_reg[6]_i_2/O
                         net (fo=2, routed)           0.577     3.223    in2
    SLICE_X1Y9           LUT4 (Prop_lut4_I0_O)        0.150     3.373 r  FSM_onehot_state_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     3.373    state_next[6]
    SLICE_X1Y9           FDCE                                         r  FSM_onehot_state_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig1[0]
                            (input port)
  Destination:            FSM_onehot_state_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.347ns  (logic 1.701ns (50.813%)  route 1.646ns (49.187%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  dig1[0] (IN)
                         net (fo=0)                   0.000     0.000    dig1[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  dig1_IBUF[0]_inst/O
                         net (fo=1, routed)           1.070     2.523    dig1_IBUF[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I1_O)        0.124     2.647 f  FSM_onehot_state_reg[6]_i_2/O
                         net (fo=2, routed)           0.577     3.223    in2
    SLICE_X1Y9           LUT4 (Prop_lut4_I3_O)        0.124     3.347 r  FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.347    FSM_onehot_state_reg[1]_i_1_n_0
    SLICE_X1Y9           FDCE                                         r  FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig4[0]
                            (input port)
  Destination:            FSM_onehot_state_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.192ns  (logic 1.574ns (49.295%)  route 1.619ns (50.705%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  dig4[0] (IN)
                         net (fo=0)                   0.000     0.000    dig4[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  dig4_IBUF[0]_inst/O
                         net (fo=2, routed)           1.619     3.068    dig4_IBUF[0]
    SLICE_X0Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.192 r  FSM_onehot_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.192    state_next[4]
    SLICE_X0Y9           FDCE                                         r  FSM_onehot_state_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig4[1]
                            (input port)
  Destination:            FSM_onehot_state_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.014ns  (logic 1.583ns (52.520%)  route 1.431ns (47.480%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  dig4[1] (IN)
                         net (fo=0)                   0.000     0.000    dig4[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  dig4_IBUF[1]_inst/O
                         net (fo=2, routed)           1.431     2.890    dig4_IBUF[1]
    SLICE_X0Y9           LUT5 (Prop_lut5_I1_O)        0.124     3.014 r  FSM_onehot_state_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     3.014    state_next[9]
    SLICE_X0Y9           FDCE                                         r  FSM_onehot_state_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            decod_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.997ns  (logic 1.575ns (52.555%)  route 1.422ns (47.445%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           1.422     2.873    btn_IBUF[1]
    SLICE_X1Y13          LUT5 (Prop_lut5_I2_O)        0.124     2.997 r  decod[0]_i_1/O
                         net (fo=1, routed)           0.000     2.997    decod[0]_i_1_n_0
    SLICE_X1Y13          FDRE                                         r  decod_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig2[0]
                            (input port)
  Destination:            FSM_onehot_state_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.966ns  (logic 1.588ns (53.535%)  route 1.378ns (46.465%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  dig2[0] (IN)
                         net (fo=0)                   0.000     0.000    dig2[0]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  dig2_IBUF[0]_inst/O
                         net (fo=2, routed)           1.378     2.842    dig2_IBUF[0]
    SLICE_X1Y9           LUT6 (Prop_lut6_I2_O)        0.124     2.966 r  FSM_onehot_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.966    state_next[2]
    SLICE_X1Y9           FDCE                                         r  FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            decod_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.835ns  (logic 1.575ns (55.558%)  route 1.260ns (44.442%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[2]_inst/O
                         net (fo=2, routed)           1.260     2.711    btn_IBUF[2]
    SLICE_X1Y13          LUT4 (Prop_lut4_I0_O)        0.124     2.835 r  decod[1]_i_1/O
                         net (fo=1, routed)           0.000     2.835    decod[1]_i_1_n_0
    SLICE_X1Y13          FDRE                                         r  decod_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.191ns (73.296%)  route 0.070ns (26.704%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDCE                         0.000     0.000 r  FSM_onehot_state_reg_reg[7]/C
    SLICE_X1Y9           FDCE (Prop_fdce_C_Q)         0.146     0.146 r  FSM_onehot_state_reg_reg[7]/Q
                         net (fo=2, routed)           0.070     0.216    state_reg[7]
    SLICE_X0Y9           LUT6 (Prop_lut6_I5_O)        0.045     0.261 r  FSM_onehot_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.261    state_next[3]
    SLICE_X0Y9           FDCE                                         r  FSM_onehot_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.232ns (77.380%)  route 0.068ns (22.620%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDCE                         0.000     0.000 r  FSM_onehot_state_reg_reg[6]/C
    SLICE_X1Y9           FDCE (Prop_fdce_C_Q)         0.133     0.133 r  FSM_onehot_state_reg_reg[6]/Q
                         net (fo=2, routed)           0.068     0.201    state_reg[6]
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.099     0.300 r  FSM_onehot_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.300    state_next[2]
    SLICE_X1Y9           FDCE                                         r  FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.146ns (44.226%)  route 0.184ns (55.774%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE                         0.000     0.000 r  FSM_onehot_state_reg_reg[4]/C
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.146     0.146 r  FSM_onehot_state_reg_reg[4]/Q
                         net (fo=1, routed)           0.184     0.330    state_reg[4]
    SLICE_X0Y9           FDCE                                         r  FSM_onehot_state_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            incorrect_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.133ns (39.567%)  route 0.203ns (60.433%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE                         0.000     0.000 r  FSM_onehot_state_reg_reg[5]/C
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.133     0.133 r  FSM_onehot_state_reg_reg[5]/Q
                         net (fo=4, routed)           0.203     0.336    FSM_onehot_state_reg_reg_n_0_[5]
    SLICE_X0Y8           LDCE                                         r  incorrect_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            correct_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.146ns (42.849%)  route 0.195ns (57.151%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE                         0.000     0.000 r  FSM_onehot_state_reg_reg[9]/C
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.146     0.146 f  FSM_onehot_state_reg_reg[9]/Q
                         net (fo=4, routed)           0.195     0.341    FSM_onehot_state_reg_reg_n_0_[9]
    SLICE_X0Y10          LDPE                                         f  correct_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/q2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/q3_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.141ns (40.957%)  route 0.203ns (59.043%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  U1/q2_reg[0]/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/q2_reg[0]/Q
                         net (fo=1, routed)           0.203     0.344    U1/q2[0]
    SLICE_X1Y12          FDRE                                         r  U1/q3_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.191ns (55.268%)  route 0.155ns (44.732%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDCE                         0.000     0.000 r  FSM_onehot_state_reg_reg[7]/C
    SLICE_X1Y9           FDCE (Prop_fdce_C_Q)         0.146     0.146 r  FSM_onehot_state_reg_reg[7]/Q
                         net (fo=2, routed)           0.155     0.301    state_reg[7]
    SLICE_X0Y9           LUT5 (Prop_lut5_I0_O)        0.045     0.346 r  FSM_onehot_state_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.346    state_next[8]
    SLICE_X0Y9           FDCE                                         r  FSM_onehot_state_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.191ns (54.157%)  route 0.162ns (45.843%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE                         0.000     0.000 r  FSM_onehot_state_reg_reg[3]/C
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.146     0.146 r  FSM_onehot_state_reg_reg[3]/Q
                         net (fo=1, routed)           0.162     0.308    state_reg[3]
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.045     0.353 r  FSM_onehot_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.353    state_next[4]
    SLICE_X0Y9           FDCE                                         r  FSM_onehot_state_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.191ns (53.953%)  route 0.163ns (46.047%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE                         0.000     0.000 r  FSM_onehot_state_reg_reg[9]/C
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.146     0.146 r  FSM_onehot_state_reg_reg[9]/Q
                         net (fo=4, routed)           0.163     0.309    FSM_onehot_state_reg_reg_n_0_[9]
    SLICE_X1Y9           LUT4 (Prop_lut4_I0_O)        0.045     0.354 r  FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    FSM_onehot_state_reg[1]_i_1_n_0
    SLICE_X1Y9           FDCE                                         r  FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.194ns (54.340%)  route 0.163ns (45.660%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE                         0.000     0.000 r  FSM_onehot_state_reg_reg[9]/C
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.146     0.146 r  FSM_onehot_state_reg_reg[9]/Q
                         net (fo=4, routed)           0.163     0.309    FSM_onehot_state_reg_reg_n_0_[9]
    SLICE_X1Y9           LUT4 (Prop_lut4_I1_O)        0.048     0.357 r  FSM_onehot_state_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.357    state_next[6]
    SLICE_X1Y9           FDCE                                         r  FSM_onehot_state_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------





