-- generated by newgenasym Fri Feb 10 17:02:43 2012

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity bq24070rhlt is
    port (    
	BAT:       INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	CE:        INOUT  STD_LOGIC;    
	DPPM:      INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	\in\:      INOUT  STD_LOGIC;    
	ISET1:     INOUT  STD_LOGIC;    
	ISET2:     INOUT  STD_LOGIC;    
	MODE:      INOUT  STD_LOGIC;    
	\out\:     INOUT  STD_LOGIC_VECTOR (3 DOWNTO 1);    
	PAD:       INOUT  STD_LOGIC;    
	\pg#\:     INOUT  STD_LOGIC;    
	STAT1:     INOUT  STD_LOGIC;    
	STAT2:     INOUT  STD_LOGIC;    
	TMR:       INOUT  STD_LOGIC;    
	TS:        INOUT  STD_LOGIC;    
	VREF:      INOUT  STD_LOGIC;    
	VSS:       INOUT  STD_LOGIC);
end bq24070rhlt;
