$comment
	File created using the following command:
		vcd file alu_8bit.msim.vcd -direction
$end
$date
	Wed Oct 28 08:19:02 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module shift_8bit_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 8 " in [7:0] $end
$var wire 1 # out [7] $end
$var wire 1 $ out [6] $end
$var wire 1 % out [5] $end
$var wire 1 & out [4] $end
$var wire 1 ' out [3] $end
$var wire 1 ( out [2] $end
$var wire 1 ) out [1] $end
$var wire 1 * out [0] $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 2 clk~input_o $end
$var wire 1 3 clk~inputCLKENA0_outclk $end
$var wire 1 4 in[7]~input_o $end
$var wire 1 5 out[0]~reg0_q $end
$var wire 1 6 in[0]~input_o $end
$var wire 1 7 out[1]~reg0feeder_combout $end
$var wire 1 8 out[1]~reg0_q $end
$var wire 1 9 in[1]~input_o $end
$var wire 1 : out[2]~reg0_q $end
$var wire 1 ; in[2]~input_o $end
$var wire 1 < out[3]~reg0feeder_combout $end
$var wire 1 = out[3]~reg0_q $end
$var wire 1 > in[3]~input_o $end
$var wire 1 ? out[4]~reg0feeder_combout $end
$var wire 1 @ out[4]~reg0_q $end
$var wire 1 A in[4]~input_o $end
$var wire 1 B out[5]~reg0_q $end
$var wire 1 C in[5]~input_o $end
$var wire 1 D out[6]~reg0feeder_combout $end
$var wire 1 E out[6]~reg0_q $end
$var wire 1 F in[6]~input_o $end
$var wire 1 G out[7]~reg0feeder_combout $end
$var wire 1 H out[7]~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
0*
0)
0(
0'
0&
0%
0$
0#
0+
1,
x-
1.
1/
10
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
$end
#280000
1!
b1000000 "
b1100000 "
b1110000 "
12
1A
1C
1F
13
1G
1D
1B
1%
#380000
0!
02
03
#620000
b110000 "
b10000 "
b0 "
0A
0C
0F
0G
0D
#1000000
