# do /home/gustavoeso/.local/lib/python3.8/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/vunit_out/modelsim/modelsim.ini -wlf /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/vunit_out/test_output/lib.tb_not16.all_b66b8fc9277e1e3933979f97f1cdc6fc5d49fe3e/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_not16(tb) -L vunit_lib -L lib -g/tb_not16/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/vunit_out/test_output/lib.tb_not16.all_b66b8fc9277e1e3933979f97f1cdc6fc5d49fe3e/,tb path : /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/testes/,use_color : true" 
# Start time: 08:40:50 on Mar 28,2022
# ** Warning: Design size of 21545 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/gustavoeso/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/gustavoeso/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 08:40:50 on Mar 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -modelsimini /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/vunit_out/modelsim/modelsim.ini -wlf /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/vunit_out/test_output/lib.tb_dmux2way.all_a8a6edfaeffa9d5204e37fd61e7c8fe0325f81fa/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_dmux2way(tb) -L vunit_lib -L lib -g/tb_dmux2way/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/vunit_out/test_output/lib.tb_dmux2way.all_a8a6edfaeffa9d5204e37fd61e7c8fe0325f81fa/,tb path : /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/testes/,use_color : true" 
# Start time: 08:40:50 on Mar 28,2022
# ** Warning: Design size of 21568 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /tb_dmux2way/mapping/q0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_dmux2way/mapping/q1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Error: Falha em teste: 1
#    Time: 500 ps  Iteration: 1  Process: /tb_dmux2way/main File: /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/testes/tb_DMux2Way.vhd
# Break in Process main at /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/testes/tb_DMux2Way.vhd line 51
# Stopped at /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/testes/tb_DMux2Way.vhd line 51
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/testes/tb_DMux2Way.vhd 51 return [address 0xf6d73b2b] Process main
# 
# 
# Surrounding code from 'see' command
#   46 :     test_runner_setup(runner, runner_cfg);
#   47 : 
#   48 :     -- Teste: 1
#   49 :     inA <= '1'; inSel<= '0';
#   50 :     wait until clk='1' ;
# ->51 :     assert(outQ0 = '1' and outQ1 = '0')  report "Falha em teste: 1" severity error;
#   52 : 
#   53 :     -- Teste: 2
#   54 :     inA <= '1'; inSel<= '1';
#   55 :     wait until clk='1' ;
# 
# End time: 08:40:51 on Mar 28,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
# vsim -modelsimini /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/vunit_out/modelsim/modelsim.ini -wlf /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/vunit_out/test_output/lib.tb_mux16.all_606ba1c5dfe76896aadaa815e44c0f75c086532c/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_mux16(tb) -L vunit_lib -L lib -g/tb_mux16/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/vunit_out/test_output/lib.tb_mux16.all_606ba1c5dfe76896aadaa815e44c0f75c086532c/,tb path : /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/testes/,use_color : true" 
# Start time: 08:40:51 on Mar 28,2022
# ** Warning: Design size of 21574 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /tb_mux16/mapping/q(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Error: Falha em teste: 1
#    Time: 500 ps  Iteration: 1  Process: /tb_mux16/main File: /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/testes/tb_Mux16.vhd
# Break in Process main at /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/testes/tb_Mux16.vhd line 56
# Stopped at /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/testes/tb_Mux16.vhd line 56
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/testes/tb_Mux16.vhd 56 return [address 0xf6d73b1c] Process main
# 
# 
# Surrounding code from 'see' command
#   51 :     test_runner_setup(runner, runner_cfg);
#   52 : 
#   53 :     -- Teste: 1
#   54 :     inA <= "1111000011110000"; inB <= "0000000000000000"; inSel <= '0';
#   55 :     wait until clk='1';
# ->56 :     assert(outQ = "1111000011110000")  report "Falha em teste: 1" severity error;
#   57 : 
#   58 :     -- Teste: 2
#   59 :     inA <= "0000000000000000"; inB <= "1111000011110000"; inSel <= '1';
#   60 :     wait until clk='1';
# 
# End time: 08:40:51 on Mar 28,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# vsim -modelsimini /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/vunit_out/modelsim/modelsim.ini -wlf /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/vunit_out/test_output/lib.tb_barrelshifter16.all_fd54692e9cc3108fd2877e54a5465bee032e18cb/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_barrelshifter16(tb) -L vunit_lib -L lib -g/tb_barrelshifter16/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/vunit_out/test_output/lib.tb_barrelshifter16.all_fd54692e9cc3108fd2877e54a5465bee032e18cb/,tb path : /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/testes/,use_color : true" 
# Start time: 08:40:51 on Mar 28,2022
# ** Warning: Design size of 21622 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /tb_barrelshifter16/mapping/q(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Error: Falha em teste: 1
#    Time: 500 ps  Iteration: 1  Process: /tb_barrelshifter16/main File: /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/testes/tb_BarrelShifter16.vhd
# Break in Process main at /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/testes/tb_BarrelShifter16.vhd line 53
# Stopped at /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/testes/tb_BarrelShifter16.vhd line 53
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/testes/tb_BarrelShifter16.vhd 53 return [address 0xf6d73b1c] Process main
# 
# 
# Surrounding code from 'see' command
#   48 : 	test_runner_setup(runner, runner_cfg);
#   49 : 
#   50 : 	-- Teste: 1
#   51 : 	inA <= "0000000000000010"; inDir <='0'; inSize <= "000";
#   52 : 	wait until clk = '1';
# ->53 : 	assert(outQ = "0000000000000010")  report "Falha em teste: 1" severity error;
#   54 : 
#   55 : 	-- Teste: 2
#   56 : 	inA <= "0000000000000010"; inDir <='0'; inSize <= "001";
#   57 : 	wait until clk = '1';
# 
# End time: 08:40:51 on Mar 28,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# vsim -modelsimini /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/vunit_out/modelsim/modelsim.ini -wlf /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/vunit_out/test_output/lib.tb_sevenseg.all_410e10e5c811874a9d020109a6e0663fad4fe03d/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_sevenseg(tb) -L vunit_lib -L lib -g/tb_sevenseg/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/vunit_out/test_output/lib.tb_sevenseg.all_410e10e5c811874a9d020109a6e0663fad4fe03d/,tb path : /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/testes/,use_color : true" 
# Start time: 08:40:51 on Mar 28,2022
# ** Warning: Design size of 21536 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /tb_sevenseg/uSevenSeg/leds(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Error: Falha em BCD=0
#    Time: 500 ps  Iteration: 1  Process: /tb_sevenseg/main File: /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/testes/tb_sevenSeg.vhd
# Break in Process main at /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/testes/tb_sevenSeg.vhd line 50
# Stopped at /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/testes/tb_sevenSeg.vhd line 50
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/B-LogicaCombinacional/testes/tb_sevenSeg.vhd 50 return [address 0xf6d73adc] Process main
# 
# 
# Surrounding code from 'see' command
#   45 :   begin
#   46 :     test_runner_setup(runner, runner_cfg);
#   47 : 
#   48 :     bcd <= "0000";
#   49 :     wait until clk='1' ;
# ->50 :     assert(leds = "1000000")  report "Falha em BCD=0" severity error;
#   51 : 
#   52 :     bcd <= "0011";
#   53 :     wait until clk='1' ;
#   54 :     assert(leds = "0110000")  report "Falha em BCD=3" severity error;
# 
# End time: 08:40:51 on Mar 28,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
