/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [11:0] _01_;
  reg [4:0] _02_;
  wire [3:0] celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [14:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [8:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [20:0] celloutsig_1_18z;
  wire [14:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [22:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = celloutsig_1_8z ? celloutsig_1_3z : celloutsig_1_4z;
  assign celloutsig_0_49z = !(celloutsig_0_27z[0] ? celloutsig_0_20z : celloutsig_0_18z);
  assign celloutsig_1_13z = !(celloutsig_1_10z ? celloutsig_1_11z : celloutsig_1_4z);
  assign celloutsig_1_8z = _00_ | ~(in_data[125]);
  assign celloutsig_0_3z = in_data[7] | celloutsig_0_2z;
  assign celloutsig_0_2z = celloutsig_0_0z[1] ^ in_data[95];
  assign celloutsig_0_8z = ~(celloutsig_0_7z[4] ^ in_data[71]);
  assign celloutsig_0_15z = ~(celloutsig_0_10z[1] ^ in_data[5]);
  assign celloutsig_1_18z = { celloutsig_1_9z[7:4], celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_1z } + { celloutsig_1_14z[8:7], celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_11z };
  reg [11:0] _12_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _12_ <= 12'h000;
    else _12_ <= { in_data[158:150], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z };
  assign { _01_[11:7], _00_, _01_[5:0] } = _12_;
  reg [6:0] _13_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _13_ <= 7'h00;
    else _13_ <= { celloutsig_1_9z[5:3], celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_2z };
  assign out_data[102:96] = _13_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 5'h00;
    else _02_ <= { celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_4z = ! { celloutsig_0_1z[14:10], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_50z = ! { celloutsig_0_10z[10:4], _02_ };
  assign celloutsig_0_9z = ! celloutsig_0_6z;
  assign celloutsig_0_20z = ! { celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_5z = celloutsig_0_0z || celloutsig_0_0z;
  assign celloutsig_1_4z = { celloutsig_1_1z[12:2], celloutsig_1_3z, celloutsig_1_3z } || { celloutsig_1_1z[3], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_16z = celloutsig_1_9z[9:1] || { _01_[7], _00_, _01_[5:1], celloutsig_1_10z, celloutsig_1_11z };
  assign celloutsig_0_16z = in_data[93:90] || celloutsig_0_11z[3:0];
  assign celloutsig_1_3z = celloutsig_1_0z < { in_data[167:164], celloutsig_1_2z };
  assign celloutsig_1_10z = celloutsig_1_5z[3] & ~(_01_[7]);
  assign celloutsig_1_5z = { celloutsig_1_0z[0], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, in_data[145:125], celloutsig_1_3z };
  assign celloutsig_0_6z = { celloutsig_0_0z[3:2], celloutsig_0_4z, celloutsig_0_0z } % { 1'h1, celloutsig_0_1z[7:4], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[42:39] % { 1'h1, in_data[55:53] };
  assign celloutsig_1_9z = { _01_[3], celloutsig_1_6z } % { 1'h1, celloutsig_1_1z[9:1] };
  assign celloutsig_1_0z = ~ in_data[128:124];
  assign celloutsig_1_1z = ~ { in_data[174:165], celloutsig_1_0z };
  assign celloutsig_0_18z = & { celloutsig_0_16z, celloutsig_0_6z[4:3], celloutsig_0_1z };
  assign celloutsig_1_2z = celloutsig_1_0z[3] & in_data[163];
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z } >> in_data[29:22];
  assign celloutsig_0_11z = celloutsig_0_1z[7:0] >> { celloutsig_0_6z[6:1], celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_1_14z = in_data[169:161] >>> { celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_10z };
  assign celloutsig_0_10z = { in_data[59:49], celloutsig_0_5z, celloutsig_0_9z } >>> { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_14z = { celloutsig_0_1z[4:0], celloutsig_0_5z } >>> celloutsig_0_1z[9:4];
  assign celloutsig_0_27z = celloutsig_0_14z[4:0] >>> { celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_1_12z = celloutsig_1_5z[13:7] - in_data[124:118];
  assign celloutsig_1_6z = { celloutsig_1_1z[11:10], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z } ^ { celloutsig_1_5z[15:9], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_1z = { in_data[56:46], celloutsig_0_0z } ^ in_data[22:8];
  assign _01_[6] = _00_;
  assign { out_data[148:128], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
