#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May 28 01:45:36 2020
# Process ID: 22332
# Current directory: D:/VivadoProject/COD/Lab1/ALU_sort
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17752 D:\VivadoProject\COD\Lab1\ALU_sort\ALU_sort.xpr
# Log file: D:/VivadoProject/COD/Lab1/ALU_sort/vivado.log
# Journal file: D:/VivadoProject/COD/Lab1/ALU_sort\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 910.703 ; gain = 189.695
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1223.836 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/constrs_1/imports/VivadoProject/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/constrs_1/imports/VivadoProject/Nexys-4-DDR-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1294.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1433.004 ; gain = 470.910
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.sim/sim_1/synth/func/xsim/sort_sim_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.sim/sim_1/synth/func/xsim/sort_sim_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'sort_sim' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj sort_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.sim/sim_1/synth/func/xsim/sort_sim_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module register_0
INFO: [VRFC 10-311] analyzing module register_1
INFO: [VRFC 10-311] analyzing module register_2
INFO: [VRFC 10-311] analyzing module sort
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sim_1/new/sort_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.sim/sim_1/synth/func/xsim'
"xelab -wto 937d7adecbc44640b7224a6d4e71d858 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sort_sim_func_synth xil_defaultlib.sort_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 937d7adecbc44640b7224a6d4e71d858 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sort_sim_func_synth xil_defaultlib.sort_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.register
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.register_0
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.register_1
Compiling module xil_defaultlib.register_2
Compiling module xil_defaultlib.sort
Compiling module xil_defaultlib.sort_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sort_sim_func_synth

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.sim/sim_1/synth/func/xsim/xsim.dir/sort_sim_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.sim/sim_1/synth/func/xsim/xsim.dir/sort_sim_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 28 01:46:30 2020. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 28 01:46:30 2020...
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1636.586 ; gain = 185.152
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sort_sim_func_synth -key {Post-Synthesis:sim_1:Functional:sort_sim} -tclbatch {sort_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sort_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sort_sim_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:53 ; elapsed = 00:00:30 . Memory (MB): peak = 1929.164 ; gain = 967.070
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1972.555 ; gain = 24.648
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 28 01:54:30 2020...
