<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Sat Mar 12 15:44:55 2016</TD>
  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2014.1 (64-bit)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>881834</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>LIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD></TD>
  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>virtex7</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xc7vx485t</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>ffg1761</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-2</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>b008c1720b6b54eab688536779c070e8</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>0e744ce4972241609c28d02ff037e548</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>1</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>unknown</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>unknown</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Pentium(R) CPU        G6950  @ 2.80GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>2793.000 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>3.000 GB</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>srcsetcount=137</TD>
   <TD>constraintsetcount=1</TD>
   <TD>designmode=RTL</TD>
   <TD>prproject=false</TD>
</TR><TR ALIGN='LEFT'>   <TD>reconfigpartitioncount=0</TD>
   <TD>reconfigmodulecount=0</TD>
   <TD>hdproject=false</TD>
   <TD>partitioncount=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>currentsynthesisrun=synth_1</TD>
   <TD>currentimplrun=impl_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>totalsynthesisruns=1</TD>
   <TD>totalimplruns=1</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>batchmode=1</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=42</TD>
    <TD>bufgctrl=1</TD>
    <TD>bufh=2</TD>
    <TD>carry4=557</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce=2454</TD>
    <TD>fdpe=136</TD>
    <TD>fdre=45591</TD>
    <TD>fdse=1615</TD>
</TR><TR ALIGN='LEFT'>    <TD>gnd=204</TD>
    <TD>gtxe2_channel=8</TD>
    <TD>gtxe2_common=2</TD>
    <TD>ibuf=19</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds=1</TD>
    <TD>ibufds_gte2=1</TD>
    <TD>idelayctrl=1</TD>
    <TD>idelaye2=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>in_fifo=8</TD>
    <TD>iobufds_dcien=8</TD>
    <TD>iobuf_dcien=64</TD>
    <TD>iserdese2=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1=1831</TD>
    <TD>lut2=4207</TD>
    <TD>lut3=8021</TD>
    <TD>lut4=6505</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5=15885</TD>
    <TD>lut6=23547</TD>
    <TD>mmcme2_adv=5</TD>
    <TD>muxf7=4085</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8=985</TD>
    <TD>obuf=49</TD>
    <TD>obufds=1</TD>
    <TD>obuft=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>oddr=17</TD>
    <TD>oserdese2=103</TD>
    <TD>out_fifo=11</TD>
    <TD>pcie_2_1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_in_phy=8</TD>
    <TD>phaser_out_phy=11</TD>
    <TD>phaser_ref=3</TD>
    <TD>phy_control=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv=1</TD>
    <TD>ram32m=335</TD>
    <TD>ram32x1d=1</TD>
    <TD>ramb18e1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1=21</TD>
    <TD>srl16e=18</TD>
    <TD>vcc=281</TD>
    <TD>xadc=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=42</TD>
    <TD>bufgctrl=1</TD>
    <TD>bufh=2</TD>
    <TD>carry4=557</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce=2454</TD>
    <TD>fdpe=136</TD>
    <TD>fdre=45591</TD>
    <TD>fdse=1615</TD>
</TR><TR ALIGN='LEFT'>    <TD>gnd=204</TD>
    <TD>gtxe2_channel=8</TD>
    <TD>gtxe2_common=2</TD>
    <TD>ibuf=19</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds=1</TD>
    <TD>ibufds_gte2=1</TD>
    <TD>ibufds_ibufdisable_int=16</TD>
    <TD>ibuf_ibufdisable=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelayctrl=1</TD>
    <TD>idelaye2=64</TD>
    <TD>inv=9</TD>
    <TD>in_fifo=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>iserdese2=64</TD>
    <TD>lut1=1831</TD>
    <TD>lut2=4207</TD>
    <TD>lut3=8021</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4=6505</TD>
    <TD>lut5=15885</TD>
    <TD>lut6=23547</TD>
    <TD>mmcme2_adv=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7=4085</TD>
    <TD>muxf8=985</TD>
    <TD>obuf=49</TD>
    <TD>obufds=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuft=8</TD>
    <TD>obuftds_dcien=16</TD>
    <TD>obuft_dcien=64</TD>
    <TD>oddr=17</TD>
</TR><TR ALIGN='LEFT'>    <TD>oserdese2=103</TD>
    <TD>out_fifo=11</TD>
    <TD>pcie_2_1=1</TD>
    <TD>phaser_in_phy=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_out_phy=11</TD>
    <TD>phaser_ref=3</TD>
    <TD>phy_control=3</TD>
    <TD>plle2_adv=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e1=1</TD>
    <TD>ramb36e1=21</TD>
    <TD>ramd32=2012</TD>
    <TD>rams32=670</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e=18</TD>
    <TD>vcc=281</TD>
    <TD>xadc=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>placer</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lut=50781</TD>
    <TD>ff=48235</TD>
    <TD>bram36=21</TD>
    <TD>bram18=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ctrls=768</TD>
    <TD>dsp=0</TD>
    <TD>iob=126</TD>
    <TD>bufg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>global_clocks=14</TD>
    <TD>pll=1</TD>
    <TD>bufr=0</TD>
    <TD>nets=120832</TD>
</TR><TR ALIGN='LEFT'>    <TD>movable_instances=115589</TD>
    <TD>pins=664011</TD>
    <TD>bogomips=5585</TD>
    <TD>effort=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>threads=2</TD>
    <TD>placer_timing_driven=1</TD>
    <TD>timing_constraints_exist=1</TD>
    <TD>placer_runtime=1183.020000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=48235</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=18</TD>
    <TD>bram_ports_augmented=0</TD>
    <TD>bram_ports_newly_gated=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>bram_ports_total=44</TD>
    <TD>flow_state=default</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-clocks=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-cell_types=default::all</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>mig_7series_v2_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>language=Verilog</TD>
    <TD>synthesis_tool=Vivado</TD>
    <TD>level=CONTROLLER</TD>
</TR><TR ALIGN='LEFT'>    <TD>axi_enable=0</TD>
    <TD>no_of_controllers=1</TD>
    <TD>interface_type=DDR3</TD>
    <TD>axi_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>clk_period=2500</TD>
    <TD>phy_ratio=2</TD>
    <TD>clkin_period=5000</TD>
    <TD>vccaux_io=1.8V</TD>
</TR><TR ALIGN='LEFT'>    <TD>memory_type=SODIMM</TD>
    <TD>memory_part=mt8jtf12864hz-1g6</TD>
    <TD>dq_width=64</TD>
    <TD>ecc=OFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>data_mask=1</TD>
    <TD>ordering=NORM</TD>
    <TD>burst_mode=8</TD>
    <TD>burst_type=SEQ</TD>
</TR><TR ALIGN='LEFT'>    <TD>ca_mirror=OFF</TD>
    <TD>output_drv=HIGH</TD>
    <TD>use_cs_port=1</TD>
    <TD>use_odt_port=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>rtt_nom=60</TD>
    <TD>memory_address_map=ROW_BANK_COLUMN</TD>
    <TD>refclk_freq=200</TD>
    <TD>debug_port=OFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>internal_vref=0</TD>
    <TD>sysclk_type=NO_BUFFER</TD>
    <TD>refclk_type=USE_SYSTEM_CLOCK</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pcie_7x_v1_10/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>link_cap_max_link_speed=1</TD>
    <TD>link_cap_max_link_width=08</TD>
    <TD>pcie_cap_device_port_type=0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>dev_cap_max_payload_supported=2</TD>
    <TD>user_clk_freq=3</TD>
    <TD>ref_clk_freq=0</TD>
    <TD>msi_cap_on=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>msi_cap_multimsgcap=0</TD>
    <TD>msi_cap_multimsg_extension=0</TD>
    <TD>msix_cap_on=TRUE</TD>
    <TD>tl_tx_ram_raddr_latency=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_tx_ram_rdata_latency=2</TD>
    <TD>tl_rx_ram_raddr_latency=0</TD>
    <TD>tl_rx_ram_rdata_latency=2</TD>
    <TD>tl_rx_ram_write_latency=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vc0_tx_lastpacket=29</TD>
    <TD>vc0_rx_ram_limit=7FF</TD>
    <TD>vc0_total_credits_ph=4</TD>
    <TD>vc0_total_credits_pd=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>vc0_total_credits_nph=4</TD>
    <TD>vc0_total_credits_npd=8</TD>
    <TD>vc0_total_credits_ch=72</TD>
    <TD>vc0_total_credits_cd=850</TD>
</TR><TR ALIGN='LEFT'>    <TD>vc0_cpl_infinite=TRUE</TD>
    <TD>dev_cap_phantom_functions_support=0</TD>
    <TD>dev_cap_ext_tag_supported=FALSE</TD>
    <TD>link_status_slot_clock_config=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_rx_td_ecrc_trim=TRUE</TD>
    <TD>disable_lane_reversal=TRUE</TD>
    <TD>disable_scrambling=FALSE</TD>
    <TD>dsn_cap_on=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>revision_id=00</TD>
    <TD>vc_cap_on=FALSE</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_power</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-verbose=default::[not_specified]</TD>
    <TD>-hier=default::power</TD>
    <TD>-no_propagation=default::[not_specified]</TD>
    <TD>-format=default::text</TD>
</TR><TR ALIGN='LEFT'>    <TD>-file=[specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-xpe=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-vid=default::[not_specified]</TD>
    <TD>-append=default::[not_specified]</TD>
    <TD>-l=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>customer=TBD</TD>
    <TD>customer_class=TBD</TD>
    <TD>flow_state=routed</TD>
    <TD>family=virtex7</TD>
</TR><TR ALIGN='LEFT'>    <TD>die=xc7vx485tffg1761-2</TD>
    <TD>package=ffg1761</TD>
    <TD>speedgrade=-2</TD>
    <TD>version=2014.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>platform=lin64</TD>
    <TD>temp_grade=commercial</TD>
    <TD>process=typical</TD>
    <TD>simulation_file=None</TD>
</TR><TR ALIGN='LEFT'>    <TD>netlist_net_matched=NA</TD>
    <TD>pct_clock_constrained=81.410004</TD>
    <TD>pct_inputs_defined=1</TD>
    <TD>user_junc_temp=30.5 (C)</TD>
</TR><TR ALIGN='LEFT'>    <TD>ambient_temp=25.0 (C)</TD>
    <TD>user_effective_thetaja=1.143908</TD>
    <TD>airflow=250 (LFM)</TD>
    <TD>heatsink=medium (Medium Profile)</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_thetasa=2.2 (C/W)</TD>
    <TD>board_selection=medium (10&quot;x10&quot;)</TD>
    <TD>board_layers=12to15 (12 to 15 Layers)</TD>
    <TD>user_thetajb=2.1 (C/W)</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_board_temp=25.0 (C)</TD>
    <TD>junction_temp=30.5 (C)</TD>
    <TD>input_toggle=12.500000</TD>
    <TD>output_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>bi-dir_toggle=12.500000</TD>
    <TD>output_enable=1.000000</TD>
    <TD>bidir_output_enable=1.000000</TD>
    <TD>output_load=5.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>ff_toggle=12.500000</TD>
    <TD>ram_enable=50.000000</TD>
    <TD>ram_write=50.000000</TD>
    <TD>dsp_output_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>set/reset_probability=0.000000</TD>
    <TD>enable_probability=0.990000</TD>
    <TD>on-chip_power=4.808528</TD>
    <TD>dynamic=4.511169</TD>
</TR><TR ALIGN='LEFT'>    <TD>effective_thetaja=1.1</TD>
    <TD>thetasa=2.2 (C/W)</TD>
    <TD>thetajb=2.1 (C/W)</TD>
    <TD>off-chip_power=0.447362</TD>
</TR><TR ALIGN='LEFT'>    <TD>clocks=0.319636</TD>
    <TD>logic=0.073744</TD>
    <TD>signals=0.111315</TD>
    <TD>bram=0.051623</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcm=0.327498</TD>
    <TD>pll=0.090527</TD>
    <TD>pcie=0.045000</TD>
    <TD>i/o=0.979181</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtx=2.157396</TD>
    <TD>phaser=0.351369</TD>
    <TD>xadc=0.003880</TD>
    <TD>devstatic=0.297358</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_voltage=1.000000</TD>
    <TD>vccint_total_current=1.030245</TD>
    <TD>vccint_dynamic_current=0.862638</TD>
    <TD>vccint_static_current=0.167607</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_voltage=1.800000</TD>
    <TD>vccaux_total_current=0.607811</TD>
    <TD>vccaux_dynamic_current=0.569129</TD>
    <TD>vccaux_static_current=0.038682</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco33_voltage=3.300000</TD>
    <TD>vcco33_total_current=0.000000</TD>
    <TD>vcco33_dynamic_current=0.000000</TD>
    <TD>vcco33_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco25_voltage=2.500000</TD>
    <TD>vcco25_total_current=0.000000</TD>
    <TD>vcco25_dynamic_current=0.000000</TD>
    <TD>vcco25_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco18_voltage=1.800000</TD>
    <TD>vcco18_total_current=0.001000</TD>
    <TD>vcco18_dynamic_current=0.000000</TD>
    <TD>vcco18_static_current=0.001000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco15_voltage=1.500000</TD>
    <TD>vcco15_total_current=0.705945</TD>
    <TD>vcco15_dynamic_current=0.704945</TD>
    <TD>vcco15_static_current=0.001000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco135_voltage=1.350000</TD>
    <TD>vcco135_total_current=0.000000</TD>
    <TD>vcco135_dynamic_current=0.000000</TD>
    <TD>vcco135_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco12_voltage=1.200000</TD>
    <TD>vcco12_total_current=0.000000</TD>
    <TD>vcco12_dynamic_current=0.000000</TD>
    <TD>vcco12_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_io_voltage=1.800000</TD>
    <TD>vccaux_io_total_current=0.000000</TD>
    <TD>vccaux_io_dynamic_current=0.000000</TD>
    <TD>vccaux_io_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccbram_voltage=1.000000</TD>
    <TD>vccbram_total_current=0.007418</TD>
    <TD>vccbram_dynamic_current=0.003368</TD>
    <TD>vccbram_static_current=0.004050</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavcc_voltage=1.000000</TD>
    <TD>mgtavcc_total_current=1.002803</TD>
    <TD>mgtavcc_dynamic_current=0.995232</TD>
    <TD>mgtavcc_static_current=0.007571</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavtt_voltage=1.200000</TD>
    <TD>mgtavtt_total_current=0.820617</TD>
    <TD>mgtavtt_dynamic_current=0.812985</TD>
    <TD>mgtavtt_static_current=0.007631</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtvccaux_voltage=1.800000</TD>
    <TD>mgtvccaux_total_current=0.020571</TD>
    <TD>mgtvccaux_dynamic_current=0.020545</TD>
    <TD>mgtvccaux_static_current=0.000025</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtzvccl_voltage=1.075000</TD>
    <TD>mgtzvccl_total_current=0.000000</TD>
    <TD>mgtzvccl_dynamic_current=0.000000</TD>
    <TD>mgtzvccl_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtzavcc_voltage=1.075000</TD>
    <TD>mgtzavcc_total_current=0.000000</TD>
    <TD>mgtzavcc_dynamic_current=0.000000</TD>
    <TD>mgtzavcc_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtzvcch_voltage=1.800000</TD>
    <TD>mgtzvcch_total_current=0.000000</TD>
    <TD>mgtzvcch_dynamic_current=0.000000</TD>
    <TD>mgtzvcch_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccadc_voltage=1.800000</TD>
    <TD>vccadc_total_current=0.021600</TD>
    <TD>vccadc_dynamic_current=0.001600</TD>
    <TD>vccadc_static_current=0.020000</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_design_state=High</TD>
    <TD>confidence_level_clock_activity=High</TD>
    <TD>confidence_level_io_activity=Low</TD>
    <TD>confidence_level_internal_activity=Medium</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_device_models=High</TD>
    <TD>confidence_level_overall=Low</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>slice_logic</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>slice_luts_used=50695</TD>
    <TD>slice_luts_loced=0</TD>
    <TD>slice_luts_available=303600</TD>
    <TD>slice_luts_util_percentage=16.69</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=49335</TD>
    <TD>lut_as_logic_loced=0</TD>
    <TD>lut_as_logic_available=303600</TD>
    <TD>lut_as_logic_util_percentage=16.25</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_used=1360</TD>
    <TD>lut_as_memory_loced=0</TD>
    <TD>lut_as_memory_available=130800</TD>
    <TD>lut_as_memory_util_percentage=1.03</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_distributed_ram_used=1342</TD>
    <TD>lut_as_distributed_ram_loced=0</TD>
    <TD>lut_as_shift_register_used=18</TD>
    <TD>lut_as_shift_register_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_used=48235</TD>
    <TD>slice_registers_loced=0</TD>
    <TD>slice_registers_available=607200</TD>
    <TD>slice_registers_util_percentage=7.94</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_flip_flop_used=48235</TD>
    <TD>register_as_flip_flop_loced=0</TD>
    <TD>register_as_flip_flop_available=607200</TD>
    <TD>register_as_flip_flop_util_percentage=7.94</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_latch_used=0</TD>
    <TD>register_as_latch_loced=0</TD>
    <TD>register_as_latch_available=607200</TD>
    <TD>register_as_latch_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>f7_muxes_used=4045</TD>
    <TD>f7_muxes_loced=0</TD>
    <TD>f7_muxes_available=151800</TD>
    <TD>f7_muxes_util_percentage=2.66</TD>
</TR><TR ALIGN='LEFT'>    <TD>f8_muxes_used=985</TD>
    <TD>f8_muxes_loced=0</TD>
    <TD>f8_muxes_available=75900</TD>
    <TD>f8_muxes_util_percentage=1.29</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_used=19281</TD>
    <TD>slice_loced=0</TD>
    <TD>slice_available=75900</TD>
    <TD>slice_util_percentage=25.40</TD>
</TR><TR ALIGN='LEFT'>    <TD>slicel_used=11063</TD>
    <TD>slicel_loced=0</TD>
    <TD>slicem_used=8218</TD>
    <TD>slicem_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=49335</TD>
    <TD>lut_as_logic_loced=0</TD>
    <TD>lut_as_logic_available=303600</TD>
    <TD>lut_as_logic_util_percentage=16.25</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=3</TD>
    <TD>using_o5_output_only_loced=</TD>
    <TD>using_o6_output_only_used=40680</TD>
    <TD>using_o6_output_only_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=8652</TD>
    <TD>using_o5_and_o6_loced=</TD>
    <TD>lut_as_memory_used=1360</TD>
    <TD>lut_as_memory_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_available=130800</TD>
    <TD>lut_as_memory_util_percentage=1.03</TD>
    <TD>lut_as_distributed_ram_used=1342</TD>
    <TD>lut_as_distributed_ram_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=0</TD>
    <TD>using_o5_output_only_loced=</TD>
    <TD>using_o6_output_only_used=2</TD>
    <TD>using_o6_output_only_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=1340</TD>
    <TD>using_o5_and_o6_loced=</TD>
    <TD>lut_as_shift_register_used=18</TD>
    <TD>lut_as_shift_register_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=11</TD>
    <TD>using_o5_output_only_loced=</TD>
    <TD>using_o6_output_only_used=7</TD>
    <TD>using_o6_output_only_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=0</TD>
    <TD>using_o5_and_o6_loced=</TD>
    <TD>lut_flip_flop_pairs_used=63625</TD>
    <TD>lut_flip_flop_pairs_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_flip_flop_pairs_available=303600</TD>
    <TD>lut_flip_flop_pairs_util_percentage=20.95</TD>
    <TD>fully_used_lut_ff_pairs_used=27420</TD>
    <TD>fully_used_lut_ff_pairs_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_ff_pairs_with_unused_lut_used=12944</TD>
    <TD>lut_ff_pairs_with_unused_lut_loced=</TD>
    <TD>lut_ff_pairs_with_unused_flip_flop_used=23261</TD>
    <TD>lut_ff_pairs_with_unused_flip_flop_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>unique_control_sets_used=768</TD>
    <TD>minimum_number_of_registers_lost_to_control_set_restriction_used=1877(Lost)</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>memory</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>block_ram_tile_used=21.5</TD>
    <TD>block_ram_tile_loced=0</TD>
    <TD>block_ram_tile_available=1030</TD>
    <TD>block_ram_tile_util_percentage=2.08</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36_fifo*_used=21</TD>
    <TD>ramb36_fifo*_loced=8</TD>
    <TD>ramb36_fifo*_available=1030</TD>
    <TD>ramb36_fifo*_util_percentage=2.03</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1_only_used=21</TD>
    <TD>ramb18_used=1</TD>
    <TD>ramb18_loced=0</TD>
    <TD>ramb18_available=2060</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18_util_percentage=0.04</TD>
    <TD>ramb18e1_only_used=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>dsp</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>dsps_used=0</TD>
    <TD>dsps_loced=0</TD>
    <TD>dsps_available=2800</TD>
    <TD>dsps_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clocking</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgctrl_used=14</TD>
    <TD>bufgctrl_loced=0</TD>
    <TD>bufgctrl_available=32</TD>
    <TD>bufgctrl_util_percentage=43.75</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufio_used=0</TD>
    <TD>bufio_loced=0</TD>
    <TD>bufio_available=56</TD>
    <TD>bufio_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv_used=5</TD>
    <TD>mmcme2_adv_loced=3</TD>
    <TD>mmcme2_adv_available=14</TD>
    <TD>mmcme2_adv_util_percentage=35.71</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv_used=1</TD>
    <TD>plle2_adv_loced=1</TD>
    <TD>plle2_adv_available=14</TD>
    <TD>plle2_adv_util_percentage=7.14</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufmrce_used=0</TD>
    <TD>bufmrce_loced=0</TD>
    <TD>bufmrce_available=28</TD>
    <TD>bufmrce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufhce_used=1</TD>
    <TD>bufhce_loced=0</TD>
    <TD>bufhce_available=168</TD>
    <TD>bufhce_util_percentage=0.59</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr_used=0</TD>
    <TD>bufr_loced=0</TD>
    <TD>bufr_available=56</TD>
    <TD>bufr_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>specific_feature</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2_used=0</TD>
    <TD>bscane2_loced=0</TD>
    <TD>bscane2_available=4</TD>
    <TD>bscane2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>capturee2_used=0</TD>
    <TD>capturee2_loced=0</TD>
    <TD>capturee2_available=1</TD>
    <TD>capturee2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>dna_port_used=0</TD>
    <TD>dna_port_loced=0</TD>
    <TD>dna_port_available=1</TD>
    <TD>dna_port_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>efuse_usr_used=0</TD>
    <TD>efuse_usr_loced=0</TD>
    <TD>efuse_usr_available=1</TD>
    <TD>efuse_usr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>frame_ecce2_used=0</TD>
    <TD>frame_ecce2_loced=0</TD>
    <TD>frame_ecce2_available=1</TD>
    <TD>frame_ecce2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>icape2_used=0</TD>
    <TD>icape2_loced=0</TD>
    <TD>icape2_available=2</TD>
    <TD>icape2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_2_1_used=1</TD>
    <TD>pcie_2_1_loced=1</TD>
    <TD>pcie_2_1_available=4</TD>
    <TD>pcie_2_1_util_percentage=25.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>startupe2_used=0</TD>
    <TD>startupe2_loced=0</TD>
    <TD>startupe2_available=1</TD>
    <TD>startupe2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>xadc_used=1</TD>
    <TD>xadc_loced=1</TD>
    <TD>xadc_available=1</TD>
    <TD>xadc_util_percentage=100.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>fdre_used=44030</TD>
    <TD>fdre_functional_category=Flop &amp; Latch</TD>
    <TD>lut6_used=23028</TD>
    <TD>lut6_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5_used=15928</TD>
    <TD>lut5_functional_category=LUT</TD>
    <TD>lut3_used=8054</TD>
    <TD>lut3_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4_used=6607</TD>
    <TD>lut4_functional_category=LUT</TD>
    <TD>muxf7_used=4045</TD>
    <TD>muxf7_functional_category=MuxFx</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2_used=3955</TD>
    <TD>lut2_functional_category=LUT</TD>
    <TD>fdce_used=2454</TD>
    <TD>fdce_functional_category=Flop &amp; Latch</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramd32_used=2012</TD>
    <TD>ramd32_functional_category=Distributed Memory</TD>
    <TD>fdse_used=1615</TD>
    <TD>fdse_functional_category=Flop &amp; Latch</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8_used=985</TD>
    <TD>muxf8_functional_category=MuxFx</TD>
    <TD>rams32_used=670</TD>
    <TD>rams32_functional_category=Distributed Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>carry4_used=557</TD>
    <TD>carry4_functional_category=CarryLogic</TD>
    <TD>lut1_used=415</TD>
    <TD>lut1_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe_used=136</TD>
    <TD>fdpe_functional_category=Flop &amp; Latch</TD>
    <TD>oserdese2_used=103</TD>
    <TD>oserdese2_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuft_dcien_used=64</TD>
    <TD>obuft_dcien_functional_category=IO</TD>
    <TD>iserdese2_used=64</TD>
    <TD>iserdese2_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelaye2_used=64</TD>
    <TD>idelaye2_functional_category=IO</TD>
    <TD>ibuf_ibufdisable_used=64</TD>
    <TD>ibuf_ibufdisable_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf_used=49</TD>
    <TD>obuf_functional_category=IO</TD>
    <TD>ramb36e1_used=21</TD>
    <TD>ramb36e1_functional_category=Block Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf_used=19</TD>
    <TD>ibuf_functional_category=IO</TD>
    <TD>srl16e_used=18</TD>
    <TD>srl16e_functional_category=Distributed Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>oddr_used=17</TD>
    <TD>oddr_functional_category=IO</TD>
    <TD>obuftds_dcien_used=16</TD>
    <TD>obuftds_dcien_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_ibufdisable_int_used=16</TD>
    <TD>ibufds_ibufdisable_int_functional_category=IO</TD>
    <TD>bufg_used=13</TD>
    <TD>bufg_functional_category=Clock</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_out_phy_used=11</TD>
    <TD>phaser_out_phy_functional_category=IO</TD>
    <TD>out_fifo_used=11</TD>
    <TD>out_fifo_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>inv_used=9</TD>
    <TD>inv_functional_category=LUT</TD>
    <TD>phaser_in_phy_used=8</TD>
    <TD>phaser_in_phy_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuft_used=8</TD>
    <TD>obuft_functional_category=IO</TD>
    <TD>in_fifo_used=8</TD>
    <TD>in_fifo_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtxe2_channel_used=8</TD>
    <TD>gtxe2_channel_functional_category=IO</TD>
    <TD>mmcme2_adv_used=5</TD>
    <TD>mmcme2_adv_functional_category=Clock</TD>
</TR><TR ALIGN='LEFT'>    <TD>phy_control_used=3</TD>
    <TD>phy_control_functional_category=IO</TD>
    <TD>phaser_ref_used=3</TD>
    <TD>phaser_ref_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>obufds_used=2</TD>
    <TD>obufds_functional_category=IO</TD>
    <TD>idelayctrl_used=2</TD>
    <TD>idelayctrl_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtxe2_common_used=2</TD>
    <TD>gtxe2_common_functional_category=IO</TD>
    <TD>xadc_used=1</TD>
    <TD>xadc_functional_category=Others</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e1_used=1</TD>
    <TD>ramb18e1_functional_category=Block Memory</TD>
    <TD>plle2_adv_used=1</TD>
    <TD>plle2_adv_functional_category=Clock</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_2_1_used=1</TD>
    <TD>pcie_2_1_functional_category=Specialized Resource</TD>
    <TD>ibufds_gte2_used=1</TD>
    <TD>ibufds_gte2_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_used=1</TD>
    <TD>ibufds_functional_category=IO</TD>
    <TD>bufh_used=1</TD>
    <TD>bufh_functional_category=Clock</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufgctrl_used=1</TD>
    <TD>bufgctrl_functional_category=Clock</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lvds=0</TD>
    <TD>diff_hsul_12_dci=0</TD>
    <TD>diff_sstl12_t_dci=0</TD>
    <TD>diff_sstl12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135_t_dci=0</TD>
    <TD>diff_sstl135_dci=0</TD>
    <TD>diff_sstl15_t_dci=1</TD>
    <TD>diff_sstl15_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_ii_t_dci=0</TD>
    <TD>diff_sstl18_ii_dci=0</TD>
    <TD>diff_sstl18_i_dci=0</TD>
    <TD>diff_hstl_ii_t_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_ii_dci_18=0</TD>
    <TD>diff_hstl_i_dci_18=0</TD>
    <TD>diff_hstl_ii_t_dci=0</TD>
    <TD>diff_hstl_ii_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i_dci=0</TD>
    <TD>diff_hsul_12=0</TD>
    <TD>diff_sstl12=0</TD>
    <TD>diff_sstl135=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl15=1</TD>
    <TD>diff_sstl18_ii=0</TD>
    <TD>diff_sstl18_i=0</TD>
    <TD>diff_hstl_ii_18=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i_18=0</TD>
    <TD>diff_hstl_ii=0</TD>
    <TD>diff_hstl_i=0</TD>
    <TD>hstl_ii_t_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_ii_dci=0</TD>
    <TD>hstl_i_dci=0</TD>
    <TD>hstl_ii=0</TD>
    <TD>hstl_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvdci_dv2_15=0</TD>
    <TD>lvdci_dv2_18=0</TD>
    <TD>hslvdci_15=0</TD>
    <TD>hslvdci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hsul_12_dci=0</TD>
    <TD>lvcmos15=1</TD>
    <TD>lvcmos18=0</TD>
    <TD>lvcmos12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hsul_12=0</TD>
    <TD>lvdci_18=0</TD>
    <TD>lvdci_15=0</TD>
    <TD>hstl_i_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_ii_18=0</TD>
    <TD>hstl_i_dci_18=0</TD>
    <TD>hstl_ii_dci_18=0</TD>
    <TD>hstl_ii_t_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_12=0</TD>
    <TD>sstl18_i=0</TD>
    <TD>sstl18_ii=0</TD>
    <TD>sstl15=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl135=0</TD>
    <TD>sstl12=0</TD>
    <TD>sstl18_i_dci=0</TD>
    <TD>sstl18_ii_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl18_ii_t_dci=0</TD>
    <TD>sstl15_dci=0</TD>
    <TD>sstl12_dci=0</TD>
    <TD>sstl15_t_dci=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl135_dci=0</TD>
    <TD>sstl12_t_dci=0</TD>
    <TD>sstl135_t_dci=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>router</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lut=56963</TD>
    <TD>ff=48235</TD>
    <TD>bram36=21</TD>
    <TD>bram18=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ctrls=768</TD>
    <TD>dsp=0</TD>
    <TD>iob=126</TD>
    <TD>bufg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>global_clocks=14</TD>
    <TD>pll=1</TD>
    <TD>bufr=0</TD>
    <TD>nets=120826</TD>
</TR><TR ALIGN='LEFT'>    <TD>movable_instances=115583</TD>
    <TD>pins=664009</TD>
    <TD>bogomips=5585</TD>
    <TD>high_fanout_nets=96</TD>
</TR><TR ALIGN='LEFT'>    <TD>effort=2</TD>
    <TD>threads=2</TD>
    <TD>router_timing_driven=1</TD>
    <TD>timing_constraints_exist=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>congestion_level=1</TD>
    <TD>estimated_expansions=161619102</TD>
    <TD>actual_expansions=94594770</TD>
    <TD>router_runtime=963.170000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-part=xc7vx485tffg1761-2</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-top=mkBridge</TD>
    <TD>-include_dirs=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-generic=default::[not_specified]</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
    <TD>-constrset=default::[not_specified]</TD>
    <TD>-seu_protect=default::none</TD>
</TR><TR ALIGN='LEFT'>    <TD>-flatten_hierarchy=default::rebuilt</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-directive=default::default</TD>
    <TD>-rtl=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-bufg=default::12</TD>
    <TD>-fanout_limit=default::10000</TD>
    <TD>-shreg_min_size=default::3</TD>
    <TD>-mode=default::default</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fsm_extraction=off</TD>
    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-resource_sharing=default::auto</TD>
    <TD>-control_set_opt_threshold=default::4</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:36:11s</TD>
    <TD>memory_peak=4039.809MB</TD>
    <TD>memory_gain=3313.535MB</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
