{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 13:57:55 2011 " "Info: Processing started: Tue Oct 11 13:57:55 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fast_adder -c fast_adder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fast_adder -c fast_adder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "adder:a\|next_s.h_2355 " "Warning: Node \"adder:a\|next_s.h_2355\" is a latch" {  } { { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "adder:a\|next_s.f_2371 " "Warning: Node \"adder:a\|next_s.f_2371\" is a latch" {  } { { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "adder:a\|next_s.d_2387 " "Warning: Node \"adder:a\|next_s.d_2387\" is a latch" {  } { { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "adder:a\|next_s.c_2395 " "Warning: Node \"adder:a\|next_s.c_2395\" is a latch" {  } { { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "adder:a\|next_s.e_2379 " "Warning: Node \"adder:a\|next_s.e_2379\" is a latch" {  } { { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "adder:a\|next_s.g_2363 " "Warning: Node \"adder:a\|next_s.g_2363\" is a latch" {  } { { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "adder:a\|next_s.b_2403 " "Warning: Node \"adder:a\|next_s.b_2403\" is a latch" {  } { { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~64\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R6\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~65\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r6\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r5\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r4\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r3\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r2\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R2\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R4\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R7\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R5\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~56 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~57 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 " "Warning: Node \"registerfile_8_by_8:rf\|reg:R3\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65\"" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock_50_mhz " "Info: Assuming node \"clock_50_mhz\" is an undefined clock" {  } { { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 7 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_50_mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "address_user\[2\] " "Info: Assuming node \"address_user\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "address_user\[0\] " "Info: Assuming node \"address_user\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "clock_user " "Info: Assuming node \"clock_user\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "address_user\[1\] " "Info: Assuming node \"address_user\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "registerfile_8_by_8:rf\|and_gate:AND6\|o~36 " "Info: Detected gated clock \"registerfile_8_by_8:rf\|and_gate:AND6\|o~36\" as buffer" {  } { { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "registerfile_8_by_8:rf\|and_gate:AND6\|o~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "registerfile_8_by_8:rf\|and_gate:AND8\|o " "Info: Detected gated clock \"registerfile_8_by_8:rf\|and_gate:AND8\|o\" as buffer" {  } { { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "registerfile_8_by_8:rf\|and_gate:AND8\|o" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "adder:a\|cur_s.h " "Info: Detected ripple clock \"adder:a\|cur_s.h\" as buffer" {  } { { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 17 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "adder:a\|cur_s.h" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock_50_mhz register adder:a\|buf\[5\] register adder:a\|output\[5\] 62.08 MHz 16.109 ns Internal " "Info: Clock \"clock_50_mhz\" has Internal fmax of 62.08 MHz between source register \"adder:a\|buf\[5\]\" and destination register \"adder:a\|output\[5\]\" (period= 16.109 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.896 ns + Longest register register " "Info: + Longest register to register delay is 15.896 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns adder:a\|buf\[5\] 1 REG LCFF_X53_Y19_N13 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y19_N13; Fanout = 14; REG Node = 'adder:a\|buf\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { adder:a|buf[5] } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.414 ns) 0.756 ns adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[1\]~11 2 COMB LCCOMB_X53_Y19_N24 2 " "Info: 2: + IC(0.342 ns) + CELL(0.414 ns) = 0.756 ns; Loc. = LCCOMB_X53_Y19_N24; Fanout = 2; COMB Node = 'adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[1\]~11'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { adder:a|buf[5] adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.827 ns adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[2\]~13 3 COMB LCCOMB_X53_Y19_N26 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.827 ns; Loc. = LCCOMB_X53_Y19_N26; Fanout = 2; COMB Node = 'adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[2\]~13'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~11 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.898 ns adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[3\]~15 4 COMB LCCOMB_X53_Y19_N28 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.898 ns; Loc. = LCCOMB_X53_Y19_N28; Fanout = 1; COMB Node = 'adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~13 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.308 ns adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[4\]~16 5 COMB LCCOMB_X53_Y19_N30 14 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.308 ns; Loc. = LCCOMB_X53_Y19_N30; Fanout = 14; COMB Node = 'adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~15 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.150 ns) 2.159 ns adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[16\]~48 6 COMB LCCOMB_X55_Y19_N6 2 " "Info: 6: + IC(0.701 ns) + CELL(0.150 ns) = 2.159 ns; Loc. = LCCOMB_X55_Y19_N6; Fanout = 2; COMB Node = 'adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[16\]~48'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~16 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~48 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.414 ns) 3.020 ns adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[2\]~15 7 COMB LCCOMB_X54_Y19_N4 2 " "Info: 7: + IC(0.447 ns) + CELL(0.414 ns) = 3.020 ns; Loc. = LCCOMB_X54_Y19_N4; Fanout = 2; COMB Node = 'adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[2\]~15'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~48 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.091 ns adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[3\]~17 8 COMB LCCOMB_X54_Y19_N6 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.091 ns; Loc. = LCCOMB_X54_Y19_N6; Fanout = 1; COMB Node = 'adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[3\]~17'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~15 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.162 ns adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[4\]~19 9 COMB LCCOMB_X54_Y19_N8 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.162 ns; Loc. = LCCOMB_X54_Y19_N8; Fanout = 1; COMB Node = 'adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[4\]~19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~17 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~19 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.572 ns adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[5\]~20 10 COMB LCCOMB_X54_Y19_N10 15 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 3.572 ns; Loc. = LCCOMB_X54_Y19_N10; Fanout = 15; COMB Node = 'adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[5\]~20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~19 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~20 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.150 ns) 4.189 ns adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[22\]~650 11 COMB LCCOMB_X55_Y19_N10 3 " "Info: 11: + IC(0.467 ns) + CELL(0.150 ns) = 4.189 ns; Loc. = LCCOMB_X55_Y19_N10; Fanout = 3; COMB Node = 'adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[22\]~650'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~20 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[22]~650 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.393 ns) 5.018 ns adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[3\]~17 12 COMB LCCOMB_X54_Y19_N24 1 " "Info: 12: + IC(0.436 ns) + CELL(0.393 ns) = 5.018 ns; Loc. = LCCOMB_X54_Y19_N24; Fanout = 1; COMB Node = 'adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[3\]~17'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[22]~650 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.089 ns adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[4\]~19 13 COMB LCCOMB_X54_Y19_N26 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.089 ns; Loc. = LCCOMB_X54_Y19_N26; Fanout = 1; COMB Node = 'adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[4\]~19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~17 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~19 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.499 ns adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[5\]~20 14 COMB LCCOMB_X54_Y19_N28 15 " "Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 5.499 ns; Loc. = LCCOMB_X54_Y19_N28; Fanout = 15; COMB Node = 'adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[5\]~20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~19 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~20 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.150 ns) 6.424 ns adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[25\]~24 15 COMB LCCOMB_X55_Y21_N28 2 " "Info: 15: + IC(0.775 ns) + CELL(0.150 ns) = 6.424 ns; Loc. = LCCOMB_X55_Y21_N28; Fanout = 2; COMB Node = 'adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[25\]~24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~20 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.414 ns) 7.582 ns adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[1\]~13 16 COMB LCCOMB_X56_Y19_N20 2 " "Info: 16: + IC(0.744 ns) + CELL(0.414 ns) = 7.582 ns; Loc. = LCCOMB_X56_Y19_N20; Fanout = 2; COMB Node = 'adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[1\]~13'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~13 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.653 ns adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[2\]~15 17 COMB LCCOMB_X56_Y19_N22 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 7.653 ns; Loc. = LCCOMB_X56_Y19_N22; Fanout = 2; COMB Node = 'adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[2\]~15'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~13 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.724 ns adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[3\]~17 18 COMB LCCOMB_X56_Y19_N24 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 7.724 ns; Loc. = LCCOMB_X56_Y19_N24; Fanout = 1; COMB Node = 'adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[3\]~17'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~15 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.795 ns adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[4\]~19 19 COMB LCCOMB_X56_Y19_N26 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 7.795 ns; Loc. = LCCOMB_X56_Y19_N26; Fanout = 1; COMB Node = 'adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[4\]~19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~17 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~19 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.205 ns adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[5\]~20 20 COMB LCCOMB_X56_Y19_N28 12 " "Info: 20: + IC(0.000 ns) + CELL(0.410 ns) = 8.205 ns; Loc. = LCCOMB_X56_Y19_N28; Fanout = 12; COMB Node = 'adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[5\]~20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~19 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~20 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.150 ns) 8.824 ns adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[31\]~13 21 COMB LCCOMB_X57_Y19_N16 1 " "Info: 21: + IC(0.469 ns) + CELL(0.150 ns) = 8.824 ns; Loc. = LCCOMB_X57_Y19_N16; Fanout = 1; COMB Node = 'adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[31\]~13'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.619 ns" { adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~20 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~13 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.414 ns) 9.690 ns adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[2\]~15 22 COMB LCCOMB_X56_Y19_N8 1 " "Info: 22: + IC(0.452 ns) + CELL(0.414 ns) = 9.690 ns; Loc. = LCCOMB_X56_Y19_N8; Fanout = 1; COMB Node = 'adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[2\]~15'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~13 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.761 ns adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[3\]~17 23 COMB LCCOMB_X56_Y19_N10 1 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 9.761 ns; Loc. = LCCOMB_X56_Y19_N10; Fanout = 1; COMB Node = 'adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[3\]~17'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~15 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.832 ns adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[4\]~19 24 COMB LCCOMB_X56_Y19_N12 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 9.832 ns; Loc. = LCCOMB_X56_Y19_N12; Fanout = 1; COMB Node = 'adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[4\]~19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~17 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~19 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.242 ns adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[5\]~20 25 COMB LCCOMB_X56_Y19_N14 23 " "Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 10.242 ns; Loc. = LCCOMB_X56_Y19_N14; Fanout = 23; COMB Node = 'adder:a\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[5\]~20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~19 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~20 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.275 ns) 11.360 ns adder:a\|Add2~6663 26 COMB LCCOMB_X55_Y22_N28 1 " "Info: 26: + IC(0.843 ns) + CELL(0.275 ns) = 11.360 ns; Loc. = LCCOMB_X55_Y22_N28; Fanout = 1; COMB Node = 'adder:a\|Add2~6663'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~20 adder:a|Add2~6663 } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 11.753 ns adder:a\|Add2~6664 27 COMB LCCOMB_X55_Y22_N14 2 " "Info: 27: + IC(0.243 ns) + CELL(0.150 ns) = 11.753 ns; Loc. = LCCOMB_X55_Y22_N14; Fanout = 2; COMB Node = 'adder:a\|Add2~6664'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { adder:a|Add2~6663 adder:a|Add2~6664 } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.398 ns) 12.862 ns adder:a\|Equal0~792 28 COMB LCCOMB_X57_Y22_N10 1 " "Info: 28: + IC(0.711 ns) + CELL(0.398 ns) = 12.862 ns; Loc. = LCCOMB_X57_Y22_N10; Fanout = 1; COMB Node = 'adder:a\|Equal0~792'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { adder:a|Add2~6664 adder:a|Equal0~792 } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.410 ns) 13.538 ns adder:a\|Equal0~796 29 COMB LCCOMB_X57_Y22_N8 1 " "Info: 29: + IC(0.266 ns) + CELL(0.410 ns) = 13.538 ns; Loc. = LCCOMB_X57_Y22_N8; Fanout = 1; COMB Node = 'adder:a\|Equal0~796'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { adder:a|Equal0~792 adder:a|Equal0~796 } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 14.070 ns adder:a\|Equal0~801 30 COMB LCCOMB_X57_Y22_N26 4 " "Info: 30: + IC(0.257 ns) + CELL(0.275 ns) = 14.070 ns; Loc. = LCCOMB_X57_Y22_N26; Fanout = 4; COMB Node = 'adder:a\|Equal0~801'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { adder:a|Equal0~796 adder:a|Equal0~801 } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.150 ns) 14.490 ns adder:a\|output\[8\]~1124 31 COMB LCCOMB_X57_Y22_N4 10 " "Info: 31: + IC(0.270 ns) + CELL(0.150 ns) = 14.490 ns; Loc. = LCCOMB_X57_Y22_N4; Fanout = 10; COMB Node = 'adder:a\|output\[8\]~1124'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.420 ns" { adder:a|Equal0~801 adder:a|output[8]~1124 } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.660 ns) 15.896 ns adder:a\|output\[5\] 32 REG LCFF_X56_Y20_N3 1 " "Info: 32: + IC(0.746 ns) + CELL(0.660 ns) = 15.896 ns; Loc. = LCFF_X56_Y20_N3; Fanout = 1; REG Node = 'adder:a\|output\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { adder:a|output[8]~1124 adder:a|output[5] } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.727 ns ( 48.61 % ) " "Info: Total cell delay = 7.727 ns ( 48.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.169 ns ( 51.39 % ) " "Info: Total interconnect delay = 8.169 ns ( 51.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "15.896 ns" { adder:a|buf[5] adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~11 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~13 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~15 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~16 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~48 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~15 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~17 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~19 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~20 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[22]~650 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~17 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~19 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~20 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~13 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~15 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~17 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~19 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~20 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~13 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~15 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~17 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~19 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~20 adder:a|Add2~6663 adder:a|Add2~6664 adder:a|Equal0~792 adder:a|Equal0~796 adder:a|Equal0~801 adder:a|output[8]~1124 adder:a|output[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "15.896 ns" { adder:a|buf[5] {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~11 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~13 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~15 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~16 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~48 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~15 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~17 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~19 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~20 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[22]~650 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~17 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~19 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~20 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~13 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~15 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~17 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~19 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~20 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~13 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~15 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~17 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~19 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~20 {} adder:a|Add2~6663 {} adder:a|Add2~6664 {} adder:a|Equal0~792 {} adder:a|Equal0~796 {} adder:a|Equal0~801 {} adder:a|output[8]~1124 {} adder:a|output[5] {} } { 0.000ns 0.342ns 0.000ns 0.000ns 0.000ns 0.701ns 0.447ns 0.000ns 0.000ns 0.000ns 0.467ns 0.436ns 0.000ns 0.000ns 0.775ns 0.744ns 0.000ns 0.000ns 0.000ns 0.000ns 0.469ns 0.452ns 0.000ns 0.000ns 0.000ns 0.843ns 0.243ns 0.711ns 0.266ns 0.257ns 0.270ns 0.746ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.410ns 0.275ns 0.150ns 0.398ns 0.410ns 0.275ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50_mhz destination 2.684 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_50_mhz\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50_mhz 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock_50_mhz'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50_mhz } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock_50_mhz~clkctrl 2 COMB CLKCTRL_G3 60 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clock_50_mhz~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock_50_mhz clock_50_mhz~clkctrl } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns adder:a\|output\[5\] 3 REG LCFF_X56_Y20_N3 1 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X56_Y20_N3; Fanout = 1; REG Node = 'adder:a\|output\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clock_50_mhz~clkctrl adder:a|output[5] } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clock_50_mhz clock_50_mhz~clkctrl adder:a|output[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clock_50_mhz {} clock_50_mhz~combout {} clock_50_mhz~clkctrl {} adder:a|output[5] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50_mhz source 2.683 ns - Longest register " "Info: - Longest clock path from clock \"clock_50_mhz\" to source register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50_mhz 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock_50_mhz'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50_mhz } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock_50_mhz~clkctrl 2 COMB CLKCTRL_G3 60 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clock_50_mhz~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock_50_mhz clock_50_mhz~clkctrl } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns adder:a\|buf\[5\] 3 REG LCFF_X53_Y19_N13 14 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X53_Y19_N13; Fanout = 14; REG Node = 'adder:a\|buf\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clock_50_mhz~clkctrl adder:a|buf[5] } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clock_50_mhz clock_50_mhz~clkctrl adder:a|buf[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clock_50_mhz {} clock_50_mhz~combout {} clock_50_mhz~clkctrl {} adder:a|buf[5] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clock_50_mhz clock_50_mhz~clkctrl adder:a|output[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clock_50_mhz {} clock_50_mhz~combout {} clock_50_mhz~clkctrl {} adder:a|output[5] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clock_50_mhz clock_50_mhz~clkctrl adder:a|buf[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clock_50_mhz {} clock_50_mhz~combout {} clock_50_mhz~clkctrl {} adder:a|buf[5] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "15.896 ns" { adder:a|buf[5] adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~11 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~13 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~15 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~16 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~48 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~15 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~17 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~19 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~20 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[22]~650 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~17 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~19 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~20 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~13 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~15 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~17 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~19 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~20 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~13 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~15 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~17 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~19 adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~20 adder:a|Add2~6663 adder:a|Add2~6664 adder:a|Equal0~792 adder:a|Equal0~796 adder:a|Equal0~801 adder:a|output[8]~1124 adder:a|output[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "15.896 ns" { adder:a|buf[5] {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~11 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~13 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~15 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~16 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~48 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~15 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~17 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~19 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~20 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[22]~650 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~17 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~19 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~20 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~13 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~15 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~17 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~19 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~20 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~13 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~15 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~17 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~19 {} adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~20 {} adder:a|Add2~6663 {} adder:a|Add2~6664 {} adder:a|Equal0~792 {} adder:a|Equal0~796 {} adder:a|Equal0~801 {} adder:a|output[8]~1124 {} adder:a|output[5] {} } { 0.000ns 0.342ns 0.000ns 0.000ns 0.000ns 0.701ns 0.447ns 0.000ns 0.000ns 0.000ns 0.467ns 0.436ns 0.000ns 0.000ns 0.775ns 0.744ns 0.000ns 0.000ns 0.000ns 0.000ns 0.469ns 0.452ns 0.000ns 0.000ns 0.000ns 0.843ns 0.243ns 0.711ns 0.266ns 0.257ns 0.270ns 0.746ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.410ns 0.275ns 0.150ns 0.398ns 0.410ns 0.275ns 0.150ns 0.660ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clock_50_mhz clock_50_mhz~clkctrl adder:a|output[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clock_50_mhz {} clock_50_mhz~combout {} clock_50_mhz~clkctrl {} adder:a|output[5] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clock_50_mhz clock_50_mhz~clkctrl adder:a|buf[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clock_50_mhz {} clock_50_mhz~combout {} clock_50_mhz~clkctrl {} adder:a|buf[5] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "address_user\[2\] register register registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65 registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64 450.05 MHz Internal " "Info: Clock \"address_user\[2\]\" Internal fmax is restricted to 450.05 MHz between source register \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65\" and destination register \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.411 ns + Longest register register " "Info: + Longest register to register delay is 0.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65 1 REG LCCOMB_X46_Y18_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y18_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 0.411 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64 2 REG LCCOMB_X46_Y18_N24 1 " "Info: 2: + IC(0.261 ns) + CELL(0.150 ns) = 0.411 ns; Loc. = LCCOMB_X46_Y18_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 36.50 % ) " "Info: Total cell delay = 0.150 ns ( 36.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.261 ns ( 63.50 % ) " "Info: Total interconnect delay = 0.261 ns ( 63.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.411 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.261ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "address_user\[2\] destination 3.622 ns + Shortest register " "Info: + Shortest clock path from clock \"address_user\[2\]\" to destination register is 3.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns address_user\[2\] 1 CLK PIN_B18 6 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B18; Fanout = 6; CLK Node = 'address_user\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_user[2] } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.150 ns) 2.513 ns registerfile_8_by_8:rf\|and_gate:AND8\|o 2 COMB LCCOMB_X47_Y17_N30 16 " "Info: 2: + IC(1.513 ns) + CELL(0.150 ns) = 2.513 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf\|and_gate:AND8\|o'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { address_user[2] registerfile_8_by_8:rf|and_gate:AND8|o } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.271 ns) 3.622 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64 3 REG LCCOMB_X46_Y18_N24 1 " "Info: 3: + IC(0.838 ns) + CELL(0.271 ns) = 3.622 ns; Loc. = LCCOMB_X46_Y18_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.271 ns ( 35.09 % ) " "Info: Total cell delay = 1.271 ns ( 35.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.351 ns ( 64.91 % ) " "Info: Total interconnect delay = 2.351 ns ( 64.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.622 ns" { address_user[2] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.622 ns" { address_user[2] {} address_user[2]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.513ns 0.838ns } { 0.000ns 0.850ns 0.150ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "address_user\[2\] source 3.627 ns - Longest register " "Info: - Longest clock path from clock \"address_user\[2\]\" to source register is 3.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns address_user\[2\] 1 CLK PIN_B18 6 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B18; Fanout = 6; CLK Node = 'address_user\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_user[2] } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.150 ns) 2.513 ns registerfile_8_by_8:rf\|and_gate:AND8\|o 2 COMB LCCOMB_X47_Y17_N30 16 " "Info: 2: + IC(1.513 ns) + CELL(0.150 ns) = 2.513 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf\|and_gate:AND8\|o'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { address_user[2] registerfile_8_by_8:rf|and_gate:AND8|o } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.275 ns) 3.627 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65 3 REG LCCOMB_X46_Y18_N28 1 " "Info: 3: + IC(0.839 ns) + CELL(0.275 ns) = 3.627 ns; Loc. = LCCOMB_X46_Y18_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.275 ns ( 35.15 % ) " "Info: Total cell delay = 1.275 ns ( 35.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.352 ns ( 64.85 % ) " "Info: Total interconnect delay = 2.352 ns ( 64.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { address_user[2] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.627 ns" { address_user[2] {} address_user[2]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.513ns 0.839ns } { 0.000ns 0.850ns 0.150ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.622 ns" { address_user[2] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.622 ns" { address_user[2] {} address_user[2]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.513ns 0.838ns } { 0.000ns 0.850ns 0.150ns 0.271ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { address_user[2] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.627 ns" { address_user[2] {} address_user[2]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.513ns 0.839ns } { 0.000ns 0.850ns 0.150ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.985 ns + " "Info: + Micro setup delay of destination is 0.985 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.411 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.261ns } { 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.622 ns" { address_user[2] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.622 ns" { address_user[2] {} address_user[2]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.513ns 0.838ns } { 0.000ns 0.850ns 0.150ns 0.271ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { address_user[2] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.627 ns" { address_user[2] {} address_user[2]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.513ns 0.839ns } { 0.000ns 0.850ns 0.150ns 0.275ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 {} } {  } {  } "" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "address_user\[0\] register register registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65 registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64 450.05 MHz Internal " "Info: Clock \"address_user\[0\]\" Internal fmax is restricted to 450.05 MHz between source register \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65\" and destination register \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.411 ns + Longest register register " "Info: + Longest register to register delay is 0.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65 1 REG LCCOMB_X46_Y18_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y18_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 0.411 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64 2 REG LCCOMB_X46_Y18_N24 1 " "Info: 2: + IC(0.261 ns) + CELL(0.150 ns) = 0.411 ns; Loc. = LCCOMB_X46_Y18_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 36.50 % ) " "Info: Total cell delay = 0.150 ns ( 36.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.261 ns ( 63.50 % ) " "Info: Total interconnect delay = 0.261 ns ( 63.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.411 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.261ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "address_user\[0\] destination 3.763 ns + Shortest register " "Info: + Shortest clock path from clock \"address_user\[0\]\" to destination register is 3.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns address_user\[0\] 1 CLK PIN_A18 132 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_A18; Fanout = 132; CLK Node = 'address_user\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_user[0] } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.275 ns) 2.654 ns registerfile_8_by_8:rf\|and_gate:AND8\|o 2 COMB LCCOMB_X47_Y17_N30 16 " "Info: 2: + IC(1.529 ns) + CELL(0.275 ns) = 2.654 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf\|and_gate:AND8\|o'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { address_user[0] registerfile_8_by_8:rf|and_gate:AND8|o } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.271 ns) 3.763 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64 3 REG LCCOMB_X46_Y18_N24 1 " "Info: 3: + IC(0.838 ns) + CELL(0.271 ns) = 3.763 ns; Loc. = LCCOMB_X46_Y18_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.396 ns ( 37.10 % ) " "Info: Total cell delay = 1.396 ns ( 37.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.367 ns ( 62.90 % ) " "Info: Total interconnect delay = 2.367 ns ( 62.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.763 ns" { address_user[0] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.763 ns" { address_user[0] {} address_user[0]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.529ns 0.838ns } { 0.000ns 0.850ns 0.275ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "address_user\[0\] source 3.768 ns - Longest register " "Info: - Longest clock path from clock \"address_user\[0\]\" to source register is 3.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns address_user\[0\] 1 CLK PIN_A18 132 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_A18; Fanout = 132; CLK Node = 'address_user\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_user[0] } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.275 ns) 2.654 ns registerfile_8_by_8:rf\|and_gate:AND8\|o 2 COMB LCCOMB_X47_Y17_N30 16 " "Info: 2: + IC(1.529 ns) + CELL(0.275 ns) = 2.654 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf\|and_gate:AND8\|o'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { address_user[0] registerfile_8_by_8:rf|and_gate:AND8|o } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.275 ns) 3.768 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65 3 REG LCCOMB_X46_Y18_N28 1 " "Info: 3: + IC(0.839 ns) + CELL(0.275 ns) = 3.768 ns; Loc. = LCCOMB_X46_Y18_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 37.15 % ) " "Info: Total cell delay = 1.400 ns ( 37.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.368 ns ( 62.85 % ) " "Info: Total interconnect delay = 2.368 ns ( 62.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.768 ns" { address_user[0] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.768 ns" { address_user[0] {} address_user[0]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.529ns 0.839ns } { 0.000ns 0.850ns 0.275ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.763 ns" { address_user[0] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.763 ns" { address_user[0] {} address_user[0]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.529ns 0.838ns } { 0.000ns 0.850ns 0.275ns 0.271ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.768 ns" { address_user[0] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.768 ns" { address_user[0] {} address_user[0]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.529ns 0.839ns } { 0.000ns 0.850ns 0.275ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.985 ns + " "Info: + Micro setup delay of destination is 0.985 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.411 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.261ns } { 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.763 ns" { address_user[0] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.763 ns" { address_user[0] {} address_user[0]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.529ns 0.838ns } { 0.000ns 0.850ns 0.275ns 0.271ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.768 ns" { address_user[0] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.768 ns" { address_user[0] {} address_user[0]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.529ns 0.839ns } { 0.000ns 0.850ns 0.275ns 0.275ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 {} } {  } {  } "" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock_user register register registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65 registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64 420.17 MHz Internal " "Info: Clock \"clock_user\" Internal fmax is restricted to 420.17 MHz between source register \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65\" and destination register \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.411 ns + Longest register register " "Info: + Longest register to register delay is 0.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65 1 REG LCCOMB_X46_Y18_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y18_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 0.411 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64 2 REG LCCOMB_X46_Y18_N24 1 " "Info: 2: + IC(0.261 ns) + CELL(0.150 ns) = 0.411 ns; Loc. = LCCOMB_X46_Y18_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 36.50 % ) " "Info: Total cell delay = 0.150 ns ( 36.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.261 ns ( 63.50 % ) " "Info: Total interconnect delay = 0.261 ns ( 63.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.411 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.261ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_user destination 4.271 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_user\" to destination register is 4.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clock_user 1 CLK PIN_D13 37 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 37; CLK Node = 'clock_user'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_user } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.393 ns) 3.162 ns registerfile_8_by_8:rf\|and_gate:AND8\|o 2 COMB LCCOMB_X47_Y17_N30 16 " "Info: 2: + IC(1.790 ns) + CELL(0.393 ns) = 3.162 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf\|and_gate:AND8\|o'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.183 ns" { clock_user registerfile_8_by_8:rf|and_gate:AND8|o } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.271 ns) 4.271 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64 3 REG LCCOMB_X46_Y18_N24 1 " "Info: 3: + IC(0.838 ns) + CELL(0.271 ns) = 4.271 ns; Loc. = LCCOMB_X46_Y18_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 38.47 % ) " "Info: Total cell delay = 1.643 ns ( 38.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.628 ns ( 61.53 % ) " "Info: Total interconnect delay = 2.628 ns ( 61.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.271 ns" { clock_user registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.271 ns" { clock_user {} clock_user~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.790ns 0.838ns } { 0.000ns 0.979ns 0.393ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_user source 4.276 ns - Longest register " "Info: - Longest clock path from clock \"clock_user\" to source register is 4.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clock_user 1 CLK PIN_D13 37 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 37; CLK Node = 'clock_user'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_user } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.393 ns) 3.162 ns registerfile_8_by_8:rf\|and_gate:AND8\|o 2 COMB LCCOMB_X47_Y17_N30 16 " "Info: 2: + IC(1.790 ns) + CELL(0.393 ns) = 3.162 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf\|and_gate:AND8\|o'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.183 ns" { clock_user registerfile_8_by_8:rf|and_gate:AND8|o } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.275 ns) 4.276 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65 3 REG LCCOMB_X46_Y18_N28 1 " "Info: 3: + IC(0.839 ns) + CELL(0.275 ns) = 4.276 ns; Loc. = LCCOMB_X46_Y18_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.647 ns ( 38.52 % ) " "Info: Total cell delay = 1.647 ns ( 38.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.629 ns ( 61.48 % ) " "Info: Total interconnect delay = 2.629 ns ( 61.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.276 ns" { clock_user registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.276 ns" { clock_user {} clock_user~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.790ns 0.839ns } { 0.000ns 0.979ns 0.393ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.271 ns" { clock_user registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.271 ns" { clock_user {} clock_user~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.790ns 0.838ns } { 0.000ns 0.979ns 0.393ns 0.271ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.276 ns" { clock_user registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.276 ns" { clock_user {} clock_user~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.790ns 0.839ns } { 0.000ns 0.979ns 0.393ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.985 ns + " "Info: + Micro setup delay of destination is 0.985 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.411 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.261ns } { 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.271 ns" { clock_user registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.271 ns" { clock_user {} clock_user~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.790ns 0.838ns } { 0.000ns 0.979ns 0.393ns 0.271ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.276 ns" { clock_user registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.276 ns" { clock_user {} clock_user~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.790ns 0.839ns } { 0.000ns 0.979ns 0.393ns 0.275ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 {} } {  } {  } "" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "address_user\[1\] register register registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65 registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64 450.05 MHz Internal " "Info: Clock \"address_user\[1\]\" Internal fmax is restricted to 450.05 MHz between source register \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65\" and destination register \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.411 ns + Longest register register " "Info: + Longest register to register delay is 0.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65 1 REG LCCOMB_X46_Y18_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y18_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 0.411 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64 2 REG LCCOMB_X46_Y18_N24 1 " "Info: 2: + IC(0.261 ns) + CELL(0.150 ns) = 0.411 ns; Loc. = LCCOMB_X46_Y18_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 36.50 % ) " "Info: Total cell delay = 0.150 ns ( 36.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.261 ns ( 63.50 % ) " "Info: Total interconnect delay = 0.261 ns ( 63.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.411 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.261ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "address_user\[1\] destination 4.175 ns + Shortest register " "Info: + Shortest clock path from clock \"address_user\[1\]\" to destination register is 4.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns address_user\[1\] 1 CLK PIN_D17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D17; Fanout = 6; CLK Node = 'address_user\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_user[1] } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.816 ns) + CELL(0.410 ns) 3.066 ns registerfile_8_by_8:rf\|and_gate:AND8\|o 2 COMB LCCOMB_X47_Y17_N30 16 " "Info: 2: + IC(1.816 ns) + CELL(0.410 ns) = 3.066 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf\|and_gate:AND8\|o'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { address_user[1] registerfile_8_by_8:rf|and_gate:AND8|o } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.271 ns) 4.175 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64 3 REG LCCOMB_X46_Y18_N24 1 " "Info: 3: + IC(0.838 ns) + CELL(0.271 ns) = 4.175 ns; Loc. = LCCOMB_X46_Y18_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:slave\|q~64'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 36.43 % ) " "Info: Total cell delay = 1.521 ns ( 36.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.654 ns ( 63.57 % ) " "Info: Total interconnect delay = 2.654 ns ( 63.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.175 ns" { address_user[1] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.175 ns" { address_user[1] {} address_user[1]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.816ns 0.838ns } { 0.000ns 0.840ns 0.410ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "address_user\[1\] source 4.180 ns - Longest register " "Info: - Longest clock path from clock \"address_user\[1\]\" to source register is 4.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns address_user\[1\] 1 CLK PIN_D17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D17; Fanout = 6; CLK Node = 'address_user\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_user[1] } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.816 ns) + CELL(0.410 ns) 3.066 ns registerfile_8_by_8:rf\|and_gate:AND8\|o 2 COMB LCCOMB_X47_Y17_N30 16 " "Info: 2: + IC(1.816 ns) + CELL(0.410 ns) = 3.066 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf\|and_gate:AND8\|o'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { address_user[1] registerfile_8_by_8:rf|and_gate:AND8|o } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.275 ns) 4.180 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65 3 REG LCCOMB_X46_Y18_N28 1 " "Info: 3: + IC(0.839 ns) + CELL(0.275 ns) = 4.180 ns; Loc. = LCCOMB_X46_Y18_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r1\|master_slave:d_ff\|d_latch:master\|q~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 36.48 % ) " "Info: Total cell delay = 1.525 ns ( 36.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.655 ns ( 63.52 % ) " "Info: Total interconnect delay = 2.655 ns ( 63.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.180 ns" { address_user[1] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.180 ns" { address_user[1] {} address_user[1]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.816ns 0.839ns } { 0.000ns 0.840ns 0.410ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.175 ns" { address_user[1] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.175 ns" { address_user[1] {} address_user[1]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.816ns 0.838ns } { 0.000ns 0.840ns 0.410ns 0.271ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.180 ns" { address_user[1] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.180 ns" { address_user[1] {} address_user[1]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.816ns 0.839ns } { 0.000ns 0.840ns 0.410ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.985 ns + " "Info: + Micro setup delay of destination is 0.985 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.411 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.261ns } { 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.175 ns" { address_user[1] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.175 ns" { address_user[1] {} address_user[1]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.816ns 0.838ns } { 0.000ns 0.840ns 0.410ns 0.271ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.180 ns" { address_user[1] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.180 ns" { address_user[1] {} address_user[1]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.816ns 0.839ns } { 0.000ns 0.840ns 0.410ns 0.275ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 {} } {  } {  } "" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock_50_mhz 7 " "Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock \"clock_50_mhz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "adder:a\|cur_s.a adder:a\|next_s.b_2403 clock_50_mhz 3.122 ns " "Info: Found hold time violation between source  pin or register \"adder:a\|cur_s.a\" and destination pin or register \"adder:a\|next_s.b_2403\" for clock \"clock_50_mhz\" (Hold time is 3.122 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.695 ns + Largest " "Info: + Largest clock skew is 3.695 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50_mhz destination 6.379 ns + Longest register " "Info: + Longest clock path from clock \"clock_50_mhz\" to destination register is 6.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50_mhz 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock_50_mhz'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50_mhz } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.436 ns) + CELL(0.787 ns) 3.222 ns adder:a\|cur_s.h 2 REG LCFF_X45_Y18_N31 6 " "Info: 2: + IC(1.436 ns) + CELL(0.787 ns) = 3.222 ns; Loc. = LCFF_X45_Y18_N31; Fanout = 6; REG Node = 'adder:a\|cur_s.h'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.223 ns" { clock_50_mhz adder:a|cur_s.h } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.631 ns) + CELL(0.000 ns) 4.853 ns adder:a\|cur_s.h~clkctrl 3 COMB CLKCTRL_G4 7 " "Info: 3: + IC(1.631 ns) + CELL(0.000 ns) = 4.853 ns; Loc. = CLKCTRL_G4; Fanout = 7; COMB Node = 'adder:a\|cur_s.h~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { adder:a|cur_s.h adder:a|cur_s.h~clkctrl } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.150 ns) 6.379 ns adder:a\|next_s.b_2403 4 REG LCCOMB_X48_Y18_N6 1 " "Info: 4: + IC(1.376 ns) + CELL(0.150 ns) = 6.379 ns; Loc. = LCCOMB_X48_Y18_N6; Fanout = 1; REG Node = 'adder:a\|next_s.b_2403'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { adder:a|cur_s.h~clkctrl adder:a|next_s.b_2403 } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 30.35 % ) " "Info: Total cell delay = 1.936 ns ( 30.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.443 ns ( 69.65 % ) " "Info: Total interconnect delay = 4.443 ns ( 69.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.379 ns" { clock_50_mhz adder:a|cur_s.h adder:a|cur_s.h~clkctrl adder:a|next_s.b_2403 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.379 ns" { clock_50_mhz {} clock_50_mhz~combout {} adder:a|cur_s.h {} adder:a|cur_s.h~clkctrl {} adder:a|next_s.b_2403 {} } { 0.000ns 0.000ns 1.436ns 1.631ns 1.376ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50_mhz source 2.684 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50_mhz\" to source register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50_mhz 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock_50_mhz'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50_mhz } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock_50_mhz~clkctrl 2 COMB CLKCTRL_G3 60 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clock_50_mhz~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock_50_mhz clock_50_mhz~clkctrl } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns adder:a\|cur_s.a 3 REG LCFF_X48_Y18_N7 10 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X48_Y18_N7; Fanout = 10; REG Node = 'adder:a\|cur_s.a'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clock_50_mhz~clkctrl adder:a|cur_s.a } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clock_50_mhz clock_50_mhz~clkctrl adder:a|cur_s.a } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clock_50_mhz {} clock_50_mhz~combout {} clock_50_mhz~clkctrl {} adder:a|cur_s.a {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.379 ns" { clock_50_mhz adder:a|cur_s.h adder:a|cur_s.h~clkctrl adder:a|next_s.b_2403 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.379 ns" { clock_50_mhz {} clock_50_mhz~combout {} adder:a|cur_s.h {} adder:a|cur_s.h~clkctrl {} adder:a|next_s.b_2403 {} } { 0.000ns 0.000ns 1.436ns 1.631ns 1.376ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clock_50_mhz clock_50_mhz~clkctrl adder:a|cur_s.a } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clock_50_mhz {} clock_50_mhz~combout {} clock_50_mhz~clkctrl {} adder:a|cur_s.a {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.323 ns - Shortest register register " "Info: - Shortest register to register delay is 0.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns adder:a\|cur_s.a 1 REG LCFF_X48_Y18_N7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y18_N7; Fanout = 10; REG Node = 'adder:a\|cur_s.a'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { adder:a|cur_s.a } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns adder:a\|next_s.b_2403 2 REG LCCOMB_X48_Y18_N6 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X48_Y18_N6; Fanout = 1; REG Node = 'adder:a\|next_s.b_2403'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { adder:a|cur_s.a adder:a|next_s.b_2403 } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.323 ns ( 100.00 % ) " "Info: Total cell delay = 0.323 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { adder:a|cur_s.a adder:a|next_s.b_2403 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.323 ns" { adder:a|cur_s.a {} adder:a|next_s.b_2403 {} } { 0.000ns 0.000ns } { 0.000ns 0.323ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 19 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.379 ns" { clock_50_mhz adder:a|cur_s.h adder:a|cur_s.h~clkctrl adder:a|next_s.b_2403 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.379 ns" { clock_50_mhz {} clock_50_mhz~combout {} adder:a|cur_s.h {} adder:a|cur_s.h~clkctrl {} adder:a|next_s.b_2403 {} } { 0.000ns 0.000ns 1.436ns 1.631ns 1.376ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clock_50_mhz clock_50_mhz~clkctrl adder:a|cur_s.a } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clock_50_mhz {} clock_50_mhz~combout {} clock_50_mhz~clkctrl {} adder:a|cur_s.a {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { adder:a|cur_s.a adder:a|next_s.b_2403 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.323 ns" { adder:a|cur_s.a {} adder:a|next_s.b_2403 {} } { 0.000ns 0.000ns } { 0.000ns 0.323ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "address_user\[2\] 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"address_user\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 address_user\[2\] 60 ps " "Info: Found hold time violation between source  pin or register \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65\" and destination pin or register \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64\" for clock \"address_user\[2\]\" (Hold time is 60 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.459 ns + Largest " "Info: + Largest clock skew is 0.459 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "address_user\[2\] destination 3.380 ns + Longest register " "Info: + Longest clock path from clock \"address_user\[2\]\" to destination register is 3.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns address_user\[2\] 1 CLK PIN_B18 6 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B18; Fanout = 6; CLK Node = 'address_user\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_user[2] } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.150 ns) 2.513 ns registerfile_8_by_8:rf\|and_gate:AND8\|o 2 COMB LCCOMB_X47_Y17_N30 16 " "Info: 2: + IC(1.513 ns) + CELL(0.150 ns) = 2.513 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf\|and_gate:AND8\|o'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { address_user[2] registerfile_8_by_8:rf|and_gate:AND8|o } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.413 ns) 3.380 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 3 REG LCCOMB_X47_Y17_N24 1 " "Info: 3: + IC(0.454 ns) + CELL(0.413 ns) = 3.380 ns; Loc. = LCCOMB_X47_Y17_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.413 ns ( 41.80 % ) " "Info: Total cell delay = 1.413 ns ( 41.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.967 ns ( 58.20 % ) " "Info: Total interconnect delay = 1.967 ns ( 58.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.380 ns" { address_user[2] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.380 ns" { address_user[2] {} address_user[2]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.513ns 0.454ns } { 0.000ns 0.850ns 0.150ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "address_user\[2\] source 2.921 ns - Shortest register " "Info: - Shortest clock path from clock \"address_user\[2\]\" to source register is 2.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns address_user\[2\] 1 CLK PIN_B18 6 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B18; Fanout = 6; CLK Node = 'address_user\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_user[2] } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.150 ns) 2.513 ns registerfile_8_by_8:rf\|and_gate:AND8\|o 2 COMB LCCOMB_X47_Y17_N30 16 " "Info: 2: + IC(1.513 ns) + CELL(0.150 ns) = 2.513 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf\|and_gate:AND8\|o'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { address_user[2] registerfile_8_by_8:rf|and_gate:AND8|o } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 2.921 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 3 REG LCCOMB_X47_Y17_N28 1 " "Info: 3: + IC(0.258 ns) + CELL(0.150 ns) = 2.921 ns; Loc. = LCCOMB_X47_Y17_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.150 ns ( 39.37 % ) " "Info: Total cell delay = 1.150 ns ( 39.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.771 ns ( 60.63 % ) " "Info: Total interconnect delay = 1.771 ns ( 60.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.921 ns" { address_user[2] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.921 ns" { address_user[2] {} address_user[2]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.513ns 0.258ns } { 0.000ns 0.850ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.380 ns" { address_user[2] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.380 ns" { address_user[2] {} address_user[2]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.513ns 0.454ns } { 0.000ns 0.850ns 0.150ns 0.413ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.921 ns" { address_user[2] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.921 ns" { address_user[2] {} address_user[2]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.513ns 0.258ns } { 0.000ns 0.850ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.399 ns - Shortest register register " "Info: - Shortest register to register delay is 0.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 1 REG LCCOMB_X47_Y17_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X47_Y17_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 0.399 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 2 REG LCCOMB_X47_Y17_N24 1 " "Info: 2: + IC(0.249 ns) + CELL(0.150 ns) = 0.399 ns; Loc. = LCCOMB_X47_Y17_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 37.59 % ) " "Info: Total cell delay = 0.150 ns ( 37.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.249 ns ( 62.41 % ) " "Info: Total interconnect delay = 0.249 ns ( 62.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.399 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.249ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.380 ns" { address_user[2] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.380 ns" { address_user[2] {} address_user[2]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.513ns 0.454ns } { 0.000ns 0.850ns 0.150ns 0.413ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.921 ns" { address_user[2] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.921 ns" { address_user[2] {} address_user[2]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.513ns 0.258ns } { 0.000ns 0.850ns 0.150ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.399 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.249ns } { 0.000ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "address_user\[0\] 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"address_user\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 address_user\[0\] 60 ps " "Info: Found hold time violation between source  pin or register \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65\" and destination pin or register \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64\" for clock \"address_user\[0\]\" (Hold time is 60 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.459 ns + Largest " "Info: + Largest clock skew is 0.459 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "address_user\[0\] destination 3.521 ns + Longest register " "Info: + Longest clock path from clock \"address_user\[0\]\" to destination register is 3.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns address_user\[0\] 1 CLK PIN_A18 132 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_A18; Fanout = 132; CLK Node = 'address_user\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_user[0] } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.275 ns) 2.654 ns registerfile_8_by_8:rf\|and_gate:AND8\|o 2 COMB LCCOMB_X47_Y17_N30 16 " "Info: 2: + IC(1.529 ns) + CELL(0.275 ns) = 2.654 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf\|and_gate:AND8\|o'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { address_user[0] registerfile_8_by_8:rf|and_gate:AND8|o } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.413 ns) 3.521 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 3 REG LCCOMB_X47_Y17_N24 1 " "Info: 3: + IC(0.454 ns) + CELL(0.413 ns) = 3.521 ns; Loc. = LCCOMB_X47_Y17_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.538 ns ( 43.68 % ) " "Info: Total cell delay = 1.538 ns ( 43.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.983 ns ( 56.32 % ) " "Info: Total interconnect delay = 1.983 ns ( 56.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.521 ns" { address_user[0] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.521 ns" { address_user[0] {} address_user[0]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.529ns 0.454ns } { 0.000ns 0.850ns 0.275ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "address_user\[0\] source 3.062 ns - Shortest register " "Info: - Shortest clock path from clock \"address_user\[0\]\" to source register is 3.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns address_user\[0\] 1 CLK PIN_A18 132 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_A18; Fanout = 132; CLK Node = 'address_user\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_user[0] } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.275 ns) 2.654 ns registerfile_8_by_8:rf\|and_gate:AND8\|o 2 COMB LCCOMB_X47_Y17_N30 16 " "Info: 2: + IC(1.529 ns) + CELL(0.275 ns) = 2.654 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf\|and_gate:AND8\|o'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { address_user[0] registerfile_8_by_8:rf|and_gate:AND8|o } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 3.062 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 3 REG LCCOMB_X47_Y17_N28 1 " "Info: 3: + IC(0.258 ns) + CELL(0.150 ns) = 3.062 ns; Loc. = LCCOMB_X47_Y17_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.275 ns ( 41.64 % ) " "Info: Total cell delay = 1.275 ns ( 41.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.787 ns ( 58.36 % ) " "Info: Total interconnect delay = 1.787 ns ( 58.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.062 ns" { address_user[0] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.062 ns" { address_user[0] {} address_user[0]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.529ns 0.258ns } { 0.000ns 0.850ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.521 ns" { address_user[0] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.521 ns" { address_user[0] {} address_user[0]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.529ns 0.454ns } { 0.000ns 0.850ns 0.275ns 0.413ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.062 ns" { address_user[0] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.062 ns" { address_user[0] {} address_user[0]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.529ns 0.258ns } { 0.000ns 0.850ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.399 ns - Shortest register register " "Info: - Shortest register to register delay is 0.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 1 REG LCCOMB_X47_Y17_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X47_Y17_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 0.399 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 2 REG LCCOMB_X47_Y17_N24 1 " "Info: 2: + IC(0.249 ns) + CELL(0.150 ns) = 0.399 ns; Loc. = LCCOMB_X47_Y17_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 37.59 % ) " "Info: Total cell delay = 0.150 ns ( 37.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.249 ns ( 62.41 % ) " "Info: Total interconnect delay = 0.249 ns ( 62.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.399 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.249ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.521 ns" { address_user[0] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.521 ns" { address_user[0] {} address_user[0]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.529ns 0.454ns } { 0.000ns 0.850ns 0.275ns 0.413ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.062 ns" { address_user[0] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.062 ns" { address_user[0] {} address_user[0]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.529ns 0.258ns } { 0.000ns 0.850ns 0.275ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.399 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.249ns } { 0.000ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock_user 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"clock_user\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 clock_user 60 ps " "Info: Found hold time violation between source  pin or register \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65\" and destination pin or register \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64\" for clock \"clock_user\" (Hold time is 60 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.459 ns + Largest " "Info: + Largest clock skew is 0.459 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_user destination 4.029 ns + Longest register " "Info: + Longest clock path from clock \"clock_user\" to destination register is 4.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clock_user 1 CLK PIN_D13 37 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 37; CLK Node = 'clock_user'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_user } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.393 ns) 3.162 ns registerfile_8_by_8:rf\|and_gate:AND8\|o 2 COMB LCCOMB_X47_Y17_N30 16 " "Info: 2: + IC(1.790 ns) + CELL(0.393 ns) = 3.162 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf\|and_gate:AND8\|o'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.183 ns" { clock_user registerfile_8_by_8:rf|and_gate:AND8|o } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.413 ns) 4.029 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 3 REG LCCOMB_X47_Y17_N24 1 " "Info: 3: + IC(0.454 ns) + CELL(0.413 ns) = 4.029 ns; Loc. = LCCOMB_X47_Y17_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.785 ns ( 44.30 % ) " "Info: Total cell delay = 1.785 ns ( 44.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.244 ns ( 55.70 % ) " "Info: Total interconnect delay = 2.244 ns ( 55.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.029 ns" { clock_user registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.029 ns" { clock_user {} clock_user~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.790ns 0.454ns } { 0.000ns 0.979ns 0.393ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_user source 3.570 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_user\" to source register is 3.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clock_user 1 CLK PIN_D13 37 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 37; CLK Node = 'clock_user'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_user } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.393 ns) 3.162 ns registerfile_8_by_8:rf\|and_gate:AND8\|o 2 COMB LCCOMB_X47_Y17_N30 16 " "Info: 2: + IC(1.790 ns) + CELL(0.393 ns) = 3.162 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf\|and_gate:AND8\|o'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.183 ns" { clock_user registerfile_8_by_8:rf|and_gate:AND8|o } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 3.570 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 3 REG LCCOMB_X47_Y17_N28 1 " "Info: 3: + IC(0.258 ns) + CELL(0.150 ns) = 3.570 ns; Loc. = LCCOMB_X47_Y17_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 42.63 % ) " "Info: Total cell delay = 1.522 ns ( 42.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.048 ns ( 57.37 % ) " "Info: Total interconnect delay = 2.048 ns ( 57.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.570 ns" { clock_user registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.570 ns" { clock_user {} clock_user~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.790ns 0.258ns } { 0.000ns 0.979ns 0.393ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.029 ns" { clock_user registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.029 ns" { clock_user {} clock_user~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.790ns 0.454ns } { 0.000ns 0.979ns 0.393ns 0.413ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.570 ns" { clock_user registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.570 ns" { clock_user {} clock_user~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.790ns 0.258ns } { 0.000ns 0.979ns 0.393ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.399 ns - Shortest register register " "Info: - Shortest register to register delay is 0.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 1 REG LCCOMB_X47_Y17_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X47_Y17_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 0.399 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 2 REG LCCOMB_X47_Y17_N24 1 " "Info: 2: + IC(0.249 ns) + CELL(0.150 ns) = 0.399 ns; Loc. = LCCOMB_X47_Y17_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 37.59 % ) " "Info: Total cell delay = 0.150 ns ( 37.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.249 ns ( 62.41 % ) " "Info: Total interconnect delay = 0.249 ns ( 62.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.399 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.249ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.029 ns" { clock_user registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.029 ns" { clock_user {} clock_user~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.790ns 0.454ns } { 0.000ns 0.979ns 0.393ns 0.413ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.570 ns" { clock_user registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.570 ns" { clock_user {} clock_user~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.790ns 0.258ns } { 0.000ns 0.979ns 0.393ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.399 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.249ns } { 0.000ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "address_user\[1\] 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"address_user\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 address_user\[1\] 60 ps " "Info: Found hold time violation between source  pin or register \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65\" and destination pin or register \"registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64\" for clock \"address_user\[1\]\" (Hold time is 60 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.459 ns + Largest " "Info: + Largest clock skew is 0.459 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "address_user\[1\] destination 3.933 ns + Longest register " "Info: + Longest clock path from clock \"address_user\[1\]\" to destination register is 3.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns address_user\[1\] 1 CLK PIN_D17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D17; Fanout = 6; CLK Node = 'address_user\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_user[1] } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.816 ns) + CELL(0.410 ns) 3.066 ns registerfile_8_by_8:rf\|and_gate:AND8\|o 2 COMB LCCOMB_X47_Y17_N30 16 " "Info: 2: + IC(1.816 ns) + CELL(0.410 ns) = 3.066 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf\|and_gate:AND8\|o'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { address_user[1] registerfile_8_by_8:rf|and_gate:AND8|o } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.413 ns) 3.933 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 3 REG LCCOMB_X47_Y17_N24 1 " "Info: 3: + IC(0.454 ns) + CELL(0.413 ns) = 3.933 ns; Loc. = LCCOMB_X47_Y17_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.663 ns ( 42.28 % ) " "Info: Total cell delay = 1.663 ns ( 42.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.270 ns ( 57.72 % ) " "Info: Total interconnect delay = 2.270 ns ( 57.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.933 ns" { address_user[1] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.933 ns" { address_user[1] {} address_user[1]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.816ns 0.454ns } { 0.000ns 0.840ns 0.410ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "address_user\[1\] source 3.474 ns - Shortest register " "Info: - Shortest clock path from clock \"address_user\[1\]\" to source register is 3.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns address_user\[1\] 1 CLK PIN_D17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D17; Fanout = 6; CLK Node = 'address_user\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_user[1] } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.816 ns) + CELL(0.410 ns) 3.066 ns registerfile_8_by_8:rf\|and_gate:AND8\|o 2 COMB LCCOMB_X47_Y17_N30 16 " "Info: 2: + IC(1.816 ns) + CELL(0.410 ns) = 3.066 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf\|and_gate:AND8\|o'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { address_user[1] registerfile_8_by_8:rf|and_gate:AND8|o } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 3.474 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 3 REG LCCOMB_X47_Y17_N28 1 " "Info: 3: + IC(0.258 ns) + CELL(0.150 ns) = 3.474 ns; Loc. = LCCOMB_X47_Y17_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 40.30 % ) " "Info: Total cell delay = 1.400 ns ( 40.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.074 ns ( 59.70 % ) " "Info: Total interconnect delay = 2.074 ns ( 59.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.474 ns" { address_user[1] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.474 ns" { address_user[1] {} address_user[1]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.816ns 0.258ns } { 0.000ns 0.840ns 0.410ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.933 ns" { address_user[1] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.933 ns" { address_user[1] {} address_user[1]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.816ns 0.454ns } { 0.000ns 0.840ns 0.410ns 0.413ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.474 ns" { address_user[1] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.474 ns" { address_user[1] {} address_user[1]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.816ns 0.258ns } { 0.000ns 0.840ns 0.410ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.399 ns - Shortest register register " "Info: - Shortest register to register delay is 0.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65 1 REG LCCOMB_X47_Y17_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X47_Y17_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:master\|q~65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 0.399 ns registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64 2 REG LCCOMB_X47_Y17_N24 1 " "Info: 2: + IC(0.249 ns) + CELL(0.150 ns) = 0.399 ns; Loc. = LCCOMB_X47_Y17_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf\|reg:R8\|d_flip_flop_en:r7\|master_slave:d_ff\|d_latch:slave\|q~64'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 37.59 % ) " "Info: Total cell delay = 0.150 ns ( 37.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.249 ns ( 62.41 % ) " "Info: Total interconnect delay = 0.249 ns ( 62.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.399 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.249ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.933 ns" { address_user[1] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.933 ns" { address_user[1] {} address_user[1]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.000ns 1.816ns 0.454ns } { 0.000ns 0.840ns 0.410ns 0.413ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.474 ns" { address_user[1] registerfile_8_by_8:rf|and_gate:AND8|o registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.474 ns" { address_user[1] {} address_user[1]~combout {} registerfile_8_by_8:rf|and_gate:AND8|o {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} } { 0.000ns 0.000ns 1.816ns 0.258ns } { 0.000ns 0.840ns 0.410ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.399 ns" { registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 {} registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 {} } { 0.000ns 0.249ns } { 0.000ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "adder:a\|buf\[7\] address_user\[2\] clock_50_mhz 12.099 ns register " "Info: tsu for register \"adder:a\|buf\[7\]\" (data pin = \"address_user\[2\]\", clock pin = \"clock_50_mhz\") is 12.099 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.818 ns + Longest pin register " "Info: + Longest pin to register delay is 14.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns address_user\[2\] 1 CLK PIN_B18 6 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B18; Fanout = 6; CLK Node = 'address_user\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_user[2] } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.720 ns) + CELL(0.371 ns) 6.941 ns registerfile_8_by_8:rf\|and_gate:AND2\|o~24 2 COMB LCCOMB_X47_Y17_N20 64 " "Info: 2: + IC(5.720 ns) + CELL(0.371 ns) = 6.941 ns; Loc. = LCCOMB_X47_Y17_N20; Fanout = 64; COMB Node = 'registerfile_8_by_8:rf\|and_gate:AND2\|o~24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.091 ns" { address_user[2] registerfile_8_by_8:rf|and_gate:AND2|o~24 } "NODE_NAME" } } { "registerfile.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/registerfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.188 ns) 9.129 ns registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~57 3 COMB LOOP LCCOMB_X46_Y16_N22 3 " "Info: 3: + IC(0.000 ns) + CELL(2.188 ns) = 9.129 ns; Loc. = LCCOMB_X46_Y16_N22; Fanout = 3; COMB LOOP Node = 'registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~57'" { { "Info" "ITDB_PART_OF_SCC" "registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~57 LCCOMB_X46_Y16_N22 " "Info: Loc. = LCCOMB_X46_Y16_N22; Node \"registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~57 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~57 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { registerfile_8_by_8:rf|and_gate:AND2|o~24 registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~57 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.692 ns) 9.821 ns registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~56 4 COMB LOOP LCCOMB_X46_Y16_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.692 ns) = 9.821 ns; Loc. = LCCOMB_X46_Y16_N4; Fanout = 2; COMB LOOP Node = 'registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~56'" { { "Info" "ITDB_PART_OF_SCC" "registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~56 LCCOMB_X46_Y16_N4 " "Info: Loc. = LCCOMB_X46_Y16_N4; Node \"registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:slave\|q~56\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~56 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~57 LCCOMB_X46_Y16_N22 " "Info: Loc. = LCCOMB_X46_Y16_N22; Node \"registerfile_8_by_8:rf\|reg:R1\|d_flip_flop_en:r0\|master_slave:d_ff\|d_latch:master\|q~57\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~57 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~56 } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/d_latch.vhd" 6 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~57 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~57 registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~56 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.438 ns) 10.955 ns registerfile_8_by_8:rf\|multiplexer8:MUXA\|o\[0\]~442 5 COMB LCCOMB_X46_Y16_N20 1 " "Info: 5: + IC(0.696 ns) + CELL(0.438 ns) = 10.955 ns; Loc. = LCCOMB_X46_Y16_N20; Fanout = 1; COMB Node = 'registerfile_8_by_8:rf\|multiplexer8:MUXA\|o\[0\]~442'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.134 ns" { registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~56 registerfile_8_by_8:rf|multiplexer8:MUXA|o[0]~442 } "NODE_NAME" } } { "multiplexer8.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/multiplexer8.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 11.491 ns registerfile_8_by_8:rf\|multiplexer8:MUXA\|o\[0\]~443 6 COMB LCCOMB_X46_Y16_N14 1 " "Info: 6: + IC(0.261 ns) + CELL(0.275 ns) = 11.491 ns; Loc. = LCCOMB_X46_Y16_N14; Fanout = 1; COMB Node = 'registerfile_8_by_8:rf\|multiplexer8:MUXA\|o\[0\]~443'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { registerfile_8_by_8:rf|multiplexer8:MUXA|o[0]~442 registerfile_8_by_8:rf|multiplexer8:MUXA|o[0]~443 } "NODE_NAME" } } { "multiplexer8.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/multiplexer8.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.420 ns) 12.155 ns registerfile_8_by_8:rf\|multiplexer8:MUXA\|o\[0\]~444 7 COMB LCCOMB_X46_Y16_N8 3 " "Info: 7: + IC(0.244 ns) + CELL(0.420 ns) = 12.155 ns; Loc. = LCCOMB_X46_Y16_N8; Fanout = 3; COMB Node = 'registerfile_8_by_8:rf\|multiplexer8:MUXA\|o\[0\]~444'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { registerfile_8_by_8:rf|multiplexer8:MUXA|o[0]~443 registerfile_8_by_8:rf|multiplexer8:MUXA|o[0]~444 } "NODE_NAME" } } { "multiplexer8.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/multiplexer8.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.414 ns) 13.810 ns adder:a\|buf\[0\]~130 8 COMB LCCOMB_X53_Y19_N2 2 " "Info: 8: + IC(1.241 ns) + CELL(0.414 ns) = 13.810 ns; Loc. = LCCOMB_X53_Y19_N2; Fanout = 2; COMB Node = 'adder:a\|buf\[0\]~130'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { registerfile_8_by_8:rf|multiplexer8:MUXA|o[0]~444 adder:a|buf[0]~130 } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.881 ns adder:a\|buf\[1\]~132 9 COMB LCCOMB_X53_Y19_N4 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 13.881 ns; Loc. = LCCOMB_X53_Y19_N4; Fanout = 2; COMB Node = 'adder:a\|buf\[1\]~132'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { adder:a|buf[0]~130 adder:a|buf[1]~132 } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.952 ns adder:a\|buf\[2\]~134 10 COMB LCCOMB_X53_Y19_N6 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 13.952 ns; Loc. = LCCOMB_X53_Y19_N6; Fanout = 2; COMB Node = 'adder:a\|buf\[2\]~134'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { adder:a|buf[1]~132 adder:a|buf[2]~134 } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.023 ns adder:a\|buf\[3\]~136 11 COMB LCCOMB_X53_Y19_N8 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 14.023 ns; Loc. = LCCOMB_X53_Y19_N8; Fanout = 2; COMB Node = 'adder:a\|buf\[3\]~136'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { adder:a|buf[2]~134 adder:a|buf[3]~136 } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.094 ns adder:a\|buf\[4\]~138 12 COMB LCCOMB_X53_Y19_N10 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 14.094 ns; Loc. = LCCOMB_X53_Y19_N10; Fanout = 2; COMB Node = 'adder:a\|buf\[4\]~138'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { adder:a|buf[3]~136 adder:a|buf[4]~138 } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.165 ns adder:a\|buf\[5\]~140 13 COMB LCCOMB_X53_Y19_N12 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 14.165 ns; Loc. = LCCOMB_X53_Y19_N12; Fanout = 2; COMB Node = 'adder:a\|buf\[5\]~140'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { adder:a|buf[4]~138 adder:a|buf[5]~140 } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 14.324 ns adder:a\|buf\[6\]~142 14 COMB LCCOMB_X53_Y19_N14 1 " "Info: 14: + IC(0.000 ns) + CELL(0.159 ns) = 14.324 ns; Loc. = LCCOMB_X53_Y19_N14; Fanout = 1; COMB Node = 'adder:a\|buf\[6\]~142'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { adder:a|buf[5]~140 adder:a|buf[6]~142 } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 14.734 ns adder:a\|buf\[7\]~143 15 COMB LCCOMB_X53_Y19_N16 1 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 14.734 ns; Loc. = LCCOMB_X53_Y19_N16; Fanout = 1; COMB Node = 'adder:a\|buf\[7\]~143'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { adder:a|buf[6]~142 adder:a|buf[7]~143 } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 14.818 ns adder:a\|buf\[7\] 16 REG LCFF_X53_Y19_N17 12 " "Info: 16: + IC(0.000 ns) + CELL(0.084 ns) = 14.818 ns; Loc. = LCFF_X53_Y19_N17; Fanout = 12; REG Node = 'adder:a\|buf\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { adder:a|buf[7]~143 adder:a|buf[7] } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.656 ns ( 44.92 % ) " "Info: Total cell delay = 6.656 ns ( 44.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.162 ns ( 55.08 % ) " "Info: Total interconnect delay = 8.162 ns ( 55.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "14.818 ns" { address_user[2] registerfile_8_by_8:rf|and_gate:AND2|o~24 registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~57 registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~56 registerfile_8_by_8:rf|multiplexer8:MUXA|o[0]~442 registerfile_8_by_8:rf|multiplexer8:MUXA|o[0]~443 registerfile_8_by_8:rf|multiplexer8:MUXA|o[0]~444 adder:a|buf[0]~130 adder:a|buf[1]~132 adder:a|buf[2]~134 adder:a|buf[3]~136 adder:a|buf[4]~138 adder:a|buf[5]~140 adder:a|buf[6]~142 adder:a|buf[7]~143 adder:a|buf[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "14.818 ns" { address_user[2] {} address_user[2]~combout {} registerfile_8_by_8:rf|and_gate:AND2|o~24 {} registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~57 {} registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~56 {} registerfile_8_by_8:rf|multiplexer8:MUXA|o[0]~442 {} registerfile_8_by_8:rf|multiplexer8:MUXA|o[0]~443 {} registerfile_8_by_8:rf|multiplexer8:MUXA|o[0]~444 {} adder:a|buf[0]~130 {} adder:a|buf[1]~132 {} adder:a|buf[2]~134 {} adder:a|buf[3]~136 {} adder:a|buf[4]~138 {} adder:a|buf[5]~140 {} adder:a|buf[6]~142 {} adder:a|buf[7]~143 {} adder:a|buf[7] {} } { 0.000ns 0.000ns 5.720ns 0.000ns 0.000ns 0.696ns 0.261ns 0.244ns 1.241ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.850ns 0.371ns 2.188ns 0.692ns 0.438ns 0.275ns 0.420ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50_mhz destination 2.683 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50_mhz\" to destination register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50_mhz 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock_50_mhz'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50_mhz } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock_50_mhz~clkctrl 2 COMB CLKCTRL_G3 60 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clock_50_mhz~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock_50_mhz clock_50_mhz~clkctrl } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns adder:a\|buf\[7\] 3 REG LCFF_X53_Y19_N17 12 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X53_Y19_N17; Fanout = 12; REG Node = 'adder:a\|buf\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clock_50_mhz~clkctrl adder:a|buf[7] } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clock_50_mhz clock_50_mhz~clkctrl adder:a|buf[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clock_50_mhz {} clock_50_mhz~combout {} clock_50_mhz~clkctrl {} adder:a|buf[7] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "14.818 ns" { address_user[2] registerfile_8_by_8:rf|and_gate:AND2|o~24 registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~57 registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~56 registerfile_8_by_8:rf|multiplexer8:MUXA|o[0]~442 registerfile_8_by_8:rf|multiplexer8:MUXA|o[0]~443 registerfile_8_by_8:rf|multiplexer8:MUXA|o[0]~444 adder:a|buf[0]~130 adder:a|buf[1]~132 adder:a|buf[2]~134 adder:a|buf[3]~136 adder:a|buf[4]~138 adder:a|buf[5]~140 adder:a|buf[6]~142 adder:a|buf[7]~143 adder:a|buf[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "14.818 ns" { address_user[2] {} address_user[2]~combout {} registerfile_8_by_8:rf|and_gate:AND2|o~24 {} registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~57 {} registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~56 {} registerfile_8_by_8:rf|multiplexer8:MUXA|o[0]~442 {} registerfile_8_by_8:rf|multiplexer8:MUXA|o[0]~443 {} registerfile_8_by_8:rf|multiplexer8:MUXA|o[0]~444 {} adder:a|buf[0]~130 {} adder:a|buf[1]~132 {} adder:a|buf[2]~134 {} adder:a|buf[3]~136 {} adder:a|buf[4]~138 {} adder:a|buf[5]~140 {} adder:a|buf[6]~142 {} adder:a|buf[7]~143 {} adder:a|buf[7] {} } { 0.000ns 0.000ns 5.720ns 0.000ns 0.000ns 0.696ns 0.261ns 0.244ns 1.241ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.850ns 0.371ns 2.188ns 0.692ns 0.438ns 0.275ns 0.420ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clock_50_mhz clock_50_mhz~clkctrl adder:a|buf[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clock_50_mhz {} clock_50_mhz~combout {} clock_50_mhz~clkctrl {} adder:a|buf[7] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock_50_mhz sev_seg_output_2\[2\] adder:a\|output\[6\] 7.702 ns register " "Info: tco from clock \"clock_50_mhz\" to destination pin \"sev_seg_output_2\[2\]\" through register \"adder:a\|output\[6\]\" is 7.702 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50_mhz source 2.684 ns + Longest register " "Info: + Longest clock path from clock \"clock_50_mhz\" to source register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50_mhz 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock_50_mhz'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50_mhz } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock_50_mhz~clkctrl 2 COMB CLKCTRL_G3 60 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clock_50_mhz~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock_50_mhz clock_50_mhz~clkctrl } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns adder:a\|output\[6\] 3 REG LCFF_X56_Y20_N13 1 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X56_Y20_N13; Fanout = 1; REG Node = 'adder:a\|output\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clock_50_mhz~clkctrl adder:a|output[6] } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clock_50_mhz clock_50_mhz~clkctrl adder:a|output[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clock_50_mhz {} clock_50_mhz~combout {} clock_50_mhz~clkctrl {} adder:a|output[6] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.768 ns + Longest register pin " "Info: + Longest register to pin delay is 4.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns adder:a\|output\[6\] 1 REG LCFF_X56_Y20_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y20_N13; Fanout = 1; REG Node = 'adder:a\|output\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { adder:a|output[6] } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.960 ns) + CELL(2.808 ns) 4.768 ns sev_seg_output_2\[2\] 2 PIN PIN_AE21 0 " "Info: 2: + IC(1.960 ns) + CELL(2.808 ns) = 4.768 ns; Loc. = PIN_AE21; Fanout = 0; PIN Node = 'sev_seg_output_2\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.768 ns" { adder:a|output[6] sev_seg_output_2[2] } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 58.89 % ) " "Info: Total cell delay = 2.808 ns ( 58.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.960 ns ( 41.11 % ) " "Info: Total interconnect delay = 1.960 ns ( 41.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.768 ns" { adder:a|output[6] sev_seg_output_2[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.768 ns" { adder:a|output[6] {} sev_seg_output_2[2] {} } { 0.000ns 1.960ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clock_50_mhz clock_50_mhz~clkctrl adder:a|output[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clock_50_mhz {} clock_50_mhz~combout {} clock_50_mhz~clkctrl {} adder:a|output[6] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.768 ns" { adder:a|output[6] sev_seg_output_2[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.768 ns" { adder:a|output[6] {} sev_seg_output_2[2] {} } { 0.000ns 1.960ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "adder:a\|cur_s.h en clock_50_mhz -0.038 ns register " "Info: th for register \"adder:a\|cur_s.h\" (data pin = \"en\", clock pin = \"clock_50_mhz\") is -0.038 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50_mhz destination 2.972 ns + Longest register " "Info: + Longest clock path from clock \"clock_50_mhz\" to destination register is 2.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50_mhz 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock_50_mhz'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50_mhz } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.436 ns) + CELL(0.537 ns) 2.972 ns adder:a\|cur_s.h 2 REG LCFF_X45_Y18_N31 6 " "Info: 2: + IC(1.436 ns) + CELL(0.537 ns) = 2.972 ns; Loc. = LCFF_X45_Y18_N31; Fanout = 6; REG Node = 'adder:a\|cur_s.h'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { clock_50_mhz adder:a|cur_s.h } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 51.68 % ) " "Info: Total cell delay = 1.536 ns ( 51.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.436 ns ( 48.32 % ) " "Info: Total interconnect delay = 1.436 ns ( 48.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.972 ns" { clock_50_mhz adder:a|cur_s.h } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.972 ns" { clock_50_mhz {} clock_50_mhz~combout {} adder:a|cur_s.h {} } { 0.000ns 0.000ns 1.436ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.276 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns en 1 PIN PIN_C13 13 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 13; PIN Node = 'en'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "fast_adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/fast_adder.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.063 ns) + CELL(0.150 ns) 3.192 ns adder:a\|cur_s~100 2 COMB LCCOMB_X45_Y18_N30 1 " "Info: 2: + IC(2.063 ns) + CELL(0.150 ns) = 3.192 ns; Loc. = LCCOMB_X45_Y18_N30; Fanout = 1; COMB Node = 'adder:a\|cur_s~100'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.213 ns" { en adder:a|cur_s~100 } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.276 ns adder:a\|cur_s.h 3 REG LCFF_X45_Y18_N31 6 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.276 ns; Loc. = LCFF_X45_Y18_N31; Fanout = 6; REG Node = 'adder:a\|cur_s.h'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { adder:a|cur_s~100 adder:a|cur_s.h } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/prototype/Desktop/CompOrg/lab4/fast_adder/adder.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.213 ns ( 37.03 % ) " "Info: Total cell delay = 1.213 ns ( 37.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.063 ns ( 62.97 % ) " "Info: Total interconnect delay = 2.063 ns ( 62.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.276 ns" { en adder:a|cur_s~100 adder:a|cur_s.h } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.276 ns" { en {} en~combout {} adder:a|cur_s~100 {} adder:a|cur_s.h {} } { 0.000ns 0.000ns 2.063ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.972 ns" { clock_50_mhz adder:a|cur_s.h } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.972 ns" { clock_50_mhz {} clock_50_mhz~combout {} adder:a|cur_s.h {} } { 0.000ns 0.000ns 1.436ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.276 ns" { en adder:a|cur_s~100 adder:a|cur_s.h } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.276 ns" { en {} en~combout {} adder:a|cur_s~100 {} adder:a|cur_s.h {} } { 0.000ns 0.000ns 2.063ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 239 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 239 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 11 13:57:56 2011 " "Info: Processing ended: Tue Oct 11 13:57:56 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
