Classic Timing Analyzer report for projetoHardware
Mon May 08 22:02:56 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                    ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                        ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 37.183 ns                        ; unidadeControle:unidadeControle|state.Reset ; WriteDataReg[26]            ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 33.18 MHz ( period = 30.136 ns ) ; unidadeControle:unidadeControle|state.Reset ; Banco_reg:BancoReg|Reg1[13] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                             ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                 ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 33.18 MHz ( period = 30.136 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg1[13]  ; clock      ; clock    ; None                        ; None                      ; 29.934 ns               ;
; N/A                                     ; 33.19 MHz ( period = 30.134 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg5[13]  ; clock      ; clock    ; None                        ; None                      ; 29.932 ns               ;
; N/A                                     ; 33.23 MHz ( period = 30.093 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg14[7]  ; clock      ; clock    ; None                        ; None                      ; 29.829 ns               ;
; N/A                                     ; 33.23 MHz ( period = 30.091 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg6[7]   ; clock      ; clock    ; None                        ; None                      ; 29.827 ns               ;
; N/A                                     ; 33.24 MHz ( period = 30.084 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg6[13]  ; clock      ; clock    ; None                        ; None                      ; 29.820 ns               ;
; N/A                                     ; 33.25 MHz ( period = 30.079 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg14[13] ; clock      ; clock    ; None                        ; None                      ; 29.815 ns               ;
; N/A                                     ; 33.29 MHz ( period = 30.035 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg29[7]  ; clock      ; clock    ; None                        ; None                      ; 29.800 ns               ;
; N/A                                     ; 33.30 MHz ( period = 30.032 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg31[7]  ; clock      ; clock    ; None                        ; None                      ; 29.797 ns               ;
; N/A                                     ; 33.30 MHz ( period = 30.030 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg11[7]  ; clock      ; clock    ; None                        ; None                      ; 29.817 ns               ;
; N/A                                     ; 33.30 MHz ( period = 30.028 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg9[7]   ; clock      ; clock    ; None                        ; None                      ; 29.815 ns               ;
; N/A                                     ; 33.31 MHz ( period = 30.024 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg4[7]   ; clock      ; clock    ; None                        ; None                      ; 29.816 ns               ;
; N/A                                     ; 33.31 MHz ( period = 30.023 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg28[7]  ; clock      ; clock    ; None                        ; None                      ; 29.815 ns               ;
; N/A                                     ; 33.31 MHz ( period = 30.022 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg13[7]  ; clock      ; clock    ; None                        ; None                      ; 29.811 ns               ;
; N/A                                     ; 33.31 MHz ( period = 30.018 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg15[7]  ; clock      ; clock    ; None                        ; None                      ; 29.807 ns               ;
; N/A                                     ; 33.34 MHz ( period = 29.996 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg1[13]  ; clock      ; clock    ; None                        ; None                      ; 29.794 ns               ;
; N/A                                     ; 33.34 MHz ( period = 29.994 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg5[13]  ; clock      ; clock    ; None                        ; None                      ; 29.792 ns               ;
; N/A                                     ; 33.35 MHz ( period = 29.989 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg20[7]  ; clock      ; clock    ; None                        ; None                      ; 29.774 ns               ;
; N/A                                     ; 33.35 MHz ( period = 29.985 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg12[7]  ; clock      ; clock    ; None                        ; None                      ; 29.770 ns               ;
; N/A                                     ; 33.36 MHz ( period = 29.978 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg30[13] ; clock      ; clock    ; None                        ; None                      ; 29.757 ns               ;
; N/A                                     ; 33.36 MHz ( period = 29.978 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg22[13] ; clock      ; clock    ; None                        ; None                      ; 29.757 ns               ;
; N/A                                     ; 33.36 MHz ( period = 29.974 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg24[13] ; clock      ; clock    ; None                        ; None                      ; 29.758 ns               ;
; N/A                                     ; 33.37 MHz ( period = 29.970 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg22[7]  ; clock      ; clock    ; None                        ; None                      ; 29.749 ns               ;
; N/A                                     ; 33.37 MHz ( period = 29.967 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg30[7]  ; clock      ; clock    ; None                        ; None                      ; 29.746 ns               ;
; N/A                                     ; 33.39 MHz ( period = 29.953 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg14[7]  ; clock      ; clock    ; None                        ; None                      ; 29.689 ns               ;
; N/A                                     ; 33.39 MHz ( period = 29.951 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg6[7]   ; clock      ; clock    ; None                        ; None                      ; 29.687 ns               ;
; N/A                                     ; 33.39 MHz ( period = 29.950 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg1[13]  ; clock      ; clock    ; None                        ; None                      ; 29.748 ns               ;
; N/A                                     ; 33.39 MHz ( period = 29.948 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg5[13]  ; clock      ; clock    ; None                        ; None                      ; 29.746 ns               ;
; N/A                                     ; 33.40 MHz ( period = 29.944 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg6[13]  ; clock      ; clock    ; None                        ; None                      ; 29.680 ns               ;
; N/A                                     ; 33.40 MHz ( period = 29.939 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg14[13] ; clock      ; clock    ; None                        ; None                      ; 29.675 ns               ;
; N/A                                     ; 33.44 MHz ( period = 29.907 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg14[7]  ; clock      ; clock    ; None                        ; None                      ; 29.643 ns               ;
; N/A                                     ; 33.44 MHz ( period = 29.905 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg6[7]   ; clock      ; clock    ; None                        ; None                      ; 29.641 ns               ;
; N/A                                     ; 33.45 MHz ( period = 29.898 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg6[13]  ; clock      ; clock    ; None                        ; None                      ; 29.634 ns               ;
; N/A                                     ; 33.45 MHz ( period = 29.895 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg29[7]  ; clock      ; clock    ; None                        ; None                      ; 29.660 ns               ;
; N/A                                     ; 33.45 MHz ( period = 29.893 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg14[13] ; clock      ; clock    ; None                        ; None                      ; 29.629 ns               ;
; N/A                                     ; 33.45 MHz ( period = 29.892 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg31[7]  ; clock      ; clock    ; None                        ; None                      ; 29.657 ns               ;
; N/A                                     ; 33.46 MHz ( period = 29.890 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg11[7]  ; clock      ; clock    ; None                        ; None                      ; 29.677 ns               ;
; N/A                                     ; 33.46 MHz ( period = 29.888 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg9[7]   ; clock      ; clock    ; None                        ; None                      ; 29.675 ns               ;
; N/A                                     ; 33.46 MHz ( period = 29.885 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg1[13]  ; clock      ; clock    ; None                        ; None                      ; 29.683 ns               ;
; N/A                                     ; 33.46 MHz ( period = 29.884 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg4[7]   ; clock      ; clock    ; None                        ; None                      ; 29.676 ns               ;
; N/A                                     ; 33.46 MHz ( period = 29.883 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg28[7]  ; clock      ; clock    ; None                        ; None                      ; 29.675 ns               ;
; N/A                                     ; 33.46 MHz ( period = 29.883 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg5[13]  ; clock      ; clock    ; None                        ; None                      ; 29.681 ns               ;
; N/A                                     ; 33.46 MHz ( period = 29.882 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg13[7]  ; clock      ; clock    ; None                        ; None                      ; 29.671 ns               ;
; N/A                                     ; 33.47 MHz ( period = 29.881 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg1[13]  ; clock      ; clock    ; None                        ; None                      ; 29.679 ns               ;
; N/A                                     ; 33.47 MHz ( period = 29.879 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg5[13]  ; clock      ; clock    ; None                        ; None                      ; 29.677 ns               ;
; N/A                                     ; 33.47 MHz ( period = 29.878 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg15[7]  ; clock      ; clock    ; None                        ; None                      ; 29.667 ns               ;
; N/A                                     ; 33.50 MHz ( period = 29.850 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg1[13]  ; clock      ; clock    ; None                        ; None                      ; 29.648 ns               ;
; N/A                                     ; 33.50 MHz ( period = 29.849 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg29[7]  ; clock      ; clock    ; None                        ; None                      ; 29.614 ns               ;
; N/A                                     ; 33.50 MHz ( period = 29.849 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg20[7]  ; clock      ; clock    ; None                        ; None                      ; 29.634 ns               ;
; N/A                                     ; 33.50 MHz ( period = 29.848 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg5[13]  ; clock      ; clock    ; None                        ; None                      ; 29.646 ns               ;
; N/A                                     ; 33.51 MHz ( period = 29.846 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg31[7]  ; clock      ; clock    ; None                        ; None                      ; 29.611 ns               ;
; N/A                                     ; 33.51 MHz ( period = 29.845 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg12[7]  ; clock      ; clock    ; None                        ; None                      ; 29.630 ns               ;
; N/A                                     ; 33.51 MHz ( period = 29.844 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg11[7]  ; clock      ; clock    ; None                        ; None                      ; 29.631 ns               ;
; N/A                                     ; 33.51 MHz ( period = 29.842 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg14[7]  ; clock      ; clock    ; None                        ; None                      ; 29.578 ns               ;
; N/A                                     ; 33.51 MHz ( period = 29.842 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg9[7]   ; clock      ; clock    ; None                        ; None                      ; 29.629 ns               ;
; N/A                                     ; 33.51 MHz ( period = 29.840 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg6[7]   ; clock      ; clock    ; None                        ; None                      ; 29.576 ns               ;
; N/A                                     ; 33.51 MHz ( period = 29.838 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg14[7]  ; clock      ; clock    ; None                        ; None                      ; 29.574 ns               ;
; N/A                                     ; 33.51 MHz ( period = 29.838 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg4[7]   ; clock      ; clock    ; None                        ; None                      ; 29.630 ns               ;
; N/A                                     ; 33.51 MHz ( period = 29.838 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg30[13] ; clock      ; clock    ; None                        ; None                      ; 29.617 ns               ;
; N/A                                     ; 33.51 MHz ( period = 29.838 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg22[13] ; clock      ; clock    ; None                        ; None                      ; 29.617 ns               ;
; N/A                                     ; 33.51 MHz ( period = 29.838 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg1[13]  ; clock      ; clock    ; None                        ; None                      ; 29.636 ns               ;
; N/A                                     ; 33.52 MHz ( period = 29.837 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg28[7]  ; clock      ; clock    ; None                        ; None                      ; 29.629 ns               ;
; N/A                                     ; 33.52 MHz ( period = 29.836 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg6[7]   ; clock      ; clock    ; None                        ; None                      ; 29.572 ns               ;
; N/A                                     ; 33.52 MHz ( period = 29.836 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg13[7]  ; clock      ; clock    ; None                        ; None                      ; 29.625 ns               ;
; N/A                                     ; 33.52 MHz ( period = 29.836 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg5[13]  ; clock      ; clock    ; None                        ; None                      ; 29.634 ns               ;
; N/A                                     ; 33.52 MHz ( period = 29.834 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg24[13] ; clock      ; clock    ; None                        ; None                      ; 29.618 ns               ;
; N/A                                     ; 33.52 MHz ( period = 29.833 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg6[13]  ; clock      ; clock    ; None                        ; None                      ; 29.569 ns               ;
; N/A                                     ; 33.52 MHz ( period = 29.832 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg15[7]  ; clock      ; clock    ; None                        ; None                      ; 29.621 ns               ;
; N/A                                     ; 33.52 MHz ( period = 29.830 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg22[7]  ; clock      ; clock    ; None                        ; None                      ; 29.609 ns               ;
; N/A                                     ; 33.52 MHz ( period = 29.829 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg6[13]  ; clock      ; clock    ; None                        ; None                      ; 29.565 ns               ;
; N/A                                     ; 33.52 MHz ( period = 29.829 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg1[13]  ; clock      ; clock    ; None                        ; None                      ; 29.627 ns               ;
; N/A                                     ; 33.53 MHz ( period = 29.828 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg14[13] ; clock      ; clock    ; None                        ; None                      ; 29.564 ns               ;
; N/A                                     ; 33.53 MHz ( period = 29.827 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg30[7]  ; clock      ; clock    ; None                        ; None                      ; 29.606 ns               ;
; N/A                                     ; 33.53 MHz ( period = 29.827 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg5[13]  ; clock      ; clock    ; None                        ; None                      ; 29.625 ns               ;
; N/A                                     ; 33.53 MHz ( period = 29.824 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg14[13] ; clock      ; clock    ; None                        ; None                      ; 29.560 ns               ;
; N/A                                     ; 33.55 MHz ( period = 29.807 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg14[7]  ; clock      ; clock    ; None                        ; None                      ; 29.543 ns               ;
; N/A                                     ; 33.55 MHz ( period = 29.805 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg6[7]   ; clock      ; clock    ; None                        ; None                      ; 29.541 ns               ;
; N/A                                     ; 33.55 MHz ( period = 29.803 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg20[7]  ; clock      ; clock    ; None                        ; None                      ; 29.588 ns               ;
; N/A                                     ; 33.56 MHz ( period = 29.799 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg12[7]  ; clock      ; clock    ; None                        ; None                      ; 29.584 ns               ;
; N/A                                     ; 33.56 MHz ( period = 29.799 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg1[7]   ; clock      ; clock    ; None                        ; None                      ; 29.580 ns               ;
; N/A                                     ; 33.56 MHz ( period = 29.798 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg3[7]   ; clock      ; clock    ; None                        ; None                      ; 29.588 ns               ;
; N/A                                     ; 33.56 MHz ( period = 29.798 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg6[13]  ; clock      ; clock    ; None                        ; None                      ; 29.534 ns               ;
; N/A                                     ; 33.56 MHz ( period = 29.795 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg14[7]  ; clock      ; clock    ; None                        ; None                      ; 29.531 ns               ;
; N/A                                     ; 33.56 MHz ( period = 29.795 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg5[7]   ; clock      ; clock    ; None                        ; None                      ; 29.576 ns               ;
; N/A                                     ; 33.56 MHz ( period = 29.794 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg7[7]   ; clock      ; clock    ; None                        ; None                      ; 29.584 ns               ;
; N/A                                     ; 33.56 MHz ( period = 29.793 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg6[7]   ; clock      ; clock    ; None                        ; None                      ; 29.529 ns               ;
; N/A                                     ; 33.56 MHz ( period = 29.793 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg14[13] ; clock      ; clock    ; None                        ; None                      ; 29.529 ns               ;
; N/A                                     ; 33.56 MHz ( period = 29.793 ns )                    ; unidadeControle:unidadeControle|state.LW_step2       ; Banco_reg:BancoReg|Reg1[13]  ; clock      ; clock    ; None                        ; None                      ; 29.591 ns               ;
; N/A                                     ; 33.57 MHz ( period = 29.792 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg30[13] ; clock      ; clock    ; None                        ; None                      ; 29.571 ns               ;
; N/A                                     ; 33.57 MHz ( period = 29.792 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg22[13] ; clock      ; clock    ; None                        ; None                      ; 29.571 ns               ;
; N/A                                     ; 33.57 MHz ( period = 29.791 ns )                    ; unidadeControle:unidadeControle|state.LW_step2       ; Banco_reg:BancoReg|Reg5[13]  ; clock      ; clock    ; None                        ; None                      ; 29.589 ns               ;
; N/A                                     ; 33.57 MHz ( period = 29.788 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg24[13] ; clock      ; clock    ; None                        ; None                      ; 29.572 ns               ;
; N/A                                     ; 33.57 MHz ( period = 29.786 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg14[7]  ; clock      ; clock    ; None                        ; None                      ; 29.522 ns               ;
; N/A                                     ; 33.57 MHz ( period = 29.786 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg6[13]  ; clock      ; clock    ; None                        ; None                      ; 29.522 ns               ;
; N/A                                     ; 33.58 MHz ( period = 29.784 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg29[7]  ; clock      ; clock    ; None                        ; None                      ; 29.549 ns               ;
; N/A                                     ; 33.58 MHz ( period = 29.784 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg6[7]   ; clock      ; clock    ; None                        ; None                      ; 29.520 ns               ;
; N/A                                     ; 33.58 MHz ( period = 29.784 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg22[7]  ; clock      ; clock    ; None                        ; None                      ; 29.563 ns               ;
; N/A                                     ; 33.58 MHz ( period = 29.781 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg31[7]  ; clock      ; clock    ; None                        ; None                      ; 29.546 ns               ;
; N/A                                     ; 33.58 MHz ( period = 29.781 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg30[7]  ; clock      ; clock    ; None                        ; None                      ; 29.560 ns               ;
; N/A                                     ; 33.58 MHz ( period = 29.781 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg14[13] ; clock      ; clock    ; None                        ; None                      ; 29.517 ns               ;
; N/A                                     ; 33.58 MHz ( period = 29.780 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg29[7]  ; clock      ; clock    ; None                        ; None                      ; 29.545 ns               ;
; N/A                                     ; 33.58 MHz ( period = 29.779 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg11[7]  ; clock      ; clock    ; None                        ; None                      ; 29.566 ns               ;
; N/A                                     ; 33.58 MHz ( period = 29.777 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg31[7]  ; clock      ; clock    ; None                        ; None                      ; 29.542 ns               ;
; N/A                                     ; 33.58 MHz ( period = 29.777 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg9[7]   ; clock      ; clock    ; None                        ; None                      ; 29.564 ns               ;
; N/A                                     ; 33.58 MHz ( period = 29.777 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg6[13]  ; clock      ; clock    ; None                        ; None                      ; 29.513 ns               ;
; N/A                                     ; 33.59 MHz ( period = 29.775 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg11[7]  ; clock      ; clock    ; None                        ; None                      ; 29.562 ns               ;
; N/A                                     ; 33.59 MHz ( period = 29.773 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg4[7]   ; clock      ; clock    ; None                        ; None                      ; 29.565 ns               ;
; N/A                                     ; 33.59 MHz ( period = 29.773 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg9[7]   ; clock      ; clock    ; None                        ; None                      ; 29.560 ns               ;
; N/A                                     ; 33.59 MHz ( period = 29.772 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg28[7]  ; clock      ; clock    ; None                        ; None                      ; 29.564 ns               ;
; N/A                                     ; 33.59 MHz ( period = 29.772 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg14[13] ; clock      ; clock    ; None                        ; None                      ; 29.508 ns               ;
; N/A                                     ; 33.59 MHz ( period = 29.771 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg13[7]  ; clock      ; clock    ; None                        ; None                      ; 29.560 ns               ;
; N/A                                     ; 33.59 MHz ( period = 29.769 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg4[7]   ; clock      ; clock    ; None                        ; None                      ; 29.561 ns               ;
; N/A                                     ; 33.59 MHz ( period = 29.768 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg28[7]  ; clock      ; clock    ; None                        ; None                      ; 29.560 ns               ;
; N/A                                     ; 33.59 MHz ( period = 29.767 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg15[7]  ; clock      ; clock    ; None                        ; None                      ; 29.556 ns               ;
; N/A                                     ; 33.59 MHz ( period = 29.767 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg13[7]  ; clock      ; clock    ; None                        ; None                      ; 29.556 ns               ;
; N/A                                     ; 33.60 MHz ( period = 29.765 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg15[21] ; clock      ; clock    ; None                        ; None                      ; 29.525 ns               ;
; N/A                                     ; 33.60 MHz ( period = 29.763 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg15[7]  ; clock      ; clock    ; None                        ; None                      ; 29.552 ns               ;
; N/A                                     ; 33.60 MHz ( period = 29.762 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg11[21] ; clock      ; clock    ; None                        ; None                      ; 29.522 ns               ;
; N/A                                     ; 33.60 MHz ( period = 29.761 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg1[13]  ; clock      ; clock    ; None                        ; None                      ; 29.559 ns               ;
; N/A                                     ; 33.60 MHz ( period = 29.759 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg5[13]  ; clock      ; clock    ; None                        ; None                      ; 29.557 ns               ;
; N/A                                     ; 33.61 MHz ( period = 29.754 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Banco_reg:BancoReg|Reg1[13]  ; clock      ; clock    ; None                        ; None                      ; 29.585 ns               ;
; N/A                                     ; 33.61 MHz ( period = 29.753 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg16[7]  ; clock      ; clock    ; None                        ; None                      ; 29.525 ns               ;
; N/A                                     ; 33.61 MHz ( period = 29.752 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Banco_reg:BancoReg|Reg5[13]  ; clock      ; clock    ; None                        ; None                      ; 29.583 ns               ;
; N/A                                     ; 33.61 MHz ( period = 29.750 ns )                    ; unidadeControle:unidadeControle|state.LW_step2       ; Banco_reg:BancoReg|Reg14[7]  ; clock      ; clock    ; None                        ; None                      ; 29.486 ns               ;
; N/A                                     ; 33.61 MHz ( period = 29.749 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg29[7]  ; clock      ; clock    ; None                        ; None                      ; 29.514 ns               ;
; N/A                                     ; 33.62 MHz ( period = 29.748 ns )                    ; unidadeControle:unidadeControle|state.LW_step2       ; Banco_reg:BancoReg|Reg6[7]   ; clock      ; clock    ; None                        ; None                      ; 29.484 ns               ;
; N/A                                     ; 33.62 MHz ( period = 29.748 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg0[7]   ; clock      ; clock    ; None                        ; None                      ; 29.520 ns               ;
; N/A                                     ; 33.62 MHz ( period = 29.746 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg31[7]  ; clock      ; clock    ; None                        ; None                      ; 29.511 ns               ;
; N/A                                     ; 33.62 MHz ( period = 29.744 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg11[7]  ; clock      ; clock    ; None                        ; None                      ; 29.531 ns               ;
; N/A                                     ; 33.62 MHz ( period = 29.742 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg3[6]   ; clock      ; clock    ; None                        ; None                      ; 29.532 ns               ;
; N/A                                     ; 33.62 MHz ( period = 29.742 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg9[7]   ; clock      ; clock    ; None                        ; None                      ; 29.529 ns               ;
; N/A                                     ; 33.62 MHz ( period = 29.741 ns )                    ; unidadeControle:unidadeControle|state.LW_step2       ; Banco_reg:BancoReg|Reg6[13]  ; clock      ; clock    ; None                        ; None                      ; 29.477 ns               ;
; N/A                                     ; 33.63 MHz ( period = 29.738 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg7[6]   ; clock      ; clock    ; None                        ; None                      ; 29.528 ns               ;
; N/A                                     ; 33.63 MHz ( period = 29.738 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg4[7]   ; clock      ; clock    ; None                        ; None                      ; 29.530 ns               ;
; N/A                                     ; 33.63 MHz ( period = 29.738 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg20[7]  ; clock      ; clock    ; None                        ; None                      ; 29.523 ns               ;
; N/A                                     ; 33.63 MHz ( period = 29.737 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg29[7]  ; clock      ; clock    ; None                        ; None                      ; 29.502 ns               ;
; N/A                                     ; 33.63 MHz ( period = 29.737 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg28[7]  ; clock      ; clock    ; None                        ; None                      ; 29.529 ns               ;
; N/A                                     ; 33.63 MHz ( period = 29.736 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg13[7]  ; clock      ; clock    ; None                        ; None                      ; 29.525 ns               ;
; N/A                                     ; 33.63 MHz ( period = 29.736 ns )                    ; unidadeControle:unidadeControle|state.LW_step2       ; Banco_reg:BancoReg|Reg14[13] ; clock      ; clock    ; None                        ; None                      ; 29.472 ns               ;
; N/A                                     ; 33.63 MHz ( period = 29.734 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg31[7]  ; clock      ; clock    ; None                        ; None                      ; 29.499 ns               ;
; N/A                                     ; 33.63 MHz ( period = 29.734 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg12[7]  ; clock      ; clock    ; None                        ; None                      ; 29.519 ns               ;
; N/A                                     ; 33.63 MHz ( period = 29.734 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg20[7]  ; clock      ; clock    ; None                        ; None                      ; 29.519 ns               ;
; N/A                                     ; 33.63 MHz ( period = 29.732 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg11[7]  ; clock      ; clock    ; None                        ; None                      ; 29.519 ns               ;
; N/A                                     ; 33.63 MHz ( period = 29.732 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg15[7]  ; clock      ; clock    ; None                        ; None                      ; 29.521 ns               ;
; N/A                                     ; 33.64 MHz ( period = 29.730 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg12[7]  ; clock      ; clock    ; None                        ; None                      ; 29.515 ns               ;
; N/A                                     ; 33.64 MHz ( period = 29.730 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg9[6]   ; clock      ; clock    ; None                        ; None                      ; 29.517 ns               ;
; N/A                                     ; 33.64 MHz ( period = 29.730 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg9[7]   ; clock      ; clock    ; None                        ; None                      ; 29.517 ns               ;
; N/A                                     ; 33.64 MHz ( period = 29.728 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg29[7]  ; clock      ; clock    ; None                        ; None                      ; 29.493 ns               ;
; N/A                                     ; 33.64 MHz ( period = 29.727 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg10[7]  ; clock      ; clock    ; None                        ; None                      ; 29.500 ns               ;
; N/A                                     ; 33.64 MHz ( period = 29.727 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg30[13] ; clock      ; clock    ; None                        ; None                      ; 29.506 ns               ;
; N/A                                     ; 33.64 MHz ( period = 29.727 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg22[13] ; clock      ; clock    ; None                        ; None                      ; 29.506 ns               ;
; N/A                                     ; 33.64 MHz ( period = 29.726 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg11[6]  ; clock      ; clock    ; None                        ; None                      ; 29.513 ns               ;
; N/A                                     ; 33.64 MHz ( period = 29.726 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg4[7]   ; clock      ; clock    ; None                        ; None                      ; 29.518 ns               ;
; N/A                                     ; 33.64 MHz ( period = 29.725 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg31[7]  ; clock      ; clock    ; None                        ; None                      ; 29.490 ns               ;
; N/A                                     ; 33.64 MHz ( period = 29.725 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg28[7]  ; clock      ; clock    ; None                        ; None                      ; 29.517 ns               ;
; N/A                                     ; 33.64 MHz ( period = 29.724 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg24[7]  ; clock      ; clock    ; None                        ; None                      ; 29.498 ns               ;
; N/A                                     ; 33.64 MHz ( period = 29.724 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg13[7]  ; clock      ; clock    ; None                        ; None                      ; 29.513 ns               ;
; N/A                                     ; 33.64 MHz ( period = 29.723 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg11[7]  ; clock      ; clock    ; None                        ; None                      ; 29.510 ns               ;
; N/A                                     ; 33.64 MHz ( period = 29.723 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg30[13] ; clock      ; clock    ; None                        ; None                      ; 29.502 ns               ;
; N/A                                     ; 33.64 MHz ( period = 29.723 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg22[13] ; clock      ; clock    ; None                        ; None                      ; 29.502 ns               ;
; N/A                                     ; 33.64 MHz ( period = 29.723 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg24[13] ; clock      ; clock    ; None                        ; None                      ; 29.507 ns               ;
; N/A                                     ; 33.65 MHz ( period = 29.722 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg18[7]  ; clock      ; clock    ; None                        ; None                      ; 29.495 ns               ;
; N/A                                     ; 33.65 MHz ( period = 29.721 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg9[7]   ; clock      ; clock    ; None                        ; None                      ; 29.508 ns               ;
; N/A                                     ; 33.65 MHz ( period = 29.720 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg15[7]  ; clock      ; clock    ; None                        ; None                      ; 29.509 ns               ;
; N/A                                     ; 33.65 MHz ( period = 29.719 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg22[7]  ; clock      ; clock    ; None                        ; None                      ; 29.498 ns               ;
; N/A                                     ; 33.65 MHz ( period = 29.719 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg15[13] ; clock      ; clock    ; None                        ; None                      ; 29.479 ns               ;
; N/A                                     ; 33.65 MHz ( period = 29.719 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg24[13] ; clock      ; clock    ; None                        ; None                      ; 29.503 ns               ;
; N/A                                     ; 33.65 MHz ( period = 29.719 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg11[13] ; clock      ; clock    ; None                        ; None                      ; 29.479 ns               ;
; N/A                                     ; 33.65 MHz ( period = 29.718 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg14[7]  ; clock      ; clock    ; None                        ; None                      ; 29.454 ns               ;
; N/A                                     ; 33.65 MHz ( period = 29.717 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg4[7]   ; clock      ; clock    ; None                        ; None                      ; 29.509 ns               ;
; N/A                                     ; 33.65 MHz ( period = 29.716 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg28[7]  ; clock      ; clock    ; None                        ; None                      ; 29.508 ns               ;
; N/A                                     ; 33.65 MHz ( period = 29.716 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg30[7]  ; clock      ; clock    ; None                        ; None                      ; 29.495 ns               ;
; N/A                                     ; 33.65 MHz ( period = 29.716 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg6[7]   ; clock      ; clock    ; None                        ; None                      ; 29.452 ns               ;
; N/A                                     ; 33.65 MHz ( period = 29.715 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg22[7]  ; clock      ; clock    ; None                        ; None                      ; 29.494 ns               ;
; N/A                                     ; 33.65 MHz ( period = 29.715 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg13[7]  ; clock      ; clock    ; None                        ; None                      ; 29.504 ns               ;
; N/A                                     ; 33.66 MHz ( period = 29.712 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg30[7]  ; clock      ; clock    ; None                        ; None                      ; 29.491 ns               ;
; N/A                                     ; 33.66 MHz ( period = 29.711 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Banco_reg:BancoReg|Reg14[7]  ; clock      ; clock    ; None                        ; None                      ; 29.480 ns               ;
; N/A                                     ; 33.66 MHz ( period = 29.711 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg15[7]  ; clock      ; clock    ; None                        ; None                      ; 29.500 ns               ;
; N/A                                     ; 33.66 MHz ( period = 29.709 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Banco_reg:BancoReg|Reg6[7]   ; clock      ; clock    ; None                        ; None                      ; 29.478 ns               ;
; N/A                                     ; 33.66 MHz ( period = 29.709 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg6[13]  ; clock      ; clock    ; None                        ; None                      ; 29.445 ns               ;
; N/A                                     ; 33.66 MHz ( period = 29.706 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg25[7]  ; clock      ; clock    ; None                        ; None                      ; 29.474 ns               ;
; N/A                                     ; 33.67 MHz ( period = 29.704 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg14[13] ; clock      ; clock    ; None                        ; None                      ; 29.440 ns               ;
; N/A                                     ; 33.67 MHz ( period = 29.703 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg20[7]  ; clock      ; clock    ; None                        ; None                      ; 29.488 ns               ;
; N/A                                     ; 33.67 MHz ( period = 29.702 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Banco_reg:BancoReg|Reg6[13]  ; clock      ; clock    ; None                        ; None                      ; 29.471 ns               ;
; N/A                                     ; 33.67 MHz ( period = 29.700 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg9[4]   ; clock      ; clock    ; None                        ; None                      ; 29.444 ns               ;
; N/A                                     ; 33.67 MHz ( period = 29.700 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg11[4]  ; clock      ; clock    ; None                        ; None                      ; 29.444 ns               ;
; N/A                                     ; 33.67 MHz ( period = 29.699 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg30[4]  ; clock      ; clock    ; None                        ; None                      ; 29.434 ns               ;
; N/A                                     ; 33.67 MHz ( period = 29.699 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg12[7]  ; clock      ; clock    ; None                        ; None                      ; 29.484 ns               ;
; N/A                                     ; 33.67 MHz ( period = 29.697 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Banco_reg:BancoReg|Reg14[13] ; clock      ; clock    ; None                        ; None                      ; 29.466 ns               ;
; N/A                                     ; 33.67 MHz ( period = 29.696 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg22[4]  ; clock      ; clock    ; None                        ; None                      ; 29.431 ns               ;
; N/A                                     ; 33.68 MHz ( period = 29.692 ns )                    ; unidadeControle:unidadeControle|state.LW_step2       ; Banco_reg:BancoReg|Reg29[7]  ; clock      ; clock    ; None                        ; None                      ; 29.457 ns               ;
; N/A                                     ; 33.68 MHz ( period = 29.692 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg30[13] ; clock      ; clock    ; None                        ; None                      ; 29.471 ns               ;
; N/A                                     ; 33.68 MHz ( period = 29.692 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg22[13] ; clock      ; clock    ; None                        ; None                      ; 29.471 ns               ;
; N/A                                     ; 33.68 MHz ( period = 29.691 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg20[7]  ; clock      ; clock    ; None                        ; None                      ; 29.476 ns               ;
; N/A                                     ; 33.68 MHz ( period = 29.689 ns )                    ; unidadeControle:unidadeControle|state.LW_step2       ; Banco_reg:BancoReg|Reg31[7]  ; clock      ; clock    ; None                        ; None                      ; 29.454 ns               ;
; N/A                                     ; 33.68 MHz ( period = 29.688 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg24[13] ; clock      ; clock    ; None                        ; None                      ; 29.472 ns               ;
; N/A                                     ; 33.68 MHz ( period = 29.687 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg12[7]  ; clock      ; clock    ; None                        ; None                      ; 29.472 ns               ;
; N/A                                     ; 33.68 MHz ( period = 29.687 ns )                    ; unidadeControle:unidadeControle|state.LW_step2       ; Banco_reg:BancoReg|Reg11[7]  ; clock      ; clock    ; None                        ; None                      ; 29.474 ns               ;
; N/A                                     ; 33.69 MHz ( period = 29.685 ns )                    ; unidadeControle:unidadeControle|state.LW_step2       ; Banco_reg:BancoReg|Reg9[7]   ; clock      ; clock    ; None                        ; None                      ; 29.472 ns               ;
; N/A                                     ; 33.69 MHz ( period = 29.685 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg1[13]  ; clock      ; clock    ; None                        ; None                      ; 29.483 ns               ;
; N/A                                     ; 33.69 MHz ( period = 29.684 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg22[7]  ; clock      ; clock    ; None                        ; None                      ; 29.463 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                      ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------+------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                      ; To               ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------+------------------+------------+
; N/A                                     ; None                                                ; 37.183 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 37.160 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 37.043 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 37.020 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.997 ns  ; unidadeControle:unidadeControle|state.LW_step5            ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.989 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.974 ns  ; unidadeControle:unidadeControle|state.LW_step5            ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.932 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.928 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.909 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.905 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.897 ns  ; unidadeControle:unidadeControle|state.SW                  ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.885 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.876 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.874 ns  ; unidadeControle:unidadeControle|state.SW                  ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.862 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.853 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.849 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.840 ns  ; unidadeControle:unidadeControle|state.LW_step2            ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.817 ns  ; unidadeControle:unidadeControle|state.LW_step2            ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.808 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait       ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.803 ns  ; unidadeControle:unidadeControle|state.LW_step5            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.801 ns  ; unidadeControle:unidadeControle|state.Sub                 ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.785 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait       ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.778 ns  ; unidadeControle:unidadeControle|state.Sub                 ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.738 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.734 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.732 ns  ; unidadeControle:unidadeControle|state.Beq                 ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.726 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.718 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.709 ns  ; unidadeControle:unidadeControle|state.Beq                 ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.707 ns  ; unidadeControle:unidadeControle|state.Xor                 ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.703 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.703 ns  ; unidadeControle:unidadeControle|state.SW                  ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.695 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.691 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.687 ns  ; unidadeControle:unidadeControle|state.Bne                 ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.684 ns  ; unidadeControle:unidadeControle|state.Xor                 ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.682 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.664 ns  ; unidadeControle:unidadeControle|state.Bne                 ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.652 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.646 ns  ; unidadeControle:unidadeControle|state.LW_step2            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.629 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.623 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 36.616 ns  ; unidadeControle:unidadeControle|state.Rte                 ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.614 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait       ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.607 ns  ; unidadeControle:unidadeControle|state.Sub                 ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.597 ns  ; unidadeControle:unidadeControle|state.IRWrite             ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.593 ns  ; unidadeControle:unidadeControle|state.Rte                 ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.585 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.584 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.574 ns  ; unidadeControle:unidadeControle|state.IRWrite             ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.562 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.560 ns  ; unidadeControle:unidadeControle|state.And                 ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.560 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 36.552 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 36.538 ns  ; unidadeControle:unidadeControle|state.Beq                 ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.537 ns  ; unidadeControle:unidadeControle|state.And                 ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.533 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.532 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.524 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.518 ns  ; unidadeControle:unidadeControle|state.Addiu               ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.513 ns  ; unidadeControle:unidadeControle|state.Xor                 ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.511 ns  ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.495 ns  ; unidadeControle:unidadeControle|state.Addiu               ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.493 ns  ; unidadeControle:unidadeControle|state.Bne                 ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.492 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 36.488 ns  ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.483 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 36.458 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.456 ns  ; unidadeControle:unidadeControle|state.MemoryRead          ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.452 ns  ; unidadeControle:unidadeControle|state.Nop                 ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.444 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.437 ns  ; unidadeControle:unidadeControle|state.LW_step5            ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 36.433 ns  ; unidadeControle:unidadeControle|state.MemoryRead          ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.429 ns  ; unidadeControle:unidadeControle|state.Nop                 ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.422 ns  ; unidadeControle:unidadeControle|state.Rte                 ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.421 ns  ; unidadeControle:unidadeControle|state.SltWrite            ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.420 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 36.412 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 36.405 ns  ; unidadeControle:unidadeControle|state.Subu                ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.403 ns  ; unidadeControle:unidadeControle|state.IRWrite             ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.398 ns  ; unidadeControle:unidadeControle|state.SltWrite            ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.398 ns  ; unidadeControle:unidadeControle|state.LW_step5            ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.393 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.391 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.382 ns  ; unidadeControle:unidadeControle|state.Subu                ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.377 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.374 ns  ; unidadeControle:unidadeControle|state.LW_step5            ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 36.372 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 36.368 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 36.366 ns  ; unidadeControle:unidadeControle|state.LW_step5            ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 36.366 ns  ; unidadeControle:unidadeControle|state.And                 ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.357 ns  ; unidadeControle:unidadeControle|state.Decode              ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.354 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.352 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 36.347 ns  ; unidadeControle:unidadeControle|state.LW_step5            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.337 ns  ; unidadeControle:unidadeControle|state.SW                  ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 36.334 ns  ; unidadeControle:unidadeControle|state.Decode              ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.333 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.329 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.325 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 36.324 ns  ; unidadeControle:unidadeControle|state.Addiu               ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.317 ns  ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.316 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 36.309 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 36.306 ns  ; unidadeControle:unidadeControle|state.LW_step5            ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 36.305 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 36.301 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 36.298 ns  ; unidadeControle:unidadeControle|state.SW                  ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.297 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 36.296 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 36.291 ns  ; unidadeControle:unidadeControle|state.Addu                ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.286 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.282 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.280 ns  ; unidadeControle:unidadeControle|state.LW_step2            ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 36.279 ns  ; unidadeControle:unidadeControle|state.Slt                 ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.278 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.277 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.274 ns  ; unidadeControle:unidadeControle|state.SW                  ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 36.268 ns  ; unidadeControle:unidadeControle|state.Addu                ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.266 ns  ; unidadeControle:unidadeControle|state.SW                  ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 36.262 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 36.262 ns  ; unidadeControle:unidadeControle|state.MemoryRead          ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.258 ns  ; unidadeControle:unidadeControle|state.Nop                 ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.256 ns  ; unidadeControle:unidadeControle|state.Slt                 ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.254 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 36.253 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 36.248 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait       ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 36.247 ns  ; unidadeControle:unidadeControle|state.SW                  ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.245 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 36.241 ns  ; unidadeControle:unidadeControle|state.Sub                 ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 36.241 ns  ; unidadeControle:unidadeControle|state.LW_step2            ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.241 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 36.237 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 36.236 ns  ; unidadeControle:unidadeControle|state.Add                 ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 36.235 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.227 ns  ; unidadeControle:unidadeControle|state.SltWrite            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.226 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.217 ns  ; unidadeControle:unidadeControle|state.LW_step2            ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 36.213 ns  ; unidadeControle:unidadeControle|state.Add                 ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 36.211 ns  ; unidadeControle:unidadeControle|state.Subu                ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.209 ns  ; unidadeControle:unidadeControle|state.LW_step2            ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 36.209 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait       ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.206 ns  ; unidadeControle:unidadeControle|state.SW                  ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 36.202 ns  ; unidadeControle:unidadeControle|state.Sub                 ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.194 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 36.190 ns  ; unidadeControle:unidadeControle|state.LW_step2            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.185 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait       ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 36.185 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 36.183 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.178 ns  ; unidadeControle:unidadeControle|state.Sub                 ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 36.177 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait       ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 36.172 ns  ; unidadeControle:unidadeControle|state.Beq                 ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 36.171 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 36.170 ns  ; unidadeControle:unidadeControle|state.Sub                 ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 36.166 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 36.163 ns  ; unidadeControle:unidadeControle|state.Decode              ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.158 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 36.158 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait       ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.157 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[7]  ; clock      ;
; N/A                                     ; None                                                ; 36.156 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 36.151 ns  ; unidadeControle:unidadeControle|state.Sub                 ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.149 ns  ; unidadeControle:unidadeControle|state.LW_step2            ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 36.147 ns  ; unidadeControle:unidadeControle|state.Xor                 ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 36.133 ns  ; unidadeControle:unidadeControle|state.Beq                 ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.127 ns  ; unidadeControle:unidadeControle|state.Bne                 ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 36.127 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.119 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.117 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait       ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 36.110 ns  ; unidadeControle:unidadeControle|state.LW_step5            ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 36.110 ns  ; unidadeControle:unidadeControle|state.Sub                 ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 36.109 ns  ; unidadeControle:unidadeControle|state.Beq                 ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 36.108 ns  ; unidadeControle:unidadeControle|state.Xor                 ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.103 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 36.101 ns  ; unidadeControle:unidadeControle|state.Beq                 ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 36.097 ns  ; unidadeControle:unidadeControle|state.Addu                ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.095 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 36.095 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 36.092 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 36.088 ns  ; unidadeControle:unidadeControle|state.Bne                 ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.087 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 36.085 ns  ; unidadeControle:unidadeControle|state.Slt                 ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.084 ns  ; unidadeControle:unidadeControle|state.Xor                 ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 36.082 ns  ; unidadeControle:unidadeControle|state.Beq                 ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.076 ns  ; unidadeControle:unidadeControle|state.Xor                 ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 36.076 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.068 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.064 ns  ; unidadeControle:unidadeControle|state.Bne                 ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 36.057 ns  ; unidadeControle:unidadeControle|state.Xor                 ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.056 ns  ; unidadeControle:unidadeControle|state.Bne                 ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 36.056 ns  ; unidadeControle:unidadeControle|state.Rte                 ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 36.053 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.045 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 36.042 ns  ; unidadeControle:unidadeControle|state.Add                 ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.041 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[14] ; clock      ;
; N/A                                     ; None                                                ; 36.041 ns  ; unidadeControle:unidadeControle|state.Beq                 ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 36.037 ns  ; unidadeControle:unidadeControle|state.IRWrite             ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 36.037 ns  ; unidadeControle:unidadeControle|state.Bne                 ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.035 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[9]  ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                           ;                  ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------+------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon May 08 22:02:55 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 33.18 MHz between source register "unidadeControle:unidadeControle|state.Reset" and destination register "Banco_reg:BancoReg|Reg1[13]" (period= 30.136 ns)
    Info: + Longest register to register delay is 29.934 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y33_N15; Fanout = 8; REG Node = 'unidadeControle:unidadeControle|state.Reset'
        Info: 2: + IC(0.338 ns) + CELL(0.419 ns) = 0.757 ns; Loc. = LCCOMB_X47_Y33_N30; Fanout = 1; COMB Node = 'unidadeControle:unidadeControle|WideOr63~0'
        Info: 3: + IC(0.425 ns) + CELL(0.438 ns) = 1.620 ns; Loc. = LCCOMB_X47_Y33_N0; Fanout = 37; COMB Node = 'unidadeControle:unidadeControle|WideOr63'
        Info: 4: + IC(0.799 ns) + CELL(0.275 ns) = 2.694 ns; Loc. = LCCOMB_X47_Y36_N26; Fanout = 1; COMB Node = 'MuxB:MuxB|Mux29~3'
        Info: 5: + IC(1.127 ns) + CELL(0.149 ns) = 3.970 ns; Loc. = LCCOMB_X48_Y32_N2; Fanout = 5; COMB Node = 'MuxB:MuxB|Mux29~4'
        Info: 6: + IC(0.271 ns) + CELL(0.415 ns) = 4.656 ns; Loc. = LCCOMB_X48_Y32_N8; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[3]~17'
        Info: 7: + IC(0.262 ns) + CELL(0.271 ns) = 5.189 ns; Loc. = LCCOMB_X48_Y32_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[3]~18'
        Info: 8: + IC(0.264 ns) + CELL(0.150 ns) = 5.603 ns; Loc. = LCCOMB_X48_Y32_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[5]~19'
        Info: 9: + IC(0.240 ns) + CELL(0.150 ns) = 5.993 ns; Loc. = LCCOMB_X48_Y32_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[5]~20'
        Info: 10: + IC(0.263 ns) + CELL(0.150 ns) = 6.406 ns; Loc. = LCCOMB_X48_Y32_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[7]~21'
        Info: 11: + IC(0.240 ns) + CELL(0.150 ns) = 6.796 ns; Loc. = LCCOMB_X48_Y32_N10; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[7]~22'
        Info: 12: + IC(1.491 ns) + CELL(0.275 ns) = 8.562 ns; Loc. = LCCOMB_X33_Y33_N6; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[9]~23'
        Info: 13: + IC(0.250 ns) + CELL(0.150 ns) = 8.962 ns; Loc. = LCCOMB_X33_Y33_N24; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[9]~24'
        Info: 14: + IC(0.775 ns) + CELL(0.150 ns) = 9.887 ns; Loc. = LCCOMB_X34_Y37_N2; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[11]~25'
        Info: 15: + IC(0.246 ns) + CELL(0.150 ns) = 10.283 ns; Loc. = LCCOMB_X34_Y37_N4; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[11]~47'
        Info: 16: + IC(0.767 ns) + CELL(0.150 ns) = 11.200 ns; Loc. = LCCOMB_X35_Y34_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[13]~26'
        Info: 17: + IC(0.243 ns) + CELL(0.150 ns) = 11.593 ns; Loc. = LCCOMB_X35_Y34_N4; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~48'
        Info: 18: + IC(0.802 ns) + CELL(0.150 ns) = 12.545 ns; Loc. = LCCOMB_X36_Y30_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[15]~27'
        Info: 19: + IC(0.243 ns) + CELL(0.150 ns) = 12.938 ns; Loc. = LCCOMB_X36_Y30_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[15]~49'
        Info: 20: + IC(0.256 ns) + CELL(0.150 ns) = 13.344 ns; Loc. = LCCOMB_X36_Y30_N22; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[17]~28'
        Info: 21: + IC(1.252 ns) + CELL(0.150 ns) = 14.746 ns; Loc. = LCCOMB_X44_Y34_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~50'
        Info: 22: + IC(0.265 ns) + CELL(0.150 ns) = 15.161 ns; Loc. = LCCOMB_X44_Y34_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[18]~29'
        Info: 23: + IC(0.264 ns) + CELL(0.275 ns) = 15.700 ns; Loc. = LCCOMB_X44_Y34_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~31'
        Info: 24: + IC(0.263 ns) + CELL(0.150 ns) = 16.113 ns; Loc. = LCCOMB_X44_Y34_N14; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[20]~32'
        Info: 25: + IC(0.263 ns) + CELL(0.275 ns) = 16.651 ns; Loc. = LCCOMB_X44_Y34_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~34'
        Info: 26: + IC(0.267 ns) + CELL(0.150 ns) = 17.068 ns; Loc. = LCCOMB_X44_Y34_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[22]~35'
        Info: 27: + IC(0.264 ns) + CELL(0.275 ns) = 17.607 ns; Loc. = LCCOMB_X44_Y34_N24; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~37'
        Info: 28: + IC(0.265 ns) + CELL(0.271 ns) = 18.143 ns; Loc. = LCCOMB_X44_Y34_N28; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[24]~39'
        Info: 29: + IC(0.268 ns) + CELL(0.420 ns) = 18.831 ns; Loc. = LCCOMB_X44_Y34_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~40'
        Info: 30: + IC(0.264 ns) + CELL(0.150 ns) = 19.245 ns; Loc. = LCCOMB_X44_Y34_N8; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[26]~41'
        Info: 31: + IC(0.264 ns) + CELL(0.275 ns) = 19.784 ns; Loc. = LCCOMB_X44_Y34_N20; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~43'
        Info: 32: + IC(1.246 ns) + CELL(0.150 ns) = 21.180 ns; Loc. = LCCOMB_X36_Y33_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[28]~45'
        Info: 33: + IC(0.260 ns) + CELL(0.275 ns) = 21.715 ns; Loc. = LCCOMB_X36_Y33_N30; Fanout = 4; COMB Node = 'Ula32:Ula|carry_temp[29]~46'
        Info: 34: + IC(0.446 ns) + CELL(0.275 ns) = 22.436 ns; Loc. = LCCOMB_X36_Y33_N6; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[31]~51'
        Info: 35: + IC(0.254 ns) + CELL(0.150 ns) = 22.840 ns; Loc. = LCCOMB_X36_Y33_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[31]~52'
        Info: 36: + IC(0.267 ns) + CELL(0.275 ns) = 23.382 ns; Loc. = LCCOMB_X36_Y33_N24; Fanout = 3; COMB Node = 'Ula32:Ula|Menor~0'
        Info: 37: + IC(0.269 ns) + CELL(0.275 ns) = 23.926 ns; Loc. = LCCOMB_X36_Y33_N22; Fanout = 44; COMB Node = 'unidadeControle:unidadeControle|Selector74~3'
        Info: 38: + IC(0.799 ns) + CELL(0.438 ns) = 25.163 ns; Loc. = LCCOMB_X35_Y32_N10; Fanout = 16; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux23~3'
        Info: 39: + IC(0.801 ns) + CELL(0.275 ns) = 26.239 ns; Loc. = LCCOMB_X35_Y36_N28; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux18~2'
        Info: 40: + IC(0.237 ns) + CELL(0.150 ns) = 26.626 ns; Loc. = LCCOMB_X35_Y36_N26; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux18~3'
        Info: 41: + IC(0.970 ns) + CELL(0.150 ns) = 27.746 ns; Loc. = LCCOMB_X32_Y32_N4; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux18~4'
        Info: 42: + IC(1.822 ns) + CELL(0.366 ns) = 29.934 ns; Loc. = LCFF_X36_Y28_N7; Fanout = 2; REG Node = 'Banco_reg:BancoReg|Reg1[13]'
        Info: Total cell delay = 9.362 ns ( 31.28 % )
        Info: Total interconnect delay = 20.572 ns ( 68.72 % )
    Info: - Smallest clock skew is 0.012 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.887 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1424; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.247 ns) + CELL(0.537 ns) = 2.887 ns; Loc. = LCFF_X36_Y28_N7; Fanout = 2; REG Node = 'Banco_reg:BancoReg|Reg1[13]'
            Info: Total cell delay = 1.526 ns ( 52.86 % )
            Info: Total interconnect delay = 1.361 ns ( 47.14 % )
        Info: - Longest clock path from clock "clock" to source register is 2.875 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1424; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.235 ns) + CELL(0.537 ns) = 2.875 ns; Loc. = LCFF_X47_Y33_N15; Fanout = 8; REG Node = 'unidadeControle:unidadeControle|state.Reset'
            Info: Total cell delay = 1.526 ns ( 53.08 % )
            Info: Total interconnect delay = 1.349 ns ( 46.92 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "clock" to destination pin "WriteDataReg[26]" through register "unidadeControle:unidadeControle|state.Reset" is 37.183 ns
    Info: + Longest clock path from clock "clock" to source register is 2.875 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1424; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.235 ns) + CELL(0.537 ns) = 2.875 ns; Loc. = LCFF_X47_Y33_N15; Fanout = 8; REG Node = 'unidadeControle:unidadeControle|state.Reset'
        Info: Total cell delay = 1.526 ns ( 53.08 % )
        Info: Total interconnect delay = 1.349 ns ( 46.92 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 34.058 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y33_N15; Fanout = 8; REG Node = 'unidadeControle:unidadeControle|state.Reset'
        Info: 2: + IC(0.338 ns) + CELL(0.419 ns) = 0.757 ns; Loc. = LCCOMB_X47_Y33_N30; Fanout = 1; COMB Node = 'unidadeControle:unidadeControle|WideOr63~0'
        Info: 3: + IC(0.425 ns) + CELL(0.438 ns) = 1.620 ns; Loc. = LCCOMB_X47_Y33_N0; Fanout = 37; COMB Node = 'unidadeControle:unidadeControle|WideOr63'
        Info: 4: + IC(0.799 ns) + CELL(0.275 ns) = 2.694 ns; Loc. = LCCOMB_X47_Y36_N26; Fanout = 1; COMB Node = 'MuxB:MuxB|Mux29~3'
        Info: 5: + IC(1.127 ns) + CELL(0.149 ns) = 3.970 ns; Loc. = LCCOMB_X48_Y32_N2; Fanout = 5; COMB Node = 'MuxB:MuxB|Mux29~4'
        Info: 6: + IC(0.271 ns) + CELL(0.415 ns) = 4.656 ns; Loc. = LCCOMB_X48_Y32_N8; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[3]~17'
        Info: 7: + IC(0.262 ns) + CELL(0.271 ns) = 5.189 ns; Loc. = LCCOMB_X48_Y32_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[3]~18'
        Info: 8: + IC(0.264 ns) + CELL(0.150 ns) = 5.603 ns; Loc. = LCCOMB_X48_Y32_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[5]~19'
        Info: 9: + IC(0.240 ns) + CELL(0.150 ns) = 5.993 ns; Loc. = LCCOMB_X48_Y32_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[5]~20'
        Info: 10: + IC(0.263 ns) + CELL(0.150 ns) = 6.406 ns; Loc. = LCCOMB_X48_Y32_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[7]~21'
        Info: 11: + IC(0.240 ns) + CELL(0.150 ns) = 6.796 ns; Loc. = LCCOMB_X48_Y32_N10; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[7]~22'
        Info: 12: + IC(1.491 ns) + CELL(0.275 ns) = 8.562 ns; Loc. = LCCOMB_X33_Y33_N6; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[9]~23'
        Info: 13: + IC(0.250 ns) + CELL(0.150 ns) = 8.962 ns; Loc. = LCCOMB_X33_Y33_N24; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[9]~24'
        Info: 14: + IC(0.775 ns) + CELL(0.150 ns) = 9.887 ns; Loc. = LCCOMB_X34_Y37_N2; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[11]~25'
        Info: 15: + IC(0.246 ns) + CELL(0.150 ns) = 10.283 ns; Loc. = LCCOMB_X34_Y37_N4; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[11]~47'
        Info: 16: + IC(0.767 ns) + CELL(0.150 ns) = 11.200 ns; Loc. = LCCOMB_X35_Y34_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[13]~26'
        Info: 17: + IC(0.243 ns) + CELL(0.150 ns) = 11.593 ns; Loc. = LCCOMB_X35_Y34_N4; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~48'
        Info: 18: + IC(0.802 ns) + CELL(0.150 ns) = 12.545 ns; Loc. = LCCOMB_X36_Y30_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[15]~27'
        Info: 19: + IC(0.243 ns) + CELL(0.150 ns) = 12.938 ns; Loc. = LCCOMB_X36_Y30_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[15]~49'
        Info: 20: + IC(0.256 ns) + CELL(0.150 ns) = 13.344 ns; Loc. = LCCOMB_X36_Y30_N22; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[17]~28'
        Info: 21: + IC(1.252 ns) + CELL(0.150 ns) = 14.746 ns; Loc. = LCCOMB_X44_Y34_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~50'
        Info: 22: + IC(0.265 ns) + CELL(0.150 ns) = 15.161 ns; Loc. = LCCOMB_X44_Y34_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[18]~29'
        Info: 23: + IC(0.264 ns) + CELL(0.275 ns) = 15.700 ns; Loc. = LCCOMB_X44_Y34_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~31'
        Info: 24: + IC(0.263 ns) + CELL(0.150 ns) = 16.113 ns; Loc. = LCCOMB_X44_Y34_N14; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[20]~32'
        Info: 25: + IC(0.263 ns) + CELL(0.275 ns) = 16.651 ns; Loc. = LCCOMB_X44_Y34_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~34'
        Info: 26: + IC(0.267 ns) + CELL(0.150 ns) = 17.068 ns; Loc. = LCCOMB_X44_Y34_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[22]~35'
        Info: 27: + IC(0.264 ns) + CELL(0.275 ns) = 17.607 ns; Loc. = LCCOMB_X44_Y34_N24; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~37'
        Info: 28: + IC(0.265 ns) + CELL(0.271 ns) = 18.143 ns; Loc. = LCCOMB_X44_Y34_N28; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[24]~39'
        Info: 29: + IC(0.268 ns) + CELL(0.420 ns) = 18.831 ns; Loc. = LCCOMB_X44_Y34_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~40'
        Info: 30: + IC(0.264 ns) + CELL(0.150 ns) = 19.245 ns; Loc. = LCCOMB_X44_Y34_N8; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[26]~41'
        Info: 31: + IC(0.264 ns) + CELL(0.275 ns) = 19.784 ns; Loc. = LCCOMB_X44_Y34_N20; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~43'
        Info: 32: + IC(1.246 ns) + CELL(0.150 ns) = 21.180 ns; Loc. = LCCOMB_X36_Y33_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[28]~45'
        Info: 33: + IC(0.260 ns) + CELL(0.275 ns) = 21.715 ns; Loc. = LCCOMB_X36_Y33_N30; Fanout = 4; COMB Node = 'Ula32:Ula|carry_temp[29]~46'
        Info: 34: + IC(0.446 ns) + CELL(0.275 ns) = 22.436 ns; Loc. = LCCOMB_X36_Y33_N6; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[31]~51'
        Info: 35: + IC(0.254 ns) + CELL(0.150 ns) = 22.840 ns; Loc. = LCCOMB_X36_Y33_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[31]~52'
        Info: 36: + IC(0.267 ns) + CELL(0.275 ns) = 23.382 ns; Loc. = LCCOMB_X36_Y33_N24; Fanout = 3; COMB Node = 'Ula32:Ula|Menor~0'
        Info: 37: + IC(0.270 ns) + CELL(0.275 ns) = 23.927 ns; Loc. = LCCOMB_X36_Y33_N26; Fanout = 45; COMB Node = 'unidadeControle:unidadeControle|Selector76~0'
        Info: 38: + IC(0.780 ns) + CELL(0.420 ns) = 25.127 ns; Loc. = LCCOMB_X35_Y34_N10; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux5~0'
        Info: 39: + IC(0.726 ns) + CELL(0.150 ns) = 26.003 ns; Loc. = LCCOMB_X35_Y33_N0; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux5~1'
        Info: 40: + IC(0.923 ns) + CELL(0.150 ns) = 27.076 ns; Loc. = LCCOMB_X40_Y33_N0; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux5~2'
        Info: 41: + IC(4.350 ns) + CELL(2.632 ns) = 34.058 ns; Loc. = PIN_L4; Fanout = 0; PIN Node = 'WriteDataReg[26]'
        Info: Total cell delay = 11.335 ns ( 33.28 % )
        Info: Total interconnect delay = 22.723 ns ( 66.72 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 223 megabytes
    Info: Processing ended: Mon May 08 22:02:56 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


