Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto de8adff1b335421ab9d8c37e01481a62 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port c3 [C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/16_bit_ALU/16_bit_ALU.srcs/sources_1/new/main_module.v:104]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port cin [C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/16_bit_ALU/16_bit_ALU.srcs/sources_1/new/main_module.v:112]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port cin [C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/16_bit_ALU/16_bit_ALU.srcs/sources_1/new/main_module.v:113]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port c3 [C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/16_bit_ALU/16_bit_ALU.srcs/sources_1/new/main_module.v:105]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port c3 [C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/16_bit_ALU/16_bit_ALU.srcs/sources_1/new/main_module.v:106]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port c3 [C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/16_bit_ALU/16_bit_ALU.srcs/sources_1/new/main_module.v:107]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port c [C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/16_bit_ALU/16_bit_ALU.srcs/sources_1/new/main_module.v:122]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PFAdder
Compiling module xil_defaultlib.cla_logic
Compiling module xil_defaultlib.cladder4
Compiling module xil_defaultlib.CLAdder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.subtractor
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.main_module
Compiling module xil_defaultlib.main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_tb_behav
