cocci_test_suite() {
	struct dpu_enc_phys_init_params *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c 698 */;
	struct dpu_encoder_phys_ops *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c 677 */;
	unsigned long cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c 569 */;
	struct dpu_encoder_wait_info cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c 493 */;
	struct dpu_encoder_hw_resources *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c 485 */;
	u32 cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c 437 */;
	struct dpu_hw_ctl *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c 436 */;
	struct intf_timing_params *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c 41 */;
	bool cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c 393 */;
	int cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c 391 */;
	const struct dpu_encoder_phys *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c 39 */;
	struct dpu_encoder_irq *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c 355 */;
	struct dpu_encoder_phys *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c 353 */;
	void cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c 352 */;
	void *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c 334 */;
	struct dpu_encoder_phys_vid cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c 25 */;
	struct dpu_hw_intf_cfg cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c 240 */;
	const struct dpu_format *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c 237 */;
	struct intf_timing_params cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c 236 */;
	struct drm_display_mode cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c 235 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c 221 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c 220 */;
	struct intf_prog_fetch cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c 189 */;
	const struct intf_timing_params *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c 105 */;
}
