--------------- Build Started: 04/30/2022 14:40:56 Project: eylons_project, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\eylonk\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\eylonk\university_project\university_project\main\Workspace01\eylons_project.cydsn\eylons_project.cyprj -d CY8C5888LTI-LP097 -s C:\Users\eylonk\university_project\university_project\main\Workspace01\eylons_project.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: operation_input(0)
Analog Placement...
Log: apr.M0058: The analog placement iterative improvement is 45% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 96% done. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Warning: apr.M0042: Bonded pin(s) "P3[2]" are not used in your current design but have been connected in order to route the design. (App=cydsfit)
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 04/30/2022 14:41:16 ---------------
