{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753897741477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753897741477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 30 14:49:01 2025 " "Processing started: Wed Jul 30 14:49:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753897741477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753897741477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIR_Filter_Gaussian -c FIR_Filter_Gaussian " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIR_Filter_Gaussian -c FIR_Filter_Gaussian" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753897741477 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1753897741550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1753897741551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/xmen/Videos/FIR_Filter_Gaussian/hdl/gaussian_fir.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/xmen/Videos/FIR_Filter_Gaussian/hdl/gaussian_fir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gaussian_fir " "Found entity 1: gaussian_fir" {  } { { "../hdl/gaussian_fir.sv" "" { Text "/home/xmen/Videos/FIR_Filter_Gaussian/hdl/gaussian_fir.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753897744055 ""} { "Info" "ISGN_ENTITY_NAME" "2 sum " "Found entity 2: sum" {  } { { "../hdl/gaussian_fir.sv" "" { Text "/home/xmen/Videos/FIR_Filter_Gaussian/hdl/gaussian_fir.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753897744055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753897744055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/xmen/Videos/FIR_Filter_Gaussian/hdl/base_fir.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/xmen/Videos/FIR_Filter_Gaussian/hdl/base_fir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "../hdl/base_fir.sv" "" { Text "/home/xmen/Videos/FIR_Filter_Gaussian/hdl/base_fir.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753897744055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753897744055 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gaussian_fir " "Elaborating entity \"gaussian_fir\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1753897744082 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "797 0 9 gaussian_fir.sv(14) " "Verilog HDL warning at gaussian_fir.sv(14): number of words (797) in memory file does not match the number of elements in the address range \[0:9\]" {  } { { "../hdl/gaussian_fir.sv" "" { Text "/home/xmen/Videos/FIR_Filter_Gaussian/hdl/gaussian_fir.sv" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1753897744082 "|gaussian_fir"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd ffd:FFD\[0\].ffd1s " "Elaborating entity \"ffd\" for hierarchy \"ffd:FFD\[0\].ffd1s\"" {  } { { "../hdl/gaussian_fir.sv" "FFD\[0\].ffd1s" { Text "/home/xmen/Videos/FIR_Filter_Gaussian/hdl/gaussian_fir.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753897744086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum sum:SUM\[0\].sum1s " "Elaborating entity \"sum\" for hierarchy \"sum:SUM\[0\].sum1s\"" {  } { { "../hdl/gaussian_fir.sv" "SUM\[0\].sum1s" { Text "/home/xmen/Videos/FIR_Filter_Gaussian/hdl/gaussian_fir.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753897744087 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "yn\[0\] GND " "Pin \"yn\[0\]\" is stuck at GND" {  } { { "../hdl/gaussian_fir.sv" "" { Text "/home/xmen/Videos/FIR_Filter_Gaussian/hdl/gaussian_fir.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753897744186 "|gaussian_fir|yn[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yn\[1\] GND " "Pin \"yn\[1\]\" is stuck at GND" {  } { { "../hdl/gaussian_fir.sv" "" { Text "/home/xmen/Videos/FIR_Filter_Gaussian/hdl/gaussian_fir.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753897744186 "|gaussian_fir|yn[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yn\[2\] GND " "Pin \"yn\[2\]\" is stuck at GND" {  } { { "../hdl/gaussian_fir.sv" "" { Text "/home/xmen/Videos/FIR_Filter_Gaussian/hdl/gaussian_fir.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753897744186 "|gaussian_fir|yn[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yn\[3\] GND " "Pin \"yn\[3\]\" is stuck at GND" {  } { { "../hdl/gaussian_fir.sv" "" { Text "/home/xmen/Videos/FIR_Filter_Gaussian/hdl/gaussian_fir.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753897744186 "|gaussian_fir|yn[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yn\[4\] GND " "Pin \"yn\[4\]\" is stuck at GND" {  } { { "../hdl/gaussian_fir.sv" "" { Text "/home/xmen/Videos/FIR_Filter_Gaussian/hdl/gaussian_fir.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753897744186 "|gaussian_fir|yn[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yn\[5\] GND " "Pin \"yn\[5\]\" is stuck at GND" {  } { { "../hdl/gaussian_fir.sv" "" { Text "/home/xmen/Videos/FIR_Filter_Gaussian/hdl/gaussian_fir.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753897744186 "|gaussian_fir|yn[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yn\[6\] GND " "Pin \"yn\[6\]\" is stuck at GND" {  } { { "../hdl/gaussian_fir.sv" "" { Text "/home/xmen/Videos/FIR_Filter_Gaussian/hdl/gaussian_fir.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753897744186 "|gaussian_fir|yn[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yn\[7\] GND " "Pin \"yn\[7\]\" is stuck at GND" {  } { { "../hdl/gaussian_fir.sv" "" { Text "/home/xmen/Videos/FIR_Filter_Gaussian/hdl/gaussian_fir.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753897744186 "|gaussian_fir|yn[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1753897744186 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "72 " "72 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1753897744187 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1753897744211 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753897744211 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "../hdl/gaussian_fir.sv" "" { Text "/home/xmen/Videos/FIR_Filter_Gaussian/hdl/gaussian_fir.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1753897744220 "|gaussian_fir|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nreset " "No output dependent on input pin \"nreset\"" {  } { { "../hdl/gaussian_fir.sv" "" { Text "/home/xmen/Videos/FIR_Filter_Gaussian/hdl/gaussian_fir.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1753897744220 "|gaussian_fir|nreset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xn\[0\] " "No output dependent on input pin \"xn\[0\]\"" {  } { { "../hdl/gaussian_fir.sv" "" { Text "/home/xmen/Videos/FIR_Filter_Gaussian/hdl/gaussian_fir.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1753897744220 "|gaussian_fir|xn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xn\[1\] " "No output dependent on input pin \"xn\[1\]\"" {  } { { "../hdl/gaussian_fir.sv" "" { Text "/home/xmen/Videos/FIR_Filter_Gaussian/hdl/gaussian_fir.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1753897744220 "|gaussian_fir|xn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xn\[2\] " "No output dependent on input pin \"xn\[2\]\"" {  } { { "../hdl/gaussian_fir.sv" "" { Text "/home/xmen/Videos/FIR_Filter_Gaussian/hdl/gaussian_fir.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1753897744220 "|gaussian_fir|xn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xn\[3\] " "No output dependent on input pin \"xn\[3\]\"" {  } { { "../hdl/gaussian_fir.sv" "" { Text "/home/xmen/Videos/FIR_Filter_Gaussian/hdl/gaussian_fir.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1753897744220 "|gaussian_fir|xn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xn\[4\] " "No output dependent on input pin \"xn\[4\]\"" {  } { { "../hdl/gaussian_fir.sv" "" { Text "/home/xmen/Videos/FIR_Filter_Gaussian/hdl/gaussian_fir.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1753897744220 "|gaussian_fir|xn[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xn\[5\] " "No output dependent on input pin \"xn\[5\]\"" {  } { { "../hdl/gaussian_fir.sv" "" { Text "/home/xmen/Videos/FIR_Filter_Gaussian/hdl/gaussian_fir.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1753897744220 "|gaussian_fir|xn[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xn\[6\] " "No output dependent on input pin \"xn\[6\]\"" {  } { { "../hdl/gaussian_fir.sv" "" { Text "/home/xmen/Videos/FIR_Filter_Gaussian/hdl/gaussian_fir.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1753897744220 "|gaussian_fir|xn[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xn\[7\] " "No output dependent on input pin \"xn\[7\]\"" {  } { { "../hdl/gaussian_fir.sv" "" { Text "/home/xmen/Videos/FIR_Filter_Gaussian/hdl/gaussian_fir.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1753897744220 "|gaussian_fir|xn[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1753897744220 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1753897744220 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1753897744220 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1753897744220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "614 " "Peak virtual memory: 614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753897744223 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 30 14:49:04 2025 " "Processing ended: Wed Jul 30 14:49:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753897744223 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753897744223 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753897744223 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753897744223 ""}
