verilog xil_defaultlib --include "../../../../Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_PWM/ipshared/4fba" --include "../../../../Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_PWM/ipshared/ec67/hdl" \
"../../../bd/mblaze_PWM/ip/mblaze_PWM_clk_wiz_0_0/mblaze_PWM_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/mblaze_PWM/ip/mblaze_PWM_clk_wiz_0_0/mblaze_PWM_clk_wiz_0_0.v" \
"../../../bd/mblaze_PWM/ip/mblaze_PWM_lmb_bram_0/sim/mblaze_PWM_lmb_bram_0.v" \
"../../../bd/mblaze_PWM/ip/mblaze_PWM_xbar_0/sim/mblaze_PWM_xbar_0.v" \
"../../../bd/mblaze_PWM/ipshared/6f1b/src/PWM_100x.v" \
"../../../bd/mblaze_PWM/ipshared/6f1b/src/exam02_sequential_logic.v" \
"../../../bd/mblaze_PWM/ipshared/6f1b/hdl/myip_PWM_v1_0_S00_AXI.v" \
"../../../bd/mblaze_PWM/ipshared/6f1b/hdl/myip_PWM_v1_0.v" \
"../../../bd/mblaze_PWM/ip/mblaze_PWM_myip_PWM_0_0/sim/mblaze_PWM_myip_PWM_0_0.v" \
"../../../bd/mblaze_PWM/ip/mblaze_PWM_myip_PWM_1_0/sim/mblaze_PWM_myip_PWM_1_0.v" \
"../../../bd/mblaze_PWM/sim/mblaze_PWM.v" \

verilog xil_defaultlib "glbl.v"

nosort
