
---------- Begin Simulation Statistics ----------
final_tick                               2542237443500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 230014                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   230013                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.25                       # Real time elapsed on the host
host_tick_rate                              669954584                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198046                       # Number of instructions simulated
sim_ops                                       4198046                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012228                       # Number of seconds simulated
sim_ticks                                 12227598500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.353050                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  379099                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               738221                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2652                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            121190                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            947658                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29270                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          197735                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           168465                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1157107                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72641                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30324                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198046                       # Number of instructions committed
system.cpu.committedOps                       4198046                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.822101                       # CPI: cycles per instruction
system.cpu.discardedOps                        330236                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   621093                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1484267                       # DTB hits
system.cpu.dtb.data_misses                       8557                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   418826                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       879114                       # DTB read hits
system.cpu.dtb.read_misses                       7682                       # DTB read misses
system.cpu.dtb.write_accesses                  202267                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      605153                       # DTB write hits
system.cpu.dtb.write_misses                       875                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18278                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3712956                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1181235                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           692170                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17143765                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.171759                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1005216                       # ITB accesses
system.cpu.itb.fetch_acv                          536                       # ITB acv
system.cpu.itb.fetch_hits                      999451                       # ITB hits
system.cpu.itb.fetch_misses                      5765                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11273804500     92.17%     92.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9299500      0.08%     92.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19826500      0.16%     92.41% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               928693500      7.59%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12231624000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8227308500     67.26%     67.26% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4004315500     32.74%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24441446                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85425      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542659     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839821     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592866     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198046                       # Class of committed instruction
system.cpu.quiesceCycles                        13751                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7297681                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158693                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318993                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22833458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22833458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22833458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22833458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117094.656410                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117094.656410                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117094.656410                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117094.656410                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13074481                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13074481                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13074481                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13074481                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67048.620513                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67048.620513                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67048.620513                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67048.620513                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22483961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22483961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117103.963542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117103.963542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12874984                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12874984                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67057.208333                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67057.208333                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.296495                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539717102000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.296495                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206031                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206031                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131252                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34898                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89223                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34552                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28967                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28967                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89813                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41333                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 479453                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11454080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11454080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6721088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6721529                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18186873                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               69                       # Total snoops (count)
system.membus.snoopTraffic                       4416                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160528                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002735                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052223                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160089     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160528                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           838908026                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378235500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          476336000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5743808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4498880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10242688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5743808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5743808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89747                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              160042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34898                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34898                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469741299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         367928339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             837669637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469741299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469741299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182658271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182658271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182658271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469741299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        367928339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1020327908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121943.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79838.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000224308500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7502                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7502                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              415388                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114517                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      160042                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123902                       # Number of write requests accepted
system.mem_ctrls.readBursts                    160042                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123902                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10426                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1959                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5787                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2051939000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  748080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4857239000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13714.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32464.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105843                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82398                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                160042                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123902                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  137123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83289                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.636050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.225530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.038944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35355     42.45%     42.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24629     29.57%     72.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10236     12.29%     84.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4739      5.69%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2378      2.86%     92.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1539      1.85%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          975      1.17%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          629      0.76%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2809      3.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83289                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7502                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.943348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.366979                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.634890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1365     18.20%     18.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5653     75.35%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           309      4.12%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            74      0.99%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            39      0.52%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.28%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.09%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7502                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.252199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.236055                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.757035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6666     88.86%     88.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      1.25%     90.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              497      6.62%     96.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              179      2.39%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               63      0.84%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7502                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9575424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  667264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7803136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10242688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7929728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    837.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12227593500                       # Total gap between requests
system.mem_ctrls.avgGap                      43063.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5109632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4465792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7803136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417876985.411321759224                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 365222328.816242992878                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638157688.936220765114                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89747                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70295                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123902                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2589826000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2267413000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 300604643500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28856.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32255.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2426148.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319857720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169989435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           570257520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315862200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     964984800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5340312330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        198292800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7879556805                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.407551                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    462383250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    408200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11357015250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274897140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146092320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           498000720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320581080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     964984800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5273616630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        254457600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7732630290                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.391576                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    608655500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    408200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11210743000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              997458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12220398500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1727441                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1727441                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1727441                       # number of overall hits
system.cpu.icache.overall_hits::total         1727441                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89814                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89814                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89814                       # number of overall misses
system.cpu.icache.overall_misses::total         89814                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5528069000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5528069000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5528069000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5528069000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1817255                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1817255                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1817255                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1817255                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049423                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049423                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049423                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049423                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61550.192620                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61550.192620                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61550.192620                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61550.192620                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89223                       # number of writebacks
system.cpu.icache.writebacks::total             89223                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89814                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89814                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89814                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89814                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5438256000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5438256000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5438256000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5438256000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049423                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049423                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049423                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049423                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60550.203754                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60550.203754                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60550.203754                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60550.203754                       # average overall mshr miss latency
system.cpu.icache.replacements                  89223                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1727441                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1727441                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89814                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89814                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5528069000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5528069000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1817255                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1817255                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049423                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049423                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61550.192620                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61550.192620                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89814                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89814                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5438256000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5438256000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049423                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049423                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60550.203754                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60550.203754                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.860927                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1776730                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89301                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.895970                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.860927                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995822                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995822                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3724323                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3724323                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1340050                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1340050                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1340050                       # number of overall hits
system.cpu.dcache.overall_hits::total         1340050                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105984                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105984                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105984                       # number of overall misses
system.cpu.dcache.overall_misses::total        105984                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6797595500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6797595500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6797595500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6797595500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1446034                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1446034                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1446034                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1446034                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073293                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073293                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073293                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073293                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64137.940633                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64137.940633                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64137.940633                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64137.940633                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34722                       # number of writebacks
system.cpu.dcache.writebacks::total             34722                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36559                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36559                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36559                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36559                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69425                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69425                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69425                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69425                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4427971000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4427971000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4427971000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4427971000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048011                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048011                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048011                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048011                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63780.640979                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63780.640979                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63780.640979                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63780.640979                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69271                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       808843                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          808843                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49565                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49565                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3328111000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3328111000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       858408                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       858408                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057741                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057741                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67146.393625                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67146.393625                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9120                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9120                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40445                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40445                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2709371000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2709371000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047116                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047116                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66989.022129                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66989.022129                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531207                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531207                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56419                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56419                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3469484500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3469484500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587626                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587626                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61494.966235                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61494.966235                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27439                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27439                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1718600000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1718600000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049317                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049317                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59302.967564                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59302.967564                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10303                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10303                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          887                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          887                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64497000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64497000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079267                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079267                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72713.641488                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72713.641488                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          887                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          887                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63610000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63610000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079267                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079267                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71713.641488                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71713.641488                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542237443500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.492882                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1401372                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69271                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.230284                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.492882                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3006991                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3006991                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2549042837500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1041228                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                  1041209                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.97                       # Real time elapsed on the host
host_tick_rate                              752782525                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6215764                       # Number of instructions simulated
sim_ops                                       6215764                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004494                       # Number of seconds simulated
sim_ticks                                  4493945000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             42.049961                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  100089                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               238024                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                906                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             37695                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            308044                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              10929                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           84976                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            74047                       # Number of indirect misses.
system.cpu.branchPred.lookups                  388220                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   30774                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12974                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1278493                       # Number of instructions committed
system.cpu.committedOps                       1278493                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.969287                       # CPI: cycles per instruction
system.cpu.discardedOps                        109557                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    57795                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       425303                       # DTB hits
system.cpu.dtb.data_misses                       1677                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    37302                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       258255                       # DTB read hits
system.cpu.dtb.read_misses                       1400                       # DTB read misses
system.cpu.dtb.write_accesses                   20493                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      167048                       # DTB write hits
system.cpu.dtb.write_misses                       277                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 800                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1121146                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            333546                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           190908                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6687024                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.143487                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  159891                       # ITB accesses
system.cpu.itb.fetch_acv                          111                       # ITB acv
system.cpu.itb.fetch_hits                      158648                       # ITB hits
system.cpu.itb.fetch_misses                      1243                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.32%      4.32% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.53% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3004     79.64%     84.17% # number of callpals executed
system.cpu.kern.callpal::rdps                     106      2.81%     86.98% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     87.01% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     87.04% # number of callpals executed
system.cpu.kern.callpal::rti                      232      6.15%     93.19% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.19%     94.38% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.49% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.49%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3772                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5475                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1329     40.72%     40.72% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.70%     41.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       5      0.15%     41.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1907     58.43%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3264                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1328     49.48%     49.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        5      0.19%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1328     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2684                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2958405500     65.79%     65.79% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                41626500      0.93%     66.71% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 6727000      0.15%     66.86% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1490094500     33.14%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4496853500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999248                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.696382                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.822304                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 207                      
system.cpu.kern.mode_good::user                   207                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               395                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 207                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.524051                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.687708                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3965216000     88.18%     88.18% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            531637500     11.82%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8910185                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21462      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  804499     62.93%     64.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2351      0.18%     64.79% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.79% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::MemRead                 251555     19.68%     84.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165720     12.96%     97.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.53% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.60% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30664      2.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1278493                       # Class of committed instruction
system.cpu.quiesceCycles                        77705                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2223161                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          114                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76686                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        153246                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2207062638                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2207062638                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2207062638                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2207062638                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118246.056148                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118246.056148                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118246.056148                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118246.056148                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            97                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    24.250000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1272754843                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1272754843                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1272754843                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1272754843                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68189.383499                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68189.383499                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68189.383499                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68189.383499                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4724483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4724483                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115231.292683                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115231.292683                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2674483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2674483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65231.292683                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65231.292683                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2202338155                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2202338155                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118252.693030                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118252.693030                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1270080360                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1270080360                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68195.895619                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68195.895619                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              51958                       # Transaction distribution
system.membus.trans_dist::WriteReq                421                       # Transaction distribution
system.membus.trans_dist::WriteResp               421                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27397                       # Transaction distribution
system.membus.trans_dist::WritebackClean        42908                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6252                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6445                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6445                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          42909                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8580                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       128726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       128726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 212793                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5492288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5492288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1487                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1520320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1521807                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8206031                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             77455                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001420                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037659                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   77345     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                     110      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               77455                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1502000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           441453717                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           82370250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          227932750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2746176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         958848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3705024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2746176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2746176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1753408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1753408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           42909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57891                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27397                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27397                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         611083580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         213364427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             824448007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    611083580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        611083580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      390171219                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            390171219                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      390171219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        611083580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        213364427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1214619227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     69528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     40009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000092119250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4267                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4267                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              158211                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              65775                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57891                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      70269                       # Number of write requests accepted
system.mem_ctrls.readBursts                     57891                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    70269                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2944                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   741                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3371                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    868291750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  274735000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1898548000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15802.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34552.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       124                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    39091                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   49185                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57891                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                70269                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   49847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    420                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.103902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.350534                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.236996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14755     40.77%     40.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10878     30.06%     70.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4538     12.54%     83.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2005      5.54%     88.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1066      2.95%     91.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          597      1.65%     93.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          382      1.06%     94.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          268      0.74%     95.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1699      4.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36188                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.875322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.863991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.385263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1177     27.58%     27.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              37      0.87%     28.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             89      2.09%     30.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           432     10.12%     40.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2087     48.91%     89.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           281      6.59%     96.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            73      1.71%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            35      0.82%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            20      0.47%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            11      0.26%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             9      0.21%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             5      0.12%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             4      0.09%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             3      0.07%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::116-119            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4267                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4267                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.292712                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.273278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.848236                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3635     85.19%     85.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              250      5.86%     91.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              247      5.79%     96.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               92      2.16%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.52%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.12%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.14%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.16%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4267                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3516608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  188416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4449344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3705024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4497216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       782.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       990.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    824.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1000.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4493945000                       # Total gap between requests
system.mem_ctrls.avgGap                      35065.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2560576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       956032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4449344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 569783564.329336524010                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 212737806.092419922352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 990075312.448194146156                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        42909                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14982                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        70269                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1363876250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    534671750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 113547245000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31785.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35687.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1615893.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            147498120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             78374340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           222089700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          190117620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     354647280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1956030240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         79200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3027957300                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        673.786017                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    188439500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    150020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4157330500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            111069840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             59016045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           170410380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          172949040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     354647280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1932419130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         99083040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2899594755                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.222573                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    240800750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    150020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4104969250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19045                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19045                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1487                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193751                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               114000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1359000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97316638                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              777000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              547000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6764594000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       485902                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           485902                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       485902                       # number of overall hits
system.cpu.icache.overall_hits::total          485902                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        42909                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          42909                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        42909                       # number of overall misses
system.cpu.icache.overall_misses::total         42909                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2797745500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2797745500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2797745500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2797745500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       528811                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       528811                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       528811                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       528811                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.081142                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.081142                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.081142                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.081142                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65201.834114                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65201.834114                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65201.834114                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65201.834114                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        42908                       # number of writebacks
system.cpu.icache.writebacks::total             42908                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        42909                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        42909                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        42909                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        42909                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2754836500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2754836500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2754836500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2754836500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.081142                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.081142                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.081142                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.081142                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64201.834114                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64201.834114                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64201.834114                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64201.834114                       # average overall mshr miss latency
system.cpu.icache.replacements                  42908                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       485902                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          485902                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        42909                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         42909                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2797745500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2797745500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       528811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       528811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.081142                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.081142                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65201.834114                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65201.834114                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        42909                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        42909                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2754836500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2754836500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.081142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.081142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64201.834114                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64201.834114                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997478                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              579339                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             42908                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.501888                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997478                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          279                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1100531                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1100531                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       387976                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           387976                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       387976                       # number of overall hits
system.cpu.dcache.overall_hits::total          387976                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21935                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21935                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21935                       # number of overall misses
system.cpu.dcache.overall_misses::total         21935                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1459735000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1459735000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1459735000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1459735000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       409911                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       409911                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       409911                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       409911                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053512                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053512                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053512                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053512                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66548.210622                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66548.210622                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66548.210622                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66548.210622                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8773                       # number of writebacks
system.cpu.dcache.writebacks::total              8773                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7248                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7248                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14687                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14687                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    989223000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    989223000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    989223000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    989223000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91357000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91357000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035830                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035830                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035830                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035830                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67353.646082                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67353.646082                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67353.646082                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67353.646082                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102648.314607                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102648.314607                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14984                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       240458                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          240458                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9620                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9620                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    693988000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    693988000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       250078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       250078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038468                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038468                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72140.124740                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72140.124740                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1384                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1384                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8236                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8236                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    599220500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    599220500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91357000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91357000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032934                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032934                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72756.253035                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72756.253035                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194791.044776                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194791.044776                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147518                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147518                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12315                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12315                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    765747000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    765747000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159833                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159833                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.077049                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.077049                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62180.024361                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62180.024361                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5864                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5864                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6451                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6451                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    390002500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    390002500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60456.130832                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60456.130832                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5020                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5020                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          305                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          305                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23409000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23409000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.057277                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057277                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76750.819672                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76750.819672                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          304                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          304                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23043000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23043000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.057089                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057089                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75799.342105                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75799.342105                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5205                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5205                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5205                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5205                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6805394000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              374762                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14984                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.010812                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          262                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          644                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            855866                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           855866                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2950806157500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 295190                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   295190                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1770.38                       # Real time elapsed on the host
host_tick_rate                              226936193                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   522599257                       # Number of instructions simulated
sim_ops                                     522599257                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.401763                       # Number of seconds simulated
sim_ticks                                401763320000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             36.852850                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                43451261                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            117904751                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3717                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           9464508                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         153537284                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           12673041                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        42770396                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         30097355                       # Number of indirect misses.
system.cpu.branchPred.lookups               169384424                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 7634045                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       194469                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   516383493                       # Number of instructions committed
system.cpu.committedOps                     516383493                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.555621                       # CPI: cycles per instruction
system.cpu.discardedOps                      35203319                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                184717056                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    187807424                       # DTB hits
system.cpu.dtb.data_misses                       3669                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                123912183                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    125637636                       # DTB read hits
system.cpu.dtb.read_misses                       2106                       # DTB read misses
system.cpu.dtb.write_accesses                60804873                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    62169788                       # DTB write hits
system.cpu.dtb.write_misses                      1563                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1925                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          346127980                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         153454950                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         75813682                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        92410262                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.642830                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               194230677                       # ITB accesses
system.cpu.itb.fetch_acv                          159                       # ITB acv
system.cpu.itb.fetch_hits                   194203053                       # ITB hits
system.cpu.itb.fetch_misses                     27624                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    47      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15588      0.27%      0.27% # number of callpals executed
system.cpu.kern.callpal::rdps                    1073      0.02%      0.29% # number of callpals executed
system.cpu.kern.callpal::rti                     2342      0.04%      0.33% # number of callpals executed
system.cpu.kern.callpal::callsys                 1168      0.02%      0.35% # number of callpals executed
system.cpu.kern.callpal::rdunique             5730415     99.65%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                5750634                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    5753101                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      150                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6492     35.30%     35.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      50      0.27%     35.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     411      2.23%     37.81% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11438     62.19%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                18391                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6491     48.29%     48.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       50      0.37%     48.66% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      411      3.06%     51.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6491     48.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13443                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             392385983000     97.67%     97.67% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                98582500      0.02%     97.70% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               461654000      0.11%     97.81% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8784996500      2.19%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         401731216000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999846                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.567494                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.730955                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2284                      
system.cpu.kern.mode_good::user                  2282                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2385                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2282                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.957652                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.977949                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        34658173500      8.63%      8.63% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         366993641500     91.35%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             79401000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       47                       # number of times the context was actually changed
system.cpu.numCycles                        803296930                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       150                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            23721688      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               287756447     55.73%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14897      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1413      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              136874328     26.51%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              62163219     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              1260      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             1222      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              5849011      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                516383493                       # Class of committed instruction
system.cpu.quiesceCycles                       229710                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       710886668                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4919296                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 599                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        602                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          128                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       781931                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1563608                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        77023                       # number of demand (read+write) misses
system.iocache.demand_misses::total             77023                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        77023                       # number of overall misses
system.iocache.overall_misses::total            77023                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   9083827653                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   9083827653                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   9083827653                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   9083827653                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        77023                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           77023                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        77023                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          77023                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117936.559898                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117936.559898                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117936.559898                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117936.559898                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           351                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    9                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           39                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          76864                       # number of writebacks
system.iocache.writebacks::total                76864                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        77023                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        77023                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        77023                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        77023                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   5228311701                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   5228311701                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   5228311701                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   5228311701                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67879.876154                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67879.876154                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67879.876154                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67879.876154                       # average overall mshr miss latency
system.iocache.replacements                     77023                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          159                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              159                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     22852450                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     22852450                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          159                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            159                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 143726.100629                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 143726.100629                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          159                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          159                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     14902450                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     14902450                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 93726.100629                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 93726.100629                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        76864                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        76864                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   9060975203                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   9060975203                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        76864                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        76864                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117883.211946                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117883.211946                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        76864                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        76864                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   5213409251                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   5213409251                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67826.410947                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67826.410947                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  77039                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                77039                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               693207                       # Number of tag accesses
system.iocache.tags.data_accesses              693207                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 510                       # Transaction distribution
system.membus.trans_dist::ReadResp             580108                       # Transaction distribution
system.membus.trans_dist::WriteReq               1271                       # Transaction distribution
system.membus.trans_dist::WriteResp              1271                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       365541                       # Transaction distribution
system.membus.trans_dist::WritebackClean       272237                       # Transaction distribution
system.membus.trans_dist::CleanEvict           143897                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125213                       # Transaction distribution
system.membus.trans_dist::ReadExResp           125213                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         272237                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        307363                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         76864                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       154078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       154078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       816711                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       816711                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1297253                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1300819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2271608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4921344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4921344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     34846336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     34846336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5998                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     46149888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     46155886                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                85923566                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              127                       # Total snoops (count)
system.membus.snoopTraffic                       8128                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            783466                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000163                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012781                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  783338     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     128      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              783466                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3634000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4205828848                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             857700                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2331266250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1453064250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       17423168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       27674560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide         2048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           45099776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     17423168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      17423168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23394624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23394624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          272237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          432415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              704684                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       365541                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             365541                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          43366746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          68882744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           5098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             112254588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     43366746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         43366746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       58229865                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             58229865                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       58229865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         43366746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         68882744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          5098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            170484453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    636546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    259389.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    421235.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000657448250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        38226                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        38226                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1981798                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             600718                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      704684                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     637778                       # Number of write requests accepted
system.mem_ctrls.readBursts                    704684                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   637778                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  24028                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1232                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             38509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             38508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             23327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             39476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             47466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             40536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            49268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            68438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            47492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            56347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            40258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            38647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             35603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             31164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             54775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             40527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             49014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            45213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            55168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            35481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            31283                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10465815000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3403280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23228115000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15376.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34126.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       248                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   397898                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  430861                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                704684                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               637778                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  622700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   56929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  34813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  34711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  34968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  36575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  37540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  38770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  37948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  38216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  38515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  38251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  38707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  39129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    780                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       488453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    172.591525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.588348                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   205.204184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       253756     51.95%     51.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       140383     28.74%     80.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        42850      8.77%     89.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        17950      3.67%     93.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8191      1.68%     94.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4838      0.99%     95.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3056      0.63%     96.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2142      0.44%     96.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15287      3.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       488453                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        38226                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.806022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.366883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            4345     11.37%     11.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3839     10.04%     21.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         23727     62.07%     83.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          4220     11.04%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1573      4.12%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           385      1.01%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            90      0.24%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            20      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            13      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             8      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         38226                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        38226                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.652174                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.527175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.451441                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         37607     98.38%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           373      0.98%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            53      0.14%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            37      0.10%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            29      0.08%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            13      0.03%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            10      0.03%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             7      0.02%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            17      0.04%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55            13      0.03%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             8      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             8      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             8      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             2      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             7      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             2      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             6      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             5      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             6      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-155            2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-219            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         38226                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               43561984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1537792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                40738944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                45099776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40817792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       108.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       101.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    112.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    101.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  401760019000                       # Total gap between requests
system.mem_ctrls.avgGap                     299271.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     16600896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     26959040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide         2048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     40738944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 41320088.653190143406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 67101795.156411990523                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 5097.528564827670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 101400356.807087317109                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       272237                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       432415                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           32                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       637778                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8955563750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14268752250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      3799000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9493642975250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32896.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32997.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    118718.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14885497.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2126927460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1130507730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2773547280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1814701680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31714809360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     121906467720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      51619036800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       213085998030                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        530.376934                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 133048014250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13415740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 255299565750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1360555560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            723171405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2086336560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1508068440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31714809360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      72392761080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      93314789760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       203100492165                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.522735                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 241858535250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13415740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 146489044750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  669                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 669                       # Transaction distribution
system.iobus.trans_dist::WriteReq               78135                       # Transaction distribution
system.iobus.trans_dist::WriteResp              78135                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3562                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       154046                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       154046                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  157608                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1350                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5998                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4920568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4920568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4926566                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1305500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                35000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            77182000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2291000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           401333653                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2293500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 300                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           150                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283790.261904                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          150    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             150                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    401643320000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    120000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    197663067                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        197663067                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    197663067                       # number of overall hits
system.cpu.icache.overall_hits::total       197663067                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       272236                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         272236                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       272236                       # number of overall misses
system.cpu.icache.overall_misses::total        272236                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  18082392500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  18082392500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  18082392500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  18082392500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    197935303                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    197935303                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    197935303                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    197935303                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001375                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001375                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001375                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001375                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66421.753552                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66421.753552                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66421.753552                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66421.753552                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       272237                       # number of writebacks
system.cpu.icache.writebacks::total            272237                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       272236                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       272236                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       272236                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       272236                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  17810155500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17810155500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  17810155500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17810155500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001375                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001375                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001375                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001375                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65421.749879                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65421.749879                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65421.749879                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65421.749879                       # average overall mshr miss latency
system.cpu.icache.replacements                 272237                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    197663067                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       197663067                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       272236                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        272236                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  18082392500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  18082392500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    197935303                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    197935303                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66421.753552                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66421.753552                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       272236                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       272236                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  17810155500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17810155500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001375                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001375                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65421.749879                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65421.749879                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           197943687                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            272749                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            725.735702                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          318                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         396142843                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        396142843                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    166267985                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        166267985                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    166267985                       # number of overall hits
system.cpu.dcache.overall_hits::total       166267985                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       534373                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         534373                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       534373                       # number of overall misses
system.cpu.dcache.overall_misses::total        534373                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34502862000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34502862000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34502862000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34502862000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    166802358                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    166802358                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    166802358                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    166802358                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003204                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003204                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003204                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003204                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64567.000953                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64567.000953                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64567.000953                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64567.000953                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       288677                       # number of writebacks
system.cpu.dcache.writebacks::total            288677                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       105091                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       105091                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       105091                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       105091                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       429282                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       429282                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       429282                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       429282                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1781                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1781                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27634671000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27634671000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27634671000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27634671000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     79602000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79602000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002574                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002574                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002574                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002574                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64374.166632                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64374.166632                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64374.166632                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64374.166632                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 44695.115104                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 44695.115104                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 432415                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    115825984                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       115825984                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       304597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        304597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20646611500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20646611500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    116130581                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    116130581                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002623                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002623                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67783.371143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67783.371143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          530                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          530                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       304067                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       304067                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          510                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          510                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  20307835000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20307835000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     79602000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79602000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002618                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002618                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66787.369231                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66787.369231                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 156082.352941                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 156082.352941                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     50442001                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       50442001                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       229776                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       229776                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13856250500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13856250500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     50671777                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     50671777                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004535                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004535                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60303.297559                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60303.297559                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104561                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104561                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       125215                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       125215                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1271                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1271                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7326836000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7326836000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002471                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002471                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58514.043845                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58514.043845                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     11481568                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     11481568                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3151                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3151                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    242421000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    242421000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     11484719                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     11484719                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000274                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000274                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76934.623929                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76934.623929                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3143                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3143                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    238793500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    238793500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000274                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000274                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75976.296532                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75976.296532                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     11484693                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     11484693                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     11484693                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     11484693                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 401763320000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           189736642                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            433439                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            437.747046                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          191                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          479                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          337                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         379975955                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        379975955                       # Number of data accesses

---------- End Simulation Statistics   ----------
