/*
 utility/SamDMAXDMAC.h - Library for the Motate system
 http://github.com/synthetos/motate/

 Copyright (c) 2019 Robert Giseburt

 This file is part of the Motate Library.

 This file ("the software") is free software: you can redistribute it and/or modify
 it under the terms of the GNU General Public License, version 2 as published by the
 Free Software Foundation. You should have received a copy of the GNU General Public
 License, version 2 along with the software. If not, see <http://www.gnu.org/licenses/>.

 As a special exception, you may use this file as part of a software library without
 restriction. Specifically, if other files instantiate templates or use macros or
 inline functions from this file, or you compile this file and link it with  other
 files to produce an executable, this file does not by itself cause the resulting
 executable to be covered by the GNU General Public License. This exception does not
 however invalidate any other reasons why the executable file might be covered by the
 GNU General Public License.

 THE SOFTWARE IS DISTRIBUTED IN THE HOPE THAT IT WILL BE USEFUL, BUT WITHOUT ANY
 WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
 OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT
 SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
 OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 */

// This file is included deep in another include file,
// all include dependencies should be handled by now.

#ifndef SAMDMAXDMAC_H_ONCE
#define SAMDMAXDMAC_H_ONCE

// Only if we have an XDMAC
#if defined(XDMAC)

namespace Motate {

    // DMA_XDMAC_hardware template - - MUST be specialized
    template<typename periph_t, uint8_t periph_num>
    struct DMA_XDMAC_hardware {
        DMA_XDMAC_hardware() = delete;
    };
    template<typename periph_t, uint8_t periph_num>
    struct DMA_XDMAC_RX_hardware {
        DMA_XDMAC_RX_hardware() = delete;
    };
    template<typename periph_t, uint8_t periph_num>
    struct DMA_XDMAC_TX_hardware {
        DMA_XDMAC_TX_hardware() = delete;
    };

    struct DMA_XDMAC_common {
        static constexpr uint32_t peripheralId { ID_XDMAC };
        static Xdmac * const xdma() { return XDMAC; };
        static constexpr IRQn_Type xdmaIRQ() { return XDMAC_IRQn; };

        void setInterrupts(const Interrupt::Type interrupts) const
        {
            // Once it's known that interrupts are required, always have them on
            NVIC_EnableIRQ(xdmaIRQ());

            if (interrupts != Interrupt::Off) {
                // Subobjects must handle Interrupt::OnTxTransferDone and Interrupt::OnRxTransferDone

                /* Set interrupt priority */
                if (interrupts & Interrupt::PriorityHighest) {
                    NVIC_SetPriority(xdmaIRQ(), 0);
                }
                else if (interrupts & Interrupt::PriorityHigh) {
                    NVIC_SetPriority(xdmaIRQ(), 1);
                }
                else if (interrupts & Interrupt::PriorityMedium) {
                    NVIC_SetPriority(xdmaIRQ(), 2);
                }
                else if (interrupts & Interrupt::PriorityLow) {
                    NVIC_SetPriority(xdmaIRQ(), 3);
                }
                else if (interrupts & Interrupt::PriorityLowest) {
                    NVIC_SetPriority(xdmaIRQ(), 4);
                }
            }
        };

    };

    struct _XDMACInterrupt {
        const std::function<void(void)> interrupt_handler;
        uint8_t                         channel_num;
        uint32_t                        channel_mask;
        _XDMACInterrupt*                 next;

        _XDMACInterrupt(const _XDMACInterrupt&) = delete;             // delete the copy constructor, we only allow moves
        _XDMACInterrupt &operator=(const _XDMACInterrupt &) = delete; // delete the assigment operator, we only allow moves

        // Note we MOVE construct this interrupt function...
        _XDMACInterrupt(const std::function<void(void)>&& _interrupt,
                       _XDMACInterrupt*&                  _first)
            : interrupt_handler{std::move(_interrupt)}, next{nullptr} {
            if (interrupt_handler) {  // std::function returns false if the function isn't valid
                if (_first == nullptr) {
                    _first = this;
                    channel_num = 0;
                    channel_mask = (uint32_t)(1 << channel_num);
                    return;
                }

                _XDMACInterrupt* i = _first;
                while (i->next != nullptr) {
                    i = i->next;
                    channel_num = std::max(channel_num, i->channel_num);
                }
                ++channel_num;
                i->next      = this;
                channel_mask = (uint32_t)(1 << channel_num);
            }
        };

        uint8_t getChannel() const { return channel_num; }
    };

    extern _XDMACInterrupt *_first_xdmac_interrupt;

    // NOTE, we have 23 channels, and less than 23 peripheral types using this,
    // so we'll assign channels uniquely, but otherwise arbitrarily from lowest
    // to highest. If using XDMAC directly, beware and use the highest channels
    // first.

    template<typename periph_t, uint8_t periph_num>
    struct DMA_XDMAC_TX : virtual DMA_XDMAC_TX_hardware<periph_t, periph_num> {
        typedef DMA_XDMAC_TX_hardware<periph_t, periph_num> _hw;

        using _hw::xdma;
        using _hw::xdmaTxPeripheralId;
        // using _hw::xdmaTxChannelNumber;
        // using _hw::xdmaTxChannel;
        using _hw::xdmaPeripheralTxAddress;
        using _hw::xdmaIRQ;
        using _hw::peripheralId;

        typedef typename _hw::buffer_t buffer_t;
        static constexpr uint32_t buffer_width = std::alignment_of< typename std::remove_pointer<buffer_t>::type >::value;


        const std::function<void(Interrupt::Type)> &_xdmaCInterruptHandler;

        _XDMACInterrupt _tx_interrupt{
            [&]() {
                if (_xdmaCInterruptHandler) {
                    auto CIS_hold = xdmaTxChannel()->XDMAC_CIS;
                    Interrupt::Type cause;
                    if (CIS_hold & XDMAC_CIS_BIS) { cause = Interrupt::OnTxTransferDone; }
                    if (CIS_hold & XDMAC_CIS_WBEIS) { cause |= Interrupt::OnTxError; }
                    _xdmaCInterruptHandler(cause);

                    // For now, we'll treat the transfer as down if we get an interrupt
                    // _xdmaCInterruptHandler(Interrupt::OnTxTransferDone);
                }
            },
            _first_xdmac_interrupt};

        const uint8_t xdmaTxChannelNumber() const { return _tx_interrupt.getChannel(); }
        XdmacChid * const xdmaTxChannel() const
        {
            return xdma()->XDMAC_CHID + xdmaTxChannelNumber();
        };

        // we'll hold a reference to the handler, the peripheral owns the one it's passing
        constexpr DMA_XDMAC_TX(const std::function<void(Interrupt::Type)> &handler) : _xdmaCInterruptHandler{handler} {};

        void resetTX() const
        {
            // init is called once after reset, so clean up after a reset
            SamCommon::enablePeripheralClock(peripheralId);

            // disable the channels
            disableTx();

            // Configure the Tx
            // ASSUMPTIONS:
            //  * Tx is memory to peripheral
            //  * Not doing memory-to-memory or peripheral-to-peripheral (for now)
            //  * Single Block, Single Microblock transfers (for now)
            //  * All peripherals are using a FIFO for Rx and Tx
            //
            // If ANY of those assumptions are wrong, this code must change!!

            // Configure Tx channel
            xdmaTxChannel()->XDMAC_CSA = 0;
            xdmaTxChannel()->XDMAC_CDA = (uint32_t)xdmaPeripheralTxAddress();
            xdmaTxChannel()->XDMAC_CC =
                XDMAC_CC_TYPE_PER_TRAN |                // between memory and a peripheral
                XDMAC_CC_MBSIZE_SINGLE |                // burst size of one "unit" at a time
                XDMAC_CC_DSYNC_MEM2PER |                // memory->peripheral
                XDMAC_CC_CSIZE_CHK_1 |                  // chunk size of one "unit" at a time
                XDMAC_CC_DWIDTH((buffer_width >> 1)) |  // data width (based on alignment size of base type of buffer_t)
                XDMAC_CC_SIF_AHB_IF0 |  // source is RAM   (info cryptically extracted from Table 18-3 of the datasheep)
                XDMAC_CC_DIF_AHB_IF1 |  // destination is peripheral (info cryptically extracted from Table 18-3 of the
                                        // datasheep)
                XDMAC_CC_SAM_INCREMENTED_AM |         // the source address increments as written
                XDMAC_CC_DAM_FIXED_AM |               // destination address doesn't change (FIFO)
                XDMAC_CC_PERID(xdmaTxPeripheralId())  // and finally, set the peripheral identifier
                ;
            // Datasheep says to clear these out explicitly:
            //            xdmaTxChannel()->XDMAC_CNDC = 0; // no "next descriptor"
            //            xdmaTxChannel()->XDMAC_CBC = 0;  // ???
            //            xdmaTxChannel()->XDMAC_CDS_MSP = 0; // striding is disabled
            //            xdmaTxChannel()->XDMAC_CSUS = 0;
            //            xdmaTxChannel()->XDMAC_CDUS = 0;
            //            xdmaTxChannel()->XDMAC_CUBC = 0;

            // enable interrupts for these channels (must still be masked individually
            xdma()->XDMAC_GIE |= (1<<xdmaTxChannelNumber());
        };


        void disableTx() const
        {
            xdma()->XDMAC_GD = XDMAC_GD_DI0 << xdmaTxChannelNumber();
        };
        void enableTx() const
        {
            xdma()->XDMAC_GE = XDMAC_GE_EN0 << xdmaTxChannelNumber();
        };
        alignas(4) uint8_t dummy_buffer[4] = {0xbe, 0xef, 0xed, 0xff};
        void setTx(void * const buffer, const uint32_t length) const
        {
            xdmaTxChannel()->XDMAC_CSA = (uint32_t)(buffer != nullptr ? buffer : dummy_buffer);
            xdmaTxChannel()->XDMAC_CUBC = length;
            // xdmaTxChannel()->XDMAC_CC = (xdmaTxChannel()->XDMAC_CC & ~XDMAC_CC_SAM_Msk) |
            //                              (buffer != nullptr ? XDMAC_CC_SAM_INCREMENTED_AM : XDMAC_CC_SAM_FIXED_AM);
        };
        void setNextTx(void * const buffer, const uint32_t length) const
        {
            //            pdc->PERIPH_TNPR = (uint32_t)buffer;
            //            pdc->PERIPH_TNCR = length;
        };
        uint32_t leftToWrite(bool include_next = false) const
        {
            //            if (include_next) {
            //            }
            SamCommon::sync();
            return xdmaTxChannel()->XDMAC_CUBC;
        };
        uint32_t leftToWriteNext() const
        {
            return 0;
            //            return pdc->PERIPH_TNCR;
        };
        bool doneWriting(bool include_next = false) const
        {
            return leftToWrite(include_next) == 0;
        };
        bool doneWritingNext() const
        {
            return leftToWriteNext() == 0;
        };
        buffer_t getTXTransferPosition() const
        {
            return (buffer_t)xdmaTxChannel()->XDMAC_CSA;
        };


        // Bundle it all up
        bool startTXTransfer(void * const buffer, const uint32_t length, bool handle_interrupts = true, bool include_next = false) const
        {
            if (doneWriting()) {
                disableTx();
                if (handle_interrupts) { stopTxDoneInterrupts(); }
                setTx(buffer, length);
                if (length != 0) {
                    if (handle_interrupts) { startTxDoneInterrupts(); }
                    enableTx();
                    return true;
                }
                return false;
            }
//            else if (include_next && doneWritingNext()) {
//                setNextTx(buffer, length);
//                return true;
//            }
            return false;
        };


        void startTxDoneInterrupts() const { xdmaTxChannel()->XDMAC_CIE = XDMAC_CIE_BIE | XDMAC_CIE_WBIE; };
        void stopTxDoneInterrupts() const { xdmaTxChannel()->XDMAC_CID = XDMAC_CID_BID | XDMAC_CID_WBEID; };

        // XDMAC_Handler is handled with _tx_interrupt and _rx_interupt. They use
        // the std::function _xdmaCInterruptHandler, which get's set by the peripheral
        // in the constexpr constructor.

        // These two get called from the peripheral interrupt handler,
        // and must always return false
        constexpr bool inTxBufferEmptyInterrupt() const { return false; };
    };

    // DMA_XDMAC is split into two halves, TX and RX. Each or both can be inherited from.
    template<typename periph_t, uint8_t periph_num>
    struct DMA_XDMAC_RX : virtual DMA_XDMAC_RX_hardware<periph_t, periph_num> {
        typedef DMA_XDMAC_RX_hardware<periph_t, periph_num> _hw;

        using _hw::xdma;
        using _hw::xdmaRxPeripheralId;
        // using _hw::xdmaRxChannelNumber;
        // using _hw::xdmaRxChannel;
        using _hw::xdmaPeripheralRxAddress;
        using _hw::xdmaIRQ;
        using _hw::peripheralId;

        typedef typename _hw::buffer_t buffer_t;
        static constexpr uint32_t buffer_width = std::alignment_of< typename std::remove_pointer<buffer_t>::type >::value;

        const std::function<void(Interrupt::Type)> &_xdmaCInterruptHandler;

        _XDMACInterrupt _rx_interrupt{
            [&]() {
                if (_xdmaCInterruptHandler) {
                    auto CIS_hold = xdmaRxChannel()->XDMAC_CIS;
                    Interrupt::Type cause;
                    if (CIS_hold & XDMAC_CIS_BIS) {
                        cause = Interrupt::OnRxTransferDone;
                    }
                    if (CIS_hold & XDMAC_CIS_WBEIS) {
                        cause |= Interrupt::OnRxError;
                    }
                    if (CIS_hold & XDMAC_CIS_ROIS) {
                        cause |= Interrupt::OnRxError;
                    }
                    if (CIS_hold & XDMAC_CIS_RBEIS) {
                        cause |= Interrupt::OnRxError;
                    }
                    _xdmaCInterruptHandler(cause);
                }
            },
            _first_xdmac_interrupt};

        const uint8_t xdmaRxChannelNumber() const { return _rx_interrupt.getChannel(); }
        XdmacChid * const xdmaRxChannel() const
        {
            return xdma()->XDMAC_CHID + xdmaRxChannelNumber();
        };

        constexpr DMA_XDMAC_RX(const std::function<void(Interrupt::Type)> &handler) : _xdmaCInterruptHandler{handler} {};

        void resetRX() const
        {
            // init is called once after reset, so clean up after a reset
            SamCommon::enablePeripheralClock(peripheralId);

            // disable the channels
            disableRx();

            // Configure the Rx
            // ASSUMPTIONS:
            //  * Rx is from peripheral to memory
            //  * Not doing memory-to-memory or peripheral-to-peripheral (for now)
            //  * Single Block, Single Microblock transfers (for now)
            //  * All peripherals are using a FIFO for Rx and Tx
            //
            // If ANY of those assumptions are wrong, this code must change!!

            // Configure Rx channel
            xdmaRxChannel()->XDMAC_CSA = (uint32_t)xdmaPeripheralRxAddress();
            xdmaRxChannel()->XDMAC_CDA = 0;
            xdmaRxChannel()->XDMAC_CC =
            XDMAC_CC_TYPE_PER_TRAN | // between memory and a peripheral
            XDMAC_CC_MBSIZE_SINGLE | // burst size of one "unit" at a time
            XDMAC_CC_DSYNC_PER2MEM | // peripheral->memory
            XDMAC_CC_CSIZE_CHK_1   | // chunk size of one "unit" at a time
            XDMAC_CC_DWIDTH( (buffer_width >> 1) ) | // data width (based on alignment size of base type of buffer_t)
            XDMAC_CC_SIF_AHB_IF1   | // source is peripheral (info cryptically extracted from Table 18-3 of the datasheep)
            XDMAC_CC_DIF_AHB_IF0   | // destination is RAM   (info cryptically extracted from Table 18-3 of the datasheep)
            XDMAC_CC_SAM_FIXED_AM  | // the source address doesn't change (FIFO)
            XDMAC_CC_DAM_INCREMENTED_AM | // destination address increments as read
            XDMAC_CC_PERID(xdmaRxPeripheralId()) // and finally, set the peripheral identifier
            ;
            // Datasheep says to clear these out explicitly:
            //            xdmaRxChannel()->XDMAC_CNDC = 0; // no "next descriptor"
            //            xdmaRxChannel()->XDMAC_CBC = 0;  // ???
            //            xdmaRxChannel()->XDMAC_CDS_MSP = 0; // striding is disabled
            //            xdmaRxChannel()->XDMAC_CSUS = 0;
            //            xdmaRxChannel()->XDMAC_CDUS = 0;
            //            xdmaRxChannel()->XDMAC_CUBC = 0;

            // enable interrupts for these channels (must still be masked individually
            xdma()->XDMAC_GIE |= (1<<xdmaRxChannelNumber());
        };

        void disableRx() const
        {
            xdma()->XDMAC_GD = XDMAC_GD_DI0 << xdmaRxChannelNumber();
        };
        void enableRx() const
        {
            xdma()->XDMAC_GE = XDMAC_GE_EN0 << xdmaRxChannelNumber();
        };

        alignas(4) uint8_t dummy_buffer[4] = {0xbe, 0xef, 0xed, 0xff};
        void setRx(void* const buffer, const uint32_t length) const {
            xdmaRxChannel()->XDMAC_CDA = (uint32_t)(buffer != nullptr ? buffer : dummy_buffer);
            xdmaRxChannel()->XDMAC_CUBC = length;

            // xdmaRxChannel()->XDMAC_CC = (xdmaRxChannel()->XDMAC_CC & ~XDMAC_CC_SAM_Msk) |
            //                              (buffer != nullptr ? XDMAC_CC_SAM_INCREMENTED_AM : XDMAC_CC_SAM_FIXED_AM);

            SamCommon::sync();
        };
        void setNextRx(void * const buffer, const uint32_t length) const
        {
            //            pdc->PERIPH_RNPR = (uint32_t)buffer;
            //            pdc->PERIPH_RNCR = length;
        };
        void flushRead() const
        {
            xdmaRxChannel()->XDMAC_CUBC = 0;
            SamCommon::sync();
        };
        uint32_t leftToRead(bool include_next = false) const
        {
            //            if (include_next) {
            //            }
            SamCommon::sync();
            return xdmaRxChannel()->XDMAC_CUBC;
        };
        uint32_t leftToReadNext() const
        {
            return 0;
            //            return pdc->PERIPH_RNCR;
        };
        bool doneReading(bool include_next = false) const
        {
            return leftToRead(include_next) == 0;
        };
        bool doneReadingNext() const
        {
            return leftToReadNext() == 0;
        };
        buffer_t getRXTransferPosition() const
        {
            // we'll request a flush, but NOT wait for it
            xdma()->XDMAC_GSWF = (1<<xdmaRxChannelNumber());
            return (buffer_t)xdmaRxChannel()->XDMAC_CDA;
        };


        // Bundle it all up
        bool startRXTransfer(void * const buffer,
                             const uint32_t length,
                             bool handle_interrupts = true,
                             bool include_next = false
                             ) const
        {
            if (0 == length) { return false; }

            // Problem: The last transfer wasn't cleared out, which may be fine and otherwise handled
            // ToDo: Make a clear method to reset these values for this detection
            // For now, in I2C we don't need to extend a request, and upper layers prevent double-requesting

            disableRx();
            flushRead();
            if (handle_interrupts) {
                stopRxDoneInterrupts();
            }
            setRx(buffer, length);
            enableRx();
            if (handle_interrupts) {
                startRxDoneInterrupts();
            }

            return (length > 0);
        };


        void startRxDoneInterrupts() const { xdmaRxChannel()->XDMAC_CIE = XDMAC_CIE_BIE; };
        void stopRxDoneInterrupts() const { xdmaRxChannel()->XDMAC_CID = XDMAC_CID_BID; };

        // XDMAC_Handler is handled with _tx_interrupt and _rx_interupt. They use
        // the std::function _xdmaCInterruptHandler, which gets set by the peripheral
        // in the constexpr constructor.


        // These two get called from the peripheral interrupt handler,
        // and must always return false
        constexpr bool inRxBufferFullInterrupt() const { return false; };
    };

} // namespace Motate

#endif // has XDMAC

#endif /* end of include guard: SAMDMAXDMAC_H_ONCE */
