module And(
	input[7:0] a, b,
	output[7:0] z
);
assign z[0] = a[0] & b[0];
assign z[1] = a[1] & b[1];
assign z[2] = a[2] & b[2];
assign z[3] = a[3] & b[3];
assign z[4] = a[4] & b[4];
assign z[5] = a[5] & b[5];
assign z[6] = a[6] & b[6];
assign z[7] = a[7] & b[7];
endmodule
