

================================================================
== Vivado HLS Report for 'process_r'
================================================================
* Date:           Sat Apr 14 20:19:04 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        hipacc_project
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|      5.75|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1044495|  1044495|  1044495|  1044495|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                       |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- process_main_loop_L  |  1044493|  1044493|        11|          1|          1|  1044484|    yes   |
        +-----------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|     943|     949|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     24|     996|     294|
|Memory           |        8|      -|       0|       0|
|Multiplexer      |        -|      -|       -|      93|
|Register         |        -|      -|    1930|     128|
+-----------------+---------+-------+--------+--------+
|Total            |        8|     24|    3869|    1464|
+-----------------+---------+-------+--------+--------+
|Available        |     1510|   2020|  554800|  277400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |hipaccRun_mul_32sfYi_U1  |hipaccRun_mul_32sfYi  |        0|      4|  166|  49|
    |hipaccRun_mul_32sfYi_U2  |hipaccRun_mul_32sfYi  |        0|      4|  166|  49|
    |hipaccRun_mul_32sg8j_U3  |hipaccRun_mul_32sg8j  |        0|      4|  166|  49|
    |hipaccRun_mul_32sg8j_U4  |hipaccRun_mul_32sg8j  |        0|      4|  166|  49|
    |hipaccRun_mul_32shbi_U5  |hipaccRun_mul_32shbi  |        0|      4|  166|  49|
    |hipaccRun_mul_32sibs_U6  |hipaccRun_mul_32sibs  |        0|      4|  166|  49|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|     24|  996| 294|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |lineBuff_0_U  |process_r_lineBufbkb  |        2|  0|   0|  1020|   32|     1|        32640|
    |lineBuff_1_U  |process_r_lineBufbkb  |        2|  0|   0|  1020|   32|     1|        32640|
    |lineBuff_2_U  |process_r_lineBufbkb  |        2|  0|   0|  1020|   32|     1|        32640|
    |lineBuff_3_U  |process_r_lineBufbkb  |        2|  0|   0|  1020|   32|     1|        32640|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                      |        8|  0|   0|  4080|  128|     4|       130560|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+-----+----+------------+------------+
    |            Variable Name           | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+-----+----+------------+------------+
    |col_fu_412_p2                       |     +    |      0|   35|  15|          10|           1|
    |indvar_flatten_next_fu_305_p2       |     +    |      0|   65|  25|          20|           1|
    |p_tmp0_fu_751_p2                    |     +    |      0|    0|  32|          32|          32|
    |row_fu_285_p2                       |     +    |      0|   35|  15|          10|           1|
    |tmp10_fu_644_p2                     |     +    |      0|  101|  37|          32|          32|
    |tmp10_i_fu_633_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp11_fu_655_p2                     |     +    |      0|    0|  32|          32|          32|
    |tmp12_fu_661_p2                     |     +    |      0|  101|  37|          32|          32|
    |tmp13_fu_698_p2                     |     +    |      0|    0|  32|          32|          32|
    |tmp14_fu_703_p2                     |     +    |      0|  101|  37|          32|          32|
    |tmp14_i_fu_649_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp15_fu_747_p2                     |     +    |      0|    0|  32|          32|          32|
    |tmp16_fu_734_p2                     |     +    |      0|  101|  37|          32|          32|
    |tmp17_fu_742_p2                     |     +    |      0|    0|  32|          32|          32|
    |tmp18_fu_738_p2                     |     +    |      0|    0|  32|          32|          32|
    |tmp18_i_fu_667_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp1_fu_679_p2                      |     +    |      0|    0|  32|          32|          32|
    |tmp22_i_fu_708_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp2_fu_592_p2                      |     +    |      0|  101|  37|          32|          32|
    |tmp3_fu_598_p2                      |     +    |      0|  101|  37|          32|          32|
    |tmp4_fu_616_p2                      |     +    |      0|    0|  32|          32|          32|
    |tmp5_fu_604_p2                      |     +    |      0|    0|  32|          32|          32|
    |tmp6_fu_610_p2                      |     +    |      0|  101|  37|          32|          32|
    |tmp6_i_fu_683_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp7_fu_622_p2                      |     +    |      0|    0|  32|          32|          32|
    |tmp8_fu_628_p2                      |     +    |      0|  101|  37|          32|          32|
    |tmp9_fu_639_p2                      |     +    |      0|    0|  32|          32|          32|
    |ap_block_state12_pp0_stage0_iter10  |    and   |      0|    0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2    |    and   |      0|    0|   2|           1|           1|
    |ap_predicate_op80_read_state4       |    and   |      0|    0|   2|           1|           1|
    |or_cond_fu_378_p2                   |    and   |      0|    0|   2|           1|           1|
    |tmp_6_fu_406_p2                     |    and   |      0|    0|   2|           1|           1|
    |exitcond_flatten_fu_373_p2          |   icmp   |      0|    0|  13|          20|          13|
    |exitcond_fu_321_p2                  |   icmp   |      0|    0|   5|          10|           3|
    |icmp1_fu_291_p2                     |   icmp   |      0|    0|   5|           9|           1|
    |icmp2_fu_337_p2                     |   icmp   |      0|    0|   5|           9|           1|
    |icmp_fu_400_p2                      |   icmp   |      0|    0|   5|           9|           1|
    |tmp_4_fu_279_p2                     |   icmp   |      0|    0|   5|          10|           4|
    |tmp_5_fu_349_p2                     |   icmp   |      0|    0|   5|          10|           4|
    |tmp_5_mid1_fu_343_p2                |   icmp   |      0|    0|   5|          10|           4|
    |ap_block_pp0_stage0_flag00001001    |    or    |      0|    0|   2|           1|           1|
    |col_assign_1_mid2_fu_297_p3         |  select  |      0|    0|  10|           1|          10|
    |col_assign_mid2_fu_355_p3           |  select  |      0|    0|  10|           1|           1|
    |tmp_2_mid2_fu_363_p3                |  select  |      0|    0|   2|           1|           1|
    |tmp_5_mid2_fu_368_p3                |  select  |      0|    0|   2|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|    0|   2|           1|           2|
    +------------------------------------+----------+-------+-----+----+------------+------------+
    |Total                               |          |      0|  943| 949|         906|         823|
    +------------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter10  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4   |   9|          2|    1|          2|
    |col_assign_1_reg_257      |   9|          2|   10|         20|
    |col_assign_phi_fu_272_p4  |   9|          2|   10|         20|
    |col_assign_reg_268        |   9|          2|   10|         20|
    |in_s_V_blk_n              |   9|          2|    1|          2|
    |indvar_flatten_reg_246    |   9|          2|   20|         40|
    |out_s_V_blk_n             |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  93|         20|   55|        112|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                   |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_lineBuff_0_addr_reg_975  |  10|   0|   10|          0|
    |ap_reg_pp0_iter2_lineBuff_1_addr_reg_949  |  10|   0|   10|          0|
    |ap_reg_pp0_iter2_lineBuff_2_addr_reg_985  |  10|   0|   10|          0|
    |ap_reg_pp0_iter2_lineBuff_3_addr_reg_957  |  10|   0|   10|          0|
    |ap_reg_pp0_iter2_tmp_4_reg_963            |   1|   0|    1|          0|
    |ap_reg_pp0_iter8_tmp16_reg_1118           |  32|   0|   32|          0|
    |col_assign_1_reg_257                      |  10|   0|   10|          0|
    |col_assign_mid2_reg_934                   |  10|   0|   10|          0|
    |col_assign_reg_268                        |  10|   0|   10|          0|
    |exitcond_flatten_reg_881                  |   1|   0|    1|          0|
    |exitcond_reg_895                          |   1|   0|    1|          0|
    |icmp1_reg_905                             |   1|   0|    1|          0|
    |icmp2_reg_944                             |   1|   0|    1|          0|
    |indvar_flatten_reg_246                    |  20|   0|   20|          0|
    |lineBuff_0_addr_reg_975                   |  10|   0|   10|          0|
    |lineBuff_1_addr_reg_949                   |  10|   0|   10|          0|
    |lineBuff_2_addr_reg_985                   |  10|   0|   10|          0|
    |lineBuff_3_addr_reg_957                   |  10|   0|   10|          0|
    |or_cond_reg_996                           |   1|   0|    1|          0|
    |tmp10_i_reg_1068                          |  32|   0|   32|          0|
    |tmp11_i_reg_1063                          |  32|   0|   32|          0|
    |tmp14_i_reg_1043                          |  32|   0|   32|          0|
    |tmp15_i_reg_1098                          |  32|   0|   32|          0|
    |tmp16_reg_1118                            |  32|   0|   32|          0|
    |tmp17_reg_1113                            |  32|   0|   32|          0|
    |tmp18_i_reg_1078                          |  32|   0|   32|          0|
    |tmp19_i_reg_1108                          |  32|   0|   32|          0|
    |tmp22_i_reg_1088                          |  32|   0|   32|          0|
    |tmp23_i_reg_1083                          |  32|   0|   32|          0|
    |tmp2_reg_1023                             |  32|   0|   32|          0|
    |tmp3_reg_1058                             |  32|   0|   32|          0|
    |tmp4_reg_1033                             |  32|   0|   32|          0|
    |tmp6_i_reg_1053                           |  32|   0|   32|          0|
    |tmp7_i_reg_1073                           |  32|   0|   32|          0|
    |tmp_3_reg_1103                            |  16|   0|   16|          0|
    |tmp_4_reg_963                             |   1|   0|    1|          0|
    |tmp_5_mid1_reg_916                        |   1|   0|    1|          0|
    |tmp_5_reg_953                             |   1|   0|    1|          0|
    |tmp_6_reg_939                             |   1|   0|    1|          0|
    |tmp_8_reg_1093                            |  32|   0|   32|          0|
    |win_tmp_0_0_fu_78                         |  32|   0|   32|          0|
    |win_tmp_0_0_load_reg_1038                 |  32|   0|   32|          0|
    |win_tmp_0_1_fu_82                         |  32|   0|   32|          0|
    |win_tmp_0_2_fu_86                         |  32|   0|   32|          0|
    |win_tmp_0_3_fu_138                        |  32|   0|   32|          0|
    |win_tmp_1_0_fu_90                         |  32|   0|   32|          0|
    |win_tmp_1_1_fu_94                         |  32|   0|   32|          0|
    |win_tmp_1_2_fu_98                         |  32|   0|   32|          0|
    |win_tmp_1_3_1_reg_1008                    |  32|   0|   32|          0|
    |win_tmp_1_3_fu_142                        |  32|   0|   32|          0|
    |win_tmp_1_4_reg_990                       |  32|   0|   32|          0|
    |win_tmp_2_0_fu_102                        |  32|   0|   32|          0|
    |win_tmp_2_1_fu_106                        |  32|   0|   32|          0|
    |win_tmp_2_2_fu_110                        |  32|   0|   32|          0|
    |win_tmp_2_2_load_reg_1013                 |  32|   0|   32|          0|
    |win_tmp_2_3_1_reg_981                     |  32|   0|   32|          0|
    |win_tmp_2_3_fu_146                        |  32|   0|   32|          0|
    |win_tmp_2_4_reg_1028                      |  32|   0|   32|          0|
    |win_tmp_3_0_fu_114                        |  32|   0|   32|          0|
    |win_tmp_3_1_fu_118                        |  32|   0|   32|          0|
    |win_tmp_3_2_fu_122                        |  32|   0|   32|          0|
    |win_tmp_3_3_1_reg_1018                    |  32|   0|   32|          0|
    |win_tmp_3_3_fu_150                        |  32|   0|   32|          0|
    |win_tmp_3_4_reg_1002                      |  32|   0|   32|          0|
    |win_tmp_4_0_fu_126                        |  32|   0|   32|          0|
    |win_tmp_4_0_load_reg_1048                 |  32|   0|   32|          0|
    |win_tmp_4_1_fu_130                        |  32|   0|   32|          0|
    |win_tmp_4_2_fu_134                        |  32|   0|   32|          0|
    |win_tmp_4_3_fu_154                        |  32|   0|   32|          0|
    |win_tmp_4_4_fu_158                        |  32|   0|   32|          0|
    |exitcond_flatten_reg_881                  |  64|  32|    1|          0|
    |or_cond_reg_996                           |  64|  32|    1|          0|
    |tmp18_i_reg_1078                          |  64|  32|   32|          0|
    |win_tmp_2_2_load_reg_1013                 |  64|  32|   32|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1930| 128| 1740|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    process   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    process   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    process   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    process   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    process   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    process   | return value |
|in_s_V_dout     |  in |   32|   ap_fifo  |    in_s_V    |    pointer   |
|in_s_V_empty_n  |  in |    1|   ap_fifo  |    in_s_V    |    pointer   |
|in_s_V_read     | out |    1|   ap_fifo  |    in_s_V    |    pointer   |
|out_s_V_din     | out |   32|   ap_fifo  |    out_s_V   |    pointer   |
|out_s_V_full_n  |  in |    1|   ap_fifo  |    out_s_V   |    pointer   |
|out_s_V_write   | out |    1|   ap_fifo  |    out_s_V   |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

