// Seed: 3926295250
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  localparam id_8 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd27,
    parameter id_5 = 32'd6,
    parameter id_9 = 32'd99
) (
    input uwire id_0,
    output supply0 id_1,
    output tri0 id_2,
    input tri id_3,
    output wor _id_4,
    input uwire _id_5
);
  static logic [1 : 1] id_7;
  wire id_8, _id_9, id_10, id_11, id_12[-1 : "" *  id_5  -  id_4], id_13;
  assign id_2 = id_8;
  logic id_14;
  ;
  wire [id_9 : 1 'b0] id_15;
  module_0 modCall_1 (
      id_10,
      id_14,
      id_8,
      id_15,
      id_12,
      id_15,
      id_15
  );
  parameter id_16 = 1;
  always @(posedge !(id_11) | -1) id_7[1'b0-:1] = (id_7);
  assign id_10 = id_15;
  assign id_10 = id_12;
endmodule
