└── source_file "//////////////////////////////////////////////////..." [0:0-15:9]
    ├── comment "//////////////////////////////////////////////////..." [0:0-0:76]
    ├── comment "// Simple Module for AST Testing" [1:0-1:32]
    ├── comment "//" [2:0-2:3]
    ├── comment "// This module provides a basic structure for test..." [3:0-3:71]
    ├── comment "//////////////////////////////////////////////////..." [4:0-4:76]
    └── module_declaration "module simple_module (\n    input  logic        cl..." [6:0-15:9]
        ├── module_ansi_header "module simple_module (\n    input  logic        cl..." [6:0-10:2]
        │   ├── module_keyword "module" [6:0-6:6]
        │   │   └── module [6:0-6:6]
        │   ├── simple_identifier "simple_module" [6:7-6:20]
        │   ├── list_of_port_declarations "(\n    input  logic        clk,\n    input  logic ..." [6:21-10:1]
        │   │   ├── ( [6:21-6:22]
        │   │   ├── ansi_port_declaration "input  logic        clk" [7:4-7:27]
        │   │   │   ├── variable_port_header "input  logic" [7:4-7:16]
        │   │   │   │   ├── port_direction "input" [7:4-7:9]
        │   │   │   │   │   └── input [7:4-7:9]
        │   │   │   │   └── variable_port_type "logic" [7:11-7:16]
        │   │   │   │       └── data_type "logic" [7:11-7:16]
        │   │   │   │           └── integer_vector_type "logic" [7:11-7:16]
        │   │   │   │               └── logic [7:11-7:16]
        │   │   │   └── simple_identifier "clk" [7:24-7:27]
        │   │   ├── , [7:27-7:28]
        │   │   ├── ansi_port_declaration "input  logic        rst_n" [8:4-8:29]
        │   │   │   ├── variable_port_header "input  logic" [8:4-8:16]
        │   │   │   │   ├── port_direction "input" [8:4-8:9]
        │   │   │   │   │   └── input [8:4-8:9]
        │   │   │   │   └── variable_port_type "logic" [8:11-8:16]
        │   │   │   │       └── data_type "logic" [8:11-8:16]
        │   │   │   │           └── integer_vector_type "logic" [8:11-8:16]
        │   │   │   │               └── logic [8:11-8:16]
        │   │   │   └── simple_identifier "rst_n" [8:24-8:29]
        │   │   ├── , [8:29-8:30]
        │   │   ├── ansi_port_declaration "output logic [7:0]  data_out" [9:4-9:32]
        │   │   │   ├── variable_port_header "output logic [7:0]" [9:4-9:22]
        │   │   │   │   ├── port_direction "output" [9:4-9:10]
        │   │   │   │   │   └── output [9:4-9:10]
        │   │   │   │   └── variable_port_type "logic [7:0]" [9:11-9:22]
        │   │   │   │       └── data_type "logic [7:0]" [9:11-9:22]
        │   │   │   │           ├── integer_vector_type "logic" [9:11-9:16]
        │   │   │   │           │   └── logic [9:11-9:16]
        │   │   │   │           └── packed_dimension "[7:0]" [9:17-9:22]
        │   │   │   │               ├── [ [9:17-9:18]
        │   │   │   │               ├── constant_range "7:0" [9:18-9:21]
        │   │   │   │               │   ├── constant_expression "7" [9:18-9:19]
        │   │   │   │               │   │   └── constant_primary "7" [9:18-9:19]
        │   │   │   │               │   │       └── primary_literal "7" [9:18-9:19]
        │   │   │   │               │   │           └── integral_number "7" [9:18-9:19]
        │   │   │   │               │   │               └── decimal_number "7" [9:18-9:19]
        │   │   │   │               │   │                   └── unsigned_number "7" [9:18-9:19]
        │   │   │   │               │   ├── : [9:19-9:20]
        │   │   │   │               │   └── constant_expression "0" [9:20-9:21]
        │   │   │   │               │       └── constant_primary "0" [9:20-9:21]
        │   │   │   │               │           └── primary_literal "0" [9:20-9:21]
        │   │   │   │               │               └── integral_number "0" [9:20-9:21]
        │   │   │   │               │                   └── decimal_number "0" [9:20-9:21]
        │   │   │   │               │                       └── unsigned_number "0" [9:20-9:21]
        │   │   │   │               └── ] [9:21-9:22]
        │   │   │   └── simple_identifier "data_out" [9:24-9:32]
        │   │   └── ) [10:0-10:1]
        │   └── ; [10:1-10:2]
        ├── comment "// Simple assignment" [12:4-12:24]
        ├── continuous_assign "assign data_out = 8'hAB;" [13:4-13:28]
        │   ├── assign [13:4-13:10]
        │   ├── list_of_net_assignments "data_out = 8'hAB" [13:11-13:27]
        │   │   └── net_assignment "data_out = 8'hAB" [13:11-13:27]
        │   │       ├── net_lvalue "data_out" [13:11-13:19]
        │   │       │   └── simple_identifier "data_out" [13:11-13:19]
        │   │       ├── = [13:20-13:21]
        │   │       └── expression "8'hAB" [13:22-13:27]
        │   │           └── primary "8'hAB" [13:22-13:27]
        │   │               └── primary_literal "8'hAB" [13:22-13:27]
        │   │                   └── integral_number "8'hAB" [13:22-13:27]
        │   │                       └── hex_number "8'hAB" [13:22-13:27]
        │   │                           ├── unsigned_number "8" [13:22-13:23]
        │   │                           ├── hex_base "'h" [13:23-13:25]
        │   │                           └── hex_value "AB" [13:25-13:27]
        │   └── ; [13:27-13:28]
        └── endmodule [15:0-15:9]