
*** Running vivado
    with args -log kernel_fdtd_2d.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source kernel_fdtd_2d.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source kernel_fdtd_2d.tcl -notrace
Command: open_checkpoint /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_fdtd_2d.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1183.344 ; gain = 0.000 ; free physical = 1852 ; free virtual = 9106
INFO: [Netlist 29-17] Analyzing 178 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 1996.992 ; gain = 813.648 ; free physical = 1046 ; free virtual = 8320
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2044.008 ; gain = 47.016 ; free physical = 1038 ; free virtual = 8312

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 7702cd6e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2044.008 ; gain = 0.000 ; free physical = 1039 ; free virtual = 8313

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14e1c50f8

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2044.008 ; gain = 0.000 ; free physical = 1106 ; free virtual = 8380
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c38323ba

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2044.008 ; gain = 0.000 ; free physical = 1120 ; free virtual = 8377
INFO: [Opt 31-389] Phase Constant propagation created 11 cells and removed 155 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1650045c7

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2044.008 ; gain = 0.000 ; free physical = 1119 ; free virtual = 8377
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 41 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1650045c7

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2044.008 ; gain = 0.000 ; free physical = 1120 ; free virtual = 8377
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1079d6eb3

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2044.008 ; gain = 0.000 ; free physical = 1120 ; free virtual = 8377
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1079d6eb3

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2044.008 ; gain = 0.000 ; free physical = 1120 ; free virtual = 8377
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2044.008 ; gain = 0.000 ; free physical = 1120 ; free virtual = 8377
Ending Logic Optimization Task | Checksum: 1079d6eb3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2044.008 ; gain = 0.000 ; free physical = 1120 ; free virtual = 8377

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1079d6eb3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2044.008 ; gain = 0.000 ; free physical = 1120 ; free virtual = 8377

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1079d6eb3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2044.008 ; gain = 0.000 ; free physical = 1120 ; free virtual = 8377
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_fdtd_2d_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file kernel_fdtd_2d_drc_opted.rpt -pb kernel_fdtd_2d_drc_opted.pb -rpx kernel_fdtd_2d_drc_opted.rpx
Command: report_drc -file kernel_fdtd_2d_drc_opted.rpt -pb kernel_fdtd_2d_drc_opted.pb -rpx kernel_fdtd_2d_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_fdtd_2d_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2076.023 ; gain = 0.000 ; free physical = 1078 ; free virtual = 8343
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0edd9a5c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2076.023 ; gain = 0.000 ; free physical = 1078 ; free virtual = 8343
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2076.023 ; gain = 0.000 ; free physical = 1078 ; free virtual = 8343

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a67490ca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2076.023 ; gain = 0.000 ; free physical = 1073 ; free virtual = 8337

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d12c15be

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2076.023 ; gain = 0.000 ; free physical = 1063 ; free virtual = 8327

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d12c15be

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2076.023 ; gain = 0.000 ; free physical = 1063 ; free virtual = 8327
Phase 1 Placer Initialization | Checksum: d12c15be

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2076.023 ; gain = 0.000 ; free physical = 1063 ; free virtual = 8327

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: df7c8e30

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2103.047 ; gain = 27.023 ; free physical = 1059 ; free virtual = 8323

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2111.051 ; gain = 0.000 ; free physical = 1042 ; free virtual = 8305

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1848e4b93

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2111.051 ; gain = 35.027 ; free physical = 1051 ; free virtual = 8307
Phase 2 Global Placement | Checksum: 19d5b4500

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2111.051 ; gain = 35.027 ; free physical = 1051 ; free virtual = 8307

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19d5b4500

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2111.051 ; gain = 35.027 ; free physical = 1051 ; free virtual = 8307

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b6fb4770

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2111.051 ; gain = 35.027 ; free physical = 1050 ; free virtual = 8305

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 264bfb2a1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2111.051 ; gain = 35.027 ; free physical = 1050 ; free virtual = 8305

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 204ad62f9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2111.051 ; gain = 35.027 ; free physical = 1050 ; free virtual = 8305

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 204ad62f9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2111.051 ; gain = 35.027 ; free physical = 1050 ; free virtual = 8305

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 19f6c4853

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2111.051 ; gain = 35.027 ; free physical = 1050 ; free virtual = 8305

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 20cd2994e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2111.051 ; gain = 35.027 ; free physical = 1038 ; free virtual = 8301

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 182c0594b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2111.051 ; gain = 35.027 ; free physical = 1038 ; free virtual = 8301

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: e679d049

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2111.051 ; gain = 35.027 ; free physical = 1038 ; free virtual = 8301

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1ee4fad16

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2111.051 ; gain = 35.027 ; free physical = 1038 ; free virtual = 8300
Phase 3 Detail Placement | Checksum: 1ee4fad16

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2111.051 ; gain = 35.027 ; free physical = 1038 ; free virtual = 8300

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: cd76576d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: cd76576d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2111.051 ; gain = 35.027 ; free physical = 1038 ; free virtual = 8301
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.149. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 878ba1fd

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2111.051 ; gain = 35.027 ; free physical = 1009 ; free virtual = 8297
Phase 4.1 Post Commit Optimization | Checksum: 878ba1fd

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2111.051 ; gain = 35.027 ; free physical = 1009 ; free virtual = 8297

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 878ba1fd

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2111.051 ; gain = 35.027 ; free physical = 1009 ; free virtual = 8298

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 878ba1fd

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2111.051 ; gain = 35.027 ; free physical = 1009 ; free virtual = 8298

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: aaf78c16

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2111.051 ; gain = 35.027 ; free physical = 1009 ; free virtual = 8298
Phase 4 Post Placement Optimization and Clean-Up | Checksum: aaf78c16

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2111.051 ; gain = 35.027 ; free physical = 1009 ; free virtual = 8298
Ending Placer Task | Checksum: 897db26a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2111.051 ; gain = 35.027 ; free physical = 1027 ; free virtual = 8316
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 2111.051 ; gain = 35.027 ; free physical = 1027 ; free virtual = 8316
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2111.051 ; gain = 0.000 ; free physical = 1028 ; free virtual = 8313
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_fdtd_2d_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file kernel_fdtd_2d_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2111.051 ; gain = 0.000 ; free physical = 1022 ; free virtual = 8303
INFO: [runtcl-4] Executing : report_utilization -file kernel_fdtd_2d_utilization_placed.rpt -pb kernel_fdtd_2d_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2111.051 ; gain = 0.000 ; free physical = 1032 ; free virtual = 8313
INFO: [runtcl-4] Executing : report_control_sets -verbose -file kernel_fdtd_2d_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2111.051 ; gain = 0.000 ; free physical = 1032 ; free virtual = 8313
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2111.051 ; gain = 0.000 ; free physical = 1033 ; free virtual = 8315

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.149 | TNS=-0.178 |
Phase 1 Physical Synthesis Initialization | Checksum: 2864a65e3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2111.051 ; gain = 0.000 ; free physical = 1019 ; free virtual = 8310
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.149 | TNS=-0.178 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 6 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net ap_NS_fsm11_out. Replicated 1 times.
INFO: [Physopt 32-572] Net ap_NS_fsm12_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_fdtd_2d_dabkb_U1/din1_buf1[63]_i_3_n_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net reg_3180. Replicated 1 times.
INFO: [Physopt 32-81] Processed net kernel_fdtd_2d_dabkb_U1/din1_buf1_reg[0]_0. Replicated 1 times.
INFO: [Physopt 32-572] Net ap_NS_fsm14_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-76] Pass 2. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net kernel_fdtd_2d_dabkb_U1/din1_buf1[63]_i_3_n_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 3 nets. Created 3 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 3 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.149 | TNS=-0.178 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2126.008 ; gain = 0.000 ; free physical = 1012 ; free virtual = 8308
Phase 2 Fanout Optimization | Checksum: 23d46e920

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2126.008 ; gain = 14.957 ; free physical = 1012 ; free virtual = 8308

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 8 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND2_DEL/i_pipe/first_q[0].  Did not re-place instance kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
INFO: [Physopt 32-662] Processed net kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0_n_6.  Did not re-place instance kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0
INFO: [Physopt 32-662] Processed net kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_16_max_dsp_64_u/U0/i_synth/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg_n_6_[5].  Did not re-place instance kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_16_max_dsp_64_u/U0/i_synth/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]
INFO: [Physopt 32-662] Processed net kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/Q[0].  Did not re-place instance kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
INFO: [Physopt 32-662] Processed net kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/Q[1].  Did not re-place instance kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/opt_has_pipe.first_q_reg[1]
INFO: [Physopt 32-662] Processed net kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0_n_6.  Did not re-place instance kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0
INFO: [Physopt 32-662] Processed net kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__0_n_6.  Did not re-place instance kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__0
INFO: [Physopt 32-662] Processed net kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__0_n_6.  Did not re-place instance kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__0
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2126.008 ; gain = 0.000 ; free physical = 1023 ; free virtual = 8308
Phase 3 Placement Based Optimization | Checksum: 1ee8acc3b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2126.008 ; gain = 14.957 ; free physical = 1023 ; free virtual = 8308

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2126.008 ; gain = 0.000 ; free physical = 1023 ; free virtual = 8308
Phase 4 Rewire | Checksum: 1ee8acc3b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2126.008 ; gain = 14.957 ; free physical = 1023 ; free virtual = 8308

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 34 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND2_DEL/i_pipe/first_q[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/Q[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/Q[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/Q[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/Q[2]. Replicated 1 times.
INFO: [Physopt 32-571] Net ap_CS_fsm[120]_i_2_n_6 was not replicated.
INFO: [Physopt 32-571] Net i_1_reg_228[2] was not replicated.
INFO: [Physopt 32-571] Net ap_NS_fsm11_out_repN was not replicated.
INFO: [Physopt 32-571] Net j_reg_1930 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm[67]_i_2_n_6 was not replicated.
INFO: [Physopt 32-571] Net j_2_reg_251[6] was not replicated.
INFO: [Physopt 32-571] Net t_reg_182_reg_n_6_[5] was not replicated.
INFO: [Physopt 32-571] Net j_6_reg_716[9]_i_2_n_6 was not replicated.
INFO: [Physopt 32-571] Net i_1_reg_228[3] was not replicated.
INFO: [Physopt 32-571] Net kernel_fdtd_2d_mudEe_U4/kernel_fdtd_2d_mudEe_DSP48_0_U/p_reg_reg_i_11_n_6 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state132 was not replicated.
INFO: [Physopt 32-571] Net i_reg_205_reg__0[2] was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state13 was not replicated.
INFO: [Physopt 32-571] Net ap_NS_fsm15_out was not replicated.
INFO: [Physopt 32-571] Net j_reg_193[4] was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_reg_n_6_[54] was not replicated.
INFO: [Physopt 32-232] Optimized 4 nets. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.138 | TNS=-0.154 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2126.008 ; gain = 0.000 ; free physical = 1019 ; free virtual = 8307
Phase 5 Critical Cell Optimization | Checksum: 21acee03b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2126.008 ; gain = 14.957 ; free physical = 1019 ; free virtual = 8307

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 21acee03b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2126.008 ; gain = 14.957 ; free physical = 1019 ; free virtual = 8307

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 21acee03b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2126.008 ; gain = 14.957 ; free physical = 1019 ; free virtual = 8307

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 21acee03b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2126.008 ; gain = 14.957 ; free physical = 1019 ; free virtual = 8307

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 21acee03b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2126.008 ; gain = 14.957 ; free physical = 1019 ; free virtual = 8307

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 2 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Critical Pin Optimization | Checksum: 21acee03b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2126.008 ; gain = 14.957 ; free physical = 1019 ; free virtual = 8307

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 21acee03b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2126.008 ; gain = 14.957 ; free physical = 1019 ; free virtual = 8307

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 21acee03b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2126.008 ; gain = 14.957 ; free physical = 1019 ; free virtual = 8307
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2126.008 ; gain = 0.000 ; free physical = 1019 ; free virtual = 8307
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.138 | TNS=-0.154 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            3  |              0  |                     3  |           0  |           1  |  00:00:01  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.011  |          0.024  |            6  |              0  |                     4  |           0  |           1  |  00:00:01  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.011  |          0.024  |            9  |              0  |                     7  |           0  |          11  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 245beb5c6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2126.008 ; gain = 14.957 ; free physical = 1019 ; free virtual = 8307
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2126.008 ; gain = 0.000 ; free physical = 1016 ; free virtual = 8309
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_fdtd_2d_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 792e2a54 ConstDB: 0 ShapeSum: e631168d RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "hz_q0[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q0[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q0[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q0[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q0[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q0[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q0[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q0[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q0[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q0[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q0[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q0[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q0[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q0[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q0[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q0[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q0[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q0[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q0[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 8a01d465

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2273.832 ; gain = 147.824 ; free physical = 833 ; free virtual = 8127
Post Restoration Checksum: NetGraph: 1b1621b1 NumContArr: 6eebb2b4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8a01d465

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2273.832 ; gain = 147.824 ; free physical = 849 ; free virtual = 8128

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8a01d465

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2288.832 ; gain = 162.824 ; free physical = 831 ; free virtual = 8110

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8a01d465

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2288.832 ; gain = 162.824 ; free physical = 831 ; free virtual = 8110
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21724b824

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2299.652 ; gain = 173.645 ; free physical = 831 ; free virtual = 8107
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.109 | TNS=-0.109 | WHS=0.022  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 246854f93

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2299.652 ; gain = 173.645 ; free physical = 824 ; free virtual = 8109

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1981bc9a6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 2299.652 ; gain = 173.645 ; free physical = 801 ; free virtual = 8104

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 443
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.299 | TNS=-0.630 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f6d9d39f

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2299.652 ; gain = 173.645 ; free physical = 828 ; free virtual = 8100

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.299 | TNS=-0.464 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: d540a079

Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 2299.652 ; gain = 173.645 ; free physical = 819 ; free virtual = 8100
Phase 4 Rip-up And Reroute | Checksum: d540a079

Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 2299.652 ; gain = 173.645 ; free physical = 819 ; free virtual = 8100

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d540a079

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 2299.652 ; gain = 173.645 ; free physical = 819 ; free virtual = 8100
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.299 | TNS=-0.464 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 20279e47f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 2299.652 ; gain = 173.645 ; free physical = 818 ; free virtual = 8100

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20279e47f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 2299.652 ; gain = 173.645 ; free physical = 818 ; free virtual = 8100
Phase 5 Delay and Skew Optimization | Checksum: 20279e47f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 2299.652 ; gain = 173.645 ; free physical = 818 ; free virtual = 8100

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1deb9a6e1

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 2299.652 ; gain = 173.645 ; free physical = 818 ; free virtual = 8100
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.290 | TNS=-0.384 | WHS=0.053  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1deb9a6e1

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 2299.652 ; gain = 173.645 ; free physical = 818 ; free virtual = 8100
Phase 6 Post Hold Fix | Checksum: 1deb9a6e1

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 2299.652 ; gain = 173.645 ; free physical = 818 ; free virtual = 8100

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.348061 %
  Global Horizontal Routing Utilization  = 0.403282 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 45.045%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1ca4f5442

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 2299.652 ; gain = 173.645 ; free physical = 818 ; free virtual = 8099

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ca4f5442

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 2299.652 ; gain = 173.645 ; free physical = 817 ; free virtual = 8099

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 199d71428

Time (s): cpu = 00:00:53 ; elapsed = 00:00:30 . Memory (MB): peak = 2299.652 ; gain = 173.645 ; free physical = 817 ; free virtual = 8099

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.290 | TNS=-0.384 | WHS=0.053  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 199d71428

Time (s): cpu = 00:00:53 ; elapsed = 00:00:30 . Memory (MB): peak = 2299.652 ; gain = 173.645 ; free physical = 818 ; free virtual = 8100
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:53 ; elapsed = 00:00:30 . Memory (MB): peak = 2299.652 ; gain = 173.645 ; free physical = 841 ; free virtual = 8122

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
146 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:32 . Memory (MB): peak = 2299.652 ; gain = 173.645 ; free physical = 841 ; free virtual = 8122
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2299.652 ; gain = 0.000 ; free physical = 831 ; free virtual = 8120
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_fdtd_2d_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file kernel_fdtd_2d_drc_routed.rpt -pb kernel_fdtd_2d_drc_routed.pb -rpx kernel_fdtd_2d_drc_routed.rpx
Command: report_drc -file kernel_fdtd_2d_drc_routed.rpt -pb kernel_fdtd_2d_drc_routed.pb -rpx kernel_fdtd_2d_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_fdtd_2d_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file kernel_fdtd_2d_methodology_drc_routed.rpt -pb kernel_fdtd_2d_methodology_drc_routed.pb -rpx kernel_fdtd_2d_methodology_drc_routed.rpx
Command: report_methodology -file kernel_fdtd_2d_methodology_drc_routed.rpt -pb kernel_fdtd_2d_methodology_drc_routed.pb -rpx kernel_fdtd_2d_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_fdtd_2d_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file kernel_fdtd_2d_power_routed.rpt -pb kernel_fdtd_2d_power_summary_routed.pb -rpx kernel_fdtd_2d_power_routed.rpx
Command: report_power -file kernel_fdtd_2d_power_routed.rpt -pb kernel_fdtd_2d_power_summary_routed.pb -rpx kernel_fdtd_2d_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
158 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file kernel_fdtd_2d_route_status.rpt -pb kernel_fdtd_2d_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file kernel_fdtd_2d_timing_summary_routed.rpt -pb kernel_fdtd_2d_timing_summary_routed.pb -rpx kernel_fdtd_2d_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file kernel_fdtd_2d_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file kernel_fdtd_2d_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file kernel_fdtd_2d_bus_skew_routed.rpt -pb kernel_fdtd_2d_bus_skew_routed.pb -rpx kernel_fdtd_2d_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 22:17:09 2018...
