(assume nst47.0 (not (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0)))
(assume nst47.1 (not (not (and (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0) (or (and (= (read$0 next$0 d_init$0) (read$0 prev$0 prv_5$0)) (= c_init$0 prv_5$0)) (and (= prv_5$0 (read$0 next$0 (read$0 prev$0 prv_5$0))) (= (read$0 prev$0 c_init$0) (read$0 next$0 d_init$0)) (in$0 (read$0 prev$0 prv_5$0) (dlseg_domain$0 next$0 prev$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0 (read$0 prev$0 prv_5$0)))))))))
(assume t46 (or (not (and (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0) (or (and (= (read$0 next$0 d_init$0) (read$0 prev$0 prv_5$0)) (= c_init$0 prv_5$0)) (and (= prv_5$0 (read$0 next$0 (read$0 prev$0 prv_5$0))) (= (read$0 prev$0 c_init$0) (read$0 next$0 d_init$0)) (in$0 (read$0 prev$0 prv_5$0) (dlseg_domain$0 next$0 prev$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0 (read$0 prev$0 prv_5$0))))))) (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0)))
(step t46' (cl (not (and (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0) (or (and (= (read$0 next$0 d_init$0) (read$0 prev$0 prv_5$0)) (= c_init$0 prv_5$0)) (and (= prv_5$0 (read$0 next$0 (read$0 prev$0 prv_5$0))) (= (read$0 prev$0 c_init$0) (read$0 next$0 d_init$0)) (in$0 (read$0 prev$0 prv_5$0) (dlseg_domain$0 next$0 prev$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0 (read$0 prev$0 prv_5$0))))))) (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0)) :rule or :premises (t46))
(step st47 (cl (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0) (not (and (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0) (or (and (= (read$0 next$0 d_init$0) (read$0 prev$0 prv_5$0)) (= c_init$0 prv_5$0)) (and (= prv_5$0 (read$0 next$0 (read$0 prev$0 prv_5$0))) (= (read$0 prev$0 c_init$0) (read$0 next$0 d_init$0)) (in$0 (read$0 prev$0 prv_5$0) (dlseg_domain$0 next$0 prev$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0 (read$0 prev$0 prv_5$0)))))))) :rule reordering :premises (t46'))
(step t.end (cl) :rule resolution :premises (nst47.0 nst47.1 st47))
