# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab4.srcs/sources_1/new/pulse_gen.vhd" \
"../../../../lab4.srcs/sources_1/new/seg7_controller.vhd" \
"../../../../lab4.srcs/sources_1/new/vga_controller.vhd" \
"../../../../lab4.srcs/sources_1/new/lab4_top.vhd" \
"../../../../lab4.srcs/sources_1/new/testbench_vgactl.vhd" \

# Do not sort compile order
nosort
