###############################################################
#  Generated by:      Cadence Innovus 18.13-s088_1
#  OS:                Linux x86_64(Host ID hansolo.poly.edu)
#  Generated on:      Fri Feb 19 16:48:36 2021
#  Design:            gcd
#  Command:           report_timing > ${REPORTS_DIR}/timing.rpt
###############################################################
Path 1: MET Setup Check with Pin dpath_a_reg_out_reg_14_/CK 
Endpoint:   dpath_a_reg_out_reg_14_/D (v) checked with  leading edge of 'clk'
Beginpoint: dpath_a_reg_out_reg_0_/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                 10000.000
- Uncertainty                  20.000
= Required Time               9979.960
- Arrival Time                  1.239
= Slack Time                  9978.721
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | dpath_a_reg_out_reg_0_  | CK ^         |          |       |   0.001 | 9978.722 | 
     | dpath_a_reg_out_reg_0_  | CK ^ -> Q ^  | DFF_X1   | 0.098 |   0.099 | 9978.819 | 
     | U150                    | A1 ^ -> ZN v | NOR2_X1  | 0.019 |   0.118 | 9978.839 | 
     | intadd_0_U9             | CI v -> CO v | FA_X1    | 0.071 |   0.189 | 9978.910 | 
     | intadd_0_U8             | CI v -> CO v | FA_X1    | 0.073 |   0.263 | 9978.983 | 
     | intadd_0_U7             | CI v -> CO v | FA_X1    | 0.073 |   0.336 | 9979.057 | 
     | intadd_0_U6             | CI v -> CO v | FA_X1    | 0.073 |   0.408 | 9979.129 | 
     | intadd_0_U5             | CI v -> CO v | FA_X1    | 0.073 |   0.480 | 9979.201 | 
     | intadd_0_U4             | CI v -> CO v | FA_X1    | 0.072 |   0.553 | 9979.273 | 
     | intadd_0_U3             | CI v -> CO v | FA_X1    | 0.073 |   0.626 | 9979.347 | 
     | intadd_0_U2             | CI v -> CO v | FA_X1    | 0.076 |   0.702 | 9979.423 | 
     | intadd_1_U7             | CI v -> CO v | FA_X1    | 0.073 |   0.775 | 9979.496 | 
     | intadd_1_U6             | CI v -> CO v | FA_X1    | 0.073 |   0.848 | 9979.568 | 
     | intadd_1_U5             | CI v -> CO v | FA_X1    | 0.073 |   0.920 | 9979.641 | 
     | intadd_1_U4             | CI v -> CO v | FA_X1    | 0.072 |   0.992 | 9979.713 | 
     | intadd_1_U3             | CI v -> CO v | FA_X1    | 0.073 |   1.065 | 9979.786 | 
     | intadd_1_U2             | CI v -> S ^  | FA_X1    | 0.113 |   1.178 | 9979.898 | 
     | U153                    | A ^ -> ZN v  | INV_X1   | 0.011 |   1.188 | 9979.909 | 
     | U234                    | A2 v -> ZN ^ | AOI22_X1 | 0.035 |   1.224 | 9979.944 | 
     | U235                    | A2 ^ -> ZN v | NAND2_X1 | 0.016 |   1.239 | 9979.960 | 
     | dpath_a_reg_out_reg_14_ | D v          | DFF_X1   | 0.000 |   1.239 | 9979.960 | 
     +--------------------------------------------------------------------------------+ 

