https://luplab.gitlab.io/rvcodecjs/#q=0x00080093&abi=false&isa=AUTO

Intentional spec disregards

1) No instruction fetch misaligned exception is generated for a conditional branch that is not taken

Intentional spec regards
1) unaligned loads and stores


https://jborza.com/emulation/2021/04/22/ecalls-and-syscalls.html

https://github.com/riscv-software-src/opensbi
https://osblog.stephenmarz.com/index.html


# Acronyms
WARL - Write Any Values, Reads Legal Values
WLRL - Write/Read Only Legal Values
WPRI - Reserved Writes Preserve Values, Reads Ignore Values

# RISCV SELF TEST INFRA

PASS 
1) memory fence
2) r_test_num = 1
3) a7 = 93
4) a0 = 0
5) ecall

FAIL
1) mem fence
2) hot loop (branch equal zero r_test_num)
3) r_test_num = r_test_num << 1
4) r_test_num = r_test_num | 1
5) r_a7 = 93
6) r_a0 = r_test_num
7) ecall

r_test_num == "global pointer' (gp) == x3