Warning (10268): Verilog HDL information at RISC18.v(26): always construct contains both blocking and non-blocking assignments File: C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v Line: 26
