Info: Generated by version: 22.4 build 94
Info: Starting: Create simulation model
Info: qsys-generate /home/wisig321/Videos/quartus/G3/ip/qsys_top/qsys_top_pio_0.ip --simulation=VERILOG --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=/home/wisig321/Videos/quartus/G3/ip/qsys_top/qsys_top_pio_0 --family=Agilex --part=AGFB014R24B2E2V
Info: qsys_top_pio_0: "Transforming system: qsys_top_pio_0"
Info: qsys_top_pio_0: "Naming system components in system: qsys_top_pio_0"
Info: qsys_top_pio_0: "Processing generation queue"
Info: qsys_top_pio_0: "Generating: qsys_top_pio_0"
Info: qsys_top_pio_0: "Generating: qsys_top_pio_0_altera_avalon_pio_1920_2f6raky"
Info: pio_0: Starting RTL generation for module 'qsys_top_pio_0_altera_avalon_pio_1920_2f6raky'
Info: pio_0:   Generation command is [exec /home/wisig321/intelFPGA_pro/22.4/quartus/linux64//perl/bin/perl -I /home/wisig321/intelFPGA_pro/22.4/quartus/linux64//perl/lib -I /home/wisig321/intelFPGA_pro/22.4/quartus/sopc_builder/bin/europa -I /home/wisig321/intelFPGA_pro/22.4/quartus/sopc_builder/bin/perl_lib -I /home/wisig321/intelFPGA_pro/22.4/quartus/sopc_builder/bin -I /home/wisig321/intelFPGA_pro/22.4/quartus/../ip/altera/sopc_builder_ip/common -I /home/wisig321/intelFPGA_pro/22.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/wisig321/intelFPGA_pro/22.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_top_pio_0_altera_avalon_pio_1920_2f6raky --dir=/tmp/alt9747_289497138272158205.dir/0001_pio_0_gen/ --quartus_dir=/home/wisig321/intelFPGA_pro/22.4/quartus --verilog --config=/tmp/alt9747_289497138272158205.dir/0001_pio_0_gen//qsys_top_pio_0_altera_avalon_pio_1920_2f6raky_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9747_289497138272158205.dir/0001_pio_0_gen/  ]
Info: pio_0: Done RTL generation for module 'qsys_top_pio_0_altera_avalon_pio_1920_2f6raky'
Info: qsys_top_pio_0: Done "qsys_top_pio_0" with 2 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in /home/wisig321/Videos/quartus/G3/ip/qsys_top/qsys_top_pio_0/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/wisig321/Videos/quartus/G3/ip/qsys_top/qsys_top_pio_0/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/home/wisig321/Videos/quartus/G3/ip/qsys_top/qsys_top_pio_0.ip --simulator=MODELSIM --output-directory=/home/wisig321/Videos/quartus/G3/ip/qsys_top/qsys_top_pio_0/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/wisig321/Videos/quartus/G3/ip/qsys_top/qsys_top_pio_0/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/wisig321/Videos/quartus/G3/ip/qsys_top/qsys_top_pio_0/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wisig321/Videos/quartus/G3/ip/qsys_top/qsys_top_pio_0.ip --block-symbol-file --output-directory=/home/wisig321/Videos/quartus/G3/ip/qsys_top/qsys_top_pio_0 --family=Agilex --part=AGFB014R24B2E2V
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wisig321/Videos/quartus/G3/ip/qsys_top/qsys_top_pio_0.ip --synthesis=VERILOG --output-directory=/home/wisig321/Videos/quartus/G3/ip/qsys_top/qsys_top_pio_0 --family=Agilex --part=AGFB014R24B2E2V
Info: qsys_top_pio_0: "Transforming system: qsys_top_pio_0"
Info: qsys_top_pio_0: "Naming system components in system: qsys_top_pio_0"
Info: qsys_top_pio_0: "Processing generation queue"
Info: qsys_top_pio_0: "Generating: qsys_top_pio_0"
Info: qsys_top_pio_0: "Generating: qsys_top_pio_0_altera_avalon_pio_1920_2f6raky"
Info: pio_0: Starting RTL generation for module 'qsys_top_pio_0_altera_avalon_pio_1920_2f6raky'
Info: pio_0:   Generation command is [exec /home/wisig321/intelFPGA_pro/22.4/quartus/linux64//perl/bin/perl -I /home/wisig321/intelFPGA_pro/22.4/quartus/linux64//perl/lib -I /home/wisig321/intelFPGA_pro/22.4/quartus/sopc_builder/bin/europa -I /home/wisig321/intelFPGA_pro/22.4/quartus/sopc_builder/bin/perl_lib -I /home/wisig321/intelFPGA_pro/22.4/quartus/sopc_builder/bin -I /home/wisig321/intelFPGA_pro/22.4/quartus/../ip/altera/sopc_builder_ip/common -I /home/wisig321/intelFPGA_pro/22.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/wisig321/intelFPGA_pro/22.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_top_pio_0_altera_avalon_pio_1920_2f6raky --dir=/tmp/alt9747_289497138272158205.dir/0003_pio_0_gen/ --quartus_dir=/home/wisig321/intelFPGA_pro/22.4/quartus --verilog --config=/tmp/alt9747_289497138272158205.dir/0003_pio_0_gen//qsys_top_pio_0_altera_avalon_pio_1920_2f6raky_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'qsys_top_pio_0_altera_avalon_pio_1920_2f6raky'
Info: qsys_top_pio_0: Done "qsys_top_pio_0" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
