Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 19 08:04:43 2018
| Host         : DESKTOP-ECK2RKS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file convolve_timing_summary_routed.rpt -rpx convolve_timing_summary_routed.rpx
| Design       : convolve
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 72 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.951        0.000                      0                 1617        0.114        0.000                      0                 1617        3.500        0.000                       0                   543  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.951        0.000                      0                 1617        0.114        0.000                      0                 1617        3.500        0.000                       0                   543  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 reg_250_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmp1_reg_709_reg/C[39]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.679ns  (logic 4.359ns (65.267%)  route 2.320ns (34.733%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 9.577 - 8.000 ) 
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          1.678     1.678    ap_clk
    SLICE_X32Y48         FDRE                                         r  reg_250_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     2.196 r  reg_250_reg[15]/Q
                         net (fo=30, routed)          0.813     3.009    convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/b_cvt[15]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[23]_P[15])
                                                      3.841     6.850 r  convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/in00/P[15]
                         net (fo=33, routed)          1.507     8.357    tmp_3_fu_475_p2[15]
    DSP48_X1Y20          DSP48E1                                      r  tmp1_reg_709_reg/C[39]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=544, unset)          1.577     9.577    ap_clk
    DSP48_X1Y20          DSP48E1                                      r  tmp1_reg_709_reg/CLK
                         clock pessimism              0.000     9.577    
                         clock uncertainty           -0.035     9.541    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_C[39])
                                                     -0.233     9.308    tmp1_reg_709_reg
  -------------------------------------------------------------------
                         required time                          9.308    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 reg_250_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmp1_reg_709_reg/C[44]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.679ns  (logic 4.359ns (65.267%)  route 2.320ns (34.733%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 9.577 - 8.000 ) 
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          1.678     1.678    ap_clk
    SLICE_X32Y48         FDRE                                         r  reg_250_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     2.196 r  reg_250_reg[15]/Q
                         net (fo=30, routed)          0.813     3.009    convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/b_cvt[15]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[23]_P[15])
                                                      3.841     6.850 r  convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/in00/P[15]
                         net (fo=33, routed)          1.507     8.357    tmp_3_fu_475_p2[15]
    DSP48_X1Y20          DSP48E1                                      r  tmp1_reg_709_reg/C[44]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=544, unset)          1.577     9.577    ap_clk
    DSP48_X1Y20          DSP48E1                                      r  tmp1_reg_709_reg/CLK
                         clock pessimism              0.000     9.577    
                         clock uncertainty           -0.035     9.541    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_C[44])
                                                     -0.233     9.308    tmp1_reg_709_reg
  -------------------------------------------------------------------
                         required time                          9.308    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 tmp4_reg_744_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.208ns  (logic 2.590ns (41.723%)  route 3.618ns (58.277%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 9.529 - 8.000 ) 
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          1.768     1.768    ap_clk
    DSP48_X1Y19          DSP48E1                                      r  tmp4_reg_744_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     2.202 r  tmp4_reg_744_reg/P[0]
                         net (fo=2, routed)           1.250     3.452    tmp4_reg_744_reg_n_105
    SLICE_X31Y51         LUT2 (Prop_lut2_I0_O)        0.124     3.576 r  gen_write[1].mem_reg_0_i_43/O
                         net (fo=1, routed)           0.000     3.576    gen_write[1].mem_reg_0_i_43_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.108 r  gen_write[1].mem_reg_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.108    gen_write[1].mem_reg_0_i_27_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.442 r  gen_write[1].mem_reg_0_i_26/O[1]
                         net (fo=1, routed)           0.559     5.000    convolve_conv_s_axi_U/int_out_r/tmp3_fu_465_p2[5]
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.303     5.303 r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_18/O
                         net (fo=1, routed)           0.000     5.303    convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_18_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.853 r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.853    convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_4_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.166 r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_3/O[3]
                         net (fo=2, routed)           1.809     7.975    convolve_conv_s_axi_U/int_out_r/out_r_d0[11]
    RAMB36_X0Y12         RAMB36E1                                     r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=544, unset)          1.529     9.529    convolve_conv_s_axi_U/int_out_r/ap_clk
    RAMB36_X0Y12         RAMB36E1                                     r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0/CLKARDCLK
                         clock pessimism              0.000     9.529    
                         clock uncertainty           -0.035     9.494    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[11])
                                                     -0.423     9.071    convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 tmp4_reg_744_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 2.704ns (43.586%)  route 3.500ns (56.414%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 9.529 - 8.000 ) 
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          1.768     1.768    ap_clk
    DSP48_X1Y19          DSP48E1                                      r  tmp4_reg_744_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     2.202 r  tmp4_reg_744_reg/P[0]
                         net (fo=2, routed)           1.250     3.452    tmp4_reg_744_reg_n_105
    SLICE_X31Y51         LUT2 (Prop_lut2_I0_O)        0.124     3.576 r  gen_write[1].mem_reg_0_i_43/O
                         net (fo=1, routed)           0.000     3.576    gen_write[1].mem_reg_0_i_43_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.108 r  gen_write[1].mem_reg_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.108    gen_write[1].mem_reg_0_i_27_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  gen_write[1].mem_reg_0_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.222    gen_write[1].mem_reg_0_i_26_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.556 r  gen_write[1].mem_reg_0_i_25/O[1]
                         net (fo=1, routed)           0.559     5.114    convolve_conv_s_axi_U/int_out_r/tmp3_fu_465_p2[9]
    SLICE_X33Y53         LUT2 (Prop_lut2_I1_O)        0.303     5.417 r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_14/O
                         net (fo=1, routed)           0.000     5.417    convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_14_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.967 r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.967    convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_3_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.280 r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_2/O[3]
                         net (fo=2, routed)           1.691     7.971    convolve_conv_s_axi_U/int_out_r/out_r_d0[15]
    RAMB36_X0Y12         RAMB36E1                                     r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=544, unset)          1.529     9.529    convolve_conv_s_axi_U/int_out_r/ap_clk
    RAMB36_X0Y12         RAMB36E1                                     r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0/CLKARDCLK
                         clock pessimism              0.000     9.529    
                         clock uncertainty           -0.035     9.494    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[15])
                                                     -0.423     9.071    convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 reg_250_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmp4_reg_744_reg/C[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.668ns  (logic 4.359ns (65.372%)  route 2.309ns (34.628%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 9.594 - 8.000 ) 
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          1.678     1.678    ap_clk
    SLICE_X32Y48         FDRE                                         r  reg_250_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     2.196 r  reg_250_reg[15]/Q
                         net (fo=30, routed)          1.035     3.231    convolve_mul_mul_cud_U7/convolve_mul_mul_cud_DSP48_0_U/b_cvt[15]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[23]_P[15])
                                                      3.841     7.072 r  convolve_mul_mul_cud_U7/convolve_mul_mul_cud_DSP48_0_U/in00/P[15]
                         net (fo=33, routed)          1.274     8.346    tmp_22_1_2_fu_502_p2[15]
    DSP48_X1Y19          DSP48E1                                      r  tmp4_reg_744_reg/C[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=544, unset)          1.594     9.594    ap_clk
    DSP48_X1Y19          DSP48E1                                      r  tmp4_reg_744_reg/CLK
                         clock pessimism              0.149     9.743    
                         clock uncertainty           -0.035     9.707    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_C[16])
                                                     -0.233     9.474    tmp4_reg_744_reg
  -------------------------------------------------------------------
                         required time                          9.474    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 reg_250_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmp1_reg_709_reg/C[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.478ns  (logic 4.359ns (67.292%)  route 2.119ns (32.708%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 9.577 - 8.000 ) 
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          1.678     1.678    ap_clk
    SLICE_X32Y48         FDRE                                         r  reg_250_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     2.196 r  reg_250_reg[15]/Q
                         net (fo=30, routed)          0.813     3.009    convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/b_cvt[15]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[23]_P[15])
                                                      3.841     6.850 r  convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/in00/P[15]
                         net (fo=33, routed)          1.306     8.156    tmp_3_fu_475_p2[15]
    DSP48_X1Y20          DSP48E1                                      r  tmp1_reg_709_reg/C[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=544, unset)          1.577     9.577    ap_clk
    DSP48_X1Y20          DSP48E1                                      r  tmp1_reg_709_reg/CLK
                         clock pessimism              0.000     9.577    
                         clock uncertainty           -0.035     9.541    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_C[18])
                                                     -0.233     9.308    tmp1_reg_709_reg
  -------------------------------------------------------------------
                         required time                          9.308    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 reg_250_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmp1_reg_709_reg/C[45]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.478ns  (logic 4.359ns (67.292%)  route 2.119ns (32.708%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 9.577 - 8.000 ) 
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          1.678     1.678    ap_clk
    SLICE_X32Y48         FDRE                                         r  reg_250_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     2.196 r  reg_250_reg[15]/Q
                         net (fo=30, routed)          0.813     3.009    convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/b_cvt[15]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[23]_P[15])
                                                      3.841     6.850 r  convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/in00/P[15]
                         net (fo=33, routed)          1.306     8.156    tmp_3_fu_475_p2[15]
    DSP48_X1Y20          DSP48E1                                      r  tmp1_reg_709_reg/C[45]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=544, unset)          1.577     9.577    ap_clk
    DSP48_X1Y20          DSP48E1                                      r  tmp1_reg_709_reg/CLK
                         clock pessimism              0.000     9.577    
                         clock uncertainty           -0.035     9.541    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_C[45])
                                                     -0.233     9.308    tmp1_reg_709_reg
  -------------------------------------------------------------------
                         required time                          9.308    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 reg_250_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmp1_reg_709_reg/C[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 4.359ns (67.386%)  route 2.110ns (32.614%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 9.577 - 8.000 ) 
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          1.678     1.678    ap_clk
    SLICE_X32Y48         FDRE                                         r  reg_250_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     2.196 r  reg_250_reg[15]/Q
                         net (fo=30, routed)          0.813     3.009    convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/b_cvt[15]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[23]_P[15])
                                                      3.841     6.850 r  convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/in00/P[15]
                         net (fo=33, routed)          1.297     8.147    tmp_3_fu_475_p2[15]
    DSP48_X1Y20          DSP48E1                                      r  tmp1_reg_709_reg/C[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=544, unset)          1.577     9.577    ap_clk
    DSP48_X1Y20          DSP48E1                                      r  tmp1_reg_709_reg/CLK
                         clock pessimism              0.000     9.577    
                         clock uncertainty           -0.035     9.541    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_C[17])
                                                     -0.233     9.308    tmp1_reg_709_reg
  -------------------------------------------------------------------
                         required time                          9.308    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 reg_250_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmp1_reg_709_reg/C[38]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 4.359ns (67.386%)  route 2.110ns (32.614%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 9.577 - 8.000 ) 
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          1.678     1.678    ap_clk
    SLICE_X32Y48         FDRE                                         r  reg_250_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     2.196 r  reg_250_reg[15]/Q
                         net (fo=30, routed)          0.813     3.009    convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/b_cvt[15]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[23]_P[15])
                                                      3.841     6.850 r  convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/in00/P[15]
                         net (fo=33, routed)          1.297     8.147    tmp_3_fu_475_p2[15]
    DSP48_X1Y20          DSP48E1                                      r  tmp1_reg_709_reg/C[38]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=544, unset)          1.577     9.577    ap_clk
    DSP48_X1Y20          DSP48E1                                      r  tmp1_reg_709_reg/CLK
                         clock pessimism              0.000     9.577    
                         clock uncertainty           -0.035     9.541    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_C[38])
                                                     -0.233     9.308    tmp1_reg_709_reg
  -------------------------------------------------------------------
                         required time                          9.308    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 reg_250_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmp1_reg_709_reg/C[46]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 4.359ns (67.386%)  route 2.110ns (32.614%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 9.577 - 8.000 ) 
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          1.678     1.678    ap_clk
    SLICE_X32Y48         FDRE                                         r  reg_250_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     2.196 r  reg_250_reg[15]/Q
                         net (fo=30, routed)          0.813     3.009    convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/b_cvt[15]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[23]_P[15])
                                                      3.841     6.850 r  convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/in00/P[15]
                         net (fo=33, routed)          1.297     8.147    tmp_3_fu_475_p2[15]
    DSP48_X1Y20          DSP48E1                                      r  tmp1_reg_709_reg/C[46]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=544, unset)          1.577     9.577    ap_clk
    DSP48_X1Y20          DSP48E1                                      r  tmp1_reg_709_reg/CLK
                         clock pessimism              0.000     9.577    
                         clock uncertainty           -0.035     9.541    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_C[46])
                                                     -0.233     9.308    tmp1_reg_709_reg
  -------------------------------------------------------------------
                         required time                          9.308    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                                  1.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 rdata_data_reg[29]_i_3/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_conv_s_axi_U/rdata_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.539%)  route 0.284ns (60.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.553     0.553    ap_clk
    SLICE_X21Y61         FDRE                                         r  rdata_data_reg[29]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y61         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  rdata_data_reg[29]_i_3/Q
                         net (fo=1, routed)           0.284     0.978    convolve_conv_s_axi_U/int_krnl/rdata_data_reg[29]_i_3
    SLICE_X23Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.023 r  convolve_conv_s_axi_U/int_krnl/rdata_data[29]_i_1/O
                         net (fo=1, routed)           0.000     1.023    convolve_conv_s_axi_U/int_krnl_n_66
    SLICE_X23Y61         FDRE                                         r  convolve_conv_s_axi_U/rdata_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.822     0.822    convolve_conv_s_axi_U/ap_clk
    SLICE_X23Y61         FDRE                                         r  convolve_conv_s_axi_U/rdata_data_reg[29]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X23Y61         FDRE (Hold_fdre_C_D)         0.092     0.909    convolve_conv_s_axi_U/rdata_data_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 rdata_data_reg[25]_i_3/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_conv_s_axi_U/rdata_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.481%)  route 0.285ns (60.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.551     0.551    ap_clk
    SLICE_X21Y63         FDRE                                         r  rdata_data_reg[25]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y63         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  rdata_data_reg[25]_i_3/Q
                         net (fo=1, routed)           0.285     0.977    convolve_conv_s_axi_U/int_krnl/rdata_data_reg[25]_i_3
    SLICE_X22Y63         LUT6 (Prop_lut6_I2_O)        0.045     1.022 r  convolve_conv_s_axi_U/int_krnl/rdata_data[25]_i_1/O
                         net (fo=1, routed)           0.000     1.022    convolve_conv_s_axi_U/int_krnl_n_70
    SLICE_X22Y63         FDRE                                         r  convolve_conv_s_axi_U/rdata_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.819     0.819    convolve_conv_s_axi_U/ap_clk
    SLICE_X22Y63         FDRE                                         r  convolve_conv_s_axi_U/rdata_data_reg[25]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X22Y63         FDRE (Hold_fdre_C_D)         0.092     0.906    convolve_conv_s_axi_U/rdata_data_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmp4_reg_744_reg/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.075%)  route 0.316ns (62.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.559     0.559    ap_clk
    SLICE_X31Y51         FDRE                                         r  ap_CS_fsm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ap_CS_fsm_reg[11]/Q
                         net (fo=11, routed)          0.123     0.823    convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/Q[1]
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.045     0.868 r  convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/reg_262[7]_i_1/O
                         net (fo=28, routed)          0.193     1.061    reg_2580
    DSP48_X1Y19          DSP48E1                                      r  tmp4_reg_744_reg/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.923     0.923    ap_clk
    DSP48_X1Y19          DSP48E1                                      r  tmp4_reg_744_reg/CLK
                         clock pessimism              0.000     0.923    
    DSP48_X1Y19          DSP48E1 (Hold_dsp48e1_CLK_CEA2)
                                                      0.018     0.941    tmp4_reg_744_reg
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 rdata_data_reg[14]_i_3/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_conv_s_axi_U/rdata_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.380%)  route 0.117ns (38.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.554     0.554    ap_clk
    SLICE_X19Y63         FDRE                                         r  rdata_data_reg[14]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y63         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  rdata_data_reg[14]_i_3/Q
                         net (fo=1, routed)           0.117     0.812    convolve_conv_s_axi_U/int_krnl/rdata_data_reg[14]_i_3
    SLICE_X20Y63         LUT6 (Prop_lut6_I2_O)        0.045     0.857 r  convolve_conv_s_axi_U/int_krnl/rdata_data[14]_i_1/O
                         net (fo=1, routed)           0.000     0.857    convolve_conv_s_axi_U/int_krnl_n_81
    SLICE_X20Y63         FDRE                                         r  convolve_conv_s_axi_U/rdata_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.821     0.821    convolve_conv_s_axi_U/ap_clk
    SLICE_X20Y63         FDRE                                         r  convolve_conv_s_axi_U/rdata_data_reg[14]/C
                         clock pessimism             -0.234     0.587    
    SLICE_X20Y63         FDRE (Hold_fdre_C_D)         0.121     0.708    convolve_conv_s_axi_U/rdata_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 c_reg_238_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmp_s_reg_653_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.425%)  route 0.103ns (35.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.558     0.558    ap_clk
    SLICE_X29Y55         FDRE                                         r  c_reg_238_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  c_reg_238_reg[3]/Q
                         net (fo=17, routed)          0.103     0.802    c_reg_238_reg_n_0_[3]
    SLICE_X28Y55         LUT6 (Prop_lut6_I1_O)        0.045     0.847 r  tmp_s_reg_653[5]_i_1/O
                         net (fo=1, routed)           0.000     0.847    tmp_s_fu_353_p2[5]
    SLICE_X28Y55         FDRE                                         r  tmp_s_reg_653_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.828     0.828    ap_clk
    SLICE_X28Y55         FDRE                                         r  tmp_s_reg_653_reg[5]/C
                         clock pessimism             -0.253     0.575    
    SLICE_X28Y55         FDRE (Hold_fdre_C_D)         0.121     0.696    tmp_s_reg_653_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 rdata_data_reg[27]_i_3/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_conv_s_axi_U/rdata_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.978%)  route 0.119ns (39.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.556     0.556    ap_clk
    SLICE_X19Y60         FDRE                                         r  rdata_data_reg[27]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y60         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  rdata_data_reg[27]_i_3/Q
                         net (fo=1, routed)           0.119     0.816    convolve_conv_s_axi_U/int_krnl/rdata_data_reg[27]_i_3
    SLICE_X20Y60         LUT6 (Prop_lut6_I2_O)        0.045     0.861 r  convolve_conv_s_axi_U/int_krnl/rdata_data[27]_i_1/O
                         net (fo=1, routed)           0.000     0.861    convolve_conv_s_axi_U/int_krnl_n_68
    SLICE_X20Y60         FDRE                                         r  convolve_conv_s_axi_U/rdata_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.824     0.824    convolve_conv_s_axi_U/ap_clk
    SLICE_X20Y60         FDRE                                         r  convolve_conv_s_axi_U/rdata_data_reg[27]/C
                         clock pessimism             -0.234     0.590    
    SLICE_X20Y60         FDRE (Hold_fdre_C_D)         0.120     0.710    convolve_conv_s_axi_U/rdata_data_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 convolve_mul_6ns_bkb_U0/convolve_mul_6ns_bkb_MulnS_0_U/p_tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmp_4_reg_585_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.556     0.556    convolve_mul_6ns_bkb_U0/convolve_mul_6ns_bkb_MulnS_0_U/ap_clk
    SLICE_X31Y61         FDRE                                         r  convolve_mul_6ns_bkb_U0/convolve_mul_6ns_bkb_MulnS_0_U/p_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  convolve_mul_6ns_bkb_U0/convolve_mul_6ns_bkb_MulnS_0_U/p_tmp_reg[5]/Q
                         net (fo=1, routed)           0.101     0.798    p_tmp[5]
    SLICE_X29Y61         FDRE                                         r  tmp_4_reg_585_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.825     0.825    ap_clk
    SLICE_X29Y61         FDRE                                         r  tmp_4_reg_585_reg[5]/C
                         clock pessimism             -0.253     0.572    
    SLICE_X29Y61         FDRE (Hold_fdre_C_D)         0.072     0.644    tmp_4_reg_585_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 convolve_mul_6ns_bkb_U0/convolve_mul_6ns_bkb_MulnS_0_U/p_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmp_4_reg_585_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.556     0.556    convolve_mul_6ns_bkb_U0/convolve_mul_6ns_bkb_MulnS_0_U/ap_clk
    SLICE_X31Y61         FDRE                                         r  convolve_mul_6ns_bkb_U0/convolve_mul_6ns_bkb_MulnS_0_U/p_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  convolve_mul_6ns_bkb_U0/convolve_mul_6ns_bkb_MulnS_0_U/p_tmp_reg[3]/Q
                         net (fo=1, routed)           0.101     0.798    p_tmp[3]
    SLICE_X29Y61         FDRE                                         r  tmp_4_reg_585_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.825     0.825    ap_clk
    SLICE_X29Y61         FDRE                                         r  tmp_4_reg_585_reg[3]/C
                         clock pessimism             -0.253     0.572    
    SLICE_X29Y61         FDRE (Hold_fdre_C_D)         0.070     0.642    tmp_4_reg_585_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 rdata_data_reg[11]_i_6/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_conv_s_axi_U/rdata_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.231ns (42.632%)  route 0.311ns (57.368%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.551     0.551    ap_clk
    SLICE_X23Y63         FDRE                                         r  rdata_data_reg[11]_i_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y63         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  rdata_data_reg[11]_i_6/Q
                         net (fo=1, routed)           0.156     0.848    convolve_conv_s_axi_U/int_in_r/rdata_data_reg[11]_i_6
    SLICE_X23Y63         LUT4 (Prop_lut4_I1_O)        0.045     0.893 r  convolve_conv_s_axi_U/int_in_r/rdata_data[11]_i_4/O
                         net (fo=1, routed)           0.155     1.048    convolve_conv_s_axi_U/int_krnl/rdata_data_reg[11]_i_6
    SLICE_X20Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.093 r  convolve_conv_s_axi_U/int_krnl/rdata_data[11]_i_1/O
                         net (fo=1, routed)           0.000     1.093    convolve_conv_s_axi_U/int_krnl_n_84
    SLICE_X20Y63         FDRE                                         r  convolve_conv_s_axi_U/rdata_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.821     0.821    convolve_conv_s_axi_U/ap_clk
    SLICE_X20Y63         FDRE                                         r  convolve_conv_s_axi_U/rdata_data_reg[11]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X20Y63         FDRE (Hold_fdre_C_D)         0.120     0.936    convolve_conv_s_axi_U/rdata_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 r_reg_600_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_mul_6ns_bkb_U2/convolve_mul_6ns_bkb_MulnS_0_U/p_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.250ns (79.541%)  route 0.064ns (20.459%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.556     0.556    ap_clk
    SLICE_X31Y60         FDRE                                         r  r_reg_600_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  r_reg_600_reg[4]/Q
                         net (fo=8, routed)           0.064     0.761    convolve_mul_6ns_bkb_U2/convolve_mul_6ns_bkb_MulnS_0_U/a_i[4]
    SLICE_X30Y60         LUT2 (Prop_lut2_I0_O)        0.045     0.806 r  convolve_mul_6ns_bkb_U2/convolve_mul_6ns_bkb_MulnS_0_U/p_tmp[5]_i_2/O
                         net (fo=2, routed)           0.000     0.806    convolve_mul_6ns_bkb_U2/convolve_mul_6ns_bkb_MulnS_0_U/p_tmp[5]_i_2_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.870 r  convolve_mul_6ns_bkb_U2/convolve_mul_6ns_bkb_MulnS_0_U/p_tmp_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.870    convolve_mul_6ns_bkb_U2/convolve_mul_6ns_bkb_MulnS_0_U/p_tmp_reg[5]_i_1_n_4
    SLICE_X30Y60         FDRE                                         r  convolve_mul_6ns_bkb_U2/convolve_mul_6ns_bkb_MulnS_0_U/p_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=544, unset)          0.825     0.825    convolve_mul_6ns_bkb_U2/convolve_mul_6ns_bkb_MulnS_0_U/ap_clk
    SLICE_X30Y60         FDRE                                         r  convolve_mul_6ns_bkb_U2/convolve_mul_6ns_bkb_MulnS_0_U/p_tmp_reg[5]/C
                         clock pessimism             -0.253     0.572    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.134     0.706    convolve_mul_6ns_bkb_U2/convolve_mul_6ns_bkb_MulnS_0_U/p_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y19   tmp4_reg_744_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y23   tmp5_reg_764_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y20   tmp1_reg_709_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y12  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y12  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y13  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y13  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y11  convolve_conv_s_axi_U/int_krnl/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y11  convolve_conv_s_axi_U/int_krnl/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y12  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X28Y59  ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X28Y59  ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y53  ap_CS_fsm_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y53  ap_CS_fsm_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y56  ap_CS_fsm_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y57  ap_CS_fsm_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y57  ap_CS_fsm_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y57  ap_CS_fsm_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y57  ap_CS_fsm_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y59  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y52  ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y51  ap_CS_fsm_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y51  ap_CS_fsm_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y52  ap_CS_fsm_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y52  ap_CS_fsm_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y52  ap_CS_fsm_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X24Y60  rdata_data_reg[0]_i_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y61  rdata_data_reg[0]_i_5/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X24Y60  rdata_data_reg[12]_i_6/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y61  rdata_data_reg[13]_i_3/C



