xrun: 19.09-s001: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun	19.09-s001: Started on Aug 24, 2023 at 16:17:36 EEST
xrun
	-uvm
	-seed 27688
	-access +rwc
	-l logs/test_example_8_27688.log
	-coverage a
	-covdesign apb
	-covoverwrite
	-covtest test_example_8_27688
	+incdir+../src
	+incdir+../rtl
	+incdir+../example
	-access rwc
	../example/tb_example.sv
	-timescale 1ns/1ns
	+UVM_TESTNAME=test_example_8
	+UVM_VERBOSITY=UVM_NONE

   User defined plus("+") options:
	+UVM_VERBOSITY=UVM_NONE

xmsim: *W,COVDSN: Command line option -COVDESIGN will be deprecated and will be unsupported from next release. Use the alternative option -COVSCOPE.
Loading snapshot worklib.tb_example:sv .................... Done
xmsim: *W,XCLGNOPTM: The SystemVerilog constraint solver Xceligen options 'seed_only_rand and process_alternate_rng and ignore_worklib_name' are not specified and will default to 0. The recommended value for each of them is 1 which will become the default in a future release.
SVSEED set from command line: 27688
xmsim: *W,RNDXCELON: Xceligen, the new SystemVerilog constraint solver is used. Disabling Xceligen and using the legacy constraint solver is possible with "xrun/xmsim -xceligen on=0 ...".
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/cadence/XCELIUM1909/tools/xcelium/files/xmsimrc
xcelium> source /opt/cadence/XCELIUM1909/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (19.09-s001)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_WARNING @ 0: reporter [TPRGED] Type name 'axi_agent_config' already registered with factory. No string-based lookup support for multiple types with the same type name.
UVM_INFO @ 0: reporter [RNTST] Running test test_example_8...
xmsim: *E,TRNULLID: NULL pointer dereference.
          File: ../example/test_base.sv, line = 61, pos = 45
         Scope: tb_example.test_base@3060_1.connect_phase
          Time: 0 FS + 13
Verilog Stack Trace:
0: function tb_example.test_base@3060_1.connect_phase at ../example/test_base.sv:61
1: function worklib.uvm_pkg::uvm_connect_phase@893_2.exec_func at /opt/cadence/XCELIUM1909/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_common_phases.svh:96
2: function worklib.uvm_pkg::uvm_bottomup_phase@893_2.execute at /opt/cadence/XCELIUM1909/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_bottomup_phase.svh:108
3: function worklib.uvm_pkg::uvm_bottomup_phase@893_2.traverse at /opt/cadence/XCELIUM1909/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_bottomup_phase.svh:81
4: function worklib.uvm_pkg::uvm_bottomup_phase@893_2.traverse at /opt/cadence/XCELIUM1909/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_bottomup_phase.svh:61
5: task worklib.uvm_pkg::uvm_phase@936_2.execute_phase at /opt/cadence/XCELIUM1909/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_phase.svh:1168
6: process in worklib.uvm_pkg::uvm_phase::m_iterate_through_phases at /opt/cadence/XCELIUM1909/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_phase.svh:1997


../example/test_base.sv:61       v_sequencer.ahb_master_seqr = master_env.agent.sequencer;
xcelium> exit
xmsim: *N,COVCGN: Coverage configuration file command "set_covergroup -new_instance_reporting" can be specified to improve the scoping and naming of covergroup instances. It may be noted that subsequent merging of a coverage database saved with this command and a coverage database saved without this command is not allowed.

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  tb_example(tb_example)
  scope    :  apb
  testname :  test_example_8_27688

coverage files:
  model(design data) :  ./cov_work/apb/icc_7027b4b4_6e331f3b.ucm (reused)
  data               :  ./cov_work/apb/test_example_8_27688/icc_7027b4b4_6e331f3b.ucd
TOOL:	xrun	19.09-s001: Exiting on Aug 24, 2023 at 16:17:36 EEST  (total: 00:00:00)
