Running: E:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/Xilinx ISE Design Suite/Lab3/Parallel_Adder/tb_Parallel_Adder_isim_beh.exe -prj E:/Xilinx ISE Design Suite/Lab3/Parallel_Adder/tb_Parallel_Adder_beh.prj work.tb_Parallel_Adder 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/Xilinx ISE Design Suite/Lab3/Parallel_Adder/Full_Adder.vhd" into library work
Parsing VHDL file "E:/Xilinx ISE Design Suite/Lab3/Parallel_Adder/Parallel_Adder.vhd" into library work
Parsing VHDL file "E:/Xilinx ISE Design Suite/Lab3/Parallel_Adder/tb_Parallel_Adder.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Full_Adder [full_adder_default]
Compiling architecture behavioral of entity Parallel_Adder [parallel_adder_default]
Compiling architecture behavior of entity tb_parallel_adder
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable E:/Xilinx ISE Design Suite/Lab3/Parallel_Adder/tb_Parallel_Adder_isim_beh.exe
Fuse Memory Usage: 29964 KB
Fuse CPU Usage: 906 ms
