{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1572992214427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1572992214427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 19:16:54 2019 " "Processing started: Tue Nov 05 19:16:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1572992214427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1572992214427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB3a -c LAB3a " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB3a -c LAB3a" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1572992214427 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1572992214942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traditionalsystem_rnstobin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traditionalsystem_rnstobin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traditionalSystem_RNStoBin-Structural " "Found design unit 1: traditionalSystem_RNStoBin-Structural" {  } { { "traditionalSystem_RNStoBin.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/traditionalSystem_RNStoBin.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572992215566 ""} { "Info" "ISGN_ENTITY_NAME" "1 traditionalSystem_RNStoBin " "Found entity 1: traditionalSystem_RNStoBin" {  } { { "traditionalSystem_RNStoBin.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/traditionalSystem_RNStoBin.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572992215566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572992215566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traditionalsystem_bintorns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traditionalsystem_bintorns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traditionalSystem_BinToRNS-Structural " "Found design unit 1: traditionalSystem_BinToRNS-Structural" {  } { { "traditionalSystem_BinToRNS.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/traditionalSystem_BinToRNS.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572992215582 ""} { "Info" "ISGN_ENTITY_NAME" "1 traditionalSystem_BinToRNS " "Found entity 1: traditionalSystem_BinToRNS" {  } { { "traditionalSystem_BinToRNS.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/traditionalSystem_BinToRNS.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572992215582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572992215582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buttonsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ButtonSync-ButtonSyncImpl " "Found design unit 1: ButtonSync-ButtonSyncImpl" {  } { { "ButtonSync.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/ButtonSync.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572992215582 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButtonSync " "Found entity 1: ButtonSync" {  } { { "ButtonSync.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/ButtonSync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572992215582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572992215582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_l_2_n_pos1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rotate_l_2_n_pos1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotate_l_2_n_pos1-rtl " "Found design unit 1: rotate_l_2_n_pos1-rtl" {  } { { "rotate_l_2_n_pos1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/rotate_l_2_n_pos1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572992215582 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotate_l_2_n_pos1 " "Found entity 1: rotate_l_2_n_pos1" {  } { { "rotate_l_2_n_pos1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/rotate_l_2_n_pos1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572992215582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572992215582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_l_2_n_neg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rotate_l_2_n_neg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotate_l_2_n_neg1-rtl " "Found design unit 1: rotate_l_2_n_neg1-rtl" {  } { { "rotate_l_2_n_neg1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/rotate_l_2_n_neg1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572992215582 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotate_l_2_n_neg1 " "Found entity 1: rotate_l_2_n_neg1" {  } { { "rotate_l_2_n_neg1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/rotate_l_2_n_neg1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572992215582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572992215582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_l_2_2n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rotate_l_2_2n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotate_l_2_2n-rtl " "Found design unit 1: rotate_l_2_2n-rtl" {  } { { "rotate_l_2_2n.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/rotate_l_2_2n.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572992215598 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotate_l_2_2n " "Found entity 1: rotate_l_2_2n" {  } { { "rotate_l_2_2n.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/rotate_l_2_2n.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572992215598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572992215598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4_1-Mux " "Found design unit 1: Mux4_1-Mux" {  } { { "Mux4_1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Mux4_1.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572992215598 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4_1 " "Found entity 1: Mux4_1" {  } { { "Mux4_1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Mux4_1.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572992215598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572992215598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1-mux2 " "Found design unit 1: Mux2_1-mux2" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Mux2_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572992215598 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572992215598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572992215598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_2_n_pos1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier_2_n_pos1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier_2_n_pos1-structural " "Found design unit 1: Multiplier_2_n_pos1-structural" {  } { { "Multiplier_2_n_pos1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_n_pos1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572992215613 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier_2_n_pos1 " "Found entity 1: Multiplier_2_n_pos1" {  } { { "Multiplier_2_n_pos1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_n_pos1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572992215613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572992215613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_2_n_neg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier_2_n_neg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier_2_n_neg1-structural " "Found design unit 1: Multiplier_2_n_neg1-structural" {  } { { "Multiplier_2_n_neg1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_n_neg1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572992215613 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier_2_n_neg1 " "Found entity 1: Multiplier_2_n_neg1" {  } { { "Multiplier_2_n_neg1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_n_neg1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572992215613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572992215613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_2_2n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier_2_2n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier_2_2n-structural " "Found design unit 1: Multiplier_2_2n-structural" {  } { { "Multiplier_2_2n.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_2n.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572992215613 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier_2_2n " "Found entity 1: Multiplier_2_2n" {  } { { "Multiplier_2_2n.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_2n.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572992215613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572992215613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_adder_pref_2_2n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mod_adder_pref_2_2n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mod_adder_pref_2_2n-mod_adder_pref_arch " "Found design unit 1: mod_adder_pref_2_2n-mod_adder_pref_arch" {  } { { "mod_adder_pref_2_2n.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/mod_adder_pref_2_2n.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572992215613 ""} { "Info" "ISGN_ENTITY_NAME" "1 mod_adder_pref_2_2n " "Found entity 1: mod_adder_pref_2_2n" {  } { { "mod_adder_pref_2_2n.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/mod_adder_pref_2_2n.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572992215613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572992215613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_adder_pref.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mod_adder_pref.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mod_adder_pref-mod_adder_pref_arch " "Found design unit 1: mod_adder_pref-mod_adder_pref_arch" {  } { { "mod_adder_pref.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/mod_adder_pref.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572992215629 ""} { "Info" "ISGN_ENTITY_NAME" "1 mod_adder_pref " "Found entity 1: mod_adder_pref" {  } { { "mod_adder_pref.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/mod_adder_pref.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572992215629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572992215629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixmodadd_2_n_pos1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixmodadd_2_n_pos1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixModAdd_2_n_pos1-MatrixModAdd " "Found design unit 1: MatrixModAdd_2_n_pos1-MatrixModAdd" {  } { { "MatrixModAdd_2_n_pos1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/MatrixModAdd_2_n_pos1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572992215629 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixModAdd_2_n_pos1 " "Found entity 1: MatrixModAdd_2_n_pos1" {  } { { "MatrixModAdd_2_n_pos1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/MatrixModAdd_2_n_pos1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572992215629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572992215629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixmodadd_2_n_neg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixmodadd_2_n_neg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixModAdd_2_n_neg1-MatrixModAdd " "Found design unit 1: MatrixModAdd_2_n_neg1-MatrixModAdd" {  } { { "MatrixModAdd_2_n_neg1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/MatrixModAdd_2_n_neg1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572992215629 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixModAdd_2_n_neg1 " "Found entity 1: MatrixModAdd_2_n_neg1" {  } { { "MatrixModAdd_2_n_neg1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/MatrixModAdd_2_n_neg1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572992215629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572992215629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixmodadd_2_2n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixmodadd_2_2n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixModAdd_2_2n-MatrixModAdd " "Found design unit 1: MatrixModAdd_2_2n-MatrixModAdd" {  } { { "MatrixModAdd_2_2n.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/MatrixModAdd_2_2n.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572992215629 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixModAdd_2_2n " "Found entity 1: MatrixModAdd_2_2n" {  } { { "MatrixModAdd_2_2n.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/MatrixModAdd_2_2n.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572992215629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572992215629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ksadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KSadder-structural " "Found design unit 1: KSadder-structural" {  } { { "KSadder.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/KSadder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572992215644 ""} { "Info" "ISGN_ENTITY_NAME" "1 KSadder " "Found entity 1: KSadder" {  } { { "KSadder.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/KSadder.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572992215644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572992215644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-structural " "Found design unit 1: fulladder-structural" {  } { { "fulladder.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/fulladder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572992215644 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572992215644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572992215644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fuctions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fuctions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fuctions " "Found design unit 1: fuctions" {  } { { "fuctions.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/fuctions.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572992215644 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fuctions-body " "Found design unit 2: fuctions-body" {  } { { "fuctions.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/fuctions.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572992215644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572992215644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decod7seg-decod_bhv " "Found design unit 1: Decod7seg-decod_bhv" {  } { { "Decod7seg.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Decod7seg.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572992215644 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decod7seg " "Found entity 1: Decod7seg" {  } { { "Decod7seg.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Decod7seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572992215644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572992215644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_16ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_16ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_16FF-behv " "Found design unit 1: D_16FF-behv" {  } { { "D_16FF.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/D_16FF.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572992215660 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_16FF " "Found entity 1: D_16FF" {  } { { "D_16FF.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/D_16FF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572992215660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572992215660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_2n_mp_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file csa_2n_mp_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSA_2n_mp_1-Structural " "Found design unit 1: CSA_2n_mp_1-Structural" {  } { { "CSA_2n_mp_1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/CSA_2n_mp_1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572992215660 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSA_2n_mp_1 " "Found entity 1: CSA_2n_mp_1" {  } { { "CSA_2n_mp_1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/CSA_2n_mp_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572992215660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572992215660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_m_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_m_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comp_m_2-Comp_m_2_arch " "Found design unit 1: Comp_m_2-Comp_m_2_arch" {  } { { "Comp_m_2.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Comp_m_2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572992215660 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comp_m_2 " "Found entity 1: Comp_m_2" {  } { { "Comp_m_2.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Comp_m_2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572992215660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572992215660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_2n_mp_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_2n_mp_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_2n_mp_1-Structural " "Found design unit 1: adder_2n_mp_1-Structural" {  } { { "adder_2n_mp_1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/adder_2n_mp_1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572992215660 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_2n_mp_1 " "Found entity 1: adder_2n_mp_1" {  } { { "adder_2n_mp_1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/adder_2n_mp_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572992215660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572992215660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB3a-Structural " "Found design unit 1: LAB3a-Structural" {  } { { "LAB3a.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/LAB3a.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572992215676 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAB3a " "Found entity 1: LAB3a" {  } { { "LAB3a.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/LAB3a.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572992215676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572992215676 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB3a " "Elaborating entity \"LAB3a\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1572992215738 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zeros LAB3a.vhd(115) " "Verilog HDL or VHDL warning at LAB3a.vhd(115): object \"zeros\" assigned a value but never read" {  } { { "LAB3a.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/LAB3a.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1572992215738 "|LAB3a"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notSW LAB3a.vhd(130) " "Verilog HDL or VHDL warning at LAB3a.vhd(130): object \"notSW\" assigned a value but never read" {  } { { "LAB3a.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/LAB3a.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1572992215738 "|LAB3a"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7..4\] LAB3a.vhd(39) " "Using initial value X (don't care) for net \"LEDG\[7..4\]\" at LAB3a.vhd(39)" {  } { { "LAB3a.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/LAB3a.vhd" 39 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1572992215738 "|LAB3a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonSync ButtonSync:\\converter:sync_btn " "Elaborating entity \"ButtonSync\" for hierarchy \"ButtonSync:\\converter:sync_btn\"" {  } { { "LAB3a.vhd" "\\converter:sync_btn" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/LAB3a.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_16FF D_16FF:\\converter:Reg16 " "Elaborating entity \"D_16FF\" for hierarchy \"D_16FF:\\converter:Reg16\"" {  } { { "LAB3a.vhd" "\\converter:Reg16" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/LAB3a.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215769 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zeros D_16FF.vhd(13) " "VHDL Signal Declaration warning at D_16FF.vhd(13): used implicit default value for signal \"zeros\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "D_16FF.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/D_16FF.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1572992215769 "|LAB3a|D_16FF:\converter:Reg16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zeros D_16FF.vhd(22) " "VHDL Process Statement warning at D_16FF.vhd(22): signal \"zeros\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "D_16FF.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/D_16FF.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1572992215769 "|LAB3a|D_16FF:\converter:Reg16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traditionalSystem_BinToRNS traditionalSystem_BinToRNS:\\converter:comp_binRNSX " "Elaborating entity \"traditionalSystem_BinToRNS\" for hierarchy \"traditionalSystem_BinToRNS:\\converter:comp_binRNSX\"" {  } { { "LAB3a.vhd" "\\converter:comp_binRNSX" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/LAB3a.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215769 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zeros traditionalSystem_BinToRNS.vhd(65) " "Verilog HDL or VHDL warning at traditionalSystem_BinToRNS.vhd(65): object \"zeros\" assigned a value but never read" {  } { { "traditionalSystem_BinToRNS.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/traditionalSystem_BinToRNS.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1572992215769 "|LAB3a|traditionalSystem_BinToRNS:\converter:comp_binRNSX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_2n_mp_1 traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|CSA_2n_mp_1:\\converter:comp0_2n_m1 " "Elaborating entity \"CSA_2n_mp_1\" for hierarchy \"traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|CSA_2n_mp_1:\\converter:comp0_2n_m1\"" {  } { { "traditionalSystem_BinToRNS.vhd" "\\converter:comp0_2n_m1" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/traditionalSystem_BinToRNS.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215769 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "modo_b CSA_2n_mp_1.vhd(29) " "Verilog HDL or VHDL warning at CSA_2n_mp_1.vhd(29): object \"modo_b\" assigned a value but never read" {  } { { "CSA_2n_mp_1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/CSA_2n_mp_1.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1572992215769 "|LAB3a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp0_2n_m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|CSA_2n_mp_1:\\converter:comp0_2n_m1\|fulladder:\\ciclo:0:add " "Elaborating entity \"fulladder\" for hierarchy \"traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|CSA_2n_mp_1:\\converter:comp0_2n_m1\|fulladder:\\ciclo:0:add\"" {  } { { "CSA_2n_mp_1.vhd" "\\ciclo:0:add" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/CSA_2n_mp_1.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_2n_mp_1 traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|adder_2n_mp_1:\\converter:add_2n_m1 " "Elaborating entity \"adder_2n_mp_1\" for hierarchy \"traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|adder_2n_mp_1:\\converter:add_2n_m1\"" {  } { { "traditionalSystem_BinToRNS.vhd" "\\converter:add_2n_m1" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/traditionalSystem_BinToRNS.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_2n_mp_1 traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|CSA_2n_mp_1:\\converter:comp0_2n_p1 " "Elaborating entity \"CSA_2n_mp_1\" for hierarchy \"traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|CSA_2n_mp_1:\\converter:comp0_2n_p1\"" {  } { { "traditionalSystem_BinToRNS.vhd" "\\converter:comp0_2n_p1" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/traditionalSystem_BinToRNS.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215785 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "modo_b CSA_2n_mp_1.vhd(29) " "Verilog HDL or VHDL warning at CSA_2n_mp_1.vhd(29): object \"modo_b\" assigned a value but never read" {  } { { "CSA_2n_mp_1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/CSA_2n_mp_1.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1572992215785 "|LAB3a|traditionalSystem_BinToRNS:\converter:comp_binRNSX|CSA_2n_mp_1:\converter:comp0_2n_p1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_2n_mp_1 traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|adder_2n_mp_1:\\converter:add_2n_p1 " "Elaborating entity \"adder_2n_mp_1\" for hierarchy \"traditionalSystem_BinToRNS:\\converter:comp_binRNSX\|adder_2n_mp_1:\\converter:add_2n_p1\"" {  } { { "traditionalSystem_BinToRNS.vhd" "\\converter:add_2n_p1" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/traditionalSystem_BinToRNS.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier_2_2n Multiplier_2_2n:\\converter:mult_m1 " "Elaborating entity \"Multiplier_2_2n\" for hierarchy \"Multiplier_2_2n:\\converter:mult_m1\"" {  } { { "LAB3a.vhd" "\\converter:mult_m1" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/LAB3a.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_l_2_2n Multiplier_2_2n:\\converter:mult_m1\|rotate_l_2_2n:\\generate_products_2:1:h " "Elaborating entity \"rotate_l_2_2n\" for hierarchy \"Multiplier_2_2n:\\converter:mult_m1\|rotate_l_2_2n:\\generate_products_2:1:h\"" {  } { { "Multiplier_2_2n.vhd" "\\generate_products_2:1:h" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_2n.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215832 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "rotate_l_2_2n.vhd(17) " "VHDL Subtype or Type Declaration warning at rotate_l_2_2n.vhd(17): subtype or type has null range" {  } { { "rotate_l_2_2n.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/rotate_l_2_2n.vhd" 17 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "" 0 -1 1572992215832 "|LAB3a|Multiplier_2_2n:\converter:mult_m1|rotate_l_2_2n:\generate_products_2:1:h"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "rotate_l_2_2n.vhd(17) " "VHDL warning at rotate_l_2_2n.vhd(17): ignored assignment of value to null range" {  } { { "rotate_l_2_2n.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/rotate_l_2_2n.vhd" 17 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1 1572992215832 "|LAB3a|Multiplier_2_2n:\converter:mult_m1|rotate_l_2_2n:\generate_products_2:1:h"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_l_2_2n Multiplier_2_2n:\\converter:mult_m1\|rotate_l_2_2n:\\generate_products_2:2:h " "Elaborating entity \"rotate_l_2_2n\" for hierarchy \"Multiplier_2_2n:\\converter:mult_m1\|rotate_l_2_2n:\\generate_products_2:2:h\"" {  } { { "Multiplier_2_2n.vhd" "\\generate_products_2:2:h" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_2n.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_l_2_2n Multiplier_2_2n:\\converter:mult_m1\|rotate_l_2_2n:\\generate_products_2:3:h " "Elaborating entity \"rotate_l_2_2n\" for hierarchy \"Multiplier_2_2n:\\converter:mult_m1\|rotate_l_2_2n:\\generate_products_2:3:h\"" {  } { { "Multiplier_2_2n.vhd" "\\generate_products_2:3:h" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_2n.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_l_2_2n Multiplier_2_2n:\\converter:mult_m1\|rotate_l_2_2n:\\generate_products_2:4:h " "Elaborating entity \"rotate_l_2_2n\" for hierarchy \"Multiplier_2_2n:\\converter:mult_m1\|rotate_l_2_2n:\\generate_products_2:4:h\"" {  } { { "Multiplier_2_2n.vhd" "\\generate_products_2:4:h" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_2n.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_l_2_2n Multiplier_2_2n:\\converter:mult_m1\|rotate_l_2_2n:\\generate_products_2:5:h " "Elaborating entity \"rotate_l_2_2n\" for hierarchy \"Multiplier_2_2n:\\converter:mult_m1\|rotate_l_2_2n:\\generate_products_2:5:h\"" {  } { { "Multiplier_2_2n.vhd" "\\generate_products_2:5:h" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_2n.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_l_2_2n Multiplier_2_2n:\\converter:mult_m1\|rotate_l_2_2n:\\generate_products_2:6:h " "Elaborating entity \"rotate_l_2_2n\" for hierarchy \"Multiplier_2_2n:\\converter:mult_m1\|rotate_l_2_2n:\\generate_products_2:6:h\"" {  } { { "Multiplier_2_2n.vhd" "\\generate_products_2:6:h" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_2n.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_l_2_2n Multiplier_2_2n:\\converter:mult_m1\|rotate_l_2_2n:\\generate_products_2:7:h " "Elaborating entity \"rotate_l_2_2n\" for hierarchy \"Multiplier_2_2n:\\converter:mult_m1\|rotate_l_2_2n:\\generate_products_2:7:h\"" {  } { { "Multiplier_2_2n.vhd" "\\generate_products_2:7:h" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_2n.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_l_2_2n Multiplier_2_2n:\\converter:mult_m1\|rotate_l_2_2n:\\generate_products_2:8:h " "Elaborating entity \"rotate_l_2_2n\" for hierarchy \"Multiplier_2_2n:\\converter:mult_m1\|rotate_l_2_2n:\\generate_products_2:8:h\"" {  } { { "Multiplier_2_2n.vhd" "\\generate_products_2:8:h" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_2n.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrixModAdd_2_2n Multiplier_2_2n:\\converter:mult_m1\|MatrixModAdd_2_2n:SUM " "Elaborating entity \"MatrixModAdd_2_2n\" for hierarchy \"Multiplier_2_2n:\\converter:mult_m1\|MatrixModAdd_2_2n:SUM\"" {  } { { "Multiplier_2_2n.vhd" "SUM" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_2n.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comp_m_2 Multiplier_2_2n:\\converter:mult_m1\|MatrixModAdd_2_2n:SUM\|Comp_m_2:cp0 " "Elaborating entity \"Comp_m_2\" for hierarchy \"Multiplier_2_2n:\\converter:mult_m1\|MatrixModAdd_2_2n:SUM\|Comp_m_2:cp0\"" {  } { { "MatrixModAdd_2_2n.vhd" "cp0" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/MatrixModAdd_2_2n.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_adder_pref_2_2n Multiplier_2_2n:\\converter:mult_m1\|MatrixModAdd_2_2n:SUM\|mod_adder_pref_2_2n:MAdder " "Elaborating entity \"mod_adder_pref_2_2n\" for hierarchy \"Multiplier_2_2n:\\converter:mult_m1\|MatrixModAdd_2_2n:SUM\|mod_adder_pref_2_2n:MAdder\"" {  } { { "MatrixModAdd_2_2n.vhd" "MAdder" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/MatrixModAdd_2_2n.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215847 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "modo_b mod_adder_pref_2_2n.vhd(43) " "Verilog HDL or VHDL warning at mod_adder_pref_2_2n.vhd(43): object \"modo_b\" assigned a value but never read" {  } { { "mod_adder_pref_2_2n.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/mod_adder_pref_2_2n.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1572992215863 "|LAB3a|Multiplier_2_2n:\converter:mult_m1|MatrixModAdd_2_2n:SUM|mod_adder_pref_2_2n:MAdder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier_2_n_neg1 Multiplier_2_n_neg1:\\converter:mult_m2 " "Elaborating entity \"Multiplier_2_n_neg1\" for hierarchy \"Multiplier_2_n_neg1:\\converter:mult_m2\"" {  } { { "LAB3a.vhd" "\\converter:mult_m2" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/LAB3a.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_l_2_n_neg1 Multiplier_2_n_neg1:\\converter:mult_m2\|rotate_l_2_n_neg1:\\generate_products_2:1:h " "Elaborating entity \"rotate_l_2_n_neg1\" for hierarchy \"Multiplier_2_n_neg1:\\converter:mult_m2\|rotate_l_2_n_neg1:\\generate_products_2:1:h\"" {  } { { "Multiplier_2_n_neg1.vhd" "\\generate_products_2:1:h" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_n_neg1.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215863 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "rotate_l_2_n_neg1.vhd(17) " "VHDL Subtype or Type Declaration warning at rotate_l_2_n_neg1.vhd(17): subtype or type has null range" {  } { { "rotate_l_2_n_neg1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/rotate_l_2_n_neg1.vhd" 17 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "" 0 -1 1572992215863 "|LAB3a|Multiplier_2_n_neg1:\converter:mult_m2|rotate_l_2_n_neg1:\generate_products_2:1:h"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "rotate_l_2_n_neg1.vhd(17) " "VHDL warning at rotate_l_2_n_neg1.vhd(17): ignored assignment of value to null range" {  } { { "rotate_l_2_n_neg1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/rotate_l_2_n_neg1.vhd" 17 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1 1572992215863 "|LAB3a|Multiplier_2_n_neg1:\converter:mult_m2|rotate_l_2_n_neg1:\generate_products_2:1:h"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_l_2_n_neg1 Multiplier_2_n_neg1:\\converter:mult_m2\|rotate_l_2_n_neg1:\\generate_products_2:2:h " "Elaborating entity \"rotate_l_2_n_neg1\" for hierarchy \"Multiplier_2_n_neg1:\\converter:mult_m2\|rotate_l_2_n_neg1:\\generate_products_2:2:h\"" {  } { { "Multiplier_2_n_neg1.vhd" "\\generate_products_2:2:h" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_n_neg1.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_l_2_n_neg1 Multiplier_2_n_neg1:\\converter:mult_m2\|rotate_l_2_n_neg1:\\generate_products_2:3:h " "Elaborating entity \"rotate_l_2_n_neg1\" for hierarchy \"Multiplier_2_n_neg1:\\converter:mult_m2\|rotate_l_2_n_neg1:\\generate_products_2:3:h\"" {  } { { "Multiplier_2_n_neg1.vhd" "\\generate_products_2:3:h" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_n_neg1.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_l_2_n_neg1 Multiplier_2_n_neg1:\\converter:mult_m2\|rotate_l_2_n_neg1:\\generate_products_2:4:h " "Elaborating entity \"rotate_l_2_n_neg1\" for hierarchy \"Multiplier_2_n_neg1:\\converter:mult_m2\|rotate_l_2_n_neg1:\\generate_products_2:4:h\"" {  } { { "Multiplier_2_n_neg1.vhd" "\\generate_products_2:4:h" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_n_neg1.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrixModAdd_2_n_neg1 Multiplier_2_n_neg1:\\converter:mult_m2\|MatrixModAdd_2_n_neg1:SUM " "Elaborating entity \"MatrixModAdd_2_n_neg1\" for hierarchy \"Multiplier_2_n_neg1:\\converter:mult_m2\|MatrixModAdd_2_n_neg1:SUM\"" {  } { { "Multiplier_2_n_neg1.vhd" "SUM" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_n_neg1.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comp_m_2 Multiplier_2_n_neg1:\\converter:mult_m2\|MatrixModAdd_2_n_neg1:SUM\|Comp_m_2:cp0 " "Elaborating entity \"Comp_m_2\" for hierarchy \"Multiplier_2_n_neg1:\\converter:mult_m2\|MatrixModAdd_2_n_neg1:SUM\|Comp_m_2:cp0\"" {  } { { "MatrixModAdd_2_n_neg1.vhd" "cp0" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/MatrixModAdd_2_n_neg1.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_adder_pref Multiplier_2_n_neg1:\\converter:mult_m2\|MatrixModAdd_2_n_neg1:SUM\|mod_adder_pref:MAdder " "Elaborating entity \"mod_adder_pref\" for hierarchy \"Multiplier_2_n_neg1:\\converter:mult_m2\|MatrixModAdd_2_n_neg1:SUM\|mod_adder_pref:MAdder\"" {  } { { "MatrixModAdd_2_n_neg1.vhd" "MAdder" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/MatrixModAdd_2_n_neg1.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier_2_n_pos1 Multiplier_2_n_pos1:\\converter:mult_m3 " "Elaborating entity \"Multiplier_2_n_pos1\" for hierarchy \"Multiplier_2_n_pos1:\\converter:mult_m3\"" {  } { { "LAB3a.vhd" "\\converter:mult_m3" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/LAB3a.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_l_2_n_pos1 Multiplier_2_n_pos1:\\converter:mult_m3\|rotate_l_2_n_pos1:\\generate_products_2:1:h " "Elaborating entity \"rotate_l_2_n_pos1\" for hierarchy \"Multiplier_2_n_pos1:\\converter:mult_m3\|rotate_l_2_n_pos1:\\generate_products_2:1:h\"" {  } { { "Multiplier_2_n_pos1.vhd" "\\generate_products_2:1:h" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_n_pos1.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_l_2_n_pos1 Multiplier_2_n_pos1:\\converter:mult_m3\|rotate_l_2_n_pos1:\\generate_products_2:2:h " "Elaborating entity \"rotate_l_2_n_pos1\" for hierarchy \"Multiplier_2_n_pos1:\\converter:mult_m3\|rotate_l_2_n_pos1:\\generate_products_2:2:h\"" {  } { { "Multiplier_2_n_pos1.vhd" "\\generate_products_2:2:h" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_n_pos1.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_l_2_n_pos1 Multiplier_2_n_pos1:\\converter:mult_m3\|rotate_l_2_n_pos1:\\generate_products_2:3:h " "Elaborating entity \"rotate_l_2_n_pos1\" for hierarchy \"Multiplier_2_n_pos1:\\converter:mult_m3\|rotate_l_2_n_pos1:\\generate_products_2:3:h\"" {  } { { "Multiplier_2_n_pos1.vhd" "\\generate_products_2:3:h" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_n_pos1.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_l_2_n_pos1 Multiplier_2_n_pos1:\\converter:mult_m3\|rotate_l_2_n_pos1:\\generate_products_2:4:h " "Elaborating entity \"rotate_l_2_n_pos1\" for hierarchy \"Multiplier_2_n_pos1:\\converter:mult_m3\|rotate_l_2_n_pos1:\\generate_products_2:4:h\"" {  } { { "Multiplier_2_n_pos1.vhd" "\\generate_products_2:4:h" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_n_pos1.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215878 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "rotate_l_2_n_pos1.vhd(19) " "VHDL Subtype or Type Declaration warning at rotate_l_2_n_pos1.vhd(19): subtype or type has null range" {  } { { "rotate_l_2_n_pos1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/rotate_l_2_n_pos1.vhd" 19 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "" 0 -1 1572992215894 "|LAB3a|Multiplier_2_n_pos1:\converter:mult_m3|rotate_l_2_n_pos1:\generate_products_2:4:h"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "rotate_l_2_n_pos1.vhd(19) " "VHDL warning at rotate_l_2_n_pos1.vhd(19): ignored assignment of value to null range" {  } { { "rotate_l_2_n_pos1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/rotate_l_2_n_pos1.vhd" 19 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1 1572992215894 "|LAB3a|Multiplier_2_n_pos1:\converter:mult_m3|rotate_l_2_n_pos1:\generate_products_2:4:h"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrixModAdd_2_n_pos1 Multiplier_2_n_pos1:\\converter:mult_m3\|MatrixModAdd_2_n_pos1:SUM " "Elaborating entity \"MatrixModAdd_2_n_pos1\" for hierarchy \"Multiplier_2_n_pos1:\\converter:mult_m3\|MatrixModAdd_2_n_pos1:SUM\"" {  } { { "Multiplier_2_n_pos1.vhd" "SUM" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_n_pos1.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comp_m_2 Multiplier_2_n_pos1:\\converter:mult_m3\|MatrixModAdd_2_n_pos1:SUM\|Comp_m_2:cp0 " "Elaborating entity \"Comp_m_2\" for hierarchy \"Multiplier_2_n_pos1:\\converter:mult_m3\|MatrixModAdd_2_n_pos1:SUM\|Comp_m_2:cp0\"" {  } { { "MatrixModAdd_2_n_pos1.vhd" "cp0" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/MatrixModAdd_2_n_pos1.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_adder_pref Multiplier_2_n_pos1:\\converter:mult_m3\|MatrixModAdd_2_n_pos1:SUM\|mod_adder_pref:MAdder " "Elaborating entity \"mod_adder_pref\" for hierarchy \"Multiplier_2_n_pos1:\\converter:mult_m3\|MatrixModAdd_2_n_pos1:SUM\|mod_adder_pref:MAdder\"" {  } { { "MatrixModAdd_2_n_pos1.vhd" "MAdder" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/MatrixModAdd_2_n_pos1.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traditionalSystem_RNStoBin traditionalSystem_RNStoBin:\\converter:comp_RNSbin " "Elaborating entity \"traditionalSystem_RNStoBin\" for hierarchy \"traditionalSystem_RNStoBin:\\converter:comp_RNSbin\"" {  } { { "LAB3a.vhd" "\\converter:comp_RNSbin" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/LAB3a.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_2n_mp_1 traditionalSystem_RNStoBin:\\converter:comp_RNSbin\|CSA_2n_mp_1:\\converter:comp0_2n_m1 " "Elaborating entity \"CSA_2n_mp_1\" for hierarchy \"traditionalSystem_RNStoBin:\\converter:comp_RNSbin\|CSA_2n_mp_1:\\converter:comp0_2n_m1\"" {  } { { "traditionalSystem_RNStoBin.vhd" "\\converter:comp0_2n_m1" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/traditionalSystem_RNStoBin.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215894 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "modo_b CSA_2n_mp_1.vhd(29) " "Verilog HDL or VHDL warning at CSA_2n_mp_1.vhd(29): object \"modo_b\" assigned a value but never read" {  } { { "CSA_2n_mp_1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/CSA_2n_mp_1.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1572992215910 "|LAB3a|traditionalSystem_RNStoBin:\converter:comp_RNSbin|CSA_2n_mp_1:\converter:comp0_2n_m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_2n_mp_1 traditionalSystem_RNStoBin:\\converter:comp_RNSbin\|adder_2n_mp_1:\\converter:add_2n_m1 " "Elaborating entity \"adder_2n_mp_1\" for hierarchy \"traditionalSystem_RNStoBin:\\converter:comp_RNSbin\|adder_2n_mp_1:\\converter:add_2n_m1\"" {  } { { "traditionalSystem_RNStoBin.vhd" "\\converter:add_2n_m1" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/traditionalSystem_RNStoBin.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decod7seg Decod7seg:\\converter:comp_disp1 " "Elaborating entity \"Decod7seg\" for hierarchy \"Decod7seg:\\converter:comp_disp1\"" {  } { { "LAB3a.vhd" "\\converter:comp_disp1" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/LAB3a.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572992215925 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "LAB3a.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/LAB3a.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572992219045 "|LAB3a|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "LAB3a.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/LAB3a.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572992219045 "|LAB3a|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "LAB3a.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/LAB3a.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572992219045 "|LAB3a|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "LAB3a.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/LAB3a.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572992219045 "|LAB3a|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1572992219045 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1572992219810 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1572992220122 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1572992220122 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "LAB3a.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/LAB3a.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1572992220309 "|LAB3a|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1572992220309 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "505 " "Implemented 505 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1572992220309 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1572992220309 ""} { "Info" "ICUT_CUT_TM_LCELLS" "430 " "Implemented 430 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1572992220309 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1572992220309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1572992220356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 19:17:00 2019 " "Processing ended: Tue Nov 05 19:17:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1572992220356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1572992220356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1572992220356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1572992220356 ""}
