#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Sun Mar 28 18:21:06 2021
# Process ID: 23782
# Current directory: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1
# Command line: vivado -log tri_mode_ethernet_mac_0_example_design_ddr.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source tri_mode_ethernet_mac_0_example_design_ddr.tcl -notrace
# Log file: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/tri_mode_ethernet_mac_0_example_design_ddr.vdi
# Journal file: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source tri_mode_ethernet_mac_0_example_design_ddr.tcl -notrace
Command: link_design -top tri_mode_ethernet_mac_0_example_design_ddr -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clocking_wizard'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/mii_to_rmii_0/mii_to_rmii_0.dcp' for cell 'mii_to_rmii'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/accelerator_controls/accelerator_controls.dcp' for cell 'vio'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'ip_to_nn_buffer/rx_data_buffer'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC.dcp' for cell 'neural_net/C1/conv_channels_gen[0].kernel/M0_0'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL.dcp' for cell 'neural_net/C1/conv_channels_gen[0].kernel/M0_1'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Global_Average/Mult_Add_Global_Average.dcp' for cell 'neural_net/FC/fc_neuron_gen[0].mult'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM.dcp' for cell 'neural_net/conv_2_obuf_gen[0].c2_obuf/ram'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.dcp' for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i'
INFO: [Netlist 29-17] Analyzing 1393 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[0].mii_rxd_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[1].mii_rxd_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[2].mii_rxd_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[3].mii_rxd_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_dv_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_er_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/obuf_data[3].mii_txd_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/obuf_data[2].mii_txd_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_er_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/obuf_data[0].mii_txd_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/obuf_data[1].mii_txd_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clocking_wizard/inst/clkin1_ibufg, from the path connected to top-level port: sys_clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clocking_wizard/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_dv' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_er' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[2]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[3]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_en' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_en' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_er' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_er' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[2]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[2]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[3]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[3]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Chipscope 16-324] Core: vio UUID: 1be27d51-1a4c-50dc-974f-3e22d2c609b9 
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/accelerator_controls/accelerator_controls.xdc] for cell 'vio'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/accelerator_controls/accelerator_controls.xdc] for cell 'vio'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clocking_wizard/inst'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clocking_wizard/inst'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clocking_wizard/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2329.066 ; gain = 528.516 ; free physical = 1639 ; free virtual = 5378
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clocking_wizard/inst'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/mii_to_rmii_0/mii_to_rmii_0_board.xdc] for cell 'mii_to_rmii/U0'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/mii_to_rmii_0/mii_to_rmii_0_board.xdc] for cell 'mii_to_rmii/U0'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc]
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc]
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
CRITICAL WARNING: [Constraints 18-602] set_input_delay: list contains '6' objects of types '(pin)' other than the types '(input port,internal pin)' supported by the constraint. These objects will not be used for this constraint. Please review the object list and ensure unsupported object types are removed. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:27]
CRITICAL WARNING: [Constraints 18-472] set_input_delay: list does not contain any object of type(s) '(input port,internal pin)' supported by the constraint. The constraint will not be applied. Please check to make sure that this is intended. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:27]
CRITICAL WARNING: [Constraints 18-602] set_input_delay: list contains '6' objects of types '(pin)' other than the types '(input port,internal pin)' supported by the constraint. These objects will not be used for this constraint. Please review the object list and ensure unsupported object types are removed. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:28]
CRITICAL WARNING: [Constraints 18-472] set_input_delay: list does not contain any object of type(s) '(input port,internal pin)' supported by the constraint. The constraint will not be applied. Please check to make sure that this is intended. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:28]
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc]
WARNING: [Vivado 12-507] No nets matched 'ip_layer_inst/rx/n_0_5_BUFG'. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc:15]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_2' was not found. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc:15]
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2329.066 ; gain = 0.000 ; free physical = 1665 ; free virtual = 5404
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 161 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 160 instances

20 Infos, 37 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2329.066 ; gain = 921.891 ; free physical = 1665 ; free virtual = 5404
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2361.082 ; gain = 32.016 ; free physical = 1660 ; free virtual = 5399

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d4b480c5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2361.082 ; gain = 0.000 ; free physical = 1638 ; free virtual = 5377

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_1 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_1_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_2 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_2_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "27cd86f966a86750".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "f90df0393aa02359".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "ef5466f4744f18a4".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "b981b59ea21952de".
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2530.723 ; gain = 0.000 ; free physical = 1373 ; free virtual = 5162
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1eb262e8c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 2530.723 ; gain = 142.641 ; free physical = 1373 ; free virtual = 5162

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 15 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 253aaa51e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:40 . Memory (MB): peak = 2536.723 ; gain = 148.641 ; free physical = 1405 ; free virtual = 5194
INFO: [Opt 31-389] Phase Retarget created 120 cells and removed 146 cells
INFO: [Opt 31-1021] In phase Retarget, 489 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 3 Constant propagation | Checksum: 295eeb438

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 2536.723 ; gain = 148.641 ; free physical = 1405 ; free virtual = 5194
INFO: [Opt 31-389] Phase Constant propagation created 23 cells and removed 145 cells
INFO: [Opt 31-1021] In phase Constant propagation, 577 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 29459f0fe

Time (s): cpu = 00:00:57 ; elapsed = 00:00:55 . Memory (MB): peak = 2536.723 ; gain = 148.641 ; free physical = 1405 ; free virtual = 5194
INFO: [Opt 31-389] Phase Sweep created 11 cells and removed 443 cells
INFO: [Opt 31-1021] In phase Sweep, 2983 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clocking_wizard/inst/clk_out1_clk_wiz_0_BUFG_inst to drive 0 load(s) on clock net clocking_wizard/inst/clk_out1_clk_wiz_0_BUFG
INFO: [Opt 31-194] Inserted BUFG clocking_wizard/inst/clk_out2_clk_wiz_0_BUFG_inst to drive 0 load(s) on clock net clocking_wizard/inst/clk_out2_clk_wiz_0_BUFG
INFO: [Opt 31-194] Inserted BUFG clocking_wizard/inst/clk_out3_clk_wiz_0_BUFG_inst to drive 0 load(s) on clock net clocking_wizard/inst/clk_out3_clk_wiz_0_BUFG
INFO: [Opt 31-194] Inserted BUFG clocking_wizard/inst/clk_out4_clk_wiz_0_BUFG_inst to drive 0 load(s) on clock net clocking_wizard/inst/clk_out4_clk_wiz_0_BUFG
INFO: [Opt 31-194] Inserted BUFG sys_clk_IBUF_BUFG_inst to drive 5703 load(s) on clock net sys_clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 5 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 2310b4731

Time (s): cpu = 00:00:58 ; elapsed = 00:00:56 . Memory (MB): peak = 2536.723 ; gain = 148.641 ; free physical = 1405 ; free virtual = 5194
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 27bcab86e

Time (s): cpu = 00:01:02 ; elapsed = 00:01:00 . Memory (MB): peak = 2536.723 ; gain = 148.641 ; free physical = 1406 ; free virtual = 5195
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 287c575e0

Time (s): cpu = 00:01:03 ; elapsed = 00:01:01 . Memory (MB): peak = 2536.723 ; gain = 148.641 ; free physical = 1406 ; free virtual = 5195
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 181 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             120  |             146  |                                            489  |
|  Constant propagation         |              23  |             145  |                                            577  |
|  Sweep                        |              11  |             443  |                                           2983  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            181  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2536.723 ; gain = 0.000 ; free physical = 1406 ; free virtual = 5195
Ending Logic Optimization Task | Checksum: 21e9f2054

Time (s): cpu = 00:01:03 ; elapsed = 00:01:01 . Memory (MB): peak = 2536.723 ; gain = 148.641 ; free physical = 1406 ; free virtual = 5195

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.131 | TNS=-0.313 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 19 BRAM(s) out of a total of 55 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 19 newly gated: 0 Total Ports: 110
Ending PowerOpt Patch Enables Task | Checksum: 2933ae700

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1287 ; free virtual = 5076
Ending Power Optimization Task | Checksum: 2933ae700

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 3106.855 ; gain = 570.133 ; free physical = 1318 ; free virtual = 5107

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2933ae700

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1318 ; free virtual = 5107

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1318 ; free virtual = 5107
Ending Netlist Obfuscation Task | Checksum: 289581762

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1318 ; free virtual = 5107
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 37 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:15 . Memory (MB): peak = 3106.855 ; gain = 777.789 ; free physical = 1319 ; free virtual = 5108
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1319 ; free virtual = 5108
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1316 ; free virtual = 5107
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1315 ; free virtual = 5108
INFO: [Common 17-1381] The checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/tri_mode_ethernet_mac_0_example_design_ddr_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1310 ; free virtual = 5112
INFO: [runtcl-4] Executing : report_drc -file tri_mode_ethernet_mac_0_example_design_ddr_drc_opted.rpt -pb tri_mode_ethernet_mac_0_example_design_ddr_drc_opted.pb -rpx tri_mode_ethernet_mac_0_example_design_ddr_drc_opted.rpx
Command: report_drc -file tri_mode_ethernet_mac_0_example_design_ddr_drc_opted.rpt -pb tri_mode_ethernet_mac_0_example_design_ddr_drc_opted.pb -rpx tri_mode_ethernet_mac_0_example_design_ddr_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/tri_mode_ethernet_mac_0_example_design_ddr_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg has an input control pin trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/ENARDEN (net: trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/reset_out) which is driven by a register (trimac_fifo_block/rx_mac_reset_gen/reset_sync4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg has an input control pin trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ENBWREN (net: trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg_i_1_n_0) which is driven by a register (trimac_fifo_block/tx_mac_reset_gen/reset_sync4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg has an input control pin trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/RSTRAMB (net: trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/SR[0]) which is driven by a register (trimac_fifo_block/tx_mac_reset_gen/reset_sync4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1304 ; free virtual = 5106
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1cbd0d3c8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1304 ; free virtual = 5106
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1305 ; free virtual = 5106

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_reg'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_er_obuf_reg'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[0]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[1]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[2]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[3]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fd290add

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1260 ; free virtual = 5062

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d5a45d2c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1202 ; free virtual = 5003

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d5a45d2c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1202 ; free virtual = 5003
Phase 1 Placer Initialization | Checksum: d5a45d2c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1202 ; free virtual = 5003

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e4915d73

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1183 ; free virtual = 4985

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1170 ; free virtual = 4971

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: ea8a4c7e

Time (s): cpu = 00:00:57 ; elapsed = 00:00:35 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1172 ; free virtual = 4973
Phase 2 Global Placement | Checksum: 133cbf85e

Time (s): cpu = 00:00:59 ; elapsed = 00:00:36 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1179 ; free virtual = 4980

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 133cbf85e

Time (s): cpu = 00:00:59 ; elapsed = 00:00:37 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1180 ; free virtual = 4981

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: adfb3f0a

Time (s): cpu = 00:01:08 ; elapsed = 00:00:41 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1175 ; free virtual = 4977

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e6d4678c

Time (s): cpu = 00:01:09 ; elapsed = 00:00:42 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1175 ; free virtual = 4977

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13b4b3d6a

Time (s): cpu = 00:01:09 ; elapsed = 00:00:42 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1176 ; free virtual = 4977

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1416520f1

Time (s): cpu = 00:01:16 ; elapsed = 00:00:46 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1177 ; free virtual = 4979

Phase 3.6 Small Shape Detail Placement

Phase 3.6.1 Place Remaining
Phase 3.6.1 Place Remaining | Checksum: f7d77067

Time (s): cpu = 00:01:31 ; elapsed = 00:00:59 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1150 ; free virtual = 4951
Phase 3.6 Small Shape Detail Placement | Checksum: f7d77067

Time (s): cpu = 00:01:31 ; elapsed = 00:00:59 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1154 ; free virtual = 4956

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1b82eccc7

Time (s): cpu = 00:01:32 ; elapsed = 00:01:00 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1155 ; free virtual = 4957

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1d4f20ab3

Time (s): cpu = 00:01:32 ; elapsed = 00:01:01 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1155 ; free virtual = 4957

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 5ad66137

Time (s): cpu = 00:01:41 ; elapsed = 00:01:05 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1153 ; free virtual = 4954
Phase 3 Detail Placement | Checksum: 5ad66137

Time (s): cpu = 00:01:41 ; elapsed = 00:01:05 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1153 ; free virtual = 4955

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e18d4c57

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net neural_net/C2/conv_channels_gen[19].kernel/gtx_resetn_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: e18d4c57

Time (s): cpu = 00:01:54 ; elapsed = 00:01:11 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1166 ; free virtual = 4968
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.222. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18ea7c77b

Time (s): cpu = 00:02:50 ; elapsed = 00:02:01 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1163 ; free virtual = 4964
Phase 4.1 Post Commit Optimization | Checksum: 18ea7c77b

Time (s): cpu = 00:02:50 ; elapsed = 00:02:01 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1163 ; free virtual = 4964

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18ea7c77b

Time (s): cpu = 00:02:50 ; elapsed = 00:02:01 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1163 ; free virtual = 4964

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18ea7c77b

Time (s): cpu = 00:02:50 ; elapsed = 00:02:01 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1162 ; free virtual = 4964

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1162 ; free virtual = 4964
Phase 4.4 Final Placement Cleanup | Checksum: 2318a2a9e

Time (s): cpu = 00:02:51 ; elapsed = 00:02:02 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1162 ; free virtual = 4964
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2318a2a9e

Time (s): cpu = 00:02:51 ; elapsed = 00:02:02 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1162 ; free virtual = 4964
Ending Placer Task | Checksum: 17296bc33

Time (s): cpu = 00:02:51 ; elapsed = 00:02:02 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1189 ; free virtual = 4991
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 40 Warnings, 17 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:54 ; elapsed = 00:02:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1189 ; free virtual = 4991
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1189 ; free virtual = 4991
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1161 ; free virtual = 4978
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1129 ; free virtual = 4975
INFO: [Common 17-1381] The checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/tri_mode_ethernet_mac_0_example_design_ddr_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1166 ; free virtual = 4984
INFO: [runtcl-4] Executing : report_io -file tri_mode_ethernet_mac_0_example_design_ddr_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1159 ; free virtual = 4978
INFO: [runtcl-4] Executing : report_utilization -file tri_mode_ethernet_mac_0_example_design_ddr_utilization_placed.rpt -pb tri_mode_ethernet_mac_0_example_design_ddr_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file tri_mode_ethernet_mac_0_example_design_ddr_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1164 ; free virtual = 4983
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1137 ; free virtual = 4957

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.110 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1560ad5ba

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1116 ; free virtual = 4936
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.110 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 1560ad5ba

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1112 ; free virtual = 4932

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: 1560ad5ba

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1112 ; free virtual = 4932

Phase 4 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 4 MultiInst Placement Optimization | Checksum: 1560ad5ba

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1112 ; free virtual = 4932

Phase 5 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 5 Rewire | Checksum: 1560ad5ba

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1112 ; free virtual = 4932

Phase 6 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 6 Critical Cell Optimization | Checksum: 1560ad5ba

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1112 ; free virtual = 4932

Phase 7 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 7 Fanout Optimization | Checksum: 1560ad5ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1112 ; free virtual = 4932

Phase 8 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 8 Placement Based Optimization | Checksum: 1560ad5ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1112 ; free virtual = 4932

Phase 9 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 9 MultiInst Placement Optimization | Checksum: 1560ad5ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1112 ; free virtual = 4932

Phase 10 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 10 Rewire | Checksum: 1560ad5ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1112 ; free virtual = 4932

Phase 11 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 11 Critical Cell Optimization | Checksum: 1560ad5ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1112 ; free virtual = 4932

Phase 12 Slr Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  Slr Crossing Optimization was not performed.
Phase 12 Slr Crossing Optimization | Checksum: 1560ad5ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1112 ; free virtual = 4932

Phase 13 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 13 Fanout Optimization | Checksum: 1560ad5ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1112 ; free virtual = 4932

Phase 14 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 14 Placement Based Optimization | Checksum: 1560ad5ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1112 ; free virtual = 4932

Phase 15 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 15 MultiInst Placement Optimization | Checksum: 1560ad5ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1112 ; free virtual = 4932

Phase 16 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 16 Rewire | Checksum: 1560ad5ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1112 ; free virtual = 4932

Phase 17 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 17 Critical Cell Optimization | Checksum: 1560ad5ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1112 ; free virtual = 4932

Phase 18 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 18 DSP Register Optimization | Checksum: 1560ad5ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1112 ; free virtual = 4932

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 19 BRAM Register Optimization | Checksum: 1560ad5ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1112 ; free virtual = 4932

Phase 20 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 20 URAM Register Optimization | Checksum: 1560ad5ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1112 ; free virtual = 4932

Phase 21 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 21 Shift Register Optimization | Checksum: 1560ad5ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1112 ; free virtual = 4932

Phase 22 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 22 DSP Register Optimization | Checksum: 1560ad5ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1112 ; free virtual = 4932

Phase 23 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 23 BRAM Register Optimization | Checksum: 1560ad5ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1112 ; free virtual = 4932

Phase 24 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 24 URAM Register Optimization | Checksum: 1560ad5ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1112 ; free virtual = 4932

Phase 25 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 25 Shift Register Optimization | Checksum: 1560ad5ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1112 ; free virtual = 4932

Phase 26 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 26 Critical Pin Optimization | Checksum: 1560ad5ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1112 ; free virtual = 4932

Phase 27 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 10 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net neural_net/C2/conv_channels_gen[19].kernel/gtx_resetn_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net neural_net/GA/global_avg_gen[19].c[19][47]_i_1_n_0. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.110 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1098 ; free virtual = 4917
Phase 27 Very High Fanout Optimization | Checksum: 1ac40bf35

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1098 ; free virtual = 4917

Phase 28 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 28 Placement Based Optimization | Checksum: 1ac40bf35

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1098 ; free virtual = 4917

Phase 29 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 29 MultiInst Placement Optimization | Checksum: 1ac40bf35

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1098 ; free virtual = 4917

Phase 30 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.110 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.110 | TNS=0.000 |
Phase 30 Critical Path Optimization | Checksum: 1ac40bf35

Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1098 ; free virtual = 4917

Phase 31 BRAM Enable Optimization
Phase 31 BRAM Enable Optimization | Checksum: 1ac40bf35

Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1098 ; free virtual = 4917
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1101 ; free virtual = 4921
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.110 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Placement Based       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  MultiInst Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout      |          0.000  |          0.000  |            2  |              0  |                     1  |           0  |           1  |  00:00:11  |
|  BRAM Enable           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                 |          0.000  |          0.000  |            2  |              0  |                     1  |           0  |           3  |  00:00:12  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1101 ; free virtual = 4921
Ending Physical Synthesis Task | Checksum: 1ac40bf35

Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1101 ; free virtual = 4921
INFO: [Common 17-83] Releasing license: Implementation
156 Infos, 40 Warnings, 17 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1119 ; free virtual = 4938
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1119 ; free virtual = 4938
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1096 ; free virtual = 4930
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1062 ; free virtual = 4926
INFO: [Common 17-1381] The checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/tri_mode_ethernet_mac_0_example_design_ddr_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 1099 ; free virtual = 4936
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_reg. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_er_obuf_reg. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[0]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[1]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[2]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[3]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: f872762 ConstDB: 0 ShapeSum: 631d4910 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 113cbcc63

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 955 ; free virtual = 4792
Post Restoration Checksum: NetGraph: 4f8b5319 NumContArr: c440794a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 113cbcc63

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 960 ; free virtual = 4797

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 113cbcc63

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 943 ; free virtual = 4780

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 113cbcc63

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 943 ; free virtual = 4780
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 179e743cc

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 921 ; free virtual = 4758
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.081  | TNS=0.000  | WHS=-0.353 | THS=-808.729|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 12f34cbc6

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 917 ; free virtual = 4754
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.081  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: fe480cc7

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 916 ; free virtual = 4753
Phase 2 Router Initialization | Checksum: 1b6585875

Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 916 ; free virtual = 4753

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f2c73e45

Time (s): cpu = 00:01:04 ; elapsed = 00:00:38 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 904 ; free virtual = 4741

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3531
 Number of Nodes with overlaps = 930
 Number of Nodes with overlaps = 440
 Number of Nodes with overlaps = 228
 Number of Nodes with overlaps = 129
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.921 | TNS=-4.067 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ee81a9ba

Time (s): cpu = 00:01:54 ; elapsed = 00:01:07 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 893 ; free virtual = 4730

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 127
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.533 | TNS=-3.368 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1894556f4

Time (s): cpu = 00:02:02 ; elapsed = 00:01:14 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 904 ; free virtual = 4741

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.423 | TNS=-1.852 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2087161f4

Time (s): cpu = 00:02:13 ; elapsed = 00:01:23 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 903 ; free virtual = 4740

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.423 | TNS=-1.841 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1df99ff44

Time (s): cpu = 00:02:18 ; elapsed = 00:01:28 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 901 ; free virtual = 4739
Phase 4 Rip-up And Reroute | Checksum: 1df99ff44

Time (s): cpu = 00:02:18 ; elapsed = 00:01:28 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 901 ; free virtual = 4739

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 190a27c7b

Time (s): cpu = 00:02:20 ; elapsed = 00:01:29 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 906 ; free virtual = 4743
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.344 | TNS=-1.318 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 167706b93

Time (s): cpu = 00:02:21 ; elapsed = 00:01:30 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 904 ; free virtual = 4741

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 167706b93

Time (s): cpu = 00:02:21 ; elapsed = 00:01:30 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 904 ; free virtual = 4741
Phase 5 Delay and Skew Optimization | Checksum: 167706b93

Time (s): cpu = 00:02:21 ; elapsed = 00:01:30 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 904 ; free virtual = 4741

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: def5b553

Time (s): cpu = 00:02:24 ; elapsed = 00:01:31 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 905 ; free virtual = 4742
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.342 | TNS=-1.306 | WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f792e037

Time (s): cpu = 00:02:24 ; elapsed = 00:01:31 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 905 ; free virtual = 4742
Phase 6 Post Hold Fix | Checksum: f792e037

Time (s): cpu = 00:02:24 ; elapsed = 00:01:31 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 905 ; free virtual = 4742

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: d79e7e05

Time (s): cpu = 00:02:29 ; elapsed = 00:01:33 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 905 ; free virtual = 4742
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.342 | TNS=-1.306 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: d79e7e05

Time (s): cpu = 00:02:29 ; elapsed = 00:01:33 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 905 ; free virtual = 4742

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.19624 %
  Global Horizontal Routing Utilization  = 8.85514 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 80.1802%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: d79e7e05

Time (s): cpu = 00:02:29 ; elapsed = 00:01:34 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 905 ; free virtual = 4742

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: d79e7e05

Time (s): cpu = 00:02:29 ; elapsed = 00:01:34 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 904 ; free virtual = 4741

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: e93ec677

Time (s): cpu = 00:02:31 ; elapsed = 00:01:36 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 903 ; free virtual = 4740

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 907 ; free virtual = 4745
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.139. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 62160c4d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 936 ; free virtual = 4773
Phase 11 Incr Placement Change | Checksum: e93ec677

Time (s): cpu = 00:03:05 ; elapsed = 00:01:58 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 936 ; free virtual = 4773

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 1509c2980

Time (s): cpu = 00:03:11 ; elapsed = 00:02:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 923 ; free virtual = 4760
Post Restoration Checksum: NetGraph: ca16481b NumContArr: ee3c2ec4 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 1b85276df

Time (s): cpu = 00:03:13 ; elapsed = 00:02:06 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 893 ; free virtual = 4730

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 1b85276df

Time (s): cpu = 00:03:13 ; elapsed = 00:02:06 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 876 ; free virtual = 4714

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 122c99bc4

Time (s): cpu = 00:03:13 ; elapsed = 00:02:06 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 876 ; free virtual = 4714
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 13adbaf7e

Time (s): cpu = 00:03:30 ; elapsed = 00:02:14 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 853 ; free virtual = 4690
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.165 | TNS=-0.165 | WHS=-0.353 | THS=-807.594|


Phase 13.5 Update Timing for Bus Skew

Phase 13.5.1 Update Timing
Phase 13.5.1 Update Timing | Checksum: 7a08c70b

Time (s): cpu = 00:03:40 ; elapsed = 00:02:19 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 847 ; free virtual = 4684
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.165 | TNS=-0.077 | WHS=N/A    | THS=N/A    |

Phase 13.5 Update Timing for Bus Skew | Checksum: 15a37bde1

Time (s): cpu = 00:03:40 ; elapsed = 00:02:19 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 846 ; free virtual = 4683
Phase 13 Router Initialization | Checksum: ba883baf

Time (s): cpu = 00:03:40 ; elapsed = 00:02:19 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 848 ; free virtual = 4685

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: f4aacca8

Time (s): cpu = 00:03:41 ; elapsed = 00:02:20 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 844 ; free virtual = 4681

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.152 | TNS=-0.152 | WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 12c5142c0

Time (s): cpu = 00:03:57 ; elapsed = 00:02:32 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 832 ; free virtual = 4669

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.044 | TNS=-0.044 | WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 218cd68c6

Time (s): cpu = 00:04:10 ; elapsed = 00:02:44 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 833 ; free virtual = 4671

Phase 15.3 Global Iteration 2
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.018  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 15.3 Global Iteration 2 | Checksum: 13f253bbb

Time (s): cpu = 00:04:20 ; elapsed = 00:02:53 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 838 ; free virtual = 4675
Phase 15 Rip-up And Reroute | Checksum: 13f253bbb

Time (s): cpu = 00:04:20 ; elapsed = 00:02:53 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 838 ; free virtual = 4675

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp
Phase 16.1 Delay CleanUp | Checksum: 13f253bbb

Time (s): cpu = 00:04:20 ; elapsed = 00:02:53 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 838 ; free virtual = 4675

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 13f253bbb

Time (s): cpu = 00:04:20 ; elapsed = 00:02:53 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 838 ; free virtual = 4675
Phase 16 Delay and Skew Optimization | Checksum: 13f253bbb

Time (s): cpu = 00:04:20 ; elapsed = 00:02:53 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 838 ; free virtual = 4675

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 19f8f993a

Time (s): cpu = 00:04:23 ; elapsed = 00:02:55 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 838 ; free virtual = 4676
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.097  | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 1ade27839

Time (s): cpu = 00:04:23 ; elapsed = 00:02:55 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 838 ; free virtual = 4676
Phase 17 Post Hold Fix | Checksum: 1ade27839

Time (s): cpu = 00:04:23 ; elapsed = 00:02:55 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 838 ; free virtual = 4676

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 1a6a4b459

Time (s): cpu = 00:04:28 ; elapsed = 00:02:57 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 838 ; free virtual = 4676
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.097  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 1a6a4b459

Time (s): cpu = 00:04:28 ; elapsed = 00:02:57 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 838 ; free virtual = 4676

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.18971 %
  Global Horizontal Routing Utilization  = 8.85443 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 19 Route finalize | Checksum: 1a6a4b459

Time (s): cpu = 00:04:28 ; elapsed = 00:02:57 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 838 ; free virtual = 4676

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 1a6a4b459

Time (s): cpu = 00:04:29 ; elapsed = 00:02:57 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 838 ; free virtual = 4675

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 1867b373b

Time (s): cpu = 00:04:31 ; elapsed = 00:02:59 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 838 ; free virtual = 4675

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.103  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 22 Post Router Timing | Checksum: 1be2b0d85

Time (s): cpu = 00:04:43 ; elapsed = 00:03:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 868 ; free virtual = 4705
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:43 ; elapsed = 00:03:04 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 994 ; free virtual = 4832

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
188 Infos, 52 Warnings, 17 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:48 ; elapsed = 00:03:06 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 994 ; free virtual = 4832
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 994 ; free virtual = 4832
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 970 ; free virtual = 4822
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 931 ; free virtual = 4824
INFO: [Common 17-1381] The checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/tri_mode_ethernet_mac_0_example_design_ddr_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3106.855 ; gain = 0.000 ; free physical = 974 ; free virtual = 4832
INFO: [runtcl-4] Executing : report_drc -file tri_mode_ethernet_mac_0_example_design_ddr_drc_routed.rpt -pb tri_mode_ethernet_mac_0_example_design_ddr_drc_routed.pb -rpx tri_mode_ethernet_mac_0_example_design_ddr_drc_routed.rpx
Command: report_drc -file tri_mode_ethernet_mac_0_example_design_ddr_drc_routed.rpt -pb tri_mode_ethernet_mac_0_example_design_ddr_drc_routed.pb -rpx tri_mode_ethernet_mac_0_example_design_ddr_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/tri_mode_ethernet_mac_0_example_design_ddr_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file tri_mode_ethernet_mac_0_example_design_ddr_methodology_drc_routed.rpt -pb tri_mode_ethernet_mac_0_example_design_ddr_methodology_drc_routed.pb -rpx tri_mode_ethernet_mac_0_example_design_ddr_methodology_drc_routed.rpx
Command: report_methodology -file tri_mode_ethernet_mac_0_example_design_ddr_methodology_drc_routed.rpt -pb tri_mode_ethernet_mac_0_example_design_ddr_methodology_drc_routed.pb -rpx tri_mode_ethernet_mac_0_example_design_ddr_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/tri_mode_ethernet_mac_0_example_design_ddr_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 3119.961 ; gain = 0.000 ; free physical = 843 ; free virtual = 4701
INFO: [runtcl-4] Executing : report_power -file tri_mode_ethernet_mac_0_example_design_ddr_power_routed.rpt -pb tri_mode_ethernet_mac_0_example_design_ddr_power_summary_routed.pb -rpx tri_mode_ethernet_mac_0_example_design_ddr_power_routed.rpx
Command: report_power -file tri_mode_ethernet_mac_0_example_design_ddr_power_routed.rpt -pb tri_mode_ethernet_mac_0_example_design_ddr_power_summary_routed.pb -rpx tri_mode_ethernet_mac_0_example_design_ddr_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
200 Infos, 53 Warnings, 17 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3127.973 ; gain = 8.012 ; free physical = 785 ; free virtual = 4654
INFO: [runtcl-4] Executing : report_route_status -file tri_mode_ethernet_mac_0_example_design_ddr_route_status.rpt -pb tri_mode_ethernet_mac_0_example_design_ddr_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file tri_mode_ethernet_mac_0_example_design_ddr_timing_summary_routed.rpt -pb tri_mode_ethernet_mac_0_example_design_ddr_timing_summary_routed.pb -rpx tri_mode_ethernet_mac_0_example_design_ddr_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file tri_mode_ethernet_mac_0_example_design_ddr_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file tri_mode_ethernet_mac_0_example_design_ddr_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file tri_mode_ethernet_mac_0_example_design_ddr_bus_skew_routed.rpt -pb tri_mode_ethernet_mac_0_example_design_ddr_bus_skew_routed.pb -rpx tri_mode_ethernet_mac_0_example_design_ddr_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Mar 28 18:29:55 2021...
