============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 07 2024  07:53:11 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (704 ps) Late External Delay Assertion at pin full
          Group: reg2out
     Startpoint: (R) buffer_count_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) full
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1650            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1650            0     
                                              
      Output Delay:-     412                  
       Uncertainty:-     125                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=     704                  

Exceptions/Constraints:
  output_delay             412             proj_kmer_buffer.sdc_line_17_10_1 

#-----------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge       Cell        Fanout Trans Delay Arrival 
#                                                                      (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  buffer_count_reg[1]/CK -       -      R     (arrival)            10     0     0       0 
  buffer_count_reg[1]/QN -       CK->QN F     DFFRPQN_X1M_A9TL      2   132   280     280 
  g101__8246/Y           -       B->Y   R     NOR2_X2B_A9TL         2   130   128     408 
  full                   -       -      R     (port)                -     -     0     408 
#-----------------------------------------------------------------------------------------

