

================================================================
== Vitis HLS Report for 'B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V'
================================================================
* Date:           Thu Sep 12 16:26:51 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.604 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      516|      516|  2.580 us|  2.580 us|  516|  516|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3  |      514|      514|         3|          1|          1|   512|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.56>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c7 = alloca i32 1"   --->   Operation 6 'alloca' 'c7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c6 = alloca i32 1"   --->   Operation 7 'alloca' 'c6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c5 = alloca i32 1"   --->   Operation 9 'alloca' 'c5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten35 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %fifo_B_PE_0_1, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_B, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_B_PE_0_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten35"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %c5"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %c6"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %c7"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%c5_4 = load i4 %c5"   --->   Operation 20 'load' 'c5_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten35_load = load i10 %indvar_flatten35" [src/kernel_kernel.cpp:407]   --->   Operation 21 'load' 'indvar_flatten35_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c5_4, i32 3"   --->   Operation 22 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = trunc i4 %c5_4"   --->   Operation 23 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.72ns)   --->   "%icmp_ln407 = icmp_eq  i10 %indvar_flatten35_load, i10 512" [src/kernel_kernel.cpp:407]   --->   Operation 24 'icmp' 'icmp_ln407' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.72ns)   --->   "%add_ln407_1 = add i10 %indvar_flatten35_load, i10 1" [src/kernel_kernel.cpp:407]   --->   Operation 25 'add' 'add_ln407_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln407 = br i1 %icmp_ln407, void %for.inc33, void %cleanup.loopexit.exitStub" [src/kernel_kernel.cpp:407]   --->   Operation 26 'br' 'br_ln407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%c7_load = load i4 %c7" [src/kernel_kernel.cpp:411]   --->   Operation 27 'load' 'c7_load' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [src/kernel_kernel.cpp:409]   --->   Operation 28 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln407 = add i4 %c5_4, i4 1" [src/kernel_kernel.cpp:407]   --->   Operation 29 'add' 'add_ln407' <Predicate = (!icmp_ln407)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.70ns)   --->   "%icmp_ln409 = icmp_eq  i8 %indvar_flatten_load, i8 64" [src/kernel_kernel.cpp:409]   --->   Operation 30 'icmp' 'icmp_ln409' <Predicate = (!icmp_ln407)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %add_ln407, i32 3" [src/kernel_kernel.cpp:407]   --->   Operation 31 'bitselect' 'tmp_4' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_142 = trunc i4 %add_ln407" [src/kernel_kernel.cpp:407]   --->   Operation 32 'trunc' 'empty_142' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.27ns)   --->   "%select_ln407_2 = select i1 %icmp_ln409, i3 %empty_142, i3 %empty" [src/kernel_kernel.cpp:407]   --->   Operation 33 'select' 'select_ln407_2' <Predicate = (!icmp_ln407)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln407)   --->   "%xor_ln407 = xor i1 %icmp_ln409, i1 1" [src/kernel_kernel.cpp:407]   --->   Operation 34 'xor' 'xor_ln407' <Predicate = (!icmp_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.70ns)   --->   "%icmp_ln411 = icmp_eq  i4 %c7_load, i4 8" [src/kernel_kernel.cpp:411]   --->   Operation 35 'icmp' 'icmp_ln411' <Predicate = (!icmp_ln407)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln407 = and i1 %icmp_ln411, i1 %xor_ln407" [src/kernel_kernel.cpp:407]   --->   Operation 36 'and' 'and_ln407' <Predicate = (!icmp_ln407)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.35ns)   --->   "%select_ln407_4 = select i1 %icmp_ln409, i4 %add_ln407, i4 %c5_4" [src/kernel_kernel.cpp:407]   --->   Operation 37 'select' 'select_ln407_4' <Predicate = (!icmp_ln407)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln411 = add i4 %c7_load, i4 1" [src/kernel_kernel.cpp:411]   --->   Operation 38 'add' 'add_ln411' <Predicate = (!icmp_ln407)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node c7_1)   --->   "%or_ln411 = or i1 %and_ln407, i1 %icmp_ln409" [src/kernel_kernel.cpp:411]   --->   Operation 39 'or' 'or_ln411' <Predicate = (!icmp_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.35ns) (out node of the LUT)   --->   "%c7_1 = select i1 %or_ln411, i4 1, i4 %add_ln411" [src/kernel_kernel.cpp:411]   --->   Operation 40 'select' 'c7_1' <Predicate = (!icmp_ln407)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.70ns)   --->   "%add_ln409_1 = add i8 %indvar_flatten_load, i8 1" [src/kernel_kernel.cpp:409]   --->   Operation 41 'add' 'add_ln409_1' <Predicate = (!icmp_ln407)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.30ns)   --->   "%select_ln409_2 = select i1 %icmp_ln409, i8 1, i8 %add_ln409_1" [src/kernel_kernel.cpp:409]   --->   Operation 42 'select' 'select_ln409_2' <Predicate = (!icmp_ln407)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln411 = store i10 %add_ln407_1, i10 %indvar_flatten35" [src/kernel_kernel.cpp:411]   --->   Operation 43 'store' 'store_ln411' <Predicate = (!icmp_ln407)> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln411 = store i4 %select_ln407_4, i4 %c5" [src/kernel_kernel.cpp:411]   --->   Operation 44 'store' 'store_ln411' <Predicate = (!icmp_ln407)> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln411 = store i8 %select_ln409_2, i8 %indvar_flatten" [src/kernel_kernel.cpp:411]   --->   Operation 45 'store' 'store_ln411' <Predicate = (!icmp_ln407)> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln411 = store i4 %c7_1, i4 %c7" [src/kernel_kernel.cpp:411]   --->   Operation 46 'store' 'store_ln411' <Predicate = (!icmp_ln407)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.83>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%c6_1 = load i4 %c6"   --->   Operation 47 'load' 'c6_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%div_i_i_cast = zext i1 %tmp"   --->   Operation 48 'zext' 'div_i_i_cast' <Predicate = (!icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty_140 = trunc i4 %c6_1"   --->   Operation 49 'trunc' 'empty_140' <Predicate = (!icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.57ns)   --->   "%empty_141 = add i3 %empty_140, i3 %div_i_i_cast"   --->   Operation 50 'add' 'empty_141' <Predicate = (!icmp_ln409 & !and_ln407)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_cast = zext i3 %empty_141"   --->   Operation 51 'zext' 'p_cast' <Predicate = (!icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%local_B_addr = getelementptr i512 %local_B, i64 0, i64 %p_cast"   --->   Operation 52 'getelementptr' 'local_B_addr' <Predicate = (!icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (1.20ns)   --->   "%in_data = load i3 %local_B_addr"   --->   Operation 53 'load' 'in_data' <Predicate = (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 7 & !and_ln407) | (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 6 & !and_ln407) | (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 5 & !and_ln407) | (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 4 & !and_ln407) | (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 3 & !and_ln407) | (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 2 & !and_ln407) | (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 1 & !and_ln407) | (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 0 & !and_ln407)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_2 : Operation 54 [1/1] (0.35ns)   --->   "%select_ln407 = select i1 %icmp_ln409, i4 0, i4 %c6_1" [src/kernel_kernel.cpp:407]   --->   Operation 54 'select' 'select_ln407' <Predicate = (!icmp_ln407)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%conv_i52_mid1 = zext i1 %tmp_4" [src/kernel_kernel.cpp:407]   --->   Operation 55 'zext' 'conv_i52_mid1' <Predicate = (!icmp_ln407 & icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node empty_144)   --->   "%select_ln407_1 = select i1 %icmp_ln409, i1 %tmp_4, i1 %tmp" [src/kernel_kernel.cpp:407]   --->   Operation 56 'select' 'select_ln407_1' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node empty_144)   --->   "%select_ln407_1_cast = zext i1 %select_ln407_1" [src/kernel_kernel.cpp:407]   --->   Operation 57 'zext' 'select_ln407_1_cast' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%local_B_addr_1 = getelementptr i512 %local_B, i64 0, i64 %conv_i52_mid1" [src/kernel_kernel.cpp:407]   --->   Operation 58 'getelementptr' 'local_B_addr_1' <Predicate = (!icmp_ln407 & icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (1.20ns)   --->   "%local_B_load_1 = load i3 %local_B_addr_1" [src/kernel_kernel.cpp:407]   --->   Operation 59 'load' 'local_B_load_1' <Predicate = (!icmp_ln407 & icmp_ln409 & empty_142 == 7 & !and_ln407) | (!icmp_ln407 & icmp_ln409 & empty_142 == 6 & !and_ln407) | (!icmp_ln407 & icmp_ln409 & empty_142 == 5 & !and_ln407) | (!icmp_ln407 & icmp_ln409 & empty_142 == 4 & !and_ln407) | (!icmp_ln407 & icmp_ln409 & empty_142 == 3 & !and_ln407) | (!icmp_ln407 & icmp_ln409 & empty_142 == 2 & !and_ln407) | (!icmp_ln407 & icmp_ln409 & empty_142 == 1 & !and_ln407) | (!icmp_ln407 & icmp_ln409 & empty_142 == 0 & !and_ln407)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_2 : Operation 60 [1/1] (0.70ns)   --->   "%add_ln409 = add i4 %select_ln407, i4 1" [src/kernel_kernel.cpp:409]   --->   Operation 60 'add' 'add_ln409' <Predicate = (!icmp_ln407)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node empty_144)   --->   "%empty_143 = trunc i4 %add_ln409" [src/kernel_kernel.cpp:409]   --->   Operation 61 'trunc' 'empty_143' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.57ns) (out node of the LUT)   --->   "%empty_144 = add i3 %empty_143, i3 %select_ln407_1_cast" [src/kernel_kernel.cpp:409]   --->   Operation 62 'add' 'empty_144' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_cast1 = zext i3 %empty_144" [src/kernel_kernel.cpp:409]   --->   Operation 63 'zext' 'p_cast1' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%local_B_addr_2 = getelementptr i512 %local_B, i64 0, i64 %p_cast1" [src/kernel_kernel.cpp:409]   --->   Operation 64 'getelementptr' 'local_B_addr_2' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (1.20ns)   --->   "%local_B_load_2 = load i3 %local_B_addr_2" [src/kernel_kernel.cpp:409]   --->   Operation 65 'load' 'local_B_load_2' <Predicate = (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 7 & and_ln407) | (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 6 & and_ln407) | (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 5 & and_ln407) | (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 4 & and_ln407) | (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 3 & and_ln407) | (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 2 & and_ln407) | (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 1 & and_ln407) | (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 0 & and_ln407)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_2 : Operation 66 [1/1] (0.35ns)   --->   "%select_ln409_1 = select i1 %and_ln407, i4 %add_ln409, i4 %select_ln407" [src/kernel_kernel.cpp:409]   --->   Operation 66 'select' 'select_ln409_1' <Predicate = (!icmp_ln407)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln411 = store i4 %select_ln409_1, i4 %c6" [src/kernel_kernel.cpp:411]   --->   Operation 67 'store' 'store_ln411' <Predicate = (!icmp_ln407)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 3.60>
ST_3 : Operation 68 [1/2] (1.20ns)   --->   "%in_data = load i3 %local_B_addr"   --->   Operation 68 'load' 'in_data' <Predicate = (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 7 & !and_ln407) | (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 6 & !and_ln407) | (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 5 & !and_ln407) | (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 4 & !and_ln407) | (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 3 & !and_ln407) | (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 2 & !and_ln407) | (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 1 & !and_ln407) | (!icmp_ln407 & !icmp_ln411 & !icmp_ln409 & empty == 0 & !and_ln407)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%data_split = trunc i512 %in_data" [src/kernel_kernel.cpp:420]   --->   Operation 69 'trunc' 'data_split' <Predicate = (!icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%data_split_16 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_data, i32 64, i32 127" [src/kernel_kernel.cpp:420]   --->   Operation 70 'partselect' 'data_split_16' <Predicate = (!icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%data_split_4 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_data, i32 128, i32 191" [src/kernel_kernel.cpp:420]   --->   Operation 71 'partselect' 'data_split_4' <Predicate = (!icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%data_split_5 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_data, i32 192, i32 255" [src/kernel_kernel.cpp:420]   --->   Operation 72 'partselect' 'data_split_5' <Predicate = (!icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%data_split_6 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_data, i32 256, i32 319" [src/kernel_kernel.cpp:420]   --->   Operation 73 'partselect' 'data_split_6' <Predicate = (!icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%data_split_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_data, i32 320, i32 383" [src/kernel_kernel.cpp:420]   --->   Operation 74 'partselect' 'data_split_7' <Predicate = (!icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%data_split_8 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_data, i32 384, i32 447" [src/kernel_kernel.cpp:420]   --->   Operation 75 'partselect' 'data_split_8' <Predicate = (!icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%data_split_9 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_data, i32 448, i32 511" [src/kernel_kernel.cpp:420]   --->   Operation 76 'partselect' 'data_split_9' <Predicate = (!icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.58ns)   --->   "%tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.8i64.i3, i64 %data_split, i64 %data_split_16, i64 %data_split_4, i64 %data_split_5, i64 %data_split_6, i64 %data_split_7, i64 %data_split_8, i64 %data_split_9, i3 %empty" [src/kernel_kernel.cpp:424]   --->   Operation 77 'mux' 'tmp_s' <Predicate = (!icmp_ln409 & !and_ln407)> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3"   --->   Operation 78 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_3 : Operation 80 [1/2] (1.20ns)   --->   "%local_B_load_1 = load i3 %local_B_addr_1" [src/kernel_kernel.cpp:407]   --->   Operation 80 'load' 'local_B_load_1' <Predicate = (!icmp_ln407 & icmp_ln409 & empty_142 == 7 & !and_ln407) | (!icmp_ln407 & icmp_ln409 & empty_142 == 6 & !and_ln407) | (!icmp_ln407 & icmp_ln409 & empty_142 == 5 & !and_ln407) | (!icmp_ln407 & icmp_ln409 & empty_142 == 4 & !and_ln407) | (!icmp_ln407 & icmp_ln409 & empty_142 == 3 & !and_ln407) | (!icmp_ln407 & icmp_ln409 & empty_142 == 2 & !and_ln407) | (!icmp_ln407 & icmp_ln409 & empty_142 == 1 & !and_ln407) | (!icmp_ln407 & icmp_ln409 & empty_142 == 0 & !and_ln407)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln420_1 = trunc i512 %local_B_load_1" [src/kernel_kernel.cpp:420]   --->   Operation 81 'trunc' 'trunc_ln420_1' <Predicate = (!icmp_ln407 & icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%data_split_22_mid = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_1, i32 64, i32 127" [src/kernel_kernel.cpp:420]   --->   Operation 82 'partselect' 'data_split_22_mid' <Predicate = (!icmp_ln407 & icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%data_split_4_mid = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_1, i32 128, i32 191" [src/kernel_kernel.cpp:420]   --->   Operation 83 'partselect' 'data_split_4_mid' <Predicate = (!icmp_ln407 & icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%data_split_5_mid = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_1, i32 192, i32 255" [src/kernel_kernel.cpp:420]   --->   Operation 84 'partselect' 'data_split_5_mid' <Predicate = (!icmp_ln407 & icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%data_split_6_mid = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_1, i32 256, i32 319" [src/kernel_kernel.cpp:420]   --->   Operation 85 'partselect' 'data_split_6_mid' <Predicate = (!icmp_ln407 & icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%data_split_7_mid = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_1, i32 320, i32 383" [src/kernel_kernel.cpp:420]   --->   Operation 86 'partselect' 'data_split_7_mid' <Predicate = (!icmp_ln407 & icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%data_split_8_mid = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_1, i32 384, i32 447" [src/kernel_kernel.cpp:420]   --->   Operation 87 'partselect' 'data_split_8_mid' <Predicate = (!icmp_ln407 & icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%data_split_9_mid = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_1, i32 448, i32 511" [src/kernel_kernel.cpp:420]   --->   Operation 88 'partselect' 'data_split_9_mid' <Predicate = (!icmp_ln407 & icmp_ln409 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.58ns)   --->   "%tmp_mid = mux i64 @_ssdm_op_Mux.ap_auto.8i64.i3, i64 %trunc_ln420_1, i64 %data_split_22_mid, i64 %data_split_4_mid, i64 %data_split_5_mid, i64 %data_split_6_mid, i64 %data_split_7_mid, i64 %data_split_8_mid, i64 %data_split_9_mid, i3 %empty_142" [src/kernel_kernel.cpp:424]   --->   Operation 89 'mux' 'tmp_mid' <Predicate = (!icmp_ln407 & icmp_ln409 & !and_ln407)> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln409)   --->   "%select_ln407_3 = select i1 %icmp_ln409, i64 %tmp_mid, i64 %tmp_s" [src/kernel_kernel.cpp:407]   --->   Operation 90 'select' 'select_ln407_3' <Predicate = (!icmp_ln407 & !and_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_409_2_VITIS_LOOP_411_3_str"   --->   Operation 91 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_3 : Operation 92 [1/2] (1.20ns)   --->   "%local_B_load_2 = load i3 %local_B_addr_2" [src/kernel_kernel.cpp:409]   --->   Operation 92 'load' 'local_B_load_2' <Predicate = (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 7 & and_ln407) | (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 6 & and_ln407) | (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 5 & and_ln407) | (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 4 & and_ln407) | (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 3 & and_ln407) | (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 2 & and_ln407) | (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 1 & and_ln407) | (!icmp_ln407 & icmp_ln411 & !icmp_ln409 & select_ln407_2 == 0 & and_ln407)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln420_2 = trunc i512 %local_B_load_2" [src/kernel_kernel.cpp:420]   --->   Operation 93 'trunc' 'trunc_ln420_2' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%data_split_22_mid1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_2, i32 64, i32 127" [src/kernel_kernel.cpp:420]   --->   Operation 94 'partselect' 'data_split_22_mid1' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%data_split_4_mid1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_2, i32 128, i32 191" [src/kernel_kernel.cpp:420]   --->   Operation 95 'partselect' 'data_split_4_mid1' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%data_split_5_mid1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_2, i32 192, i32 255" [src/kernel_kernel.cpp:420]   --->   Operation 96 'partselect' 'data_split_5_mid1' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%data_split_6_mid1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_2, i32 256, i32 319" [src/kernel_kernel.cpp:420]   --->   Operation 97 'partselect' 'data_split_6_mid1' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%data_split_7_mid1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_2, i32 320, i32 383" [src/kernel_kernel.cpp:420]   --->   Operation 98 'partselect' 'data_split_7_mid1' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%data_split_8_mid1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_2, i32 384, i32 447" [src/kernel_kernel.cpp:420]   --->   Operation 99 'partselect' 'data_split_8_mid1' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%data_split_9_mid1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_2, i32 448, i32 511" [src/kernel_kernel.cpp:420]   --->   Operation 100 'partselect' 'data_split_9_mid1' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.58ns)   --->   "%tmp_mid1 = mux i64 @_ssdm_op_Mux.ap_auto.8i64.i3, i64 %trunc_ln420_2, i64 %data_split_22_mid1, i64 %data_split_4_mid1, i64 %data_split_5_mid1, i64 %data_split_6_mid1, i64 %data_split_7_mid1, i64 %data_split_8_mid1, i64 %data_split_9_mid1, i3 %select_ln407_2" [src/kernel_kernel.cpp:424]   --->   Operation 101 'mux' 'tmp_mid1' <Predicate = (!icmp_ln407 & and_ln407)> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln409 = select i1 %and_ln407, i64 %tmp_mid1, i64 %select_ln407_3" [src/kernel_kernel.cpp:409]   --->   Operation 102 'select' 'select_ln409' <Predicate = (!icmp_ln407)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln412 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [src/kernel_kernel.cpp:412]   --->   Operation 103 'specpipeline' 'specpipeline_ln412' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln411 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [src/kernel_kernel.cpp:411]   --->   Operation 104 'specloopname' 'specloopname_ln411' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.40ns)   --->   "%write_ln425 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_B_PE_0_1, i64 %select_ln409" [src/kernel_kernel.cpp:425]   --->   Operation 105 'write' 'write_ln425' <Predicate = (!icmp_ln407)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln411 = br void %for.inc" [src/kernel_kernel.cpp:411]   --->   Operation 106 'br' 'br_ln411' <Predicate = (!icmp_ln407)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 107 'ret' 'ret_ln0' <Predicate = (icmp_ln407)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.568ns
The critical path consists of the following:
	'alloca' operation ('c7') [3]  (0.000 ns)
	'load' operation ('c7_load', src/kernel_kernel.cpp:411) on local variable 'c7' [42]  (0.000 ns)
	'icmp' operation ('icmp_ln411', src/kernel_kernel.cpp:411) [68]  (0.708 ns)
	'and' operation ('and_ln407', src/kernel_kernel.cpp:407) [69]  (0.122 ns)
	'or' operation ('or_ln411', src/kernel_kernel.cpp:411) [93]  (0.000 ns)
	'select' operation ('c7', src/kernel_kernel.cpp:411) [94]  (0.351 ns)
	'store' operation ('store_ln411', src/kernel_kernel.cpp:411) of variable 'c7', src/kernel_kernel.cpp:411 on local variable 'c7' [101]  (0.387 ns)

 <State 2>: 2.831ns
The critical path consists of the following:
	'load' operation ('c6') on local variable 'c6' [18]  (0.000 ns)
	'select' operation ('select_ln407', src/kernel_kernel.cpp:407) [48]  (0.351 ns)
	'add' operation ('add_ln409', src/kernel_kernel.cpp:409) [71]  (0.708 ns)
	'add' operation ('empty_144', src/kernel_kernel.cpp:409) [74]  (0.572 ns)
	'getelementptr' operation ('local_B_addr_2', src/kernel_kernel.cpp:409) [76]  (0.000 ns)
	'load' operation ('local_B_load_2', src/kernel_kernel.cpp:409) on array 'local_B' [77]  (1.200 ns)

 <State 3>: 3.604ns
The critical path consists of the following:
	'load' operation ('in_data') on array 'local_B' [28]  (1.200 ns)
	'mux' operation ('tmp_s', src/kernel_kernel.cpp:424) [37]  (0.584 ns)
	'select' operation ('select_ln407_3', src/kernel_kernel.cpp:407) [66]  (0.000 ns)
	'select' operation ('select_ln409', src/kernel_kernel.cpp:409) [87]  (0.411 ns)
	fifo write operation ('write_ln425', src/kernel_kernel.cpp:425) on port 'fifo_B_PE_0_1' (src/kernel_kernel.cpp:425) [91]  (1.409 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
