FN Clarivate Analytics Web of Science
VR 1.0
PT J
AU Bi, YT
   Xu, Q
   Geng, H
   Chen, S
   Kang, Y
AF Bi, Yongtian
   Xu, Qi
   Geng, Hao
   Chen, Song
   Kang, Yi
TI AD<SUP>2</SUP>VNCS: Adversarial Defense and Device Variation-tolerance
   in Memristive Crossbar-based Neuromorphic Computing Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Neuromorphic; memristor; adversarial defense; variation tolerance
ID INFERENCE
AB In recent years, memristive crossbar-based neuromorphic computing systems (NCS) have obtained extremely high performance in neural network acceleration. However, adversarial attacks and conductance variations of memristors bring reliability challenges to NCS design. First, adversarial attacks can fool the neural network and pose a serious threat to security critical applications. However, device variations lead to degradation of the network accuracy. In this article, we propose DFS (Deep neural network Feature importance Sampling) and BFS (Bayesian neural network Feature importance Sampling) training strategies, which consist of Bayesian Neural Network (BNN) prior setting, clustering-based loss function, and feature importance sampling techniques, to simultaneously combat device variation, white-box attack, and black-box attack challenges. Experimental results clearly demonstrate that the proposed training framework can improve the NCS reliability.
C1 [Bi, Yongtian] Univ Sci & Technol China, Inst Adv Technol, 96 JinZhai Rd, Hefei 230026, Anhui, Peoples R China.
   [Xu, Qi; Chen, Song; Kang, Yi] Univ Sci & Technol China, Sch Microelect, 96 JinZhai Rd, Hefei 230026, Anhui, Peoples R China.
   [Geng, Hao] ShanghaiTech Univ, Sch Informat Sci & Technol, 393 Middle Huaxia Rd, Shanghai 201210, Peoples R China.
C3 Chinese Academy of Sciences; University of Science & Technology of
   China, CAS; Chinese Academy of Sciences; University of Science &
   Technology of China, CAS; ShanghaiTech University
RP Xu, Q (corresponding author), Univ Sci & Technol China, Sch Microelect, 96 JinZhai Rd, Hefei 230026, Anhui, Peoples R China.
EM byt@mail.ustc.edu.cn; xuqi@ustc.edu.cn; genghao@shanghaitech.edu.cn;
   songch@ustc.edu.cn; ykang@ustc.edu.cn
RI Chen, Song/K-3842-2012
OI Chen, Song/0000-0003-0341-3428; , Yi/0000-0002-5487-6855
FU National Natural Science Foundation of China (NSFC) [62141415];
   Strategic Priority Research Program of Chinese Academy of Sciences
   [XDB44000000]
FX This work is partially supported by the National Natural Science
   Foundation of China (NSFC) under Grant 62141415 and the Strategic
   Priority Research Program of Chinese Academy of Sciences under grant No.
   XDB44000000.
CR Athalye A, 2018, PR MACH LEARN RES, V80
   Barve S., 2021, Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI, V1, P201
   Bhattacharjee A, 2021, Arxiv, DOI arXiv:2008.11298
   Blei DM, 2017, J AM STAT ASSOC, V112, P859, DOI 10.1080/01621459.2017.1285773
   Carbone G., 2020, Advances in Neural Information Processing Systems, P15602
   Carlini N, 2019, Arxiv, DOI arXiv:1902.06705
   Carlini N, 2017, P IEEE S SECUR PRIV, P39, DOI 10.1109/SP.2017.49
   Cherupally SK, 2022, SEMICOND SCI TECH, V37, DOI 10.1088/1361-6641/ac461f
   Chuan G., 2017, arXiv
   Dhillon G. S., 2018, arXiv
   Gao D, 2021, DES AUT CON, P121, DOI 10.1109/DAC18074.2021.9586160
   He ZZ, 2019, PROC CVPR IEEE, P588, DOI 10.1109/CVPR.2019.00068
   He ZZ, 2019, PROC CVPR IEEE, P11430, DOI 10.1109/CVPR.2019.01170
   He ZZ, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317870
   Hu M, 2016, DES AUT CON, DOI 10.1145/2897937.2898010
   Huang B, 2021, AAAI CONF ARTIF INTE, V35, P7823
   Goodfellow IJ, 2015, Arxiv, DOI [arXiv:1412.6572, DOI 10.48550/ARXIV.1412.6572]
   Kariyappa S, 2019, Arxiv, DOI arXiv:1901.09981
   Kurakin A, 2017, Arxiv, DOI arXiv:1607.02533
   Kurakin A, 2017, Arxiv, DOI arXiv:1611.01236
   Kyatham V, 2021, INT C PATT RECOG, P9593, DOI 10.1109/ICPR48806.2021.9412896
   Li Y, 2021, 2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), P7476, DOI 10.1109/ICCV48922.2021.00740
   Liu XQ, 2019, Arxiv, DOI arXiv:1810.01279
   Liu Yanpei, 2017, P ICLR, P2575
   Madry A, 2019, Arxiv, DOI arXiv:1706.06083
   Meng DY, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P135, DOI 10.1145/3133956.3134057
   Moitra A, 2021, IEEE T CIRCUITS-I, V68, P4482, DOI 10.1109/TCSI.2021.3110487
   Mustafa A, 2019, IEEE I CONF COMP VIS, P3384, DOI 10.1109/ICCV.2019.00348
   Nar K, 2019, Arxiv, DOI arXiv:1901.08360
   Kingma DP, 2014, Arxiv, DOI arXiv:1312.6114
   Pang TY, 2019, PR MACH LEARN RES, V97
   Pang YT, 2021, Arxiv, DOI arXiv:2106.09223
   Park Daniel, 2021, arXiv
   Paudel Bijay Raj, 2022, P ISQED, P1
   Prakash A, 2018, PROC CVPR IEEE, P8571, DOI 10.1109/CVPR.2018.00894
   Qin ZY, 2021, ADV NEUR IN, V34
   Samangouei P., 2018, INT C LEARNING REPRE
   Seung Ryul Lee, 2012, 2012 IEEE Symposium on VLSI Technology, P71, DOI 10.1109/VLSIT.2012.6242466
   Taran O, 2019, PROC CVPR IEEE, P11218, DOI 10.1109/CVPR.2019.01148
   TramŠr F, 2020, Arxiv, DOI arXiv:1705.07204
   Xu Q, 2023, IEEE T AUTOM SCI ENG, V20, P74, DOI 10.1109/TASE.2021.3125065
   Xu Q, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1586, DOI 10.23919/DATE51398.2021.9473929
   Zhou Y, 2023, IEEE T DEPEND SECURE, V20, P83, DOI 10.1109/TDSC.2021.3127439
NR 43
TC 0
Z9 0
U1 4
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2024
VL 29
IS 1
AR 8
DI 10.1145/3600231
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IS7X9
UT WOS:001168397800008
DA 2024-08-05
ER

PT J
AU Guo, NL
   Peng, FL
   Shi, JH
   Yang, F
   Tao, J
   Zeng, X
AF Guo, Nanlin
   Peng, Fulin
   Shi, Jiahe
   Yang, Fan
   Tao, Jun
   Zeng, Xuan
TI Yield Optimization for Analog Circuits over Multiple Corners via
   Bayesian Neural Networks: Enhancing Circuit Reliability under
   Environmental Variation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Bayesian neural network; Bayesian optimization; yield optimization;
   analog circuits; PVT corners; hardware reliability
ID EFFICIENT
AB The reliability of circuits is significantly affected by process variations in manufacturing and environmental variation during operation. Current yield optimization algorithms take process variations into consideration to improve circuit reliability. However, the influence of environmental variations (e.g., voltage and temperature variations) is often ignored in current methods because of the high computational cost. In this article, a novel and efficient approach named BNN-BYO is proposed to optimize the yield of analog circuits in multiple environmental corners. First, we use a Bayesian Neural Network (BNN) to simultaneously model the yields and performances of interest in multiple corners efficiently. Next, the multi-corner yield optimization can be performed by embedding BNN into a Bayesian optimization framework. Since the correlation among yields and performances of interest in different corners is implicitly encoded in the BNN model, it provides great modeling capabilities for yields and their uncertainties to improve the efficiency of yield optimization. Our experimental results demonstrate that the proposed method can save up to 45.3% of simulation cost compared to other baseline methods to achieve the same target yield. In addition, for the same simulation cost, our proposed method can find better design points with 3.2% yield improvement.
C1 [Guo, Nanlin; Peng, Fulin; Shi, Jiahe; Yang, Fan; Tao, Jun; Zeng, Xuan] Fudan Univ, Sch Microelect, State Key Lab Integrated Chips & Syst, Shanghai 200433, Peoples R China.
C3 Fudan University
RP Tao, J; Zeng, X (corresponding author), Fudan Univ, Sch Microelect, State Key Lab Integrated Chips & Syst, Shanghai 200433, Peoples R China.
EM nlguo21@m.fudan.edu.cn; pengfl2010@163.com; jhshi21@m.fudan.edu.cn;
   yangfan@fudan.edu.cn; taojun@fudan.edu.cn; xzeng@fudan.edu.cn
RI zeng, xuan/KHZ-3288-2024
FU National Natural Science Foundation of China (NSFC) research projects
   [62141408, 62141407, 61929102]; National Key R&D Program of China
   [2020YFA0711900, 2020YFA0711901]
FX This work was supported in part by National Natural Science Foundation
   of China (NSFC) research projects (62141408 62141407 and 61929102) and
   in part by the National Key R&D Program of China (2020YFA0711900 and
   2020YFA0711901).
CR Barros M, 2010, INTEGRATION, V43, P136, DOI 10.1016/j.vlsi.2009.09.001
   Bishop CM., 2006, PATTERN RECOGN
   Blundell C, 2015, Arxiv, DOI arXiv:1505.05424
   Borkar S, 2003, DES AUT CON, P338
   Brochu E, 2010, Arxiv, DOI arXiv:1012.2599
   ESHBAUGH KS, 1992, IEEE T COMPUT AID D, V11, P1198, DOI 10.1109/43.170985
   Gao D, 2020, IEEE T COMPUT AID D, V39, P5011, DOI 10.1109/TCAD.2020.2966484
   Gao ZQ, 2020, IEEE T COMPUT AID D, V39, P3144, DOI 10.1109/TCAD.2019.2940682
   Gao ZQ, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942174
   Gardner JR, 2014, PR MACH LEARN RES, V32, P937
   Gielen G, 2007, 2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, P20, DOI 10.1109/ECCTD.2007.4529526
   Graeb H.E., 2007, Analog design centering and sizing
   Guerra-Gomez I, 2015, IEEE INT SYMP CIRC S, P1933, DOI 10.1109/ISCAS.2015.7169051
   Hansen N, 2023, Arxiv, DOI [arXiv:1604.00772, 10.48550/arXiv.1604.00772, DOI 10.48550/ARXIV.1604.00772]
   He ZC, 2022, IEEE T COMPUT AID D, V41, P4915, DOI 10.1109/TCAD.2021.3137358
   Holcomb DE, 2009, IEEE T COMPUT, V58, P1198, DOI 10.1109/TC.2008.212
   Jeong T., 2020, IEEE CUST INTEGR CIR, P1, DOI DOI 10.1109/cicc48029.2020.9075919
   Jones DR, 1998, J GLOBAL OPTIM, V13, P455, DOI 10.1023/A:1008306431147
   Kucukelbir A, 2017, J MACH LEARN RES, V18, P1
   Liu B, 2011, IEEE T COMPUT AID D, V30, P793, DOI 10.1109/TCAD.2011.2106850
   Lu YH, 2009, DES AUT CON, P514
   Lyu WL, 2018, DES AUT CON, DOI 10.1145/3195970.3196078
   Schwencker R, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P581, DOI 10.1109/DATE.2002.998359
   Sengupta M, 2005, IEEE T COMPUT AID D, V24, P1372, DOI 10.1109/TCAD.2005.852037
   Singhee Amith, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P190, DOI 10.1109/ICCAD.2008.4681573
   Sobol' I. M., 1967, Zhurnal Vychislitel'noi Matematiki i Matematicheskoi Fiziki, V7, P784
   Srinivas N., 2010, P INT C MACH LEARN
   STEIN M, 1987, TECHNOMETRICS, V29, P143, DOI 10.2307/1269769
   Wang MS, 2018, IEEE T COMPUT AID D, V37, P1929, DOI 10.1109/TCAD.2017.2778061
   Wang MS, 2017, DES AUT CON, DOI 10.1145/3061639.3062234
   Wang XD, 2022, IEEE T COMPUT AID D, V41, P4887, DOI 10.1109/TCAD.2022.3149723
   Yaseri A., 2020, Journal of Advances in Computer Research, V11, P83
   Yaseri A, 2022, IET COMPUT DIGIT TEC, V16, P183, DOI 10.1049/cdt2.12048
   Yin XZ, 2020, IEEE T ELECTRON DEV, V67, P2785, DOI 10.1109/TED.2020.2994896
   Yu G., 2008, P INT C COMP AID DES
   Zhang S., 2020, P AS S PAC DES AUT C
   Zhuo C, 2020, IEEE T COMPUT AID D, V39, P1498, DOI 10.1109/TCAD.2019.2917844
   Zhuo C, 2019, IEEE T COMPUT AID D, V38, P1291, DOI 10.1109/TCAD.2018.2834438
NR 38
TC 0
Z9 0
U1 9
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2024
VL 29
IS 1
AR 12
DI 10.1145/3626321
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IS7X9
UT WOS:001168397800012
DA 2024-08-05
ER

PT J
AU Zhao, AD
   Gu, TC
   Bi, ZR
   Yang, F
   Yan, CH
   Zeng, X
   Lin, ZX
   Hu, WC
   Zhou, D
AF Zhao, Aidong
   Gu, Tianchen
   Bi, Zhaori
   Yang, Fan
   Yan, Changhao
   Zeng, Xuan
   Lin, Zixiao
   Hu, Wenchuang
   Zhou, Dian
TI D<SUP>3</SUP>PBO: Dynamic Domain Decomposition-based Parallel Bayesian
   Optimization for Large-scale Analog Circuit Sizing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Domain decomposition; maximum variance between clusters; parallel;
   bayesian optimization; high-dimensional optimization
ID EVOLUTION; DESIGN
AB Bayesian optimization (BO) is an efficient global optimization method for expensive black-box functions, but the expansion for high-dimensional problems and large sample budgets still remains a severe challenge. In order to extend BO for large-scale analog circuit synthesis, a novel computationally efficient parallel BO method, (DPBO)-P-3, is proposed for high-dimensional problems in this work. We introduce the dynamic domain decomposition method based on maximum variance between clusters. The search space is decomposed into subdomains progressively to limit the maximal number of observations in each domain. The promising domain is explored by multi-trust region-based batch BO with the local Gaussian process (GP) model. As the domain decomposition progresses, the basin-shaped domain is identified using a GP-assisted quadratic regression method and exploited by the local search method BOBYQA to achieve a faster convergence rate. The time complexity of (DPBO)-P-3 is constant for each iteration. Experiments demonstrate that (DPBO)-P-3 obtains better results with significantly less runtime consumption compared to state-of-the-artmethods. For the circuit optimization experiments, (DPBO)-P-3 achieves up to 10x runtime speedup compared to TuRBO with better solutions.
C1 [Zhao, Aidong; Gu, Tianchen; Bi, Zhaori; Yang, Fan; Yan, Changhao; Zeng, Xuan; Zhou, Dian] Fudan Univ, State Key Lab Integrated Chips & Syst, 220 Handan Rd, Shanghai 200433, Peoples R China.
   [Lin, Zixiao] Univ Calif San Diego, Dept Elect & Comp Engn, 9500 Gilman Dr, San Diego, CA 92093 USA.
   [Hu, Wenchuang] Sichuan Univ, West China Hosp, Precis Med Ctr, 2222 Xinchuan Rd, Chengdu 610041, Sichuan, Peoples R China.
   [Zhou, Dian] Univ Texas Dallas, Dept Elect Engn, 800 W Campbell Rd, Richardson, TX 75080 USA.
C3 Fudan University; University of California System; University of
   California San Diego; Sichuan University; University of Texas System;
   University of Texas Dallas
RP Bi, ZR; Zeng, X (corresponding author), Fudan Univ, State Key Lab Integrated Chips & Syst, 220 Handan Rd, Shanghai 200433, Peoples R China.
EM adzhao19@fudan.edu.cn; tcgu18@fudan.edu.cn; zhaori_bi@fudan.edu.cn;
   yangfan@fudan.edu.cn; yanch@fudan.edu.cn; xzeng@fudan.edu.cn;
   wanzxlin@outlook.com; huwenchuang@wchscu.cn; zd1956@yahoo.com
RI Zeng, Xuan/AAE-9452-2019
OI Zeng, Xuan/0000-0001-8644-0039; Hu, Wenchuang (
   Walter)/0000-0002-6748-1916; Zhao, Aidong/0000-0003-3512-0320; Bi,
   Zhaori/0000-0002-7315-3150; Lin, Zixiao/0009-0007-0451-338X
FU National Key R&D Program of China [2020YFA0711900, 2020YFA0711901];
   National Natural Science Foundation of China (NSFC) [62141407, 62304052,
   61974032, 61929102, 61674042, 62090025]
FX This research is supported partially by the National Key R&D Program of
   China 2020YFA0711900 and 2020YFA0711901 and partly by National Natural
   Science Foundation of China (NSFC) research projects 62141407, 62304052,
   61974032, 61929102, 61674042, and 62090025.
CR Alpaydin G, 2003, IEEE T EVOLUT COMPUT, V7, P240, DOI 10.1109/TEVC.2003.808914
   Bi ZR, 2017, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3084685
   Biggs Michael Bartholomew, 2008, Equality Constrained Optimization, P1, DOI [10.1007/978-0-387-78723-716, DOI 10.1007/978-0-387-78723-716]
   Boolchandani D., 2008, P IEEE INT WORKSH SY, P61
   Brochu E, 2010, Arxiv, DOI arXiv:1012.2599
   Budak AF, 2021, DES AUT CON, P1219, DOI 10.1109/DAC18074.2021.9586139
   BYRD RH, 1995, SIAM J SCI COMPUT, V16, P1190, DOI 10.1137/0916069
   Chen C, 2022, IEEE T COMPUT AID D, V41, P4808, DOI 10.1109/TCAD.2022.3147431
   Desautels Thomas, 2012, P 29 INT C MACH LEAR, V2, P3873
   Eriksson D., 2021, UNCERTAINTY ARTIFICI, V161, P493
   Eriksson D, 2019, ADV NEUR IN, V32
   Fakhfakh M, 2010, ANALOG INTEGR CIRC S, V63, P71, DOI 10.1007/s10470-009-9361-3
   Fan MJ, 2010, ANALOG INTEGR CIRC S, V63, P495, DOI 10.1007/s10470-010-9453-0
   Hannah LaurenA., 2012, P 29 INT C INT C MAC, P147
   Hansen N, 2003, EVOL COMPUT, V11, P1, DOI 10.1162/106365603321828970
   Hershenson MD, 2001, IEEE T COMPUT AID D, V20, P1, DOI 10.1109/43.905671
   Jafari A., 2010, 2010 International Conference of Soft Computing and Pattern Recognition (SoCPaR 2010), P385, DOI 10.1109/SOCPAR.2010.5686736
   JONES DR, 1993, J OPTIMIZ THEORY APP, V79, P157, DOI 10.1007/BF00941892
   Kandasamy K, 2015, PR MACH LEARN RES, V37, P295
   Li YP, 2020, IEEE T COMPUT AID D, V39, P2640, DOI 10.1109/TCAD.2019.2961322
   Liao TT, 2022, IEEE T VLSI SYST, V30, P15, DOI 10.1109/TVLSI.2021.3102088
   LinnanWang Rodrigo Fonseca, 2020, P 34 INT C NEUR INF
   LIU DC, 1989, MATH PROGRAM, V45, P503, DOI 10.1007/BF01589116
   Lyu WL, 2018, PR MACH LEARN RES, V80
   Lyu WL, 2018, IEEE T CIRCUITS-I, V65, P1954, DOI 10.1109/TCSI.2017.2768826
   Nayebi A, 2019, PR MACH LEARN RES, V97
   OTSU N, 1979, IEEE T SYST MAN CYB, V9, P62, DOI 10.1109/TSMC.1979.4310076
   OWEN DB, 1965, TECHNOMETRICS, V7, P78, DOI 10.2307/1266136
   Pleiss Geoff, 2018, P INT C MACHINE LEAR, P4114
   Powell MJD, 2009, 2009NA06 DAMTP U CAM
   Rasmussen CE, 2005, ADAPT COMPUT MACH LE, P1
   Shahriari B, 2016, P IEEE, V104, P148, DOI 10.1109/JPROC.2015.2494218
   Shu Guanghua, 2010, 2010 10 IEEE INT C S, P563, DOI [10.1109/ICSICT.2010.5667331, DOI 10.1109/ICSICT.2010.5667331]
   Srinivas N, 2010, Arxiv, DOI arXiv:0912.3995
   Storn R, 1997, J GLOBAL OPTIM, V11, P341, DOI 10.1023/A:1008202821328
   Touloupas K, 2021, DES AUT CON, P1237, DOI 10.1109/DAC18074.2021.9586172
   Wang Z, 2018, Arxiv, DOI arXiv:1706.01445
   Wang Z, 2017, PR MACH LEARN RES, V70
   Wang ZY, 2016, J ARTIF INTELL RES, V55, P361, DOI 10.1613/jair.4806
   Yan ZS, 2013, IEEE J SOLID-ST CIRC, V48, P527, DOI 10.1109/JSSC.2012.2229070
   Yang YS, 2018, IEEE T COMPUT AID D, V37, P531, DOI 10.1109/TCAD.2017.2729461
   Zhang SH, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218592
NR 42
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2024
VL 29
IS 3
AR 44
DI 10.1145/3643811
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RJ2R7
UT WOS:001227235300004
DA 2024-08-05
ER

PT J
AU Karthik, SNS
   Li, P
AF Karthik, Somayaji N. S.
   Li, Peng
TI Pareto Optimization of Analog Circuits Using Reinforcement Learning
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Analog circuit optimization; machine learning; Pareto optimization
AB Analog circuit optimization and design presents a unique set of challenges in the IC design process. Many applications require the designer to optimize for multiple competing objectives, which poses a crucial challenge. Motivated by these practical aspects, we propose a novel method to tackle multi-objective optimization for analog circuit design in continuous action spaces. In particular, we propose to (i) extrapolate current techniques in Multi-Objective Reinforcement Learning to continuous state and action spaces and (ii) provide for a dynamically tunable trained model to query user defined preferences in multi-objective optimization in the analog circuit design context.
C1 [Karthik, Somayaji N. S.; Li, Peng] Univ Calif Santa Barbara, Elect Comp Engn, Harold Frank Hall, Santa Barbara, CA 93106 USA.
C3 University of California System; University of California Santa Barbara
RP Karthik, SNS (corresponding author), Univ Calif Santa Barbara, Elect Comp Engn, Harold Frank Hall, Santa Barbara, CA 93106 USA.
EM karthi@ucsb.edu; lip@ucsb.edu
FU Semiconductor Research Corporation through UT Dallas' Texas Analog
   Center of Excellence [2810.043]; U.S. Department of Energy's
   "Data-Driven Decision Control for Complex Systems (DnC2S)" project
   [DE-SC0021321]; National Science Foundation (NSF) [1956313]; U.S.
   Department of Energy (DOE) [DE-SC0021321] Funding Source: U.S.
   Department of Energy (DOE)
FX The funding for this project was provided by Semiconductor Research
   Corporation Task No. 2810.043 through UT Dallas' Texas Analog Center of
   Excellence, the U.S. Department of Energy's "Data-Driven Decision
   Control for Complex Systems (DnC2S)" project (research participation of
   the University of California at Santa Barbara under award number
   DE-SC0021321), and the National Science Foundation (NSF) under Grant No.
   1956313.
CR Biscani F., 2020, J OPEN SOURCE SOFTW, V5, P2338, DOI [10. 21105/joss.02338, DOI 10.21105/JOSS.02338]
   Budak AF, 2021, DES AUT CON, P1219, DOI 10.1109/DAC18074.2021.9586139
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Grosan C, 2010, INFORM SCIENCES, V180, P2674, DOI 10.1016/j.ins.2009.12.018
   Liao TT, 2022, IEEE T VLSI SYST, V30, P15, DOI 10.1109/TVLSI.2021.3102088
   Liao TT, 2017, ASIA S PACIF DES AUT, P475, DOI 10.1109/ASPDAC.2017.7858368
   Settaluri K, 2020, DES AUT TEST EUROPE, P490, DOI 10.23919/DATE48585.2020.9116200
   Somayaji NSK, 2021, DES AUT CON, P1231, DOI 10.1109/DAC18074.2021.9586189
   Visan C, 2022, KNOWL-BASED SYST, V258, DOI 10.1016/j.knosys.2022.109987
   Wang HR, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218757
   Wang HR, 2020, Arxiv, DOI arXiv:1812.02734
   Yang RZ, 2019, ADV NEUR IN, V32
   Yin S, 2022, ASIA S PACIF DES AUT, P74
   Yin S, 2023, IEEE T COMPUT AID D, V42, P2080, DOI 10.1109/TCAD.2022.3221694
   Yu G, 2007, IEEE IC CAD, P464, DOI 10.1109/ICCAD.2007.4397308
NR 15
TC 0
Z9 0
U1 6
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2024
VL 29
IS 2
DI 10.1145/3640463
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ML0T2
UT WOS:001193665600014
OA hybrid
DA 2024-08-05
ER

PT J
AU Sankar, S
   Gupta, R
   Jose, J
   Nandi, S
AF Sankar, Syam
   Gupta, Ruchika
   Jose, John
   Nandi, Sukumar
TI TROP: TRust-aware OPportunistic Routing in NoC with Hardware Trojans
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Hardware Trojans; packet integrity; trustable path; opportunistic
   routing
ID NETWORKS; THREAT
AB Multiple software and hardware intellectual property (IP) components are combined on a single chip to form Multi-Processor Systems-on-Chips (MPSoCs). Due to the rigid time-to-market constraints, some of the IPs are from outsourced third parties. Due to the supply-chain management of IP blocks being handled by unreliable third-party vendors, security has grown as a crucial design concern in the MPSoC. These IPs may get exposed to certain unwanted practises like the insertion of malicious circuits called Hardware Trojan (HT) leading to security threats and attacks, including sensitive data leakage or integrity violations. A Network-on-Chip (NoC) connects various units of anMPSoC. Since it serves as the interface between various units in anMPSoC, it has complete access to all the data flowing through the system. This makesNoC security a paramount design issue. Our research focuses on a threat model where the NoC is infiltrated by multiple HTs that can corrupt packets. Data integrity verified at the destination's network interface (NI) triggers re-transmissions of packets if the verification results in an error. In this article, we propose an opportunistic trust-aware routing strategy that efficiently avoids HT while ensuring that the packets arrive at their destination unaltered. Experimental results demonstrate the successful movement of packets through opportunistically selected neighbours along a trust-aware path free from the HT effect. We also observe a significant reduction in the rate of packet retransmissions and latency at the expense of incurring minimum area and power overhead.
C1 [Sankar, Syam; Jose, John; Nandi, Sukumar] Indian Inst Technol Guwahati, Gauhati 781039, Assam, India.
   [Gupta, Ruchika] Chandigarh Univ, Chandigarh 140413, Punjab, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Guwahati; Chandigarh University
RP Sankar, S (corresponding author), Indian Inst Technol Guwahati, Gauhati 781039, Assam, India.
EM syam_sankar@iitg.ac.in; ruchikae7396@cumail.in; johnjose@iitg.ac.in;
   sukumar@iitg.ac.in
FU SERB, DST [CRG/2021/007400]; ISEA Project Phase-II, Government of India
FX This work is supported by the research grant from SERB
   Project-CRG/2021/007400, DST, and ISEA Project Phase-II, Government of
   India.
CR Ancajas DM, 2014, DES AUT CON, DOI 10.1145/2593069.2593144
   Bhojwani Praveen, 2018, Unique Chips and Systems, P341
   Bhunia S, 2014, P IEEE, V102, P1229, DOI 10.1109/JPROC.2014.2334493
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Boraten T, 2016, DES AUT TEST EUROPE, P1136
   Chakraborty RS, 2009, LECT NOTES COMPUT SC, V5747, P396
   Charles S, 2020, IEEE T COMPUT AID D, V39, P4510, DOI 10.1109/TCAD.2020.2972524
   Charles S, 2021, ACM COMPUT SURV, V54, DOI 10.1145/3450964
   Charles S, 2020, IEEE COMP SOC ANN, P160, DOI 10.1109/ISVLSI49217.2020.00038
   Dabin Fang, 2013, 2013 IEEE Eighth International Conference on Networking, Architecture and Storage (NAS), P178, DOI 10.1109/NAS.2013.29
   Dubrova E, 2014, 2014 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC)
   Fernandes R, 2020, IEEE ACM T NETWORK, V28, P1158, DOI 10.1109/TNET.2020.2979372
   Gebotys CH, 2003, IEEE COMP SOC ANN, P113, DOI 10.1109/ISVLSI.2003.1183361
   Grammatikakis MD, 2014, 2014 IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2014 IEEE 6TH INTL SYMP ON CYBERSPACE SAFETY AND SECURITY, 2014 IEEE 11TH INTL CONF ON EMBEDDED SOFTWARE AND SYST (HPCC,CSS,ICESS), P1032, DOI 10.1109/HPCC.2014.173
   Gupta R, 2017, J COMMUN NETW-S KOR, V19, P239, DOI 10.1109/JCN.2017.000041
   Hussain M, 2018, IEEE COMP SOC ANN, P345, DOI 10.1109/ISVLSI.2018.00070
   Hussain Mubashir, 2017, INT C CRYPTOGRAPHY S, P85, DOI [10.1145/3058060.3058061, DOI 10.1145/3058060.3058061]
   Khaleghi B, 2015, IEEE EMBED SYST LETT, V7, P46, DOI 10.1109/LES.2015.2406791
   Kulkarni VJ, 2021, INT SYMP NETW CHIP, P21, DOI 10.1145/3479876.3481597
   Kumar JYVM, 2018, IEEE COMP SOC ANN, P738, DOI 10.1109/ISVLSI.2018.00139
   Li H, 2016, INTEGRATION, V55, P426, DOI 10.1016/j.vlsi.2016.01.004
   Li L, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P55, DOI 10.1109/HST.2013.6581566
   Li M, 2006, DES AUT CON, P849, DOI 10.1109/DAC.2006.229242
   Murali S, 2005, IEEE DES TEST COMPUT, V22, P434, DOI 10.1109/MDT.2005.104
   Ngo XT, 2015, 2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), P97
   Rambo EA, 2014, DES AUT TEST EUROPE
   Raparti VY, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317851
   Rudra MR, 2014, DES AUT CON, DOI 10.1145/2593069.2596677
   Sajeesh K., 2011, Proceedings of the 2011 International Symposium on Electronic System Design (ISED 2011), P134, DOI 10.1109/ISED.2011.17
   Sankar S, 2024, IEEE EMBED SYST LETT, V16, P214, DOI 10.1109/LES.2023.3333561
   Sodani A, 2016, IEEE HOT CHIP SYMP
   Tehranipoor M, 2010, IEEE DES TEST COMPUT, V27, P10, DOI 10.1109/MDT.2010.7
   Wilcox I, 2015, 2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P144, DOI 10.1109/HST.2015.7140253
   Yoshimizu N, 2014, 2014 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P107, DOI 10.1109/HST.2014.6855579
   Yu QY, 2013, INT SYM DEFEC FAU TO, P266, DOI 10.1109/DFT.2013.6653617
   Zhang L, 2018, J SYST ARCHITECT, V89, P84, DOI 10.1016/j.sysarc.2018.07.005
   Zhang Xuehui., 2011, 2011 IEEE International Symposium on Hardware-Oriented Security and Trust, P67
   Zhao YM, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101757
NR 38
TC 2
Z9 2
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2024
VL 29
IS 2
DI 10.1145/3639821
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ML0T2
UT WOS:001193665600011
DA 2024-08-05
ER

PT J
AU Hassani, FS
   Sadrosadati, M
   Rohbani, N
   Pointner, S
   Wille, R
   Sarbazi-Azad, H
AF Hassani, Fatemeh Serajeh
   Sadrosadati, Mohammad
   Rohbani, Nezam
   Pointner, Sebastian
   Wille, Robert
   Sarbazi-Azad, Hamid
TI An Efficient FPGA Architecture with Turn-Restricted Switch Boxes
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE FPGA; switch-box
ID SRAM-BASED FPGAS; SOFT ERROR MITIGATION
AB Field-Programmable Gate Arrays (FPGAs) employ a large number of SRAM cells to provide a flexible routing architecture which have a significant impact on the FPGA's area and power consumption. This flexible routing allows for a rather easy realization of the desired functionality, but our evaluations show that the full routing flexibility is not required in many occasions. In this work, we focus on what is actually needed and introduce a new switch-box realization what we call Turn-Restricted Switch-Boxes which supports only a subset of possible turns. The proposed method increases the utilization rate of FPGA switch-boxes by eliminating the unemployed resources. Experimental evaluations confirm that the area and average power consumption can be reduced by 12.8% and 14.1%, on average, respectively and the FPGA routing susceptibility to SEU and MBU can be improved by 18.2%, on average, by imposing negligible performance.
C1 [Hassani, Fatemeh Serajeh] Sharif Univ Technol, Tehran 1458889694, Iran.
   [Sadrosadati, Mohammad; Rohbani, Nezam; Sarbazi-Azad, Hamid] Inst Res Fundamental Sci, Tehran 1953833511, Iran.
   [Pointner, Sebastian] Johannes Kepler Univ Linz, Altenberger Str 69, A-4040 Linz, Upper Austria, Austria.
   [Wille, Robert] Tech Univ Munich, Arcisstr 21, D-80333 Munich, Bavaria, Germany.
   [Sarbazi-Azad, Hamid] Sharif Univ Technol, Tehran 1953833511, Iran.
C3 Sharif University of Technology; Johannes Kepler University Linz;
   Technical University of Munich; Sharif University of Technology
RP Hassani, FS (corresponding author), Sharif Univ Technol, Tehran 1458889694, Iran.
EM fatemeh.serajeh@ce.sharif.edu; sadrosadati@ipm.ir; rohbani@ipm.ir;
   sebastian.pointner@jku.at; robert.wille@tum.de; azad@ipm.ir
RI ; Wille, Robert/D-9055-2013
OI Serajeh Hassani, Fatemeh/0009-0008-4562-506X; Wille,
   Robert/0000-0002-4993-7860
CR Abdul-Aziz MA, 2010, INT TEST CONF P
   Abid F, 2020, I C FIELD PROG LOGIC, P162, DOI 10.1109/FPL50879.2020.00036
   Aranda LA, 2020, ELECTRONICS-SWITZ, V9, DOI 10.3390/electronics9010175
   [Anonymous], 2002, Virtex-II Platform FPGA Handbook
   [Anonymous], 2013, Predictive technology model (ptm)
   Asadi GH, 2005, IEEE VLSI TEST SYMP, P207, DOI 10.1109/VTS.2005.75
   Asadi H, 2007, IEEE T NUCL SCI, V54, P2714, DOI 10.1109/TNS.2007.910426
   Chiasson C, 2013, I C FIELD PROG LOGIC
   Cui XH, 2020, MICROELECTRON RELIAB, V114, DOI 10.1016/j.microrel.2020.113779
   De Alba M, 2007, LAT AM APPL RES, V37, P59
   DS150, 2015, Virtex-6 Family Overview Summary of Virtex-6 FPGA Features
   Ebrahimi H, 2011, MICROELECTRON J, V42, P12, DOI 10.1016/j.mejo.2010.09.010
   Ebrahimi H, 2010, INT SYM DEFEC FAU TO, P218, DOI 10.1109/DFT.2010.33
   Giesen H, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P85, DOI 10.1145/3020078.3026124
   Herrera-Alzu I, 2013, IEEE T NUCL SCI, V60, P376, DOI 10.1109/TNS.2012.2231881
   Huang J, 2005, IEEE T VLSI SYST, V13, P794, DOI 10.1109/TVLSI.2005.850090
   Hung Eddie., 2013, ACM/SIGDA International Symposium on Field Programmable Gate Arrays, P19
   Incorporation Xilinx, 2006, Virtex-4 family overview
   Incorporation Xilinx, 2006, UG190Version2.1
   Incorporation Xilinx, 2010, Tech. Doc. DS112 (v2. 0), P1
   Jamieson P, 2010, ANN IEEE SYM FIELD P, P149, DOI 10.1109/FCCM.2010.31
   Kourfali A, 2014, PROC INT CONF RECON
   Kourfali A, 2015, 2015 16TH LATIN-AMERICAN TEST SYMPOSIUM (LATS)
   Kuon I, 2007, FOUND TRENDS ELECTRO, V2, P135, DOI 10.1561/1000000005
   Kuon Ian, 2006, Measuring the gap between FPGAs and ASICs, P21
   Lewis D, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P159, DOI 10.1145/2847263.2847267
   Luu J, 2014, ACM T RECONFIG TECHN, V7, DOI 10.1145/2617593
   Moaiyeri MH, 2011, NANO-MICRO LETT, V3, P178, DOI 10.1007/BF03353670
   Murray KE, 2020, ACM T RECONFIG TECHN, V13, DOI 10.1145/3388617
   Murray KE, 2013, I C FIELD PROG LOGIC
   Nidhin TS, 2018, IETE TECH REV, V35, P157, DOI 10.1080/02564602.2016.1265905
   Rohani A, 2009, 2009 5TH SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, P171, DOI 10.1109/SPL.2009.4914902
   Seifoori Z, 2017, DES AUT TEST EUROPE, P1342, DOI 10.23919/DATE.2017.7927201
   Serajeh-hassani Fatemeh, 2019, 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), P615, DOI 10.1109/ISVLSI.2019.00115
   Shen YH, 2021, I C FIELD PROG LOGIC, P234, DOI 10.1109/FPL53798.2021.00045
   Shi KC, 2020, 2020 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2020), P174, DOI 10.1109/ICFPT51103.2020.00032
   Sivaswamy Satish, 2005, P 2005 ACM SIGDA 13
   Skuta M, 2020, IEEE ACCESS, V8, P165894, DOI 10.1109/ACCESS.2020.3022955
   Sun XB, 2019, I C FIELD PROG LOGIC, P9, DOI 10.1109/FPL.2019.00012
   Tahoori MB, 2002, INT TEST CONF P, P608, DOI 10.1109/TEST.2002.1041812
   Tang XF, 2019, 2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), P247, DOI 10.1109/ICFPT47387.2019.00039
   Wirthlin M, 2015, P IEEE, V103, P379, DOI 10.1109/JPROC.2015.2404212
   Xilinx Datasheet, 1999, XC4000E and XC4000X series field programmable gate arrays
   Yang S., 1991, Tech. Report
   Yazdanshenas S, 2019, ACM T RECONFIG TECHN, V12, DOI 10.1145/3301298
   Zarandi HR, 2007, IEEE INT SYMP CIRC S, P141, DOI 10.1109/ISCAS.2007.378241
   Zheng Sijie, 2019, P 2019 IEEE INT S CI, P1
NR 47
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2024
VL 29
IS 3
AR 42
DI 10.1145/3643809
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RJ2R7
UT WOS:001227235300002
DA 2024-08-05
ER

PT J
AU Pomeranz, I
AF Pomeranz, Irith
TI Reduced On-chip Storage of Seeds for Built-in Test Generation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Linear-feedback shift-register (LFSR); logic built-in self-test (LBIST);
   onchip; storage; on-chip test generation; test data compression
ID BIST
AB Logic built-in self-test (LBIST) approaches use an on-chip logic block for test generation and thus enable in-field testing. Recent reports of silent data corruption underline the importance of in-field testing. In a class of storage-based LBIST approaches, compressed tests are stored on-chip and decompressed by an onchip decompression logic. The on-chip storage requirements may become a bottleneck when the number of compressed tests is large. In this case, using each compressed test for applying several different tests allows the storage requirements to be reduced. However, producing different tests from each compressed test has a hardware overhead. This article suggests a new on-chip storage scheme for compressed tests that eliminates the additional hardware overhead. Under the new storage scheme, a set ofN B-bit compressed tests targeting a set of faults F-0 is translated into a sequence S of N center dot B bits. Every B consecutive bits of S are considered as a compressed test. The sequence S thus yields close to N center dot B compressed tests, magnifying the test data stored in S almost B times. Taking advantage of the extra tests, the article describes a software procedure that is applied offline to reduce S without losing fault coverage of F-0. Experimental results for benchmark circuits demonstrate significant reductions in the storage requirements of S and significant increases in the fault coverage of a second set of faults, F-1.
C1 [Pomeranz, Irith] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Pomeranz, I (corresponding author), Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
EM pomeranz@ecn.purdue.edu
CR Acevedo O., 2012, 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT 2012), P233, DOI 10.1109/DFT.2012.6378229
   Al-Yamani AA, 2003, DES AUT CON, P560
   Bardell P. H., 1987, Builtin Test for VLSI Pseudorandom Techniques
   Chaudhuri A, 2022, ACM J EMERG TECH COM, V18, DOI 10.1145/3464430
   Chen L, 2000, DES AUT CON, P625, DOI 10.1145/337292.337599
   Cheon B, 2005, DES AUT TEST EUROPE, P860, DOI 10.1109/DATE.2005.70
   HELLEBRAND S, 1992, INTERNATIONAL TEST CONFERENCE 1992 : PROCEEDINGS, P120
   Hellebrand S, 2001, J ELECTRON TEST, V17, P341, DOI 10.1023/A:1012279716236
   Imhof ME, 2014, DES AUT TEST EUROPE
   Jose Costa Alves D., 2009, P S INT CIRC SYST DE, V21, P1
   Juin-Ming Lu, 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P710, DOI 10.1109/DATE.2000.840865
   Kaczmarek B, 2020, PROC EUR TEST SYMP, DOI 10.1109/ets48528.2020.9131585
   Koneru A, 2020, IEEE T COMPUT AID D, V39, P3056, DOI 10.1109/TCAD.2019.2935410
   Li N, 2015, DES AUT TEST EUROPE, P842
   Liang HG, 2001, INT TEST CONF P, P894, DOI 10.1109/TEST.2001.966712
   Liu Y., 2018, P INT TEST C, P1
   Maity DK, 2022, ACM J EMERG TECH COM, V18, DOI 10.1145/3517808
   Oliveira R. S., 2011, P LAT AM TEST WORKSH, P1
   Pateras S, 2004, INT TEST CONF P, P1413
   Pomeranz I, 2002, IEEE T COMPUT, V51, P1282, DOI 10.1109/TC.2002.1047753
   Pomeranz I, 2023, IEEE T VLSI SYST, V31, P1259, DOI 10.1109/TVLSI.2023.3285691
   Pomeranz I, 2021, IEEE T COMPUT AID D, V40, P2189, DOI 10.1109/TCAD.2020.3035133
   Sato Y, 2011, ASIAN TEST SYMPOSIUM, P54, DOI 10.1109/ATS.2011.34
   Shiao CM, 2016, 2016 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT)
   Touba NA, 2001, IEEE T COMPUT AID D, V20, P545, DOI 10.1109/43.918212
   Wang LT, 2010, IEEE T COMPUT AID D, V29, P299, DOI 10.1109/TCAD.2009.2035483
   Wang X., 2023, ACM Trans. Design Autom. Electron. Syst., V28, P1
   Xiang D, 2007, IEEE T COMPUT, V56, P1619, DOI 10.1109/TC.2007.70767
NR 28
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2024
VL 29
IS 3
AR 45
DI 10.1145/3643810
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RJ2R7
UT WOS:001227235300005
OA Bronze
DA 2024-08-05
ER

PT J
AU Wang, B
   Ma, S
   Luo, SB
   Wu, LZ
   Zhang, JM
   Zhang, CY
   Li, TJ
AF Wang, Bo
   Ma, Sheng
   Luo, Shengbai
   Wu, Lizhou
   Zhang, Jianmin
   Zhang, Chunyuan
   Li, Tiejun
TI SparGD: A Sparse GEMM Accelerator with Dynamic Dataflow
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE GEMM; accelerators; sparsity; dynamic dataflow
ID NEURAL-NETWORKS
AB Deep learning has become a highly popular research field, and previously deep learning algorithms ran primarily on CPUs and GPUs. However, with the rapid development of deep learning, it was discovered that existing processors could not meet the specific large-scale computing requirements of deep learning, and custom deep learning accelerators have become popular. The majority of the primary workloads in deep learning are general matrix-matrix multiplications (GEMMs), and emerging GEMMs are highly sparse and irregular. The TPU and SIGMA are typical GEMM accelerators in recent years, but the TPU does not support sparsity, and both the TPU and SIGMA have insufficient utilization rates of the Processing Element (PE). We design and implement SparGD, a sparse GEMM accelerator with dynamic dataflow. SparGD has specific PE structures, flexible distribution networks and reduction networks, and a simple dataflow switching module. When running sparse and irregular GEMMs, SparGD can maintain high PE utilization while utilizing sparsity, and can switch to the optimal dataflow according to the computing environment. For sparse, irregular GEMMs, our experimental results show that SparGD outperforms systolic arrays by 30 times and SIGMA by 3.6 times.
C1 [Wang, Bo; Ma, Sheng; Luo, Shengbai; Wu, Lizhou; Zhang, Jianmin; Zhang, Chunyuan; Li, Tiejun] Natl Univ Def Technol, Sch Comp, Changsha, Peoples R China.
C3 National University of Defense Technology - China
RP Wang, B (corresponding author), Natl Univ Def Technol, Sch Comp, Changsha, Peoples R China.
EM bowang@nudt.edu.cn; masheng@nudt.edu.cn; luoshengbai@nudt.edu.cn;
   lizhou@nudt.edu.cn; jmzhang@nudt.edu.cn; cyzhang@nudt.edu.cn;
   tjli@nudt.edu.cn
OI Wu, Lizhou/0000-0003-4439-7436
FU National Key RD Project [2021YFB0300300]; NSFC [62172430]; NSF of Hunan
   Province [2021JJ10052]; STIP of Hunan Province [2022RC3065]; Key
   Laboratory of Advanced Microprocessor Chips and Systems
FX This work is supported in part by the National Key R&D Project No.
   2021YFB0300300, the NSFC (62172430), the NSF of Hunan Province
   2021JJ10052, the STIP of Hunan Province 2022RC3065, and the Key
   Laboratory of Advanced Microprocessor Chips and Systems.
CR Acun B, 2021, INT S HIGH PERF COMP, P802, DOI 10.1109/HPCA51647.2021.00072
   Albericio J, 2016, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2016.11
   Cao SJ, 2019, PROC CVPR IEEE, P11208, DOI 10.1109/CVPR.2019.01147
   Chakrabarty A, 2009, 2009 COMPUTATION WORLD: FUTURE COMPUTING, SERVICE COMPUTATION, COGNITIVE, ADAPTIVE, CONTENT, PATTERNS, P551, DOI 10.1109/ComputationWorld.2009.72
   Chen YH, 2019, IEEE J EM SEL TOP C, V9, P292, DOI 10.1109/JETCAS.2019.2910232
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Davis TA, 2011, ACM T MATH SOFTWARE, V38, DOI 10.1145/2049662.2049663
   Deng CH, 2021, CONF PROC INT SYMP C, P1110, DOI 10.1109/ISCA52012.2021.00090
   Genc H, 2021, DES AUT CON, P769, DOI 10.1109/DAC18074.2021.9586216
   Gondimalla A, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P151, DOI 10.1145/3352460.3358291
   Gu JX, 2018, PATTERN RECOGN, V77, P354, DOI 10.1016/j.patcog.2017.10.013
   Gupta U, 2019, INT CONFER PARA, P1, DOI 10.1109/PACT.2019.00009
   Han S, 2015, ADV NEUR IN, V28
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   Hegde K, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P319, DOI 10.1145/3352460.3358275
   Horowitz M, 2014, ISSCC DIG TECH PAP I, V57, P10, DOI 10.1109/ISSCC.2014.6757323
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kwon H, 2018, ACM SIGPLAN NOTICES, V53, P461, DOI [10.1145/3296957.3173176, 10.1145/3173162.3173176]
   Li JJ, 2019, IEEE T COMPUT, V68, P1663, DOI 10.1109/TC.2019.2924215
   Lu WY, 2017, INT S HIGH PERF COMP, P553, DOI 10.1109/HPCA.2017.29
   Munoz-Martinez Francisco, 2022, ACM Journal on Emerging Technologies in Computing Systems (JETC'22), V19, P1
   Nguyen G, 2019, ARTIF INTELL REV, V52, P77, DOI 10.1007/s10462-018-09679-z
   openai.com, 2018, AI and Compute
   Otter DW, 2021, IEEE T NEUR NET LEAR, V32, P604, DOI 10.1109/TNNLS.2020.2979670
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Qin E, 2020, INT S HIGH PERF COMP, P58, DOI 10.1109/HPCA47549.2020.00015
   Samajdar A, 2020, INT SYM PERFORM ANAL, P58, DOI 10.1109/ISPASS48437.2020.00016
   Shabani H, 2023, INT S HIGH PERF COMP, P247, DOI 10.1109/HPCA56546.2023.10070977
   Srivastava N, 2014, J MACH LEARN RES, V15, P1929
   Wang B, 2022, INTEGRATION, V85, P42, DOI 10.1016/j.vlsi.2022.03.002
   Wang HR, 2021, INT S HIGH PERF COMP, P97, DOI 10.1109/HPCA51647.2021.00018
   Wu D, 2021, IEEE T VLSI SYST, V29, P936, DOI 10.1109/TVLSI.2021.3060041
   Xu R, 2024, ACM COMPUT SURV, V56, DOI 10.1145/3604802
   Xu R, 2022, IEEE T PARALL DISTR, V33, P2860, DOI 10.1109/TPDS.2021.3129647
   Xu R, 2021, ACM T ARCHIT CODE OP, V18, DOI 10.1145/3460776
   Yang SH, 2020, Arxiv, DOI arXiv:2002.07526
   Yazdanbakhsh A, 2018, CONF PROC INT SYMP C, P650, DOI 10.1109/ISCA.2018.00060
   Zhang SJ, 2016, INT SYMP MICROARCH
NR 39
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2024
VL 29
IS 2
DI 10.1145/3634703
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ML0T2
UT WOS:001193665600003
OA hybrid
DA 2024-08-05
ER

PT J
AU Cui, XL
   Yin, MQ
   Liu, HQ
   Cui, XX
AF Cui, Xiaole
   Yin, Mingqi
   Liu, Hanqing
   Cui, Xiaoxin
TI The Resistance Analysis Attack and Security Enhancement of the IMC LUT
   Based on the Complementary Resistive Switch Cells
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE In-memory computing; complementary resistive switch (CRS); look-up table
   (LUT); resistance analysis attack; hardware security
ID RANDOM-ACCESS MEMORY; LOGIC; DESIGN; MODEL
AB The resistive random access memory (RRAM) based in-memory computing (IMC) is an emerging architecture to address the challenge of the "memory wall" problem. The complementary resistive switch (CRS) cell connects two bipolar RRAM elements anti-serially to reduce the sneak current in the crossbar array. The CRS array is a generic computing platform, for the arbitrary logic functions can be implemented in it. The IMC CRS LUT consumes fewer CRS cells than the static CRS LUT. The CRS array has built-in polymorphic characteristics because the correct logic function cannot be distinguished based on the circuit layout. However, the logic state of every CRS cell can be readout after each operation. It helps the attacker to recover the correct function of the IMC CRS LUT. This work discusses the resistance analysis attack of the IMC LUT based on the CRS array. The proposed resistance analysis attack method is able to be applied to different computation styles based on the CRS array, such as the CRS IMPLY, CRS NOR-OR/NAND-AND, and so on. The attacker can recover the logic function of the LUT by tracing the states of CRS cells. Furthermore, an improved IMC CRS LUT method is proposed and discussed to enhance security. The simulation and analysis results show that the improved IMC CRS LUT can resist various attacks, and it maintains the polymorphic characteristics of the IMC CRS LUT. And the N-bit full adder circuit based on the improved IMC CRS NOR-OR LUTs achieves the best performance compared with the previous counterparts.
C1 [Cui, Xiaole; Yin, Mingqi; Liu, Hanqing] Peking Univ, Shenzhen Grad Sch, 2199 Lishui Rd, Shenzhen 518055, Peoples R China.
   [Cui, Xiaole; Cui, Xiaoxin] Peng Cheng Lab, Shenzhen 518055, Guangdong, Peoples R China.
   [Cui, Xiaoxin] Peking Univ, 5 Summer Palace Rd, Beijing 100871, Peoples R China.
C3 Peking University; Peng Cheng Laboratory; Peking University
RP Cui, XL (corresponding author), Peking Univ, Shenzhen Grad Sch, 2199 Lishui Rd, Shenzhen 518055, Peoples R China.; Cui, XL (corresponding author), Peng Cheng Lab, Shenzhen 518055, Guangdong, Peoples R China.
EM cuixl@pkusz.edu.cn; 2101212765@stu.pku.edu.cn;
   2101212719@stu.pku.edu.cn; cuixx@pku.edu.cn
OI Liu, Hanqing/0009-0008-5527-1699; Yin, Mingqi/0000-0003-4067-9559
FU Shenzhen Science and Technology Innovation Committee
   [JCYJ20220818100814033, KQTD2020820113105004]; Key-Area Research and
   Development Program of Guangdong Province [2019B010155002]
FX This work was supported by Shenzhen Science and Technology Innovation
   Committee under Grant No. JCYJ20220818100814033 and Grant No.
   KQTD2020820113105004, the Key-Area Research and Development Program of
   Guangdong Province under Grant No. 2019B010155002.
CR Ali KA, 2020, IEEE T VLSI SYST, V28, P2370, DOI 10.1109/TVLSI.2020.3011522
   Almurib HAF, 2014, INT CONF NANO MICRO, P448, DOI 10.1109/NEMS.2014.6908847
   Amirsoleimani A, 2018, IEEE T CIRCUITS-II, V65, P1688, DOI 10.1109/TCSII.2017.2729499
   Chee HL, 2022, SEMICOND SCI TECH, V37, DOI 10.1088/1361-6641/ac6903
   Cui XL, 2019, IEEE J ELECTRON DEVI, V7, P949, DOI 10.1109/JEDS.2019.2934471
   Dong ZK, 2018, INT J BIFURCAT CHAOS, V28, DOI 10.1142/S0218127418501493
   Gaillardon P., 2012, 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC 2012), P94, DOI 10.1109/VLSI-SoC.2012.6379012
   Gao LG, 2013, IEEE T NANOTECHNOL, V12, P115, DOI 10.1109/TNANO.2013.2241075
   Gharpinde R, 2018, IEEE T VLSI SYST, V26, P355, DOI 10.1109/TVLSI.2017.2763171
   Guo YW, 2017, IEEE T COMPUT AID D, V36, P2144, DOI 10.1109/TCAD.2017.2681079
   Hu SY, 2019, IEEE ELECTR DEVICE L, V40, P200, DOI 10.1109/LED.2018.2886364
   IanWong C. W., 2020, Semiconductor Science and Technology, V35
   Je-Min Hung, 2021, IEEE Open Journal of the Solid-State Circuits Society, V1, P171, DOI 10.1109/OJSSCS.2021.3123287
   Karimi A, 2018, J COMPUT ELECTRON, V17, P1303, DOI 10.1007/s10825-018-1198-5
   Kim KM, 2019, IEEE T CIRCUITS-I, V66, P4348, DOI 10.1109/TCSI.2019.2926811
   Kolhe G, 2021, DES AUT CON, P229, DOI 10.1109/DAC18074.2021.9586242
   Kvatinsky S, 2015, IEEE T CIRCUITS-II, V62, P786, DOI 10.1109/TCSII.2015.2433536
   Kvatinsky S, 2014, IEEE T VLSI SYST, V22, P2054, DOI 10.1109/TVLSI.2013.2282132
   Kvatinsky S, 2012, INT WORK CELL NANO
   Lehtonen E, 2009, 2009 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, P33, DOI 10.1109/NANOARCH.2009.5226356
   Li HT, 2014, IEEE ELECTR DEVICE L, V35, P211, DOI 10.1109/LED.2013.2293354
   Linn E, 2010, NAT MATER, V9, P403, DOI [10.1038/nmat2748, 10.1038/NMAT2748]
   Luo L, 2021, AEU-INT J ELECTRON C, V129, DOI 10.1016/j.aeue.2020.153542
   Meyer J, 2007, IEEE T VLSI SYST, V15, P182, DOI 10.1109/TVLSI.2007.893581
   Shen WS, 2019, IEEE ELECTR DEVICE L, V40, P1538, DOI 10.1109/LED.2019.2931947
   Shen ZJ, 2020, NANOMATERIALS-BASEL, V10, DOI 10.3390/nano10081437
   Song Yujie, 2022, Advanced Science, V15
   Verma Naveen, 2019, IEEE Solid-State Circuits Magazine, V11, P43, DOI 10.1109/MSSC.2019.2922889
   Xie L., 2017, P IEEE COMP SOC ANN, P176, DOI DOI 10.1109/ISVLSI.2017.39
   Xu N, 2020, ADV INTELL SYST-GER, V2, DOI 10.1002/aisy.201900082
   Xu N, 2018, ADV ELECTRON MATER, V4, DOI 10.1002/aelm.201800189
   Yang YF, 2014, DES AUT TEST EUROPE
   Yang YF, 2016, IEEE T NANOTECHNOL, V15, P94, DOI 10.1109/TNANO.2015.2504841
   Zand R, 2019, IEEE T CIRCUITS-I, V66, P4662, DOI 10.1109/TCSI.2019.2932379
   Zhou YX, 2015, APPL PHYS LETT, V106, DOI 10.1063/1.4922344
NR 35
TC 0
Z9 0
U1 4
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2024
VL 29
IS 1
AR 10
DI 10.1145/3616870
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IS7X9
UT WOS:001168397800010
OA hybrid
DA 2024-08-05
ER

PT J
AU Xiao, J
   Ge, YY
   Wang, R
   Lou, JG
AF Xiao, Jie
   Ge, Yingying
   Wang, Ru
   Lou, Jungang
TI ICP-RL: Identifying Critical Paths for Fault Diagnosis Using
   Reinforcement Learning
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Upper confidence bound applied to tree (UCT); parallel training;
   critical path; reinforcement learning; circuit reliability
ID TRUE CRITICAL PATHS; IDENTIFICATION
AB Identifying the critical paths is crucial to reducing the complexity of performance analysis and reliability calculation for logic circuits. In this article, we propose a method for identifying the critical path in a combination circuit using a reinforcement learning framework to enhance its applicability and compatibility. Initially, we configured the learning environment of the model based on circuit structure information to provide valuable information for decision-making on time. Subsequently, the upper confidence bound applied to trees (UCT) algorithm is employed to construct the behavior decision strategy of the model, which avoids invalid traversal and reduces computing costs. Then, a goal-oriented reward and punishment function is constructed based on the distance from the circuit primary outputs. Finally, based on the parallel computing strategy, we construct an adaptive training method to improve the model's prediction accuracy by using finite sampling, which speeds up the convergence speed and enhances the quality of the model. Experimental results on benchmark circuits show that, with the functional timing analysis method as the reference, the average accuracy of the proposed method is as high as 99.39% and the single average calculation speed is 18.07 times faster than that of the reference method. Compared with the Monte Carlo model, the proposed method has a higher critical path hit rate, and the average calculation speed is 928.75 times faster.
C1 [Xiao, Jie; Ge, Yingying; Wang, Ru] Zhejiang Univ Technol, 288 Liuhe St, Hangzhou 310000, Zhejiang, Peoples R China.
   [Lou, Jungang] Huzhou Univ, 759 East Erhuan Rd, Huzhou 313000, Zhejiang, Peoples R China.
C3 Zhejiang University of Technology; Huzhou University
RP Lou, JG (corresponding author), Huzhou Univ, 759 East Erhuan Rd, Huzhou 313000, Zhejiang, Peoples R China.
EM xiaojiexqj@foxmail.com; gyy872629742@gmail.com; wanglu688@gmail.com;
   loujungang0210@hotmail.com
OI Lou, Jungang/0000-0002-5325-0404
FU Natural Science Foundation of Zhejiang Province [LZ22F020011,
   LR20F020002]; National Natural Science Foundation of China [61972354];
   Science and Technology Project of Huzhou [2021C23003]
FX Financial support for this study is provided by the Natural Science
   Foundation of Zhejiang Province (grant nos. LZ22F020011 and
   LR20F020002), the National Natural Science Foundation of China (grant
   no. 61972354), and the Science and Technology Project of Huzhou (No.
   2021C23003).
CR Abolmaali S, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3177866
   Agni Sachin K. Bhat, 2022, 2022 IEEE INT C SIGN, V1, P543
   Bertsekas D.P., 2019, Reinforcement learning and optimal control, V2 edition
   Cai S, 2022, J ELECTRON TEST, V38, P165, DOI 10.1007/s10836-022-05996-y
   Chung YT, 2012, DES AUT CON, P1055
   Guo GN, 2021, DES AUT CON, P721, DOI 10.1109/DAC18074.2021.9586316
   Javvaji Pavan Kumar, 2017, 2017 IEEE INT S CIRC, P1
   Jiang BX, 2022, IEEE T NEUR NET LEAR, V33, P6007, DOI 10.1109/TNNLS.2021.3069830
   Jiirilnagi L, 2019, IEEE INT ON LINE, P299, DOI [10.1109/IOLTS.2019.8854442, 10.1109/iolts.2019.8854442]
   Karwowski J, 2019, EUR J OPER RES, V277, P255, DOI 10.1016/j.ejor.2019.02.017
   KIRKPATRICK TI, 1966, IBM J RES DEV, V10, P135, DOI 10.1147/rd.102.0135
   Liu YC, 2016, THEOR COMPUT SCI, V644, P92, DOI 10.1016/j.tcs.2016.06.034
   Lou JA, 2023, IEEE T NEUR NET LEAR, V34, P1732, DOI 10.1109/TNNLS.2020.3027822
   Lou JG, 2018, J NETW COMPUT APPL, V103, P171, DOI 10.1016/j.jnca.2017.11.013
   Obert J, 2021, 2021 IEEE INTL CONF ON DEPENDABLE, AUTONOMIC AND SECURE COMPUTING, INTL CONF ON PERVASIVE INTELLIGENCE AND COMPUTING, INTL CONF ON CLOUD AND BIG DATA COMPUTING, INTL CONF ON CYBER SCIENCE AND TECHNOLOGY CONGRESS DASC/PICOM/CBDCOM/CYBERSCITECH 2021, P105, DOI 10.1109/DASC-PICom-CBDCom-CyberSciTech52372.2021.00030
   Pan ZX, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415710
   Ramprasath S, 2014, IEEE T COMPUT AID D, V33, P717, DOI 10.1109/TCAD.2013.2296436
   Rohanipoor MR, 2020, IEEE T COMPUT AID D, V39, P1059, DOI 10.1109/TCAD.2019.2907922
   Silver D, 2014, PR MACH LEARN RES, V32
   Singhee Amith, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P190, DOI 10.1109/ICCAD.2008.4681573
   Stanley-Marbell P, 2020, ACM COMPUT SURV, V53, DOI 10.1145/3394898
   Tsai S, 2009, DES AUT CON, P25
   Ubar R, 2018, MICROELECTRON RELIAB, V81, P252, DOI 10.1016/j.microrel.2017.11.027
   Ubar Raimund, 2018, 2018 7 MED C EMB COM, P1
   Wang SJ, 2014, IEEE INT SYMP CIRC S, P2555, DOI 10.1109/ISCAS.2014.6865694
   Xiao J, 2023, IEEE T RELIAB, V72, P1078, DOI 10.1109/TR.2022.3197787
   Xiao J, 2022, IEEE T COMPUT, V71, P1063, DOI 10.1109/TC.2021.3071253
   Xiao J, 2019, IEEE T RELIAB, V68, P938, DOI 10.1109/TR.2019.2897455
   Zhang ZD, 2022, DES AUT TEST EUROPE, P945, DOI 10.23919/DATE54114.2022.9774642
   Zhang ZD, 2020, IEEE T CIRCUITS-II, V67, P3342, DOI 10.1109/TCSII.2020.2993273
   Zou LX, 2020, PROCEEDINGS OF THE 13TH INTERNATIONAL CONFERENCE ON WEB SEARCH AND DATA MINING (WSDM '20), P816, DOI 10.1145/3336191.3371801
NR 31
TC 0
Z9 0
U1 4
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2024
VL 29
IS 1
AR 11
DI 10.1145/3610294
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IS7X9
UT WOS:001168397800011
DA 2024-08-05
ER

PT J
AU Kaur, J
   Das, S
AF Kaur, Jaspinder
   Das, Shirshendu
TI RSPP: Restricted Static Pseudo-Partitioning for Mitigation of Cross-Core
   Covert Channel Attacks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Cache timing channel attacks; secure cache architecture; cache
   partitioning; cross-core cache attacks
ID HIGH-PERFORMANCE; SIDE CHANNELS; CACHE; TIME
AB Cache timing channel attacks exploit the inherent properties of cache memories: hit and miss time along with the shared nature of the cache to leak secret information. The side channel and covert channel are the twowellknown cache timing channel attacks. In this article, we propose Restricted Static Pseudo-Partitioning (RSPP), an effective partition-based mitigation mechanism that restricts the cache access of only the adversaries involved in the attack. It has an insignificant impact of only 1% in performance, as the benign processes have access to the full cache and restrictions are limited only to the suspicious processes and cache sets. It can be implemented with a maximum storage overhead of 1.45% of the total Last-Level Cache (LLC) size. This article presents three variations of the proposed attack mitigation mechanism: RSPP, simplified-RSPP (S-RSPP) and corewise-RSPP (C-RSPP) with different hardware overheads. A full system simulator is used for evaluating the performance impact of RSPP. A detailed experimental analysis with different LLC and attack parameters is also discussed. RSPP is also compared with the existing defense mechanisms effective against cross-core covert channel attacks.
C1 [Kaur, Jaspinder] Indian Inst Technol Ropar, Ropar 140001, Punjab, India.
   [Das, Shirshendu] Indian Inst Technol Hyderabad, IITH Rd,Near NH-65, Kandi 502285, Telangana, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Ropar; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Hyderabad
RP Kaur, J (corresponding author), Indian Inst Technol Ropar, Ropar 140001, Punjab, India.
EM 2017csz0002@iitrpr.ac.in; shirshendu@cse.iith.ac.in
OI KAUR, JASPINDER/0000-0002-3095-7175
CR Agarwal A, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1691, DOI 10.23919/DATE51398.2021.9474013
   Al Faruque MA, 2016, ACM IEEE INT CONF CY, DOI 10.1109/ICCPS.2016.7479068
   Allaf Z., 2019, INT S INNOVATIONS IN, P1
   Allaf Z, 2018, UKSIM INT CONF COMP, P49, DOI 10.1109/UKSim.2018.00021
   [Anonymous], 2011, BENCHMARKING MODERN
   Bazm MM, 2018, 2018 THIRD INTERNATIONAL CONFERENCE ON FOG AND MOBILE EDGE COMPUTING (FMEC), P7, DOI 10.1109/FMEC.2018.8364038
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Briongos S, 2018, PROCEEDINGS OF THE EIGHTH ACM CONFERENCE ON DATA AND APPLICATION SECURITY AND PRIVACY (CODASPY'18), P224, DOI 10.1145/3176258.3176320
   Chen YL, 2022, PROC ACM INTERACT MO, V6, DOI 10.1145/3550292
   Chiappetta M, 2016, APPL SOFT COMPUT, V49, P1162, DOI 10.1016/j.asoc.2016.09.014
   Demme J., 2013, P INT S COMP ARCH IS, P559, DOI [DOI 10.1145/2485922.2485970, 10.1145/2485922]
   Dessouky G, 2020, PROCEEDINGS OF THE 29TH USENIX SECURITY SYMPOSIUM, P451
   Domnitser L, 2012, ACM T ARCHIT CODE OP, V8, DOI 10.1145/2086696.2086714
   Dutta KK, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P695, DOI 10.23919/DATE51398.2021.9474096
   Fang HY, 2019, INT J PARALLEL PROG, V47, P571, DOI 10.1007/s10766-018-0609-3
   Fang HY, 2019, INT CONF ACOUST SPEE, P2522, DOI 10.1109/ICASSP.2019.8683839
   Fang HY, 2018, PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P187
   Gruss Daniel, 2016, Detection of Intrusions and Malware, and Vulnerability Assessment. 13th International Conference, DIMVA 2016. Proceedings: LNCS 9721, P279, DOI 10.1007/978-3-319-40667-1_14
   Huang HL, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218648
   Jain A, 2016, CONF PROC INT SYMP C, P78, DOI 10.1109/ISCA.2016.17
   Jaleel A, 2010, CONF PROC INT SYMP C, P60, DOI 10.1145/1815961.1815971
   Kaur J, 2023, J SYST ARCHITECT, V135, DOI 10.1016/j.sysarc.2022.102805
   Kaur Jaspinder, 2021, Journal of Hardware and Systems Security, V2021, P1
   Khan S, 2020, Arxiv, DOI arXiv:2003.03850
   Kocher P, 2019, P IEEE S SECUR PRIV, P1, DOI 10.1109/SP.2019.00002
   Kulah Y, 2019, INT J INF SECUR, V18, P393, DOI 10.1007/s10207-018-0411-7
   Lipp M, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P973
   Liu F, 2016, INT S HIGH PERF COMP, P406, DOI 10.1109/HPCA.2016.7446082
   Liu FF, 2015, P IEEE S SECUR PRIV, P605, DOI 10.1109/SP.2015.43
   Martinasek Z, 2015, 2015 38TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP), P637, DOI 10.1109/TSP.2015.7296341
   Masti RJ, 2015, PROCEEDINGS OF THE 24TH USENIX SECURITY SYMPOSIUM, P865
   Maurice Clementine, 2015, Research in Attacks, Intrusions and Defenses. 18th International Symposium, RAID 2015. Proceedings: LNCS 9404, P48, DOI 10.1007/978-3-319-26362-5_3
   Mushtaq M, 2019, IEEE CONF COMM NETW, P64
   Mushtaq M, 2018, PROCEEDINGS OF THE 7TH INTERNATIONAL WORKSHOP ON HARDWARE AND ARCHITECTURAL SUPPORT FOR SECURITY AND PRIVACY (HASP '18), DOI 10.1145/3214292.3214293
   Ojha D, 2021, CONF PROC INT SYMP C, P375, DOI 10.1109/ISCA52012.2021.00037
   Osvik DA, 2006, LECT NOTES COMPUT SC, V3860, P1
   Payer Mathias, 2016, Engineering Secure Software and Systems. 8th International Symposium, ESSoS 2016. Proceedings: LNCS 9639, P138, DOI 10.1007/978-3-319-30806-7_9
   Qureshi MK, 2006, INT SYMP MICROARCH, P423
   Qureshi MK, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P360, DOI 10.1145/3307650.3322246
   Qureshi MK, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P775, DOI [10.1109/MICR0.2018.00068, 10.1109/MICRO.2018.00068]
   Rahimi P, 2022, IEEE I C ELECT CIRC, DOI 10.1109/ICECS202256217.2022.9970854
   Raj A, 2017, J CLOUD COMPUT-ADV S, V6, DOI 10.1186/s13677-017-0101-4
   Saileshwar G, 2021, 2021 INTERNATIONAL SYMPOSIUM ON SECURE AND PRIVATE EXECUTION ENVIRONMENT DESIGN (SEED 2021), P37, DOI 10.1109/SEED51797.2021.00015
   Saileshwar G, 2021, PROCEEDINGS OF THE 30TH USENIX SECURITY SYMPOSIUM, P1379
   Tan QH, 2020, 27TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2020), DOI 10.14722/ndss.2020.24086
   Wang K, 2020, DES AUT TEST EUROPE, P1408, DOI 10.23919/DATE48585.2020.9116509
   Wang Y, 2016, DES AUT CON, DOI 10.1145/2897937.2898086
   Wang ZH, 2006, ANN COMPUT SECURITY, P473, DOI 10.1109/ACSAC.2006.20
   Wang ZH, 2007, CONF PROC INT SYMP C, P494, DOI 10.1145/1273440.1250723
   Wang ZH, 2008, INT SYMP MICROARCH, P83, DOI 10.1109/MICRO.2008.4771781
   Werner M, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P675
   Xie YJ, 2009, CONF PROC INT SYMP C, P174, DOI 10.1145/1555815.1555778
   Yan MJ, 2016, INT SYMP MICROARCH
   Yarom Y., 2014, IACR CRYPTOL
   Zhang TW, 2016, LECT NOTES COMPUT SC, V9854, P118, DOI 10.1007/978-3-319-45719-2_6
NR 55
TC 1
Z9 1
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2024
VL 29
IS 2
DI 10.1145/3637222
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ML0T2
UT WOS:001193665600004
DA 2024-08-05
ER

PT J
AU Niu, LW
   Rawat, DB
   Musselwhite, J
   Gu, ZH
   Deng, QX
AF Niu, Linwei
   Rawat, Danda B.
   Musselwhite, Jonathan
   Gu, Zonghua
   Deng, Qingxu
TI Energy-Constrained Scheduling forWeakly Hard Real-Time Systems Using
   Standby-Sparing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Energy constraint; standby-sparing; quality of service; fault tolerance;
   real-time scheduling
ID FAULT-TOLERANCE; RELIABILITY; MANAGEMENT; MINIMIZATION; PERMANENT;
   STREAMS; (M
AB For real-time embedded systems, QoS (Quality of Service), fault tolerance, and energy budget constraint are among the primary design concerns. In this research, we investigate the problem of energy constrained standby-sparing for both periodic and aperiodic tasks in a weakly hard real-time environment. The standby-sparing systems adopt a primary processor and a spare processor to provide fault tolerance for both permanent and transient faults. For such kind of systems, we firstly propose several novel standby-sparing schemes for the periodic tasks which can ensure the system feasibility under tighter energy budget constraint than the traditional ones. Then based on them integrated approachs for both periodic and aperiodic tasks are proposed to minimize the aperiodic response time whilst achieving better energy and QoS performance under the given energy budget constraint. The evaluation results demonstrated that the proposed techniques significantly outperformed the existing state-of-the-art approaches in terms of feasibility and system performance while ensuring QoS and fault tolerance under the given energy budget constraint.
C1 [Niu, Linwei; Rawat, Danda B.] Howard Univ, Dept Elect Engn & Comp Sci, Washington, DC 20059 USA.
   [Musselwhite, Jonathan] Howard Univ, 2400 Sixth St NW, Washington, DC 20059 USA.
   [Gu, Zonghua] Umea Univ, Dept Appl Phys & Elect, S-90187 Umea, Sweden.
   [Deng, Qingxu] Northeastern Univ, Sch Comp Sci & Engn, Shenyang 110819, Liaoning, Peoples R China.
C3 Howard University; Howard University; Umea University; Northeastern
   University - China
RP Niu, LW (corresponding author), Howard Univ, Dept Elect Engn & Comp Sci, Washington, DC 20059 USA.
EM linwei.niu@howard.edu; Danda.Rawat@howard.edu;
   jonathan.musselwhite@bison.howard.edu; zonghua.gu@umu.se;
   dengqx@mail.neu
RI Gu, Zonghua/IWD-6576-2023; Rawat, Danda B./B-2973-2012
OI Gu, Zonghua/0000-0003-4228-2774; Rawat, Danda B./0000-0003-3638-3464;
   Deng, Qingxu/0000-0002-5185-6306; Niu, Linwei/0000-0002-6543-6660
FU U.S. NSF [HRD 2135345, ECCS 2302651, CNS/SaTC 2039583, HRD 1828811, CMMI
   2240407]; Kempe Foundation of Sweden; National Natural Science
   Foundation of China [62072085]; DoD Center of Excellence in AI and
   Machine Learning (CoE-AIML) at Howard University [W911NF-20-2-0277];
   U.S. Army Research Laboratory
FX This work is partly supported by the U.S. NSF under grants HRD 2135345,
   ECCS 2302651, CNS/SaTC 2039583, HRD 1828811, CMMI 2240407, the Kempe
   Foundation of Sweden, the National Natural Science Foundation of China
   (No. 62072085), and by the DoD Center of Excellence in AI and Machine
   Learning (CoE-AIML) at Howard University under Contract Number
   W911NF-20-2-0277 with the U.S. Army Research Laboratory.
CR AlEnawy TA, 2005, REAL TIM SYST SYMP P, P376
   Ansari M, 2020, IEEE T COMPUT AID D, V39, P779, DOI 10.1109/TCAD.2019.2901244
   Begam R, 2016, J SYST ARCHITECT, V69, P1, DOI 10.1016/j.sysarc.2016.07.005
   Buttazzo GC, 1999, IEEE T SOFTWARE ENG, V25, P22, DOI 10.1109/32.748916
   CHETTO H, 1989, IEEE T SOFTWARE ENG, V15, P1261, DOI 10.1109/TSE.1989.559777
   Das A, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2544375.2544392
   Duan LT, 2013, J SYST ARCHITECT, V59, P1375, DOI 10.1016/j.sysarc.2013.08.011
   Ejlali A, 2012, IEEE T COMPUT AID D, V31, P329, DOI 10.1109/TCAD.2011.2173488
   Gettings O, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P237, DOI 10.1145/2834848.2834850
   Guo YF, 2017, J SYST ARCHITECT, V78, P68, DOI 10.1016/j.sysarc.2017.06.008
   Guo YF, 2015, J SYST ARCHITECT, V61, P127, DOI 10.1016/j.sysarc.2014.12.001
   HAMDAOUI M, 1995, IEEE T COMPUT, V44, P1443, DOI 10.1109/12.477249
   Haque MA, 2015, SUSTAIN COMPUT-INFOR, V6, P81, DOI 10.1016/j.suscom.2014.05.001
   Haque MA, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P190, DOI 10.1109/ICCD.2011.6081396
   Koren G, 1995, IEEE REAL TIME, P110, DOI 10.1109/REAL.1995.495201
   Li J, 2006, IEEE T IND INFORM, V2, P112, DOI 10.1109/TII.2006.875511
   Li Z, 2015, J SYST ARCHITECT, V61, P71, DOI 10.1016/j.sysarc.2014.12.002
   Mireshghallah F, 2019, IEEE T COMPUT, V68, P1539, DOI 10.1109/TC.2019.2912164
   Niu LW, 2006, IEEE T VLSI SYST, V14, P717, DOI 10.1109/TVLSI.2006.878337
   Niu LW, 2015, INT J EMBED SYST, V7, P11, DOI 10.1504/IJES.2015.066138
   Niu LW, 2011, REAL-TIME SYST, V47, P75, DOI 10.1007/s11241-011-9118-9
   Niu Linwei, 2020, P 2020 DESIGN AUTOMA
   Niu Linwei, 2004, P 2004 INT C COMPILE
   Pradhan D.K., 1986, Fault-tolerant Computing: Theory and Techniques, V2
   Quan G, 2000, REAL TIM SYST SYMP P, P79, DOI 10.1109/REAL.2000.895998
   Ramanathan P, 1999, IEEE T PARALL DISTR, V10, P549, DOI 10.1109/71.774906
   Roy A, 2021, SUSTAIN COMPUT-INFOR, V29, DOI 10.1016/j.suscom.2020.100474
   Roy A, 2017, DES AUT CON, DOI 10.1145/3061639.3062238
   Safari S., 2020, IEEE T COMPUT AID D, P1
   Safari S, 2019, IEEE T PARALL DISTR, V30, P2338, DOI 10.1109/TPDS.2019.2907846
   Shin D, 2006, IEEE T COMPUT AID D, V25, P438, DOI 10.1109/TCAD.2005.853706
   Srinivasan Jayanth, 2004, RC23048 Computer Science, V29, P312
   Sun YC, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126497
   Taherin A, 2018, IEEE T SUST COMPUT, V3, P195, DOI 10.1109/TSUSC.2018.2801123
   von der Brüggen G, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P303, DOI [10.1109/RTSS.2016.31, 10.1109/RTSS.2016.037]
   West R, 2004, IEEE T COMPUT, V53, P744, DOI 10.1109/TC.2004.10
   Yi-Wen Z, 2019, COMPUT STAND INTER, V61, P129, DOI 10.1016/j.csi.2018.06.004
   Zhang Y, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P209
   Zhang YW, 2017, MICROPROCESS MICROSY, V52, P312, DOI 10.1016/j.micpro.2017.06.020
   Zhao BX, 2012, IEEE REAL TIME, P285, DOI 10.1109/RTAS.2012.30
   Zhao BX, 2010, IEEE T IND INFORM, V6, P316, DOI 10.1109/TII.2010.2051970
   Zhou JL, 2019, IEEE T COMPUT, V68, P1785, DOI 10.1109/TC.2019.2935042
   Zhu D, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P35, DOI 10.1109/ICCAD.2004.1382539
   Zhu D, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1880050.1880062
NR 44
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2024
VL 29
IS 2
DI 10.1145/3631587
PG 35
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ML0T2
UT WOS:001193665600006
DA 2024-08-05
ER

PT J
AU Weerasena, H
   Mishra, P
AF Weerasena, Hansika
   Mishra, Prabhat
TI Security of Electrical, Optical, andWireless On-chip Interconnects: A
   Survey
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Network-on-chip security; communication security
ID AWARE; PERFORMANCE; TOPOLOGIES; DESIGN; ATTACK
AB The advancement of manufacturing technologies has enabled the integration of more intellectual property (IP) cores on the same system-on-chip (SoC). Scalable and high throughput on-chip communication architecture has become a vital component in today's SoCs. Diverse technologies such as electrical, wireless, optical, and hybrid are available for on-chip communication with different architectures supporting them. On-chip communication sub-system is shared across all the IPs and continuously used throughout the lifetime of the SoC. Therefore, the security of the on-chip communication is crucial, because exploiting any vulnerability would be a goldmine for an attacker. In this survey, we provide a comprehensive review of threat models, attacks, and countermeasures over diverse on-chip communication technologies as well as sophisticated architectures.
C1 [Weerasena, Hansika; Mishra, Prabhat] Univ Florida, 1889 Museum Rd, Gainesville, FL 32611 USA.
C3 State University System of Florida; University of Florida
RP Weerasena, H (corresponding author), Univ Florida, 1889 Museum Rd, Gainesville, FL 32611 USA.
EM hansikam.lokukat@ufl.edu; prabhat@ufl.edu
OI Mishra, Prabhat/0000-0003-3653-6221; Weerasena,
   Hansika/0000-0001-7107-8137
FU National Science Foundation (NSF) [SaTC-1936040]
FX This work was partially supported by the National Science Foundation
   (NSF) grant SaTC-1936040.
CR Ahmed MM, 2021, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS51556.2021.9401297
   Ahmed MM, 2021, SUSTAIN COMPUT-INFOR, V29, DOI 10.1016/j.suscom.2020.100470
   Ampere, 2022, Ampere Altra Max 64-Bit Multi-Core Processor
   Ancajas DM, 2014, DES AUT CON, DOI 10.1145/2593069.2593144
   Anders MA, 2014, 2014 EIGHTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), pI, DOI 10.1109/NOCS.2014.7008753
   [Anonymous], 1999, CoreConnect bus architecture
   ARM, 1999, Technical report
   Arteris, 2009, FlexNoC Resilience Package
   Arteris, 2016, Ncore Cache Coherent Interconnect IP
   Asadi B, 2017, PHOTONIC NETW COMMUN, V34, P52, DOI 10.1007/s11107-016-0656-x
   Aumasson J., 2012, LNCS, V7668, P489, DOI DOI 10.1007/978-3-642-34931-7
   Bahn JH, 2007, INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY, PROCEEDINGS, P1033
   Barrios CA, 2003, J LIGHTWAVE TECHNOL, V21, P1089, DOI 10.1109/JLT.2003.810090
   Bashir J, 2020, INT SYMP NETW CHIP, DOI 10.1109/nocs50636.2020.9241713
   Bashir J, 2019, ACM COMPUT SURV, V51, DOI 10.1145/3267934
   Bjerregaard T, 2006, ACM COMPUT SURV, V38, P1, DOI 10.1145/1132952.1132953
   Bogaerts W, 2012, LASER PHOTONICS REV, V6, P47, DOI 10.1002/lpor.201100017
   Bogdanov A, 2013, IEEE T COMPUT, V62, P2041, DOI 10.1109/TC.2012.196
   Boraten T, 2018, J PARALLEL DISTR COM, V111, P24, DOI 10.1016/j.jpdc.2017.06.014
   Boraten T, 2016, DES AUT TEST EUROPE, P1136
   Boraten TH, 2018, INT SYMP NETW CHIP
   Charles S, 2022, IEEE T VLSI SYST, V30, P952, DOI 10.1109/TVLSI.2022.3167606
   Charles S, 2020, IEEE T COMPUT AID D, V39, P4510, DOI 10.1109/TCAD.2020.2972524
   Charles S, 2021, ACM COMPUT SURV, V54, DOI 10.1145/3450964
   Charles S, 2020, IEEE COMP SOC ANN, P160, DOI 10.1109/ISVLSI49217.2020.00038
   Charles S, 2020, IEEE COMP SOC ANN, P168, DOI 10.1109/ISVLSI49217.2020.00039
   Charles S, 2020, DES AUT TEST EUROPE, P334, DOI 10.23919/DATE48585.2020.9116572
   Charles S, 2019, DES AUT TEST EUROPE, P1160, DOI [10.23919/DATE.2019.8715009, 10.23919/date.2019.8715009]
   Chen KC, 2019, PROCEEDINGS OF THE 13TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS'19), DOI 10.1145/3313231.3352376
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Chittamuru SVR, 2021, IEEE T COMPUT AID D, V40, P850, DOI 10.1109/TCAD.2020.3014184
   Chittamuru Sai Vineel Reddy, 2018, 55 ANN DESIGN AUTOMA, P1
   Crowley Paul, 2006, Cryptology ePrint Archive
   Dabin Fang, 2013, 2013 IEEE Eighth International Conference on Networking, Architecture and Storage (NAS), P178, DOI 10.1109/NAS.2013.29
   Daemen J., 1999, AES proposal: Rijndael
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Daoud L, 2018, MIDWEST SYMP CIRCUIT, P775, DOI 10.1109/MWSCAS.2018.8623972
   Desmedt Y, 1998, LECT NOTES COMPUT SC, V1514, P392
   Engels D, 2012, LECT NOTES COMPUT SC, V7055, P19, DOI 10.1007/978-3-642-25286-0_2
   Fiorin L, 2008, P 6 IEEE ACM IFIP IN, P197
   Ganguly A., 2012, P GREAT LAKES S VLSI, P259
   Ganguly A., 2011, Proc. Fifth ACM/IEEE Int. Symp, P169
   Ganguly A, 2011, IEEE T COMPUT, V60, P1485, DOI 10.1109/TC.2010.176
   Guo PX, 2020, IEEE COMMUN MAG, V58, P48, DOI 10.1109/MCOM.001.2000029
   Hamedani PK, 2014, 2014 EIGHTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), P80, DOI 10.1109/NOCS.2014.7008765
   Henning JL, 2000, COMPUTER, V33, P28, DOI 10.1109/2.869367
   Hussain Mubashir, 2017, INT C CRYPTOGRAPHY S, P85
   Intel, 2022, Intel<(R)> Xeon<(R)> Processor Scalable Family Technical Overview
   Intel, 2022, Intel 2022 Product Security Report
   Intel, 2016, Using TinyCrypt Library, Intel Developer Zone
   Kim J, 2007, INT SYMP MICROARCH, P172, DOI 10.1109/MICRO.2007.29
   Kirman N, 2006, INT SYMP MICROARCH, P492
   Kumar JYVM, 2018, IEEE COMP SOC ANN, P738, DOI 10.1109/ISVLSI.2018.00139
   Kwon H, 2018, ACM SIGPLAN NOTICES, V53, P461, DOI [10.1145/3296957.3173176, 10.1145/3173162.3173176]
   Lahiri K, 2001, VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, P29, DOI 10.1109/ICVD.2001.902636
   Lebiednik B, 2018, INT SYMP NETW CHIP
   Lebiednik B, 2018, PROCEEDINGS OF THE 3RD INTERNATIONAL WORKSHOP ON ADVANCED INTERCONNECT SOLUTIONS AND TECHNOLOGIES FOR EMERGING COMPUTING SYSTEMS (AISTECS), DOI 10.1145/3186608.3186610
   Lee SC, 2020, ELECTRONICS-SWITZ, V9, DOI 10.3390/electronics9030392
   Lee SB, 2009, FIFTEENTH ACM INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING (MOBICOM 2009), P217
   Li Hui, 2016, IEEE Trans. Emerg. Topics Comput., V6, P343
   Liu CL, 2011, IEEE C ELEC DEVICES
   Mak T, 2011, IEEE T IND ELECTRON, V58, P3701, DOI 10.1109/TIE.2010.2081953
   Manju R, 2020, INT SYMP NETW CHIP, DOI 10.1109/nocs50636.2020.9241711
   Meraj Ahmed M., 2020, ASIAN HARDWARE ORIEN, P1
   mitre, 2021, CWE-CWE-1331: Improper Isolation of Shared Resources in Network On Chip (NoC)
   Moghimi D, 2023, PROCEEDINGS OF THE 32ND USENIX SECURITY SYMPOSIUM, P7179
   Ogras UY, 2006, IEEE T VLSI SYST, V14, P693, DOI 10.1109/TVLSI.2006.878263
   Pavlidis VF, 2007, IEEE T VLSI SYST, V15, P1081, DOI 10.1109/TVLSI.2007.893649
   Pereniguez-Garcia F., 2017, P 2 INT WORKSHOP ADV, P27
   Rajesh J. S., 2015, 9 INT S NETWORKS ON, P1
   Ramini L, 2013, DES AUT TEST EUROPE, P1589
   Raparti VY, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317851
   Reinbrecht C, 2016, IEEE COMP SOC ANN, P601, DOI 10.1109/ISVLSI.2016.25
   Rivest R., 1998, CRYPTO BYTES, V4, P12
   Rivest R. L., 1992, The md5 message-digest algorithm
   Rivest RL, 1997, LECT NOTES COMPUT SC, V1267, P210
   Rout Sidhartha Sankar, 2020, IEEE INT SYMP CIRC S, P1, DOI DOI 10.1109/iscas45731.2020.9180581
   Sarihi A, 2021, INT SYMP NETW CHIP, P29, DOI 10.1145/3479876.3481592
   Sarihi A, 2021, IEEE ACCESS, V9, P107625, DOI 10.1109/ACCESS.2021.3100540
   Sepúlveda J, 2017, PROCEDIA COMPUT SCI, V108, P1103, DOI 10.1016/j.procs.2017.05.139
   Sepúlveda J, 2016, IEEE LAT AMER SYMP, P91, DOI 10.1109/LASCAS.2016.7451017
   Sepúlveda MJ, 2015, IEEE EMBED SYST LETT, V7, P7, DOI 10.1109/LES.2014.2384744
   Shacham A, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P53
   Sinha M, 2021, IEEE J EM SEL TOP C, V11, P278, DOI 10.1109/JETCAS.2021.3083289
   Statista, 2016, Number of IoT devices 2015-2025
   Sudusinghe C, 2021, INT SYMP NETW CHIP, P35, DOI 10.1145/3479876.3481589
   Sun C, 2015, NATURE, V528, P534, DOI 10.1038/nature16454
   Vashist A, 2019, IEEE COMP SOC ANN, P321, DOI 10.1109/ISVLSI.2019.00065
   Vashist A, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358212
   Wang CF, 2011, EUROMICRO WORKSHOP P, P409, DOI 10.1109/PDP.2011.37
   Wang S, 2014, J ENG-JOE, DOI 10.1049/joe.2013.0209
   Weerasena H, 2021, 2021 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P170, DOI 10.1109/HOST49136.2021.9702282
   Werner S, 2018, ACM COMPUT SURV, V50, DOI 10.1145/3131346
   Werner S, 2015, PROCEEDINGS 2015 IEEE 23RD ANNUAL SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS - HOTI 2015, P52, DOI 10.1109/HOTI.2015.18
   Wiesbeck W, 2009, P IEEE, V97, P372, DOI 10.1109/JPROC.2008.2008838
   Yao Wang, 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P142, DOI 10.1109/NOCS.2012.24
   zhao D., 2011, Networks-on-Chip (NOCS), 2011 Fifth ACM/IEEE International Symposium on, P177
   Zhao D, 2008, IEEE T COMPUT, V57, P1230, DOI 10.1109/TC.2008.86
   Zhou J, 2021, ACM J EMERG TECH COM, V17, DOI 10.1145/3433676
   Zhou J, 2020, IEEE COMP SOC ANN, P554, DOI 10.1109/ISVLSI49217.2020.00009
NR 100
TC 0
Z9 0
U1 3
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2024
VL 29
IS 2
DI 10.1145/3631117
PG 41
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ML0T2
UT WOS:001193665600017
OA Green Submitted
DA 2024-08-05
ER

PT J
AU Wu, D
   Chen, P
   Bandara, TK
   Li, ZY
   Mitra, T
AF Wu, Dan
   Chen, Peng
   Bandara, Thilini Kaushalya
   Li, Zhaoying
   Mitra, Tulika
TI FLIP: Data-centric Edge CGRA Accelerator
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Coarse-grained Reconfigurable Array; Graph Processing; Accelerator
AB Coarse-Grained Reconfigurable Arrays (CGRA) are promising edge accelerators due to the outstanding balance in flexibility, performance, and energy efficiency. Classic CGRAs statically map compute operations onto the processing elements (PE) and route the data dependencies among the operations through the Network-on-Chip. However, CGRAs are designed for fine-grained static instruction-level parallelism and struggle to accelerate applications with dynamic and irregular data-level parallelism, such as graph processing. To address this limitation, we present Flip, a novel accelerator that enhances traditional CGRA architectures to boost the performance of graph applications. Flip retains the classic CGRA execution model while introducing a special data-centric mode for efficient graph processing. Specifically, it leverages the inherent data parallelism of graph algorithms by mapping graph vertices onto PEs rather than the operations and supporting dynamic routing of temporary data according to the runtime evolution of the graph frontier. Experimental results demonstrate that Flip achieves up to 36x speedup with merely 19% more area compared to classic CGRAs. Compared to state-of-the-art large-scale graph processors, Flip has similar energy efficiency and 2.2x better area efficiency at a much-reduced power/area budget.
C1 [Wu, Dan; Bandara, Thilini Kaushalya; Li, Zhaoying; Mitra, Tulika] Natl Univ Singapore, Singapore, Singapore.
   [Chen, Peng] Chongqing Univ Posts & Telecommun, Chongqing, Peoples R China.
C3 National University of Singapore; Chongqing University of Posts &
   Telecommunications
RP Wu, D (corresponding author), Natl Univ Singapore, Singapore, Singapore.
EM danwu20@comp.nus.edu.sg; chenpeng@cqupt.edu.cn; thilini@cqupt.edu.cn;
   zhaoying@cqupt.edu.cn; tulika@comp.nus.edu.sg
RI Mitra, Tulika/J-4464-2017
OI Mitra, Tulika/0000-0003-4136-4188; Wu, Dan/0009-0003-5260-0980
FU National Research Foundation, Singapore under its Competitive Research
   Programme Award [NRF-CRP23-2019-0003]
FX We would like to thank the anonymous reviewers for their valuable
   feedback. This research is partially supported by the National Research
   Foundation, Singapore under its Competitive Research Programme Award
   NRF-CRP23-2019-0003.
CR Ahn J, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P105, DOI 10.1145/2749469.2750386
   Ayupov A, 2018, IEEE T COMPUT AID D, V37, P420, DOI 10.1109/TCAD.2017.2706562
   Bandara TK, 2022, ASPLOS '22: PROCEEDINGS OF THE 27TH ACM INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P918, DOI 10.1145/3503222.3507772
   Besta M, 2019, Arxiv, DOI arXiv:1903.06697
   Besta M, 2021, INT SYMP MICROARCH, P282, DOI 10.1145/3466752.3480133
   Bisson M, 2016, IEEE T PARALL DISTR, V27, P2091, DOI 10.1109/TPDS.2015.2475270
   Buluc A, 2017, Arxiv, DOI arXiv:1705.04590
   Cipar James, 2013, P 14 WORKSHOP HOT TO
   Dadu V, 2022, IEEE MICRO, V42, P87, DOI 10.1109/MM.2022.3160862
   Dadu V, 2021, CONF PROC INT SYMP C, P595, DOI 10.1109/ISCA52012.2021.00053
   Dai GH, 2019, IEEE T COMPUT AID D, V38, P640, DOI 10.1109/TCAD.2018.2821565
   Dally William James, 2004, Principles and practices of interconnection networks
   Everson LR, 2021, IEEE J SOLID-ST CIRC, V56, P2281, DOI 10.1109/JSSC.2020.3048726
   Gobieski G, 2022, INT SYMP MICROARCH, P546, DOI 10.1109/MICRO56248.2022.00046
   Gui CY, 2019, J COMPUT SCI TECH-CH, V34, P339, DOI 10.1007/s11390-019-1914-z
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Ham TJ, 2016, INT SYMP MICROARCH
   Hamzeh M, 2014, DES AUT CON
   Jerger Natalie Enright, 2017, Synthesis Lectures on Computer Architecture, V12, P1
   Kapre N, 2015, IEEE INT CONF ASAP, P9, DOI 10.1109/ASAP.2015.7245698
   Karunaratne M, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942148
   Karunaratne M, 2017, DES AUT CON, DOI 10.1145/3061639.3062262
   Lei GQ, 2016, IEEE T CIRCUITS-II, V63, P473, DOI 10.1109/TCSII.2015.2505998
   Leskovec J., 2014, SNAP Datasets: Stanford Large Network Dataset Collection
   Li FF, 2005, LECT NOTES COMPUT SC, V3633, P273
   Li ZY, 2022, INT S HIGH PERF COMP, P444, DOI 10.1109/HPCA53966.2022.00040
   Li ZY, 2022, IEEE T COMPUT AID D, V41, P306, DOI 10.1109/TCAD.2021.3058313
   Li Zhaoying, 2022, Springer Handbook of Computer Architecture
   Liu LB, 2020, ACM COMPUT SURV, V52, DOI 10.1145/3357375
   Liu SH, 2022, INT SYMP MICROARCH, P35, DOI [10.1109/ICEAA49419.2022.9899906, 10.1109/MICRO56248.2022.00018]
   Low Yucheng, 2014, arXiv
   Martin KJM, 2022, IEEE SYM PARA DISTR, P679, DOI 10.1109/IPDPSW55747.2022.00118
   McCune RR, 2015, ACM COMPUT SURV, V48, DOI 10.1145/2818185
   Mishra M, 2006, ACM SIGPLAN NOTICES, V41, P163, DOI 10.1145/1168918.1168878
   Nguyen QM, 2021, INT SYMP MICROARCH, P1064, DOI 10.1145/3466752.3480048
   Nowatzki T, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P416, DOI [10.1145/3079856.3080255, 10.1145/3140659.3080255]
   Ozdal MM, 2016, CONF PROC INT SYMP C, P166, DOI 10.1109/ISCA.2016.24
   Pawlowski J. Thomas, 2011, 2011 IEEE Hot Chips 23 Symposium (HCS), P1, DOI 10.1109/HOTCHIPS.2011.7477494
   Podobas A, 2020, IEEE ACCESS, V8, P146719, DOI 10.1109/ACCESS.2020.3012084
   Rahman S, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P908, DOI 10.1109/MICRO50266.2020.00078
   Rubin Steven M., 1977, The locus model of search and its use in image interpretation, P590
   Song LH, 2018, INT S HIGH PERF COMP, P531, DOI 10.1109/HPCA.2018.00052
   Stevens JR, 2021, DES AUT CON, P955, DOI 10.1109/DAC18074.2021.9586122
   Swanson S, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P291
   Tan C, 2022, PROCEEDINGS OF THE 36TH ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, ICS 2022, DOI 10.1145/3524059.3532359
   Tan C, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1388, DOI 10.23919/DATE51398.2021.9473955
   Tan C, 2021, IEEE INT CONF ASAP, P149, DOI 10.1109/ASAP52443.2021.00029
   Tan C, 2020, PR IEEE COMP DESIGN, P381, DOI 10.1109/ICCD50377.2020.00070
   Voitsechov D, 2014, CONF PROC INT SYMP C, P205, DOI 10.1109/ISCA.2014.6853234
   Waingold E, 1997, COMPUTER, V30, P86, DOI 10.1109/2.612254
   Wang B, 2019, IEEE ASIAN SOLID STA, P133, DOI [10.1109/A-SSCC47793.2019.9056954, 10.1109/a-sscc47793.2019.9056954]
   Weng J, 2020, ANN I S COM, P268, DOI 10.1109/ISCA45697.2020.00032
   Weng J, 2020, INT S HIGH PERF COMP, P703, DOI 10.1109/HPCA47549.2020.00063
   Wijerathne D, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1192, DOI 10.23919/DATE51398.2021.9473916
   Wijerathne D, 2022, PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, P127, DOI 10.1145/3489517.3530429
   Wijerathne D, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358177
   Wijerathne Dhananjaya, 2022, P 5THWORKSHOP OPEN S
   Wong HSP, 2012, P IEEE, V100, P1951, DOI 10.1109/JPROC.2012.2190369
   Yao PC, 2022, INT S HIGH PERF COMP, P199, DOI 10.1109/HPCA53966.2022.00023
   Yuan BF, 2022, IEEE T COMPUT AID D, V41, P2929, DOI 10.1109/TCAD.2021.3121346
   Zhang MX, 2018, INT S HIGH PERF COMP, P544, DOI 10.1109/HPCA.2018.00053
   Zhang Y, 2021, INT S HIGH PERF COMP, P371, DOI 10.1109/HPCA51647.2021.00039
   Zhou JH, 2017, IEEE ACM INT SYMP, P731, DOI 10.1109/CCGRID.2017.114
   Zhou SJ, 2018, 2018 ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, P69, DOI 10.1145/3203217.3203233
   Zhuo YW, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P712, DOI 10.1145/3352460.3358256
NR 65
TC 0
Z9 0
U1 6
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2024
VL 29
IS 1
AR 22
DI 10.1145/3631118
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IS7X9
UT WOS:001168397800022
DA 2024-08-05
ER

PT J
AU Rahman, MM
   Geist, J
   Xing, D
   Liu, Y
   Srivastava, A
   Meade, T
   Jin, Y
   Bhunia, S
AF Rahman, Md Moshiur
   Geist, Jim
   Xing, Daniel
   Liu, Yuntao
   Srivastava, Ankur
   Meade, Travis
   Jin, Yier
   Bhunia, Swarup
TI Security Evaluation of State Space Obfuscation of Hardware IP through a
   Red Team-Blue Team Practice
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Hardware intellectual property; state space obfuscation; hardware
   reverseengineering; protectip
AB Due to the inclination towards a fab-less model of integrated circuit (IC) manufacturing, several untrusted entities get white-box access to the proprietary intellectual property (IP) blocks from diverse vendors. To this end, the untrusted entities pose security-breach threats in the form of piracy, cloning, and reverseengineering, sometimes threatening national security. Hardware obfuscation is a prominent countermeasure against such issues. Obfuscation allows for preventing the usage of the IP blocks without authorization from the IP owners. Due to finite state machine (FSM) transformation-based hardware obfuscation, the design's FSM gets transformed to make it difficult for an attacker to reverse-engineer the design. A secret key needs to be applied tomake the FSM functional, thus preventing the usage of the IP for unintended purposes. Although several hardware obfuscation techniques have been proposed, due to the inability to analyze the techniques from the attackers' standpoint, numerous vulnerabilities inherent to the obfuscation methods go undetected unless a true adversary discovers them. In this article, we present a collaborative approach between two entities-one acting as an attacker or red team and another as a defender or blue team, the first systematic approach to replicate the real attacker-defender scenario in the hardware security domain, which in return strengthens the FSM transformation-based obfuscation technique. The blue team transforms the underlying FSM of a gate-level netlist using state space obfuscation. The red team plays the role of an adversary or evaluator and tries to unlock the design by extracting the unlocking key or recovering the obfuscation circuitries. As the key outcome of this red team-blue team effort, a robust state space obfuscation methodology is evolved showing security promises.
C1 [Rahman, Md Moshiur; Jin, Yier; Bhunia, Swarup] Univ Florida, Dept Elect & Comp Engn, 968 Ctr Dr, Gainesville, FL 32611 USA.
   [Geist, Jim; Meade, Travis] Univ Cent Florida, Dept Comp Sci, 4328 Scorpius St, Orlando, FL 32816 USA.
   [Xing, Daniel; Liu, Yuntao; Srivastava, Ankur] Univ Maryland, Dept Elect & Comp Engn, 8223 Paint Branch Dr, College Pk, MD 20742 USA.
C3 State University System of Florida; University of Florida; State
   University System of Florida; University of Central Florida; University
   System of Maryland; University of Maryland College Park
RP Rahman, MM (corresponding author), Univ Florida, Dept Elect & Comp Engn, 968 Ctr Dr, Gainesville, FL 32611 USA.
EM rahman.m@ufl.edu; jimg@knights.ucf.edu; dxing97@umd.edu; ytliu@umd.edu;
   ankurs@umd.edu; travis.meade@ucf.edu; yier.jin@ece.ufl.edu;
   swarup@ece.ufl.edu
OI Xing, Daniel/0000-0003-3661-746X; SRIVASTAVA, ANKUR/0000-0002-5445-904X
FU Defense Advanced Research Projects Agency (DARPA) [FA8650-18-1-7821]
FX The work is supported by the Defense Advanced Research Projects Agency
   (DARPA) grant FA8650-18-1-7821.
CR Alkabani YM, 2007, USENIX ASSOCIATION PROCEEDINGS OF THE 16TH USENIX SECURITY SYMPOSIUM, P291
   Brunner M, 2019, PROCEEDINGS OF THE 2019 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P151, DOI 10.1109/HST.2019.8740844
   Chakraborty RS, 2009, IEEE T COMPUT AID D, V28, P1493, DOI 10.1109/TCAD.2009.2028166
   Diogenes Y., 2018, Cybersecurity-attack and Defense Strategies: Infrastructure Security with Red Team and Blue Team Tactics
   Dofe J, 2018, IEEE T COMPUT AID D, V37, P273, DOI 10.1109/TCAD.2017.2697960
   Een N., 2005, INT C THEORY APPL SA
   El Massad M, 2017, ICCAD-IEEE ACM INT, P33, DOI 10.1109/ICCAD.2017.8203757
   Fyrbiak Marc, 2018, IACR Trans. Cryptogr. Hardw. Embed. Syst., V2018, P293
   Geist J, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218616
   Hawkins P, 2005, J ARTIF INTELL RES, V24, P109, DOI 10.1613/jair.1638
   KAJIHARA S, 1992, FTCS-22 : THE TWENTY-SECOND INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT COMPUTING, P263
   Karfa C, 2020, DES AUT TEST EUROPE, P550, DOI [10.23919/date48585.2020.9116261, 10.23919/DATE48585.2020.9116261]
   Kewley D, 2001, DISCEX'01: DARPA INFORMATION SURVIVABILITY CONFERENCE & EXPOSITION II, VOL I, PROCEEDINGS, P176, DOI 10.1109/DISCEX.2001.932214
   Li WC, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P67, DOI 10.1109/HST.2013.6581568
   Massachusetts Institute of Technology, 2022, Common Evaluation Platform
   Meade T, 2017, IEEE INT SYMP CIRC S
   Meade T, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P90, DOI 10.1145/3287624.3288739
   Meade T, 2016, IEEE INT SYMP CIRC S, P1334, DOI 10.1109/ISCAS.2016.7527495
   Meade T, 2016, ASIA S PACIF DES AUT, P655, DOI 10.1109/ASPDAC.2016.7428086
   Portillo Jason, 2019, ASIAN HARDWARE ORIEN, P1
   Rahman Md Moshiur, 2023, IEEE Transactions on Very Large Scale Integration Systems (VLSI'23), DOI [10.36227/techrxiv.21405075.v1, DOI 10.36227/TECHRXIV.21405075.V1]
   Tarjan R., 1972, SIAM Journal on Computing, V1, P146, DOI 10.1137/0201010
   Wallat S, 2019, CF '19 - PROCEEDINGS OF THE 16TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, P392, DOI 10.1145/3310273.3323419
   Yasin M, 2017, IEEE INT CONF VLSI, P237
NR 24
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2024
VL 29
IS 3
AR 50
DI 10.1145/3640461
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RJ2R7
UT WOS:001227235300010
DA 2024-08-05
ER

PT J
AU Rapp, M
   Khdr, H
   Krohmer, N
   Henkel, J
AF Rapp, Martin
   Khdr, Heba
   Krohmer, Nikita
   Henkel, Jorg
TI NPU-Accelerated Imitation Learning for Thermal Optimization of
   QoS-Constrained Heterogeneous Multi-Cores
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Machine learning; imitation learning; neural networks; AI accelerators;
   thermal management; quality of service; processor scheduling; task
   migration
ID RESOURCE-MANAGEMENT; POWER MANAGEMENT
AB Thermal optimization of a heterogeneous clustered multi-core processor under user-defined quality of service (QoS) targets requires application migration and dynamic voltage and frequency scaling (DVFS). However, selecting the core to execute each application and the voltage/frequency (V/f) levels of each cluster is a complex problem because (1) the diverse characteristics and QoS targets of applications require different optimizations, and (2) per-cluster DVFS requires a global optimization considering all running applications. State-of-the-art resource management for power or temperature minimization either relies on measurements that are commonly not available (such as power) or fails to consider all the dimensions of the optimization (e.g., by using simplified analytical models). To solve this, machine learning (ML) methods can be employed. In particular, imitation learning (IL) leverages the optimality of an oracle policy, yet at low run-time overhead, by training a model from oracle demonstrations. We are the first to employ IL for temperature minimization under QoS targets. We tackle the complexity by training a neural network (NN) at design time and accelerate the run-time NN inference using a neural processing unit (NPU). While such NN accelerators are becoming increasingly widespread, they are so far only used to accelerate user applications. In contrast, we use for the first time an existing accelerator on a real platform to accelerate NN-based resource management. To show the superiority of IL compared to reinforcement learning (RL) in our targeted problem, we also develop multi-agent RL-based management. Our evaluation on a HiKey 970 board with an Arm big.LITTLE CPU and an NPU shows that IL achieves significant temperature reductions at a negligible run-time overhead. We compare TOP-IL against several techniques. Compared to ondemand Linux governor, TOP-IL reduces the average temperature by up to 17. C at minimal QoS violations for both techniques. Compared to the RL policy, our TOP-IL achieves 63 % to 89 % fewer QoS violations while resulting similar average temperatures. Moreover, TOP-IL outperforms the RL policy in terms of stability. We additionally show that our IL-based technique also generalizes to different software (unseen applications) and even hardware (different cooling) than used for training.
C1 [Rapp, Martin; Khdr, Heba; Krohmer, Nikita; Henkel, Jorg] Karlsruhe Inst Technol KIT, Haid & Neu Str 7, D-76131 Karlsruhe, Germany.
C3 Helmholtz Association; Karlsruhe Institute of Technology
RP Rapp, M (corresponding author), Karlsruhe Inst Technol KIT, Haid & Neu Str 7, D-76131 Karlsruhe, Germany.
EM martin.rapp@kit.edu; heba.khdr@kit.edu; nikita-krohmer@web.de;
   henkel@kit.edu
OI Khdr, Heba/0000-0003-0245-2062
FU Deutsche Forschungsgemeinschaft (DFG, German Research Foundation)
   [146371743-TRR 89]
FX This work was partly funded by the Deutsche Forschungsgemeinschaft (DFG,
   German Research Foundation)-Project Number 146371743-TRR 89 Invasive
   Computing.
CR Amodei D, 2016, Arxiv, DOI arXiv:1606.06565
   [Anonymous], 2010, P INT C AUT COMP ICA
   Basireddy KR, 2020, IEEE T COMPUT AID D, V39, P2206, DOI 10.1109/TCAD.2019.2935065
   Bhat G, 2018, IEEE T VLSI SYST, V26, P544, DOI 10.1109/TVLSI.2017.2770163
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Boyd-Wickizer Silas, 2008, P S OP SYST OP SYST
   Chen Z, 2018, IEEE T COMPUT AID D, V37, P2064, DOI 10.1109/TCAD.2017.2772822
   Das A, 2014, DES AUT CON, DOI 10.1145/2593069.2593199
   Das AK, 2018, EMBED SYST, P127, DOI 10.1007/978-3-319-69374-3_7
   Dinakarrao SMP, 2019, ACM J EMERG TECH COM, V15, DOI 10.1145/3323055
   Donyanavard Bryan, 2019, P 52 ANN IEEE ACM IN
   Ebi T., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P189
   Egilmez B, 2015, DES AUT TEST EUROPE, P1217
   Fettes Q, 2019, IEEE T COMPUT, V68, P375, DOI 10.1109/TC.2018.2875476
   GOH ATC, 1995, ARTIF INTELL ENG, V9, P143, DOI 10.1016/0954-1810(94)00011-S
   Gupta U, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126530
   Henkel J, 2019, DES AUT TEST EUROPE, P132, DOI [10.23919/date.2019.8715001, 10.23919/DATE.2019.8715001]
   Ignatov A, 2019, LECT NOTES COMPUT SC, V11133, P288, DOI 10.1007/978-3-030-11021-5_19
   Jain R, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3132170
   Jeff Brian, 2013, ARM White Paper, P1
   Khdr H, 2017, IEEE T COMPUT, V66, P488, DOI 10.1109/TC.2016.2595560
   Kim RG, 2017, IEEE T VLSI SYST, V25, P2458, DOI 10.1109/TVLSI.2017.2700726
   Kim Y, 2017, ICCAD-IEEE ACM INT, P683, DOI 10.1109/ICCAD.2017.8203843
   Kwon E, 2021, IEEE T CIRCUITS-I, V68, P4156, DOI 10.1109/TCSI.2021.3103503
   Linaro 96Boards, 2018, HiKey970
   Liu D, 2022, IEEE T COMPUT AID D, V41, P1813, DOI 10.1109/TCAD.2021.3095028
   Lu Shiting Justin, 2015, P GREAT LAK S VLSI G, P379, DOI DOI 10.1145/2742060.2742078
   Mandal SK, 2019, IEEE T VLSI SYST, V27, P2842, DOI 10.1109/TVLSI.2019.2926106
   Narayanan V, 2006, COMPUTER, V39, P118, DOI 10.1109/MC.2006.31
   Pathania A, 2018, DES AUT CON, DOI 10.1145/3195970.3196097
   Pricopi Mihai, 2013, P INT C COMP ARCH SY
   Rapp M, 2022, IEEE T COMPUT AID D, V41, P3162, DOI 10.1109/TCAD.2021.3124762
   Rapp M, 2021, DES AUT CON, P265, DOI 10.1109/DAC18074.2021.9586287
   Rapp Martin, 2022, P DES AUT TEST EUR
   Ross S., 2011, P MACHINE LEARNING R
   Salami B, 2021, IEEE T COMPUT, V70, P72, DOI 10.1109/TC.2020.2984607
   Sartor AL, 2020, IEEE COMPUT ARCHIT L, V19, P63, DOI 10.1109/LCA.2020.2992182
   Singh AK, 2020, IEEE DES TEST, V37, P25, DOI 10.1109/MDAT.2020.2982629
   Tzilis S, 2019, ACM T ARCHIT CODE OP, V15, DOI 10.1145/3293446
   Vasilakis E, 2017, INT WORKS POW TIM
   Yang Shi-Gui, 2019, arXiv
   Yuki T., 2015, Polybench 4.0
NR 42
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2024
VL 29
IS 1
AR 16
DI 10.1145/3626320
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IS7X9
UT WOS:001168397800016
OA Green Submitted
DA 2024-08-05
ER

PT J
AU Zhang, Y
   Zhang, JL
AF Zhang, Yuan
   Zhang, Jiliang
TI A High Throughput STR-based TRNG by Jitter Precise Quantization
   Superposing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Hardware security; true random number generator; throughput; FPGA
ID RANDOM NUMBER GENERATOR; PERFORMANCE; DESIGN
AB With the rapid development of integrated circuits and the continuous progress of computing capability, higher demands have been placed on the security and speed of data encryption in security systems. As a basic hardware security primitive, the true random number generator (TRNG) plays an important role in the encryption system, which requires higher throughput and randomness with lower hardware overhead. However, the throughput of TRNG is related to the entropy source's quality and the randomness extraction methodology. To quantify the randomness of the entropy source with higher efficiency and quality, we utilize the independent jitter of the self-timed ring (STR) to generate original entropy and propose a high throughput jitter-based TRNG which can extract random information at the pulse of oscillation signal by jitter precise quantization superposing and random oscillation sampling. The proposed TRNG has been implemented on Artix-7 and Virtex-6 FPGAs. The generated true random number successfully passes the NIST SP800-22 and NIST SP800-90B tests while also exhibiting a minimum entropy greater than 0.9947. The most prominent superiority of our proposed TRNG is that it achieves a high throughput of 330 Mbps with an ultra-low hardware overhead of only 35 LUTs and 12 DFFs.
C1 [Zhang, Yuan; Zhang, Jiliang] Hunan Univ, Changsha 410082, Hunan, Peoples R China.
C3 Hunan University
RP Zhang, JL (corresponding author), Hunan Univ, Changsha 410082, Hunan, Peoples R China.
EM zhangyuanzy@hnu.edu.cn; zhangjiliang@hnu.edu.cn
OI Zhang, Yuan/0000-0002-8007-9796
FU National Natural Science Foundation of China [U20A20202, 62122023];
   Science and Technology Innovation Program of Hunan Province [2021RC4019]
FX This work is supported by the National Natural Science Foundation of
   China under Grant No. U20A20202 and No. 62122023, the Science and
   Technology Innovation Program of Hunan Province under Grant No.
   2021RC4019.
CR Allini EN, 2018, DES AUT TEST EUROPE, P1265, DOI 10.23919/DATE.2018.8342209
   Anandakumar NN, 2020, IEEE T CIRCUITS-II, V67, P570, DOI 10.1109/TCSII.2019.2919891
   Beirami A, 2013, IEEE T CIRCUITS-II, V60, P446, DOI 10.1109/TCSII.2013.2258274
   Best S, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942050
   Brzozowski Janusz A, 1995, Asynchronous Circuits
   Carreira LB, 2020, IEEE T CIRCUITS-I, V67, P1562, DOI 10.1109/TCSI.2019.2960694
   Cherkaoui A, 2013, LECT NOTES COMPUT SC, V8086, P179, DOI 10.1007/978-3-642-40349-1_11
   Cherkaoui A, 2012, DES AUT TEST EUROPE, P1325
   Colombier B, 2020, DES AUT TEST EUROPE, P1, DOI 10.23919/DATE48585.2020.9116307
   Cui JG, 2022, IEEE T CIRCUITS-II, V69, P1752, DOI 10.1109/TCSII.2021.3111049
   Fang XL, 2014, J INF SECUR APPL, V19, P78, DOI 10.1016/j.jisa.2014.02.003
   Fujieda N, 2020, I C FIELD PROG LOGIC, P103, DOI 10.1109/FPL50879.2020.00027
   Fujieda N, 2020, IEEE T CIRCUITS-II, V67, P1109, DOI 10.1109/TCSII.2019.2926555
   Grujic M, 2022, IEEE T CIRCUITS-I, V69, P2435, DOI 10.1109/TCSI.2022.3158022
   Hata H, 2012, IEICE T INF SYST, VE95D, P426, DOI 10.1587/transinf.E95.D.426
   Hilbert M, 2011, SCIENCE, V332, P60, DOI 10.1126/science.1200970
   Johnson AP, 2017, IEEE T CIRCUITS-II, V64, P452, DOI 10.1109/TCSII.2016.2566262
   Jun B., 1999, CISC VIS NETW IND GL
   Kelsey J, 1998, LECT NOTES COMPUT SC, V1372, P168
   Lin Jianming, 2020, IEEE INT INSTR MEAS, P1
   Liu DS, 2016, IEEE T CIRCUITS-II, V63, P608, DOI 10.1109/TCSII.2016.2530800
   Liu Y, 2017, IEEE T CIRCUITS-I, V64, P133, DOI 10.1109/TCSI.2016.2606353
   Lu ZJ, 2023, 2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, DOI 10.1109/DAC56929.2023.10247746
   Luo YK, 2020, IEEE T CIRCUITS-I, V67, P4970, DOI 10.1109/TCSI.2020.3019030
   Majzoobi M, 2011, LECT NOTES COMPUT SC, V6917, P17, DOI 10.1007/978-3-642-23951-9_2
   Martin H, 2016, IEEE T IND INFORM, V12, P91, DOI 10.1109/TII.2015.2502183
   Nounou MN, 2000, DATA HANDL SCI TECHN, V22, P119, DOI 10.1016/S0922-3487(00)80030-1
   Petura O, 2017, IEEE INT SYMP CIRC S, P2202
   Rukhin Andrew L., 2001, A statistical test suite for random and pseudorandom number generators for cryptographic applications, V22
   Schellekens D, 2006, I C FIELD PROG LOGIC, P139
   Shams M, 1998, IEEE T VLSI SYST, V6, P563, DOI 10.1109/92.736128
   SHANNON CE, 1948, BELL SYST TECH J, V27, P623, DOI 10.1002/j.1538-7305.1948.tb00917.x
   Sonmez M., 2018, Rep. NIST SP 800-90B, DOI [10.6028/NIST.SP.800-90B, DOI 10.6028/NIST.SP.800-90B, 10.6028/NIST.SP.800-90b]
   Sunar B, 2007, IEEE T COMPUT, V56, P109, DOI 10.1109/TC.2007.250627
   SUTHERLAND IE, 1989, COMMUN ACM, V32, P720, DOI 10.1145/63526.63532
   Tao S, 2017, INT SYM MVL, P130, DOI 10.1109/ISMVL.2017.10
   Thomas DB, 2013, IEEE T VLSI SYST, V21, P761, DOI 10.1109/TVLSI.2012.2194171
   Vasyltsov I, 2008, LECT NOTES COMPUT SC, V5154, P164, DOI 10.1007/978-3-540-85053-3_11
   Wang XY, 2021, IEEE T CIRCUITS-I, V68, P741, DOI 10.1109/TCSI.2020.3037173
   Wold K, 2009, INT J RECONFIGURABLE, V2009, DOI 10.1155/2009/501672
   Wu XF, 2017, IEEE INT SYMP CIRC S, P2130
   Yoo SK, 2010, ACM T RECONFIG TECHN, V3, DOI 10.1145/1754386.1754390
NR 42
TC 3
Z9 3
U1 11
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2024
VL 29
IS 1
AR 6
DI 10.1145/3606373
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IS7X9
UT WOS:001168397800006
DA 2024-08-05
ER

PT J
AU Qian, Y
   Zhou, XG
   Zhou, H
   Wang, LL
AF Qian, Yu
   Zhou, Xuegong
   Zhou, Hao
   Wang, Lingli
TI An Efficient Reinforcement Learning Based Framework for Exploring Logic
   Synthesis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reinforcement learning; logic optimization; technology mapping;
   Andinverter; graph; Majority-inverter graph
AB Logic synthesis is a crucial step in electronic design automation tools. The rapid developments of reinforcement learning (RL) have enabled the automated exploration of logic synthesis. Existing RL based methods may lead to data inefficiency, and the exploration approaches for FPGA and ASIC technology mapping in recent works lack the flexibility of the learning process. This work proposes ESE, a reinforcement learning based framework to efficiently learn the logic synthesis process. The framework supports the modeling of logic optimization and technology mapping for FPGA and ASIC. The optimization for the execution time of the synthesis script is also considered. For the modeling of FPGA mapping, the logic optimization and technology mapping are combined to be learned in a flexible way. For the modeling of ASIC mapping, the standard cell based optimization and LUT optimization operations are incorporated into the ASIC synthesis flow. To improve the utilization of samples, the Proximal Policy Optimization model is adopted. Furthermore, the framework is enhanced by supporting MIG based synthesis exploration. Experiments show that for FPGA technology mapping on the VTR benchmark, the average LUT-Level-Product and script runtime are improved by more than 18.3% and 12.4% respectively than previous works. For ASIC mapping on the EPFL benchmark, the average Area-Delay-Product is improved by 14.5%.
C1 [Qian, Yu; Zhou, Xuegong; Zhou, Hao; Wang, Lingli] Fudan Univ, State Key Lab Integrated Chips & Syst, 825 Zhangheng Rd, Shanghai 201203, Peoples R China.
C3 Fudan University
RP Zhou, XG (corresponding author), Fudan Univ, State Key Lab Integrated Chips & Syst, 825 Zhangheng Rd, Shanghai 201203, Peoples R China.
EM qiany20@fudan.edu.cn; zhouxg@fudan.edu.cn; zhouhao@fudan.edu.cn;
   llwang@fudan.edu.cn
OI Wang, Lingli/0000-0002-0579-3527
FU National Key R&D Program of China [2021ZD0114701]
FX This work is supported by the National Key R&D Program of China
   (2021ZD0114701).
CR Abrahams David, 2003, C/C++ Users Journal, V21, P1
   Amaru L., 2015, IWLS, P1
   Amaru L, 2021, DES AUT CON, P871, DOI 10.1109/DAC18074.2021.9586132
   Amarú L, 2014, DES AUT CON, DOI 10.1145/2593069.2593158
   Austin M, 2020, DES AUT TEST EUROPE, P670, DOI 10.23919/DATE48585.2020.9116534
   BRGLEZ F, 1989, 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, P1929, DOI 10.1109/ISCAS.1989.100747
   Chen Hongzheng, 2019, P ACM SIGDA INT S FI, P117
   Cheng RY, 2021, ADV NEUR IN, V34
   Chetwynd Brendon., Common Evaluation Platform
   Chowdhury AB, 2023, IEEE T COMPUT AID D, V42, P2580, DOI 10.1109/TCAD.2022.3226668
   Chu ZF, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P663, DOI 10.1145/3287624.3287671
   Chu Zhufei, Advanced Logic Synthesis and Optimization Tool (ALSO)
   Clark LT, 2016, MICROELECTRON J, V53, P105, DOI 10.1016/j.mejo.2016.04.006
   De Micheli G., 1994, Synthesis and Optimization of Digital Circuits
   Graves A, 2012, STUD COMPUT INTELL, V385, P1, DOI [10.1162/neco.1997.9.8.1735, 10.1007/978-3-642-24797-2, 10.1162/neco.1997.9.1.1]
   Haaswijk W, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8351885
   Hosny A, 2020, ASIA S PACIF DES AUT, P581, DOI 10.1109/ASP-DAC47756.2020.9045559
   Kingma D., 3 INT C LEARNING REP
   Kong K, 2010, IEEE T NANOTECHNOL, V9, P170, DOI 10.1109/TNANO.2009.2028609
   Mao HZ, 2016, PROCEEDINGS OF THE 15TH ACM WORKSHOP ON HOT TOPICS IN NETWORKS (HOTNETS '16), P50, DOI 10.1145/3005745.3005750
   Mirhoseini A, 2020, Arxiv, DOI arXiv:2004.10746
   Mishchenko A, 2006, DES AUT CON, P532, DOI 10.1109/DAC.2006.229287
   Mishchenko Alan, 2007, ABC: A System for Sequential Synthesis and Verification
   Mnih V, 2016, PR MACH LEARN RES, V48
   Murray KE, 2020, ACM T RECONFIG TECHN, V13, DOI 10.1145/3388617
   Neto WL, 2019, ICCAD-IEEE ACM INT
   Neto WL, 2023, IEEE T COMPUT AID D, V42, P1912, DOI 10.1109/TCAD.2022.3213611
   Owen Art B., 2013, Monte Carlo theory, methods and examples
   Pan PC, 1998, IEEE T COMPUT AID D, V17, P489, DOI 10.1109/43.703830
   Paszke A, 2019, ADV NEUR IN, V32
   Peruvemba YV, 2021, ICCAD-IEEE ACM INT, DOI 10.1109/ICCAD51958.2021.9643530
   Pistorius J., 2007, IWLS, V7, P230
   Qian Yu, 2022, P 2022 INT C FIELD P, P1
   Riener H, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317905
   Schulman J, 2017, Arxiv, DOI [arXiv:1707.06347, DOI 10.48550/ARXIV.1707.06347]
   Silver D, 2016, NATURE, V529, P484, DOI 10.1038/nature16961
   Soeken M, 2022, Arxiv, DOI arXiv:1805.05121
   Soeken Mathias, CirKit
   Sutton RS, 2018, ADAPT COMPUT MACH LE, P1
   Sutton RS, 2000, ADV NEUR IN, V12, P1057
   Welling M., 2016, ICLR, P1, DOI DOI 10.48550/ARXIV.1609.02907
   Wolf C., PicoRV32-a size-optimized RISC-V CPU
   Wu N, 2022, IEEE INT CONF ASAP, P11, DOI 10.1109/ASAP54787.2022.00013
   Xu Biying, 2019, P 56 ANN DES AUT C 2, P1
   Yang CH, 2022, IEEE T CIRCUITS-II, V69, P3600, DOI 10.1109/TCSII.2022.3168344
   Yang S., 1991, Tech. Report
   Yu CX, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415615
   Yu CX, 2020, PROCEEDINGS OF THE 2020 ACM/IEEE 2ND WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD '20), P55, DOI 10.1145/3380446.3430638
   Yu CX, 2018, DES AUT CON, DOI 10.1145/3195970.3196026
   Zhao YC, 2021, Arxiv, DOI [arXiv:2108.13002, DOI 10.48550/ARXIV.2108.13002]
   Zhu KR, 2020, PROCEEDINGS OF THE 2020 ACM/IEEE 2ND WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD '20), P145, DOI 10.1145/3380446.3430622
NR 51
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2024
VL 29
IS 2
DI 10.1145/3632174
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ML0T2
UT WOS:001193665600002
OA Bronze
DA 2024-08-05
ER

PT J
AU Kim, SY
   Lee, J
   Paik, Y
   Kim, CH
   Lee, WJ
   Kim, SW
AF Kim, Seok Young
   Lee, Jaewook
   Paik, Yoonah
   Kim, Chang Hyun
   Lee, Won Jun
   Kim, Seon Wook
TI Optimal Model Partitioning with Low-Overhead Profiling on the PIM-based
   Platform for Deep Learning Inference
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE PIM-based execution; optimal scheduling; profiling; computational graph
ID GPU; ARCHITECTURE; STANDARD
AB Recently Processing-in-Memory (PIM) has become a promising solution to achieve energy-efficient computation in data-intensive applications by placing computation near or inside the memory. In most Deep Learning (DL) frameworks, a user manually partitions a model's computational graph (CG) onto the computing devices by considering the devices' capability and the data transfer. The Deep Neural Network (DNN) models become increasingly complex for improving accuracy; thus, it is exceptionally challenging to partition the execution to achieve the best performance, especially on a PIM-based platform requiring frequent offloading of large amounts of data.
   This article proposes two novel algorithms for DL inference to resolve the challenge: low-overhead profiling and optimal model partitioning. First, we reconstruct CG by considering the devices' capability to represent all the possible scheduling paths. Second, we develop a profiling algorithm to find the required minimum profiling paths to measure all the node and edge costs of the reconstructed CG. Finally, we devise the model partitioning algorithm to get the optimal minimum execution time using the dynamic programming technique with the profiled data. We evaluated our work by executing the BERT, RoBERTa, and GPT-2 models on the ARM multicores with the PIM-modeled FPGA platform with various sequence lengths. For three computing devices in the platform, i.e., CPU serial/parallel and PIM executions, we could find all the costs only in four profile runs, three for node costs and one for edge costs. Also, our model partitioning algorithm achieved the highest performance in all the experiments over the execution with manually assigned device priority and the state-of-the-art greedy approach.
C1 [Kim, Seok Young; Lee, Jaewook; Paik, Yoonah; Kim, Chang Hyun; Lee, Won Jun; Kim, Seon Wook] Korea Univ, 145 Seongbuk Gu, Seoul 02841, South Korea.
C3 Korea University
RP Kim, SW (corresponding author), Korea Univ, 145 Seongbuk Gu, Seoul 02841, South Korea.
EM tjrdud5136@korea.ac.kr; jake8542@korea.ac.kr; yoonpaik@korea.ac.kr;
   huterkch@korea.ac.kr; rriiaa@korea.ac.kr; seon@korea.ac.kr
FU SK Hynix Inc.; Institute of Information and communications Technology
   Planning and Evaluation (IITP) - Korea government (Ministry of Science
   and ICT, MSIT) [2022-0-00050]
FX This work was partly supported by SK Hynix Inc.(Artificial Intelligence
   Processing-In-Memory Platform Development, 50%) and the Institute of
   Information and communications Technology Planning and Evaluation (IITP)
   grant funded by the Korea government (Ministry of Science and ICT, MSIT)
   (No.2022-0-00050, Development of PIM Computing Architecture based on
   Data-Flow, 50%). The EDA Tool was supported by the IC Design Education
   Center.
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Achiam OJ, 2023, Arxiv, DOI arXiv:2303.08774
   Albayrak O. E., 2012, 2012 41st International Conference on Parallel Processing Workshops (ICPPW 2012), P81, DOI 10.1109/ICPPW.2012.14
   Belviranli ME, 2013, ACM T ARCHIT CODE OP, V9, DOI 10.1145/2400682.2400716
   Boyer Michael, 2013, P 10 ACM INT C COMPU, P1
   Chi-Keung Luk, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P45
   Devlin J, 2019, Arxiv, DOI arXiv:1810.04805
   Gharaibeh A, 2012, INT CONFER PARA, P345
   Ghose A, 2016, PROCEEDINGS OF THE 9TH INDIA SOFTWARE ENGINEERING CONFERENCE, P131, DOI 10.1145/2856636.2856639
   Graves A, 2012, STUD COMPUT INTELL, V385, P1, DOI [10.1162/neco.1997.9.8.1735, 10.1007/978-3-642-24797-2, 10.1162/neco.1997.9.1.1]
   Grewe D, 2011, LECT NOTES COMPUT SC, V6601, P286, DOI 10.1007/978-3-642-19861-8_16
   GUPTA RK, 1993, IEEE DES TEST COMPUT, V10, P29, DOI 10.1109/54.232470
   He MX, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P372, DOI 10.1109/MICRO50266.2020.00040
   Hermann E, 2010, LECT NOTES COMPUT SC, V6272, P235, DOI 10.1007/978-3-642-15291-7_23
   Hitech Global, 2017, HTG-Z920
   Jain L.C., 1999, Recurrent neural networks: design and applications, Vfirst
   JEDEC Standard, 2012, DDR4 SDRAM JESD79-4B
   Ke L, 2022, IEEE MICRO, V42, P116, DOI 10.1109/MM.2021.3097700
   Kim CH, 2022, IEEE T PARALL DISTR, V33, P251, DOI 10.1109/TPDS.2021.3065365
   Kofler Klaus., 2013, P 27 INT ACM C INT C, P149
   Lee J, 2015, INT CONFER PARA, P355, DOI 10.1109/PACT.2015.14
   Lee S, 2021, CONF PROC INT SYMP C, P43, DOI 10.1109/ISCA52012.2021.00013
   Li A, 2020, IEEE T PARALL DISTR, V31, P94, DOI 10.1109/TPDS.2019.2928289
   Liu YH, 2019, Arxiv, DOI [arXiv:1907.11692, DOI 10.48550/ARXIV.1907.11692]
   Microchip, 2008, Direct Memory Access (DMA) (Part III)
   NVIDIA Corp, 2020, CUDA
   ONNX Developers, 2019, Open Neural Network Exchange (ONNX)
   ONNX Runtime developers, 2021, ONNX Runtime
   Paszke A, 2019, ADV NEUR IN, V32
   Peng Y, 2015, DES AUT CON, DOI 10.1145/2744769.2744819
   Radford A., 2019, OpenAI blog, V1, P9
   ROSE J, 1993, P IEEE, V81, P1013, DOI 10.1109/5.231340
   Shen J, 2016, IEEE T PARALL DISTR, V27, P2766, DOI 10.1109/TPDS.2015.2509972
   Song F., 2012, P 26 ACM INT C SUPER, P365
   Stein C., 2001, Introduction to Algorithms, V2nd
   Stone JE, 2010, COMPUT SCI ENG, V12, P66, DOI 10.1109/MCSE.2010.69
   Thompson CJ, 2002, INT SYMP MICROARCH, P306, DOI 10.1109/MICRO.2002.1176259
   Wu J, 2013, INT PARALL DISTRIB P, P115, DOI 10.1109/IPDPS.2013.18
   Zhang MJ, 2021, INT PARALL DISTRIB P, P151, DOI 10.1109/IPDPS49936.2021.00024
NR 39
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2024
VL 29
IS 2
DI 10.1145/3628599
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ML0T2
UT WOS:001193665600005
OA Bronze
DA 2024-08-05
ER

PT J
AU Tang, K
   Feng, L
   Wang, ZF
AF Tang, Ke
   Feng, Lang
   Wang, Zhongfeng
TI Mixed Integer Programming based Placement Refinement by RSMT Model with
   Movable Pins
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Placement; physical design; mixed integer programming
ID STEINER; TREES
AB Placement is a critical step in the physical design for digital application specific integrated circuits (ASICs), as it can directly affect the design qualities such as wirelength and timing. For many domain specific designs, the demands for high performance parallel computing result in repetitive hardware instances, such as the processing elements in the neural network accelerators. As these instances can dominate the area of the designs, the runtime of the complete design's placement can be traded for optimizing and reusing one instance's placement to achieve higher quality. Therefore, this work proposes a mixed integer programming (MIP)-based placement refinement algorithm for the repetitive instances. By efficiently modeling the rectilinear steiner tree wirelength, the placement can be precisely refined for better quality. Besides, the MIP formulations for timing-driven placement are proposed. A theoretical proof is then provided to show the correctness of the proposed wirelength model. For the instances in various popular fields, the experiments show that given the placement from the commercial placers, the proposed algorithm can perform further placement refinement to reduce 3.76%/3.64% detailed routing wirelength and 1.68%/2.42% critical path delay under wirelength/timing-driven mode, respectively, and also outperforms the state-of-the-art previous work.
C1 [Tang, Ke; Wang, Zhongfeng] Nanjing Univ, 163 Xianlin Rd, Nanjing 210023, Peoples R China.
   [Feng, Lang] Sun Yat Sen Univ, Gongchang Rd, Shenzhen, Peoples R China.
C3 Nanjing University; Sun Yat Sen University
RP Wang, ZF (corresponding author), Nanjing Univ, 163 Xianlin Rd, Nanjing 210023, Peoples R China.; Feng, L (corresponding author), Sun Yat Sen Univ, Gongchang Rd, Shenzhen, Peoples R China.
EM mf21230105@smail.nju.edu.cn; fenglang3@mail.sysu.edu.cn;
   zfwang@nju.edu.cn
OI Wang, Zhongfeng/0000-0002-7227-4786; Feng, Lang/0000-0001-9943-0550
FU National Natural Science Foundation of China [62204111]
FX This work was partially supported by National Natural Science Foundation
   of China (Grant No. 62204111).
CR Aghaeekiasaraee E, 2023, ACM T DES AUTOMAT EL, V28, DOI 10.1145/3590962
   Aghaeekiasaraee E, 2022, DES AUT TEST EUROPE, P772, DOI 10.23919/DATE54114.2022.9774530
   Althaus E, 2003, LECT NOTES COMPUT SC, V2647, P1
   [Anonymous], 2018, ISPD 2018 CONTEST
   [Anonymous], 2019, ISPD 2019 CONTEST
   [Anonymous], 2017, ASAP 7NM PREDICTIVE
   [Anonymous], 2023, Gurobi Optimizer
   [Anonymous], 2019, OPENDP
   BIKE, 2023, about us
   Chen TC, 2008, IEEE T COMPUT AID D, V27, P1228, DOI 10.1109/TCAD.2008.923063
   Cheng CK, 2019, IEEE T COMPUT AID D, V38, P1717, DOI 10.1109/TCAD.2018.2859220
   Chu C, 2008, IEEE T COMPUT AID D, V27, P70, DOI 10.1109/TCAD.2007.907068
   Daboul S, 2018, IEEE T COMPUT AID D, V37, P3163, DOI 10.1109/TCAD.2018.2801231
   FAN N, 2014, INT C COMBINATORIAL, P613
   Fang C, 2022, IEEE T VLSI SYST, V30, P1573, DOI 10.1109/TVLSI.2022.3197282
   Fontana TA, 2021, IEEE COMP SOC ANN, P25, DOI 10.1109/ISVLSI51109.2021.00016
   Guth Chrystian, 2015, ISPD, P141
   Hu Jie, 2010, Proceedings of the 2010 International Conference of Information Science and Management Engineering, P35, DOI 10.1109/ISME.2010.191
   HWANG FK, 1976, SIAM J APPL MATH, V30, P104, DOI 10.1137/0130013
   Juhl D, 2018, MATH PROGRAM COMPUT, V10, P487, DOI 10.1007/s12532-018-0135-8
   Kastner R, 2002, IEEE T COMPUT AID D, V21, P777, DOI 10.1109/TCAD.2002.1013891
   Kong T, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P172, DOI 10.1109/ICCAD.2002.1167530
   Koziel B, 2020, IEEE T CIRCUITS-I, V67, P4842, DOI 10.1109/TCSI.2020.2992747
   Kumar Ratnesh, 2000, INTEGER PROGRAMMING, P1
   Li HC, 2022, IEEE T COMPUT AID D, V41, P143, DOI 10.1109/TCAD.2021.3053223
   Li MH, 2023, IEEE T COMPUT AID D, V42, P2540, DOI 10.1109/TCAD.2022.3230359
   Li Qiong, 2023, 2023 IEEE International Symposium on Circuits and Systems (ISCAS), P1, DOI 10.1109/ISCAS46773.2023.10182007
   Li S, 2012, ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P87
   Lin YB, 2021, IEEE T COMPUT AID D, V40, P748, DOI 10.1109/TCAD.2020.3003843
   Lin YB, 2020, IEEE T COMPUT AID D, V39, P5083, DOI 10.1109/TCAD.2020.2971531
   Lu JW, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2699873
   Pullini A, 2019, IEEE J SOLID-ST CIRC, V54, P1970, DOI 10.1109/JSSC.2019.2912307
   Rehfeldt D, 2023, MATH PROGRAM, V197, P903, DOI 10.1007/s10107-021-01757-5
   SALOWE JS, 1992, OPER RES LETT, V12, P271, DOI 10.1016/0167-6377(92)90053-6
   Spindler Peter, 2006, P IEEE ACM INT C COM, P179
   WENWANG JS, 2022, IEEE T COMPUT, V71, P2473
   Wu YY, 2017, ICCAD-IEEE ACM INT, P65, DOI 10.1109/ICCAD.2017.8203761
   Xing Y., 2021, IACR Trans. Cryptogr. Hardw. Embed. Syst, V2021, P328, DOI DOI 10.46586/TCHES.V2021.I2.328-356
   Xu MY, 2022, 2022 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2022): INTELLIGENT TECHNOLOGY IN THE POST-PANDEMIC ERA, P230, DOI 10.1109/AICAS54282.2022.9869938
   Zhang XM, 2020, IEEE OPEN J CIRCUITS, V1, P157, DOI 10.1109/OJCAS.2020.3019403
   ZHU D, 2017, CRYPTOGRAPHIC HARDWA, V2017, P253
   Zhu DY, 2020, IEEE T CIRCUITS-II, V67, P3382, DOI 10.1109/TCSII.2020.3002564
NR 42
TC 0
Z9 0
U1 4
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2024
VL 29
IS 2
DI 10.1145/3639365
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ML0T2
UT WOS:001193665600013
DA 2024-08-05
ER

PT J
AU Calzada, PE
   Sami, MSU
   Azar, KZ
   Rahman, F
   Farahmandi, F
   Tehranipoor, M
AF Calzada, Paul E.
   Sami, Md Sami Ul Islam
   Azar, Kimia Zamiri
   Rahman, Fahim
   Farahmandi, Farimah
   Tehranipoor, Mark
TI Heterogeneous Integration Supply Chain Integrity Through Blockchain and
   CHSM
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Secure heterogeneous integration; blockchain; electronics supply chain;
   system in package security; chiplet HSM
ID CIRCUITS
AB Over the past few decades, electronics have become commonplace in government, commercial, and social domains. These devices have developed rapidly, as seen in the prevalent use of system-on-chips rather than separate integrated circuits on a single circuit board. As the semiconductor community begins conversations over the end of Moore's law, an approach to further increase both functionality per area and yield using segregated functionality dies on a common interposer die, labeled a System in Package (SiP), is gaining attention. Thus, the chiplet and SiP space has grown to meet this demand, creating a new packaging paradigm, advanced packaging, and a new supply chain. This new distributed supply chain with multiple chiplet developers and foundries has augmented counterfeit vulnerabilities. Chiplets are currently available on an open market, and their origin and authenticity consequently are difficult to ascertain. With this lack of control over the stages of the supply chain, counterfeit threats manifest at the chiplet, interposer, and SiP levels. In this article, we identify counterfeit threats in the SiP domain, and we propose a mitigating framework utilizing blockchain for the effective traceability of SiPs to establish provenance. Our framework utilizes the Chiplet Hardware Security Module to authenticate a SiP throughout its life. To accomplish this, we leverage SiP information including electronic chip identification of chiplets, combating die and IC recycling sensor information, documentation, test patterns and/or electrical measurements, grade, and part number of the SiP. We detail the structure of the blockchain and establish protocols for both enrolling trusted information into the blockchain network and authenticating the SiP. Our framework mitigates SiP counterfeit threats including recycled, remarked, cloned, overproduced interposer, forged documentation, and substituted chiplet while detecting of out-of-spec and defective SiPs.
C1 [Calzada, Paul E.; Sami, Md Sami Ul Islam; Azar, Kimia Zamiri; Rahman, Fahim; Farahmandi, Farimah; Tehranipoor, Mark] Univ Florida, 601 Gale Lemerand Dr, Gainesville, FL 32611 USA.
C3 State University System of Florida; University of Florida
RP Calzada, PE (corresponding author), Univ Florida, 601 Gale Lemerand Dr, Gainesville, FL 32611 USA.
EM paul.calzada@ufl.edu; md.sami@ufl.edu; k.zamiriazar@ufl.edu;
   fahimrahman@ece.ufl.edu; farimah@ece.ufl.edu; tehranipoor@ece.ufl.edu
RI Sami, Md Sami Ul Islam/HSG-9288-2023
OI Sami, Md Sami Ul Islam/0000-0002-3064-0741; Calzada, Paul
   E./0000-0002-5001-6321
CR Abdellatif AA, 2021, IEEE INTERNET THINGS, V8, P15762, DOI 10.1109/JIOT.2021.3052910
   Albarqi Aysha., 2014, Journal of Information Security, V6, P31, DOI [10.4236/jis.2015.61004, DOI 10.4236/JIS.2015.61004]
   Antonopoulos A. M., 2014, Mastering Bitcoin: Unlocking Digital Crypto-Currencies
   Bellaj B, 2022, 2022 IEEE INTERNATIONAL CONFERENCE ON BLOCKCHAIN AND CRYPTOCURRENCY (IEEE ICBC 2022), DOI 10.1109/ICBC54727.2022.9805533
   Bhunia S., 2018, Hardware Security-A Hands-On Learning Approach
   Buterin V, 2014, Ethereum: A next-generation smart contract and decentralized application platform
   Chaudhary CK, 2021, PROCEEDINGS OF THE 2021 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST), DOI [10.1109/ASIANHOST53231.2021.9699720, 10.1109/AsianHOST53231.2021.9699720]
   Chen PY, 2009, ASIAN TEST SYMPOSIUM, P450, DOI 10.1109/ATS.2009.42
   Chi CC, 2013, IEEE VLSI TEST SYMP
   Cho M, 2011, IEEE T COMP PACK MAN, V1, P1718, DOI 10.1109/TCPMT.2011.2166961
   Cui P, 2019, IEEE ACCESS, V7, P157113, DOI 10.1109/ACCESS.2019.2949951
   DCAdmin, 2018, International Technology Roadmap for Semiconductors 2.0: 2015 Edition, Heterogeneous Integration
   Diego O, 2014, USENIX Annual Technical Conference, P305
   Nguyen DH, 2020, I C INF COMM TECH CO, P737, DOI 10.1109/ICTC49870.2020.9289297
   Guin U, 2014, DES AUT CON, DOI 10.1145/2593069.2593157
   Guin U, 2014, P IEEE, V102, P1207, DOI 10.1109/JPROC.2014.2332291
   Hoare Charles AR, 1961, COMMUN ACM, V4, P321, DOI DOI 10.1145/366622.366644
   Hyperledger, 2022, HyperLedger Fabric Documentation-Key Concepts-The Ordering Service
   Hyperledger Foundation, 2022, HyperLedger Fabric
   IEEE Electronics Packaging Society, 2021, Heterogeneous Integration Roadmap 2021 Edition
   Islam MN, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3315669
   Islam MN, 2018, INT SYMPOS VLSI DES
   Kamali HM, 2018, IEEE COMP SOC ANN, P405, DOI 10.1109/ISVLSI.2018.00080
   Karam R, 2016, PROC INT CONF RECON
   Lee H, 2021, PROCEEDINGS OF THE WORLD WIDE WEB CONFERENCE 2021 (WWW 2021), P70, DOI 10.1145/3442381.3450057
   Ma J, 2020, IEEE ACCESS, V8, P217255, DOI 10.1109/ACCESS.2020.3040443
   Mak T. M, 2014, P 3D TEST WORKSHOP
   Mohanta BK, 2018, INT CONF COMPUT
   Moore GE, 1998, P IEEE, V86, P82, DOI 10.1109/JPROC.1998.658762
   Nakamoto S., 2008, Bitcoin: A peer-to-peer electronic cash system
   Noia B., 2011, IEEE INT TEST C ITC, P1, DOI DOI 10.1109/TEST.2011.6139179
   Rekha SS, 2021, 2021 IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2021), P307, DOI 10.1109/iSES52644.2021.00078
   Sami Md Sami Ul Islam, 2021, 2021 58th ACM/IEEE Design Automation Conference (DAC), P1295, DOI 10.1109/DAC18074.2021.9586106
   Sami MSUI, 2023, IEEE DES TEST, V40, P86, DOI 10.1109/MDAT.2023.3270234
   Sami MSU, 2021, 2021 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P124, DOI 10.1109/HOST49136.2021.9702285
   Sharma Debendra Das, 2022, Building an Open Chiplet Ecosystem
   Sharma K, 2019, INT CONF COMPUT
   Sheikh Farhana, 2021, IEEE Solid-State Circuits Magazine, V13, P77, DOI 10.1109/MSSC.2021.3111386
   Szabo N., 1997, First Monday, V2
   U.S. Government Printing Office, 2011, The Committee's Investigation into Counterfeit Electronic Parts in the Department of Defense Supply Chain
   Vashistha N., 2022, 2022984 CRYPT EPRINT
   Vashistha N, 2022, IEEE T CONSUM ELECTR, V68, P23, DOI 10.1109/TCE.2021.3139090
   Vosatka J, 2020, PROCEEDINGS OF THE 2020 IEEE INTERNATIONAL CONFERENCE ON PHYSICAL ASSURANCE AND INSPECTION ON ELECTRONICS (PAINE), DOI 10.1109/PAINE49178.2020.9337735
   Vosatka J, 2020, 2020 IEEE RESEARCH AND APPLICATIONS OF PHOTONICS IN DEFENSE CONFERENCE (RAPID), DOI 10.1109/rapid49481.2020.9195666
   Wang ZY, 2019, 2019 IEEE INTERNATIONAL CONFERENCE ON BLOCKCHAIN (BLOCKCHAIN 2019), P447, DOI 10.1109/Blockchain.2019.00068
   Xu XL, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3315571
   Yi MX, 2019, IEEE T COMPUT AID D, V38, P755, DOI 10.1109/TCAD.2018.2821559
   Yu-Hsiang Lin, 2012, 2012 21st Asian Test Symposium (ATS 2012). Proceedings, P43, DOI 10.1109/ATS.2012.13
   Zhang SJ, 2020, ICT EXPRESS, V6, P93, DOI 10.1016/j.icte.2019.08.001
   Zhang T, 2023, IEEE DES TEST, V40, P127, DOI 10.1109/MDAT.2022.3213998
   Zheng ZB, 2017, IEEE INT CONGR BIG, P557, DOI 10.1109/BigDataCongress.2017.85
NR 51
TC 1
Z9 1
U1 5
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2024
VL 29
IS 1
AR 9
DI 10.1145/3625823
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IS7X9
UT WOS:001168397800009
DA 2024-08-05
ER

PT J
AU Li, TX
   Sun, BR
   Zhong, HT
   Xu, YX
   Narayanan, V
   Shi, L
   Wang, TY
   Yu, Y
   Kämpfe, T
   Ni, K
   Yang, HZ
   Li, XQ
AF Li, Taixin
   Sun, Boran
   Zhong, Hongtao
   Xu, Yixin
   Narayanan, Vijaykrishnan
   Shi, Liang
   Wang, Tianyi
   Yu, Yao
   Kaempfe, Thomas
   Ni, Kai
   Yang, Huazhong
   Li, Xueqing
TI ProtFe: Low-Cost Secure Power Side-Channel Protection for General and
   Custom FeFET-Based Memories
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Power analysis; nonvolatile memory; ferroelectric field effect
   transistors; hardware security; data privacy
ID NONVOLATILE MEMORY; DESIGN
AB Ferroelectric Field Effect Transistors (FeFETs) have spurred increasing interest in both memories and computing applications, thanks to their CMOS compatibility, low-power operation, and high scalability. However, new security threats to the FeFET-based memories also arise. A major threat is the power analysis side-channel attack (P-SCA), which exploits the power traces of the memory access to obtain data information. There have been several effective efforts on resistive nonvolatile memories (NVMs), but they fail to meet the requirements for secure FeFET-based memories due to the different capacitive FeFETs load. Directly applying these existing countermeasures to the P-SCA protection for FeFETs induces huge challenges, especially for the balance between power side-channel resistance and corresponding overheads.
   To address this issue, we leverage the unique features of FeFETs and propose ProtFe, namely the protection methods for FeFET-basedmemories, including the pipelinedmulti-step write strategy (PiMWrite) and the split array design (SpA). PiMWrite is proposed for general FeFET-based memories, and inserts specially designed intermediate states to mitigate information leakage with pipelined steps to reduce overheads. SpA is proposed for custom FeFET-based memories, and simultaneously writes two split portions of the array with shared minimized peripherals to go beyond the balance between security and overheads. Simulation results show that PiMWrite expands the search space of a single power trace to 21x and involves nearly zero hardware penalties. SpA presents 33x search space improvement with negligible latency, 0.6% area, and only 7.1% energy overhead. ProtFe achieves improved balance between security and overheads, compared with the state-of-the-art works.
C1 [Li, Taixin; Sun, Boran; Zhong, Hongtao; Yang, Huazhong; Li, Xueqing] Tsinghua Univ, 30 Shuangqing Rd, Beijing, Peoples R China.
   [Xu, Yixin; Narayanan, Vijaykrishnan] Penn State Univ, University Pk, PA 16802 USA.
   [Shi, Liang] East China Normal Univ, 3663 Zhongshan Rd, Shanghai, Peoples R China.
   [Wang, Tianyi; Yu, Yao] Daimler Greater China Ltd, Daimler Tower 8,Wangjing St, Beijing, Peoples R China.
   [Kaempfe, Thomas] Fraunhofer IPMS, Ctr Nanoelect Technol, Dresden, Germany.
   [Ni, Kai] Rochester Inst Technol, 1 Lomb Mem Dr, Rochester, NY 14623 USA.
C3 Tsinghua University; Pennsylvania Commonwealth System of Higher
   Education (PCSHE); Pennsylvania State University; Pennsylvania State
   University - University Park; East China Normal University; Rochester
   Institute of Technology
RP Li, XQ (corresponding author), Tsinghua Univ, 30 Shuangqing Rd, Beijing, Peoples R China.
EM li-tx19@mails.tsinghua.edu.cn; sbr19@mails.tsinghua.edu.cn;
   zht21@mails.tsinghua.edu.cn; ybx5145@psu.edu;
   vijaykrishnan.narayanan@psu.edu; shi.liang.h@gmail.com;
   tianyi.wang@mercedes-benz.com; yao.y.yu@mercedes-benz.com;
   thomas.kaempfe@ipms.fraunhofer.de; Kai.Ni@rit.edu;
   yanghz@tsinghua.edu.cn; xueqingli@tsinghua.edu.cn
RI Xu, Yixin/N-8476-2013; Yu, YAO/KHZ-0065-2024; Kämpfe,
   Thomas/AAM-8339-2021; Wang, Tian-Yi/AAI-5727-2021
OI Kämpfe, Thomas/0000-0002-4672-8676; Wang, Tian-Yi/0000-0001-6488-339X;
   Li, Taixin/0000-0001-8366-335X; Zhong, Hongtao/0000-0003-2527-4246; Shi,
   Liang/0000-0002-9977-529X
FU NSFC [U21B2030, 92264204]; Tsinghua University-Daimler Greater China
   Ltd.; NSF [2008365, 2132918]
FX This work is supported in part by NSFC (U21B2030, 92264204), in part by
   Tsinghua University-Daimler Greater China Ltd. JISM, and in part by NSF
   (2008365, 2132918).
CR Arnaud F, 2018, INT EL DEVICES MEET
   Aziz A, 2016, IEEE ELECTR DEVICE L, V37, P805, DOI 10.1109/LED.2016.2558149
   Bae JH, 2020, IEEE ELECTR DEVICE L, V41, P1637, DOI 10.1109/LED.2020.3028339
   Bucci M, 2006, LECT NOTES COMPUT SC, V4249, P232
   Chand Umesh, 2022, 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), P326, DOI 10.1109/VLSITechnologyandCir46769.2022.9830250
   Chen A, 2016, SOLID STATE ELECTRON, V125, P25, DOI 10.1016/j.sse.2016.07.006
   Deng S, 2020, S VLSI TECH, DOI 10.1109/vlsitechnology18217.2020.9265014
   Dutta S, 2020, INT EL DEVICES MEET, DOI 10.1109/IEDM13553.2020.9371974
   Dutta S, 2020, FRONT NEUROSCI-SWITZ, V14, DOI 10.3389/fnins.2020.00634
   Gattu N, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415692
   George S, 2016, DES AUT CON, DOI 10.1145/2897937.2898050
   Gong TC, 2021, INT EL DEVICES MEET, DOI 10.1109/IEDM19574.2021.9720588
   Hosomi M, 2005, INT EL DEVICES MEET, P473
   Iyengar A, 2016, 2016 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), P141, DOI 10.1109/DFT.2016.7684086
   JuejianWu Hongtao Zhong, 2019, 56 ANN DESIGN AUTOMA, P1
   Kazemi A, 2021, I SYMPOS LOW POWER E, DOI 10.1109/ISLPED52811.2021.9502498
   Khan MNI, 2021, J LOW POWER ELECT AP, V11, DOI 10.3390/jlpea11040038
   Khan MNI, 2017, PR IEEE COMP DESIGN, P33, DOI 10.1109/ICCD.2017.14
   Lee K, 2021, INT EL DEVICES MEET, DOI 10.1109/IEDM19574.2021.9720537
   Li XQ, 2019, IEEE DES TEST, V36, P39, DOI 10.1109/MDAT.2019.2902094
   Luo J, 2019, INT EL DEVICES MEET, DOI 10.1109/iedm19573.2019.8993535
   Nagarajan K, 2021, IEEE T VLSI SYST, V29, P1518, DOI 10.1109/TVLSI.2021.3087734
   Ni K, 2019, NAT ELECTRON, V2, P521, DOI 10.1038/s41928-019-0321-3
   Ni K, 2018, 2018 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, P131, DOI 10.1109/VLSIT.2018.8510622
   Ni K, 2018, IEEE ELECTR DEVICE L, V39, P1656, DOI 10.1109/LED.2018.2872347
   Ni K, 2018, IEEE T ELECTRON DEV, V65, P2461, DOI 10.1109/TED.2018.2829122
   Poremba M, 2016, DES AUT CON, DOI 10.1145/2897937.2898024
   Reis D, 2018, I SYMPOS LOW POWER E, P134, DOI 10.1145/3218603.3218640
   Sharma A.A., 2020, 2020 IEEE INT ELECT, P18, DOI [10.1109/IEDM13553.2020.9371940, DOI 10.1109/IEDM13553.2020.9371940]
   Sharma A, 2018, IEEE ELECTR DEVICE L, V39, P359, DOI 10.1109/LED.2018.2797887
   Shimeng Yu, 2016, IEEE Solid-State Circuits Magazine, V8, P43, DOI 10.1109/MSSC.2016.2546199
   Singh Kirmender, 2020, 2020 6th International Conference on Signal Processing and Communication (ICSC), P188, DOI 10.1109/ICSC48311.2020.9182771
   Sokolov D, 2005, IEEE T COMPUT, V54, P449, DOI 10.1109/TC.2005.61
   Soliman T, 2022, ACM T EMBED COMPUT S, V21, DOI 10.1145/3529760
   Song ZT, 2018, INT EL DEVICES MEET, DOI 10.1109/IEDM.2018.8614538
   Stojcev MK, 2001, TELSIKS 2001, VOL 1 & 2, PROCEEDINGS, P445, DOI 10.1109/TELSKS.2001.955816
   Tiri K., 2002, ESSCIRC 2002. Proceedings of the 28th European Solid-State Circuit Conference, P403
   Tiri K, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P246, DOI 10.1109/DATE.2004.1268856
   Trentzsch M, 2016, INT EL DEVICES MEET
   Wang KL, 2013, J PHYS D APPL PHYS, V46, DOI 10.1088/0022-3727/46/7/074003
   WU SY, 1974, IEEE T ELECTRON DEV, VED21, P499
NR 41
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2024
VL 29
IS 1
AR 3
DI 10.1145/3604589
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IS7X9
UT WOS:001168397800003
OA Bronze
DA 2024-08-05
ER

PT J
AU Sun, RH
   Qiu, PF
   Lyu, YQ
   Dong, J
   Wang, HX
   Wang, DS
   Qu, G
AF Sun, Rihui
   Qiu, Pengfei
   Lyu, Yongqiang
   Dong, Jian
   Wang, Haixia
   Wang, Dongsheng
   Qu, Gang
TI Lightning: Leveraging DVFS-induced Transient Fault Injection to Attack
   Deep Learning Accelerator of GPUs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Hardware faults; DVFS; deep learning trustworthiness; GPU accelerator
AB Graphics Processing Units (GPU) are widely used as deep learning accelerators because of its high performance and low power consumption. Additionally, it remains secure against hardware-induced transient fault injection attacks, a classic type of attacks that have been developed on other computing platforms. In this work, we demonstrate that well-trained machine learning models are robust against hardware fault injection attacks when the faults are generated randomly. However, we discover that these models have components, whichwe refer to as sensitive targets, that are vulnerable to faults. By exploiting this vulnerability, we propose the Lightning attack, which precisely strikes the model's sensitive targets with hardware-induced transient faults based on the Dynamic Voltage and Frequency Scaling (DVFS). We design a sensitive targets search algorithm to find the most critical processing units of Deep Neural Network (DNN) models determining the inference results, and develop a genetic algorithm to automatically optimize the attack parameters for DVFS to induce faults. Experiments on three commodity Nvidia GPUs for four widely-used DNN models show that the proposed Lightning attack can reduce the inference accuracy by 69.1% on average for non-targeted attacks, and, more interestingly, achieve a success rate of 67.9% for targeted attacks.
C1 [Sun, Rihui; Dong, Jian] Harbin Inst Technol, Xidazhi St 92, Harbin 150006, Heilongjiang, Peoples R China.
   [Qiu, Pengfei] Beijing Univ Posts & Telecommun, Xitucheng Rd 10, Beijing 100088, Peoples R China.
   [Lyu, Yongqiang; Wang, Haixia; Wang, Dongsheng] Tsinghua Univ, Shuangqing Rd 30, Beijing 100084, Peoples R China.
   [Qu, Gang] Univ Maryland, College Pk, MD 20742 USA.
C3 Harbin Institute of Technology; Beijing University of Posts &
   Telecommunications; Tsinghua University; University System of Maryland;
   University of Maryland College Park
RP Dong, J (corresponding author), Harbin Inst Technol, Xidazhi St 92, Harbin 150006, Heilongjiang, Peoples R China.; Lyu, YQ (corresponding author), Tsinghua Univ, Shuangqing Rd 30, Beijing 100084, Peoples R China.
EM 19B903009@stu.hit.edu.cn; qpf@bupt.edu.cn; luyq@tsinghua.edu.cn;
   dan@hit.edu.cn; hx-wang@tsinghua.edu.cn; wds@tsinghua.edu.cn;
   gangqu@umd.edu
FU National key research and development program of China [2021YFB3100902];
   National Natural Science Foundation of China [92067206]
FX This research work has received funding from National key research and
   development program of China (Grant No. 2021YFB3100902), National
   Natural Science Foundation of China (Grant No. 62072263) and key funding
   from National Natural Science Foundation of China (Grant No. 92067206).
CR Barenghi Alessandro, 2010, 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST 2010), P7, DOI 10.1109/HST.2010.5513121
   Barenghi A, 2009, 2009 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2009), P23, DOI 10.1109/FDTC.2009.30
   Courbon F, 2014, LECT NOTES COMPUT SC, V8622, P229, DOI 10.1007/978-3-319-10175-0_16
   Crankshaw D, 2017, PROCEEDINGS OF NSDI '17: 14TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P613
   Dehbaoui A, 2012, 2012 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC), P7, DOI 10.1109/FDTC.2012.15
   Delvaux J, 2014, IEEE T CIRCUITS-I, V61, P1701, DOI 10.1109/TCSI.2013.2290845
   Di B, 2016, LECT NOTES COMPUT SC, V9966, P103, DOI 10.1007/978-3-319-47099-3_9
   Endo S, 2011, J CRYPTOGR ENG, V1, P265, DOI 10.1007/s13389-011-0022-y
   Erb C, 2017, INT SYM CODE GENER, P61, DOI 10.1109/CGO.2017.7863729
   Eslami M, 2020, INTEGRATION, V71, P154, DOI 10.1016/j.vlsi.2019.11.006
   Gabor UT, 2019, IEEE PAC RIM INT SYM, P75, DOI 10.1109/PRDC47002.2019.00029
   Gankidi P. R., 2016, Ph.D. Thesis
   Gordienko Y., 2020, Deep Learning: Concepts and Architectures, P65
   Guo T, 2018, INT CONF CLOUD ENG, P184, DOI 10.1109/IC2E.2018.00042
   Hong I, 1999, IEEE T COMPUT AID D, V18, P1702, DOI 10.1109/43.811318
   Hutter M, 2014, LECT NOTES COMPUT SC, V8419, P219, DOI 10.1007/978-3-319-08302-5_15
   Ionica MH, 2015, IEEE MICRO, V35, P6, DOI 10.1109/MM.2015.4
   Goodfellow IJ, 2015, Arxiv, DOI [arXiv:1412.6572, DOI 10.48550/ARXIV.1412.6572]
   Jiang ZH, 2016, INT S HIGH PERF COMP, P394, DOI 10.1109/HPCA.2016.7446081
   Karimi E, 2018, PR IEEE COMP DESIGN, P67, DOI 10.1109/ICCD.2018.00020
   Kenjar Z, 2020, PROCEEDINGS OF THE 29TH USENIX SECURITY SYMPOSIUM, P1445
   Kwon H, 2018, SYMMETRY-BASEL, V10, DOI 10.3390/sym10120738
   Lee S, 2014, P IEEE S SECUR PRIV, P19, DOI 10.1109/SP.2014.9
   Li C, 2016, CONF PROC INT SYMP C, P493, DOI 10.1109/ISCA.2016.50
   Luo C, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P281, DOI 10.1109/ICCD.2015.7357115
   Luo Chao, 2018, Journal of Hardware and Systems Security, V2, P69
   Luo Chao, 2018, P INT C COMP AID DES, P1
   Miele A, 2016, J COMPUT VIROL HACKI, V12, P113, DOI 10.1007/s11416-015-0251-1
   Murdock K, 2020, P IEEE S SECUR PRIV, P1466, DOI 10.1109/SP40000.2020.00057
   Naghibijouybari H, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P2139, DOI 10.1145/3243734.3243831
   Nishikawa N, 2017, LECT NOTES COMPUT SC, V10394, P273, DOI 10.1007/978-3-319-64701-2_20
   Peres Martin, 2013, Power., V75, p150W
   Qiu PF, 2019, PROCEEDINGS OF THE 2019 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST)
   Qiu PF, 2019, PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'19), P195, DOI 10.1145/3319535.3354201
   Razaque A, 2018, I C COMP SYST APPLIC
   Sabbagh M, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218690
   Seaborn M., 2015, Exploiting the DRAM rowhammer bug to gain kernel privilege, V15, P71
   Seifert N, 2010, INT RELIAB PHY SYM, P188, DOI 10.1109/IRPS.2010.5488831
   Shumailov I, 2021, 2021 IEEE EUROPEAN SYMPOSIUM ON SECURITY AND PRIVACY (EUROS&P 2021), P212, DOI 10.1109/EuroSP51992.2021.00024
   Tang A, 2017, PROCEEDINGS OF THE 26TH USENIX SECURITY SYMPOSIUM (USENIX SECURITY '17), P1057
   Tsimpourlas F, 2018, IEEE T COMPUT AID D, V37, P2212, DOI 10.1109/TCAD.2018.2857280
   Viera RAC, 2020, IEEE T COMPUT AID D, V39, P1231, DOI 10.1109/TCAD.2019.2928972
   Volos S, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P681
   Xu J, 2022, PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, P685, DOI 10.1145/3489517.3530516
   Yi MX, 2019, IEEE T COMPUT AID D, V38, P755, DOI 10.1109/TCAD.2018.2821559
   Zamani H, 2019, INTERNATIONAL CONFERENCE ON SUPERCOMPUTING (ICS 2019), P308, DOI 10.1145/3330345.3330373
NR 46
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2024
VL 29
IS 1
AR 14
DI 10.1145/3617893
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IS7X9
UT WOS:001168397800014
DA 2024-08-05
ER

PT J
AU Pan, RJ
   Li, X
   Chakrabarty, K
AF Pan, Renjian
   Li, Xin
   Chakrabarty, Krishnendu
TI Root-Cause Analysis with Semi-Supervised Co-Training for Integrated
   Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Root-cause analysis; semi-supervised learning; co-training; random
   forest
ID DIAGNOSIS
AB Root-cause analysis for integrated systems has become increasingly challenging due to their growing com-plexity. To tackle these challenges, machine learning (ML) has been applied to enhance root-cause analysis. Nonetheless, ML-based root-cause analysis usually requires abundant training data with root causes labeled by human experts, which are difficult or even impossible to obtain. To overcome this drawback, a semi-supervised co-training method is proposed for root-cause analysis in this article, which only requires a small portion of labeled data. First, a random forest is trained with labeled data. Next, we propose a co-training technique to learn from unlabeled data with semi-supervised learning, which pre-labels a subset of these data automatically and then retrains each decision tree in the random forest. In addition, a robust frame-work is proposed to avoid over-fitting. We further apply initialization by clustering and feature selection to improve the diagnostic performance. With two case studies from industry, the proposed approach shows superior performance against other state-of-the-art methods by saving up to 67% of labeling efforts.
C1 [Pan, Renjian; Li, Xin] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
   [Chakrabarty, Krishnendu] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85281 USA.
C3 Duke University; Arizona State University; Arizona State
   University-Tempe
RP Pan, RJ (corresponding author), Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
EM xynx29@gmail.com; xinli.ece@duke.edu; krishnendu.chakrabarty@asu.edu
OI Chakrabarty, Krishnendu/0000-0003-4475-6435
CR Abdelgayed TS, 2018, IEEE T IND ELECTRON, V65, P1595, DOI 10.1109/TIE.2017.2726961
   Alawieh MB, 2018, IEEE T COMPUT AID D, V37, P2986, DOI 10.1109/TCAD.2018.2789778
   Bishop CM., 2006, PATTERN RECOGN
   Breiman L., 2001, Machine Learning, V45, P5, DOI 10.1023/A:1010933404324
   Brodersen Kay H., 2010, Proceedings of the 2010 20th International Conference on Pattern Recognition (ICPR 2010), P3121, DOI 10.1109/ICPR.2010.764
   Chen Y, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P420, DOI [10.1145/3287624.3287685, 10.1109/TCAD.2019.2912948]
   CHINCHOR N, 1992, FOURTH MESSAGE UNDERSTANDING CONFERENCE (MUC-4), P22
   Gómez-Andrades A, 2016, IEEE T VEH TECHNOL, V65, P2369, DOI 10.1109/TVT.2015.2431742
   Hu R., 2010, Proceedings of the 23rd International Florida Artificial Intelligence Research Society Conference, P26
   Huang Q., 2020, P 2020 IEEE INT TEST, P1
   Jin S, 2016, IEEE T COMPUT AID D, V35, P985, DOI 10.1109/TCAD.2015.2481859
   Kizza J., 2013, Guide to computer network security
   Kraskov A, 2004, PHYS REV E, V69, DOI 10.1103/PhysRevE.69.066138
   Lei YG, 2016, IEEE T IND ELECTRON, V63, P3137, DOI 10.1109/TIE.2016.2519325
   Li M, 2007, IEEE T SYST MAN CY A, V37, P1088, DOI 10.1109/TSMCA.2007.904745
   Liu MY, 2021, IEEE T COMPUT AID D, V40, P1920, DOI 10.1109/TCAD.2020.3031865
   Palattella MR, 2016, IEEE J SEL AREA COMM, V34, P510, DOI 10.1109/JSAC.2016.2525418
   Pan RJ, 2022, IEEE VLSI TEST SYMP, DOI 10.1109/VTS52500.2021.9794192
   Pan RJ, 2022, IEEE T COMPUT AID D, V41, P2170, DOI 10.1109/TCAD.2021.3103818
   Ross BC, 2014, PLOS ONE, V9, DOI 10.1371/journal.pone.0087357
   Sagi O, 2018, WIRES DATA MIN KNOWL, V8, DOI 10.1002/widm.1249
   Salvador S, 2004, PROC INT C TOOLS ART, P576
   Settouti N, 2017, PATTERN ANAL APPL, V20, P673, DOI 10.1007/s10044-015-0524-9
   Tan Pang-Ning, 2016, Introduction to data mining
   Ye FM, 2016, IEEE T COMPUT AID D, V35, P323, DOI 10.1109/TCAD.2015.2459046
   Ye FM, 2013, IEEE T COMPUT AID D, V32, P723, DOI 10.1109/TCAD.2012.2234827
   Zheng TQ, 2022, IEEE T POWER DELIVER, V37, P3282, DOI 10.1109/TPWRD.2021.3125704
   Zhou ZH, 2005, 19TH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE (IJCAI-05), P908
   Zhu X.G., 2009, Synthesis Lectures on Artificial Intelligence and Machine Learning, DOI 10.2200/S00196ED1V01Y200906AIM006
NR 29
TC 0
Z9 0
U1 2
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2024
VL 29
IS 3
AR 51
DI 10.1145/3649313
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RJ2R7
UT WOS:001227235300011
DA 2024-08-05
ER

PT J
AU Prasad, G
   Mandi, B
   Ali, M
AF Prasad, Govind
   Mandi, Bipin
   Ali, Maifuz
TI SEDONUT: A Single-Event Double-Node Upset-Tolerant SRAM for Terrestrial
   Applications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Critical charge; high stability; low power loss; radiation-hardened
   SRAM; stability
ID LOW-POWER; DESIGN; CELL; COLLECTION; RECOVERY; CHARGE
AB Radiation and its effect on neighboring nodes are critical not only for space applications but also for terrestrial applications at modern lower-technology nodes. This may cause static random-access memory (SRAM) failures due to single- and multi-node upset. Hence, this article proposes a 14T radiation-hardened-based SRAM cell to overcome soft errors for space and critical terrestrial applications. Simulation results show that the proposed cell can be resilient to any single event upset and single event double node upset at its storage nodes. This cell uses less power than others. The hold, read, and write stability increases compared with most considered cells. The higher critical charge of the proposed SRAM increases radiation resistance. Simulation results demonstrate that out of all compared SRAMs, only DNUSRM and the proposed SRAM show 0% probability of logical flipping. Also, other parameters such as total critical charge, write stability, read stability, hold stability, area, power, sensitive area, write speed, and read speed of the proposed SRAM are improved by -19.1%, 5.22%, 25.7%, -5.46%, 22.5%, 50.6%, 60.0%, 17.91%, and 0.74% compared with DNUSRM SRAM. Hence, the better balance among the parameters makes the proposed cell more suitable for space and critical terrestrial applications. Finally, the post-layout and Monte Carlo simulation validate the efficiency of SRAMs.
C1 [Prasad, Govind] Siksha O Anusandhan, POB 753010, Bhubaneswar, Odisha, India.
   [Prasad, Govind] IIT Gandhinagar, Gandhinagar, Gujarat, India.
   [Prasad, Govind; Mandi, Bipin; Ali, Maifuz] IIIT Naya Raipur, Chhattisgarh, India.
   [Prasad, Govind] NIT Rourkela, Rourkela, India.
   [Mandi, Bipin; Ali, Maifuz] IIT Kharagpur, Kharagpur, W Bengal, India.
C3 Siksha 'O' Anusandhan University; Indian Institute of Technology System
   (IIT System); Indian Institute of Technology (IIT) - Gandhinagar;
   National Institute of Technology (NIT System); National Institute of
   Technology Rourkela; Indian Institute of Technology System (IIT System);
   Indian Institute of Technology (IIT) - Kharagpur
RP Prasad, G (corresponding author), Siksha O Anusandhan, POB 753010, Bhubaneswar, Odisha, India.; Prasad, G (corresponding author), IIT Gandhinagar, Gandhinagar, Gujarat, India.; Prasad, G (corresponding author), IIIT Naya Raipur, Chhattisgarh, India.; Prasad, G (corresponding author), NIT Rourkela, Rourkela, India.
EM govindprasad@soa.ac.in; bipin0087@gmail.com; maifuzali@iiitnr.edu.in
CR Amirany A, 2021, IEEE T DEVICE MAT RE, V21, P215, DOI 10.1109/TDMR.2021.3060055
   Amusan OA, 2006, IEEE T NUCL SCI, V53, P3253, DOI 10.1109/TNS.2006.884788
   Bai N, 2023, INTEGRATION, V92, P58, DOI 10.1016/j.vlsi.2023.05.001
   Bakhtiary V, 2023, MICROELECTRON RELIAB, V140, DOI 10.1016/j.microrel.2022.114881
   Cai S, 2023, INTEGRATION, V91, P1, DOI 10.1016/j.vlsi.2023.02.010
   Calin T, 1996, IEEE T NUCL SCI, V43, P2874, DOI 10.1109/23.556880
   Chang L, 2005, 2005 Symposium on VLSI Technology, Digest of Technical Papers, P128
   Dang LDT, 2017, IEEE T NUCL SCI, V64, P2489, DOI 10.1109/TNS.2017.2728180
   Guo J, 2017, IEEE T VLSI SYST, V25, P1593, DOI 10.1109/TVLSI.2016.2645282
   Huang Zhengfeng, 2023, IEEE Transactions on Aerospace and Electronic Systems, V59, P3
   Jahinuzzaman SM, 2009, IEEE T NUCL SCI, V56, P3768, DOI 10.1109/TNS.2009.2032090
   Jahinuzzaman SM, 2009, IEEE T VLSI SYST, V17, P1187, DOI 10.1109/TVLSI.2008.2003511
   Jiang JW, 2019, IEEE T CIRCUITS-I, V66, P967, DOI 10.1109/TCSI.2018.2872507
   Lin S, 2012, IEEE T DEVICE MAT RE, V12, P68, DOI 10.1109/TDMR.2011.2167233
   Liu ZY, 2023, INT J CIRC THEOR APP, V51, P3938, DOI 10.1002/cta.3635
   MESSENGER GC, 1982, IEEE T NUCL SCI, V29, P2024, DOI 10.1109/TNS.1982.4336490
   Pal S, 2023, IEEE ACCESS, V11, P20184, DOI 10.1109/ACCESS.2022.3161147
   Pal S, 2021, IEEE T CIRCUITS-I, V68, P2470, DOI 10.1109/TCSI.2021.3064870
   Pal S, 2021, IEEE T ELECTRON DEV, V68, P2246, DOI 10.1109/TED.2021.3061642
   Peng CY, 2019, IEEE T VLSI SYST, V27, P407, DOI 10.1109/TVLSI.2018.2879341
   Prasad G, 2021, IEEE T DEVICE MAT RE, V21, P658, DOI 10.1109/TDMR.2021.3118715
   Prasad G, 2020, MICROELECTRON J, V103, DOI 10.1016/j.mejo.2020.104843
   Raghuram CHN, 2021, IEEE T DEVICE MAT RE, V21, P48, DOI 10.1109/TDMR.2021.3049215
   Yan AB, 2022, IEEE T DEVICE MAT RE, V22, P282, DOI 10.1109/TDMR.2022.3175324
   Yan AB, 2020, IEEE T CIRCUITS-I, V67, P879, DOI 10.1109/TCSI.2019.2959007
   Yan AB, 2019, IEEE T RELIAB, V68, P354, DOI 10.1109/TR.2018.2876243
   Zhao Q, 2023, INT J CIRC THEOR APP, V51, P398, DOI 10.1002/cta.3418
NR 27
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2024
VL 29
IS 3
AR 52
DI 10.1145/3651985
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RJ2R7
UT WOS:001227235300012
OA Bronze
DA 2024-08-05
ER

PT J
AU Cui, YJ
   Li, J
   Chen, YP
   Wang, CH
   Gu, CY
   O'Neill, M
   Liu, WQ
AF Cui, Yijun
   Li, Jiang
   Chen, Yunpeng
   Wang, Chenghua
   Gu, Chongyan
   O'Neill, Maire
   Liu, Weiqiang
TI An Efficient Ring Oscillator PUF Using Programmable Delay Units on FPGA
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE PUF; ring oscillator; programmable delay units; FPGAs; hardware security
ID AUTHENTICATION; LIGHTWEIGHT
AB The ring oscillator (RO) PUF can be implemented on different FPGA platforms with high uniqueness and reliability. To decrease the hardware cost of conventional RO PUFs, a new design using the programmable delay units is proposed, namely, PRO PUF. The programmable interconnect points (PIPs) of programmable delay units are used to enhance the configurability. The PUF cell of the proposed design has the ability to be efficiently programmed to an RO PUF at any stage by adjusting the propagation paths of the delay units. A significant number of responses can be generated by the proposed PRO PUFwhile consuming fewer hardware resources. To verify the performance, the proposed design has been implemented on Xilinx FPGAs and also simulated using a standard 40nm technology. The experimental results have shown that the proposed design achieves high uniqueness, reliability, and hardware efficiency. Moreover, the PRO PUF has been evaluated using a machine learning attack, the CMA-ES attack. The results have shown that the proposed structure is more resistant to common modeling attacks when compared to conventional RO-related PUF designs.
C1 [Cui, Yijun; Li, Jiang; Chen, Yunpeng; Wang, Chenghua; Liu, Weiqiang] Nanjing Univ Aeronaut & Astronaut, Nanjing 211106, Peoples R China.
   [Gu, Chongyan; O'Neill, Maire] Queens Univ Belfast, Belfast, Antrim, North Ireland.
C3 Nanjing University of Aeronautics & Astronautics; Queens University
   Belfast
RP Cui, YJ (corresponding author), Nanjing Univ Aeronaut & Astronaut, Nanjing 211106, Peoples R China.
EM ijun.cui@nuaa.edu.cn; lijiang@nuaa.edu.cn; cyp0124@nuaa.edu.cn;
   chwang@nuaa.edu.cn; c.gu@qub.ac.uk; m.oneill@ecit.qub.ac.uk;
   liuweiqiang@nuaa.edu.cn
OI Li, Jiang/0000-0002-2792-3951; Liu, Weiqiang/0000-0001-8398-8648; Cui,
   Yijun/0000-0002-6262-2329
FU Natural Science Foundation of Jiangsu Province [BK20210287]; National
   Natural Science Foundation of China [62104107, 62022041]; Fundamental
   Research Funds for the Central Universities [NS2021031]
FX This project is supported by the Natural Science Foundation of Jiangsu
   Province (No. BK20210287), the National Natural Science Foundation of
   China (No. 62104107 and 62022041), and the Fundamental Research Funds
   for the Central Universities (Grant No. NS2021031).
CR Bechkit W, 2013, IEEE T WIREL COMMUN, V12, P948, DOI 10.1109/TWC.2012.010413.120732
   Beckhoff Christian, 2011, P INT WORKSH REC COM, P1
   Bossuet L, 2016, IEEE T INF FOREN SEC, V11, P2624, DOI 10.1109/TIFS.2016.2553454
   Cao Y, 2015, IEEE T COMPUT AID D, V34, P1143, DOI 10.1109/TCAD.2015.2424955
   Chen ZW, 2016, IEEE INT SYMP CIRC S, P742, DOI 10.1109/ISCAS.2016.7527347
   Cilardo A, 2015, IEEE T IND INFORM, V11, P94, DOI 10.1109/TII.2014.2370532
   Clark LT, 2019, IEEE T CIRCUITS-I, V66, P955, DOI 10.1109/TCSI.2018.2873777
   Cui YJ, 2020, IEEE OPEN J NANOTECH, V1, P128, DOI 10.1109/OJNANO.2020.3040787
   Cui YJ, 2018, IEEE ACCESS, V6, P28478, DOI 10.1109/ACCESS.2018.2839363
   Cui YJ, 2016, IEEE INT SYMP CIRC S, P558, DOI 10.1109/ISCAS.2016.7527301
   Delvaux J, 2015, IEEE T COMPUT AID D, V34, P889, DOI 10.1109/TCAD.2014.2370531
   Devadas S, 2008, 2008 IEEE INTERNATIONAL CONFERENCE ON RFID, P58, DOI 10.1109/RFID.2008.4519377
   Ebrahimi H, 2011, MICROELECTRON J, V42, P12, DOI 10.1016/j.mejo.2010.09.010
   Holcomb DE, 2009, IEEE T COMPUT, V58, P1198, DOI 10.1109/TC.2008.212
   Kumar SS, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P67, DOI 10.1109/HST.2008.4559053
   Lavin C., 2011, 2011 International Conference on Field Programmable Logic and Applications, P349, DOI 10.1109/FPL.2011.69
   Liu WQ, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3274666
   Maiti A, 2011, J CRYPTOL, V24, P375, DOI 10.1007/s00145-010-9088-4
   Maiti A, 2009, I C FIELD PROG LOGIC, P703, DOI 10.1109/FPL.2009.5272361
   Meng-Day Mandel Yu, 2012, Proceedings 2012 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST 2012), P108, DOI 10.1109/HST.2012.6224329
   Pang ZH, 2017, INT SYM QUAL ELECT, P237, DOI 10.1109/ISQED.2017.7918322
   Rahman F., 2012, 2012 IEEE International Conference on Pervasive Computing and Communications Workshops (PerCom Workshops), P811, DOI 10.1109/PerComW.2012.6197623
   Rahman MT, 2016, IEEE T EMERG TOP COM, V4, P335, DOI 10.1109/TETC.2015.2474741
   Ruan AW, 2013, IEEE T CIRCUITS-II, V60, P801, DOI 10.1109/TCSII.2013.2278129
   Shifman Y, 2018, IEEE SOLID-ST CIRC L, V1, P138, DOI 10.1109/LSSC.2018.2879216
   Stankovic JA, 2014, IEEE INTERNET THINGS, V1, P3, DOI 10.1109/JIOT.2014.2312291
   Suh GE, 2007, DES AUT CON, P9, DOI 10.1109/DAC.2007.375043
   Tanamoto T, 2017, IEEE T CIRCUITS-II, V64, P827, DOI 10.1109/TCSII.2016.2602828
   Tuyls P, 2006, LECT NOTES COMPUT SC, V3860, P115
   Usmani MA, 2019, IEEE T VLSI SYST, V27, P364, DOI 10.1109/TVLSI.2018.2877438
   Wang YL, 2022, IEEE T EMERG TOP COM, V10, P1091, DOI 10.1109/TETC.2021.3072421
   Xiao K, 2014, 2014 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P101, DOI 10.1109/HST.2014.6855578
   Yijun Cui, 2020, 2020 IEEE International Symposium on Circuits and Systems (ISCAS), DOI 10.1109/ISCAS45731.2020.9180552
   Zalivaka SS, 2019, IEEE T INF FOREN SEC, V14, P1109, DOI 10.1109/TIFS.2018.2870835
NR 34
TC 2
Z9 2
U1 2
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2024
VL 29
IS 1
AR 2
DI 10.1145/3593807
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IS7X9
UT WOS:001168397800002
OA Green Accepted
DA 2024-08-05
ER

PT J
AU Jiang, DP
   Dai, ZB
   Liu, YJ
   Zhang, ZR
AF Jiang, Danping
   Dai, Zibin
   Liu, Yanjiang
   Zhang, Zongren
TI RGMU: A High-flexibility and Low-cost Reconfigurable Galois Field
   Multiplication Unit Design Approach for CGRCA
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Coarse-grained reconfigurable cipher logic arrays; symmetric cipher;
   finite field multiplication; parallelism
ID PARALLEL; EFFICIENT; ARCHITECTURES; REPRESENTATIONS; MULTIPLIERS;
   FIBONACCI
AB Finite field multiplication is a non-linear transformation operator that appears in the majority of symmetric cryptographic algorithms. Numerous specified finite field multiplication units have been proposed as a fundamental module in the coarse-grained reconfigurable cipher logic array to support more cryptographic algorithms; however, it will introduce low flexibility and high overhead, resulting in reduced performance of the coarse-grained reconfigurable cipher logic array. In this article, a high-flexibility and low-cost reconfigurable Galois field multiplication unit (RGMU) is proposed to balance the tradeoffs between the function, delay, and area. All the finite field multiplication operations, including maximum distance separable matrix multiplication, parallel update of Fibonacci linear feedback shift register, parallel update of Galois linear feedback shift register, and composite field multiplication, are analyzed and two basic operation components are abstracted. Further, a reconfigurable finite field multiplication computational model is established to demonstrate the efficacy of reconfigurable units and guide the design of RGMU with high performance. Finally, the overall architecture of RGMU and two multiplication circuits are introduced. Experimental results show that the RGMU can not only reduce the hardware overhead and power consumption but also has the unique advantage of satisfying all the finite field multiplication operations in symmetric cryptography algorithms.
C1 [Jiang, Danping; Dai, Zibin; Liu, Yanjiang; Zhang, Zongren] Informat Engn Univ, Zhengzhou, Peoples R China.
C3 PLA Information Engineering University
RP Jiang, DP (corresponding author), Informat Engn Univ, Zhengzhou, Peoples R China.
EM jiangdp666@163.com; daizb2004@126.com; liuyj_1013@126.com;
   zzr20200901@163.com
RI Liu, Yanjiang/GQI-0311-2022
OI Liu, Yanjiang/0000-0003-1806-6748; Jiang, Danping/0009-0003-7306-7855
FU National Natural Science Foundation of China [62302519]
FX This work was supported by the National Natural Science Foundation of
   China under Grant 62302519.
CR Banegas G, 2019, J CRYPTOGR ENG, V9, P359, DOI 10.1007/s13389-018-0197-6
   BERLEKAMP ER, 1982, IEEE T INFORM THEORY, V28, P869, DOI 10.1109/TIT.1982.1056591
   Chen RJ, 2014, 2014 INTERNATIONAL SYMPOSIUM ON BIOMETRICS AND SECURITY TECHNOLOGIES (ISBAST), P112, DOI 10.1109/ISBAST.2014.7013104
   Cilardo A, 2009, IEEE T COMPUT, V58, P1001, DOI 10.1109/TC.2009.16
   Fan HN, 2006, IEEE T CIRCUITS-I, V53, P2606, DOI 10.1109/TCSI.2006.883855
   Goresky M, 2002, IEEE T INFORM THEORY, V48, P2826, DOI 10.1109/TIT.2002.804048
   Hariri A, 2008, LECT NOTES COMPUT SC, V5130, P103, DOI 10.1007/978-3-540-69499-1_9
   Heidarpur M, 2021, IEEE T VLSI SYST, V29, P667, DOI 10.1109/TVLSI.2021.3058509
   Hütter M, 2003, ITCC 2003: INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: COMPUTERS AND COMMUNICATIONS, PROCEEDINGS, P692, DOI 10.1109/ITCC.2003.1197615
   Iliev N, 2004, IEEE COMP SOC ANN, P299, DOI 10.1109/ISVLSI.2004.1339564
   Jain SK, 1998, IEEE T VLSI SYST, V6, P101, DOI 10.1109/92.661252
   Jassim Sameeh A., 2021, 2021 1st Babylon International Conference on Information Technology and Science (BICITS), P228, DOI 10.1109/BICITS51482.2021.9509883
   Kitsos P, 2003, MICROELECTRON J, V34, P975, DOI 10.1016/S0026-2692(03)00172-1
   Lee CY, 2001, IEEE T CIRCUITS-II, V48, P519, DOI 10.1109/82.938363
   Li W, 2015, INT C INTEL HUM MACH, P203, DOI 10.1109/IHMSC.2015.265
   Li Wei, 2008, Computer Engineering, V34, P229
   Nan L.-m., 2018, P 14 IEEE INT C SOLI, P1, DOI [10.1109/ICSICT.2018.8565649, DOI 10.1109/ICSICT.2018.8565649]
   Nan LM, 2017, INT CONF ASIC, P191, DOI 10.1109/ASICON.2017.8252444
   Pillutla SR, 2020, AEU-INT J ELECTRON C, V114, DOI 10.1016/j.aeue.2019.153017
   Qin Xiao-yi, 2003, Acta Electronica Sinica, V31, P406
   Qu TZ, 2023, J ELECTRON INF TECHN, V45, P78, DOI 10.11999/JEIT211579
   Reyhani-Masoleh A, 2006, IEEE T COMPUT, V55, P34, DOI 10.1109/TC.2006.10
   Reyhani-Masoleh A, 2002, IEEE T COMPUT, V51, P511, DOI 10.1109/TC.2002.1004590
   Rudra A., 2001, Cryptographic Hardware and Embedded Systems - CHES 2001. Third International Workshop. Proceedings (Lecture Notes in Computer Science Vol.2162), P171
   Samanta J., 2014, P INT C VLSI SIGNAL
   Su Y, 2021, J AMB INTEL HUM COMP, V12, P7727, DOI 10.1007/s12652-020-02497-8
   Sunar B, 2003, IEEE T COMPUT, V52, P1391, DOI 10.1109/TC.2003.1244937
   WANG CC, 1985, IEEE T COMPUT, V34, P709, DOI 10.1109/TC.1985.1676616
   Wu HP, 2008, IEEE T COMPUT, V57, P1023, DOI 10.1109/TC.2008.67
   Xie JF, 2015, IEEE T CIRCUITS-I, V62, P881, DOI 10.1109/TCSI.2014.2386782
   [袁丹寿 Yuan Danshou], 2006, [电子与信息学报, Journal of electronics & information technology], V28, P717
   Zhang Xue-ying, 2009, Research and Implementation of Reconfigurable Multiplier over Galois Field Targeted at Stream Cipher, P34, DOI [10.1007/978-3-642-02342-2_28, DOI 10.1007/978-3-642-02342-2_28]
   Zibin Dai, 2008, 2008 4th International Conference on Circuits and Systems for Communications, P338
NR 33
TC 0
Z9 0
U1 2
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2024
VL 29
IS 2
DI 10.1145/3639820
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ML0T2
UT WOS:001193665600015
DA 2024-08-05
ER

PT J
AU Deepanjali, S
   Noor, MSK
AF Deepanjali, S.
   Noor, Mahammad S. K.
TI Scalable and Accelerated Self-healing Control Circuit Using Evolvable
   Hardware
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Hardwired control circuit; SEU fault mitigation; genetic algorithm;
   evolvable; hardware; virtual reconfigurable circuit; scalability
ID SYSTOLIC ARRAY; EVOLUTION
AB Controllers are mission-critical components of any electronic design. By sending control signals, they decide which and when other data path elements must operate. Faults, especially Single Event Upset (SEU) occurrence in these components, can lead to functional/mission failure of the system when deployed in harsh environments. Hence, competence to self-heal from SEU is highly required in the control path of the digital system. Reconfiguration is critical for recovering from a faulty state to a non-faulty state. Compared to native reconfiguration, the Virtual Reconfigurable Circuit (VRC) is an FPGA-generic reconfiguration mechanism. The non-partial reconfiguration in VRC and extensive architecture are considered hindrances in extending the VRC-based Evolvable Hardware (EHW) to real-time fault mitigation. To confront this challenge, we have proposed an intrinsic constrained evolution to improve the scalability and accelerate the evolution process for VRC-based fault mitigation in mission-critical applications. Experimentation is conducted on complex ACM/SIGDA benchmark circuits and real-time circuits used in space missions, which are not included in related works. In addition, a comparative study is made between existing and proposed methodologies for brushless DC motor control circuits. The hardware utilization in the multiplexer has been significantly reduced, resulting in up to a 77% reduction in the existing VRC architecture. The proposed methodology employs a fault localization approach to narrow the search space effectively. This approach has yielded an 87% improvement on average in convergence speed, as measured by the evolution time, compared to the existing work.
C1 [Deepanjali, S.; Noor, Mahammad S. K.] Indian Inst Informat Technol Design & Mfg, Chennai 600127, Tamil Nadu, India.
C3 Indian Institute of Information Technology, Design & Manufacturing,
   Kancheepuram
RP Deepanjali, S (corresponding author), Indian Inst Informat Technol Design & Mfg, Chennai 600127, Tamil Nadu, India.
EM cs21d0001@iiitdm.ac.in; noor@iiitdm.ac.in
RI Mahammad Sk, Noor/C-8197-2017
OI Mahammad Sk, Noor/0000-0003-4708-4769
FU Research Innovation Centre (RIC) of the Defense Research and Development
   Organization (DRDO), IIT Madras Research Park, Chennai
FX This work is funded by the Research Innovation Centre (RIC) of the
   Defense Research and Development Organization (DRDO), IIT Madras
   Research Park, Chennai.
CR Abdel-Hamid A. T., 2004, Canadian Conference on Electrical and Computer Engineering 2004 (IEEE Cat. No.04CH37513), P1907, DOI 10.1109/CCECE.2004.1347584
   Bhandari Sheetal, 2012, P 6 HIPEAC WORKSH RE
   Chandrasekharan R, 2020, INT J BIO-INSPIR COM, V15, P43
   Claire's homepage, 2023, Project IceStrom
   Clark G. R., 1999, Proceedings of the 1999 Congress on Evolutionary Computation-CEC99 (Cat. No. 99TH8406), P830, DOI 10.1109/CEC.1999.782508
   Claus C, 2008, I C FIELD PROG LOGIC, P534
   Fritzsch C, 2022, IEEE C EVOL COMPUTAT, DOI 10.1109/CEC55065.2022.9870297
   Glette K, 2007, NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, P463
   Gwaltney DA, 2005, 2005 NASA/DOD CONFERENCE ON EVOLVABLE HARDWARE (EH-2005), PROCEEDINGS, P43, DOI 10.1109/EH.2005.6
   Hoffmann J, 2022, PROCEEDINGS OF THE 2022 GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE COMPANION, GECCO 2022, P112, DOI 10.1145/3520304.3528821
   Hollingworth G, 2000, SECOND NASA/DOD WORKSHOP ON EVOLVABLE HARDWARE, PROCEEDINGS, P195, DOI 10.1109/EH.2000.869357
   Hornby G., 2006, Space, V2006, P7242
   Hussein F, 2020, MICROPROCESS MICROSY, V74, DOI 10.1016/j.micpro.2020.103014
   Khalil K, 2019, MICROELECTRON J, V93, DOI 10.1016/j.mejo.2019.104620
   Korenek J, 2005, LECT NOTES COMPUT SC, V3637, P46, DOI 10.1007/11549703_5
   Labafniya M, 2020, LECT NOTES COMPUT SC, V12418, P163, DOI 10.1007/978-3-030-61638-0_10
   Labafniya M, 2020, APPL SOFT COMPUT, V91, DOI 10.1016/j.asoc.2020.106247
   Li ZY, 2022, INT SOC DESIGN CONF, P213, DOI 10.1109/ISOCC56007.2022.10031367
   Liu LJ, 2021, APPL SOFT COMPUT, V113, DOI 10.1016/j.asoc.2021.107904
   Lohn J, 2003, LECT NOTES COMPUT SC, V2606, P47
   Miller JF, 2000, LECT NOTES COMPUT SC, V1802, P121
   Mora J, 2019, GENET PROGRAM EVOL M, V20, P155, DOI 10.1007/s10710-018-9340-5
   Mora J, 2018, MICROPROCESS MICROSY, V56, P144, DOI 10.1016/j.micpro.2017.12.001
   Mora J, 2015, 2015 10TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC)
   Murakawa M., 1996, Parallel Problem Solving from Nature - PPSN IV. International Conference on Evolutionary Computation - The 4th International Conference on Parallel Problem Solving from Nature. Proceedings, P62, DOI 10.1007/3-540-61723-X_970
   Salvador R, 2013, IEEE T COMPUT, V62, P1481, DOI 10.1109/TC.2013.78
   Sekanina L, 2004, 2004 NASA/DOD CONFERENCE ON EVOLVABLE HARDWARE, PROCEEDINGS, P63
   Sekanina L, 2003, LECT NOTES COMPUT SC, V2606, P186
   Sekanina L, 2002, LECT NOTES COMPUT SC, V2279, P255
   Sekanina L, 2006, IEEE C EVOL COMPUTAT, P2756
   Sekanina L, 2007, ACM J EMERG TECH COM, V3, DOI 10.1145/1265949.1265954
   Shang QY, 2020, CONCURR COMP-PRACT E, V32, DOI 10.1002/cpe.5486
   Stomeo E, 2006, IEEE T SYST MAN CY B, V36, P1024, DOI 10.1109/TSMCB.2006.872259
   Suhas S, 2023, IETE J RES, V69, P1373, DOI 10.1080/03772063.2020.1867010
   Torresen Jim, 2008, 26th Norchip Conference, P61, DOI 10.1109/NORCHP.2008.4738283
   Trimberger S, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P83
   Vasicek Z, 2014, 2014 IEEE INTERNATIONAL CONFERENCE ON EVOLVABLE SYSTEMS (ICES), P133, DOI 10.1109/ICES.2014.7008732
   Vasicek Z, 2011, GENET PROGRAM EVOL M, V12, P305, DOI 10.1007/s10710-011-9132-7
   Vipin K, 2015, NASA ESA CONF
   Wang J, 2019, IEEE ACCESS, V7, P35805, DOI 10.1109/ACCESS.2019.2905042
   Wang J, 2007, LECT NOTES COMPUT SC, V4684, P23
   Widiger H, 2006, LECT NOTES COMPUT SC, V3853, P64
   Yang S., 1991, Tech. Report
   Zhang Y, 2004, 2004 NASA/DOD CONFERENCE ON EVOLVABLE HARDWARE, PROCEEDINGS, P55
   Zhao Shu-Guang, 2002, Chinese Journal of Computers, V25, P666
   Zhu P, 2017, NASA ESA CONF, P214, DOI 10.1109/AHS.2017.8046381
NR 46
TC 0
Z9 0
U1 2
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2024
VL 29
IS 2
DI 10.1145/3634682
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ML0T2
UT WOS:001193665600008
DA 2024-08-05
ER

PT J
AU Huang, BY
   Lyubomirsky, S
   Li, Y
   He, MK
   Smith, GH
   Tambe, T
   Gaonkar, A
   Canumalla, V
   Cheung, A
   Wei, GY
   Gupta, A
   Tatlock, Z
   Malik, S
AF Huang, Bo-Yuan
   Lyubomirsky, Steven
   Li, Yi
   He, Mike
   Smith, Gus Henry
   Tambe, Thierry
   Gaonkar, Akash
   Canumalla, Vishal
   Cheung, Andrew
   Wei, Gu-Yeon
   Gupta, Aarti
   Tatlock, Zachary
   Malik, Sharad
TI Application-level Validation of Accelerator Designs Using a Formal
   Software/Hardware Interface
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Accelerator; domain-specific language; compilation; validation;
   software/hardware; interface
AB Ideally, accelerator development should be as easy as software development. Several recent design languages/tools are working toward this goal, but actually testing early designs on real applications end-to-end remains prohibitively difficult due to the costs of building specialized compiler and simulator support. We propose a new first-in-class, mostly automated methodology termed "3LA" to enable end-to-end testing of prototype accelerator designs on unmodified source applications. A key contribution of 3LA is the use of a formal software/hardware interface that specifies an accelerator's operations and their semantics. Specifically, we leverage the Instruction-level Abstraction (ILA) formal specification for accelerators that has been successfully used thus far for accelerator implementation verification. We show how the ILA for accelerators serves as a software/hardware interface, similar to the Instruction Set Architecture for processors, that can be used for automated development of compilers and instruction-level simulators. Another key contribution of this work is to show how ILA-based accelerator semantics enables extending recent work on equality saturation to auto-generate basic compiler support for prototype accelerators in a technique we term "flexible matching." By combining flexible matching with simulators auto-generated from ILA specifications, our approach enables end-to-end evaluation with modest engineering effort. We detail several case studies of 3LA, which uncovered an unknown flaw in a recently published accelerator and facilitated its fix.
C1 [Huang, Bo-Yuan] Intel Corp, Santa Clara, CA 95054 USA.
   [Lyubomirsky, Steven] OctoML, Seattle, WA USA.
   [Li, Yi; He, Mike; Gaonkar, Akash; Gupta, Aarti; Malik, Sharad] Princeton Univ, Princeton, NJ USA.
   [Smith, Gus Henry; Canumalla, Vishal; Cheung, Andrew; Tatlock, Zachary] Univ Washington, Seattle, WA USA.
   [Tambe, Thierry; Wei, Gu-Yeon] Harvard Univ, Cambridge, MA USA.
C3 Intel Corporation; Princeton University; University of Washington;
   University of Washington Seattle; Harvard University
RP Huang, BY (corresponding author), Intel Corp, Santa Clara, CA 95054 USA.
EM bo-yuan.huang@intel.com; slyubomirsky@octoml.ai; yi-li@princeton.edu;
   mikehe@princeton.edu; gussmith@cs.washington.edu; ttambe@g.harvard.edu;
   agaonkar@princeton.edu; vishalc@cs.washington.edu;
   acheung8@cs.washington.edu; gywei@g.harvard.edu;
   aartig@cs.princeton.edu; ztatlock@cs.washington.edu;
   sharad@princeton.edu
RI Smith, Gus Henry/KYQ-4464-2024; Li, Yi/KJM-5121-2024
OI Smith, Gus Henry/0000-0001-9754-233X; Li, Yi/0009-0000-4837-2282; Tambe,
   Thierry/0000-0002-6411-9620; Gaonkar, Akash/0000-0001-5565-2581; Wei,
   Gu-Yeon/0000-0001-5730-9904; Cheung, Andrew/0009-0006-0661-2640;
   Canumalla, Vishal/0009-0001-5418-1279; Lyubomirsky,
   Steven/0009-0003-6747-7014
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   [Anonymous], 2019, ONNX: Open Neural Network Exchange
   [Anonymous], 2024, ACM Trans. Des. Autom. Electron. Syst., V29
   Apple Inc, 2022, CoreML: Integrate Machine Learning Models Into Your App
   Arnout G., 2000, Proceedings ASP-DAC 2000. Asia and South Pacific Design Automation Conference 2000 with EDA TechnoFair 2000. (Cat. No.00EX389), P573, DOI 10.1109/ASPDAC.2000.835166
   Baader F., 1998, Term rewriting and all that
   Bahr R, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218553
   Bansal S, 2006, ACM SIGPLAN NOTICES, V41, P394, DOI 10.1145/1168918.1168906
   Bansal Sorav, 2008, P 8 USENIX C OP SYST, V8, P177
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Blindell Gabriel Hjort, 2016, Instruction Selection-Principles, Methods, and Applications, DOI DOI 10.1007/978-3-319-34019-7
   Canadian Institute for Advanced Research, 2009, The CIFAR-10 Dataset
   Chan Wei-Ting Jonas, 2014, 2014 IEEE 32nd International Conference on Computer Design (ICCD), P153, DOI 10.1109/ICCD.2014.6974675
   Chellapilla Kumar, 2006, P 10 INTERNATIONALWO
   Chen TQ, 2015, Arxiv, DOI arXiv:1512.01274
   Chen TQ, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P579
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Chen Z, 2021, Arxiv, DOI arXiv:2105.03215
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Dershowitz N., 1993, Functional programming, concurrency, simulation and automated reasoning. International lecture series 1991-1992, P199
   Dias J, 2010, POPL'10: PROCEEDINGS OF THE 37TH ANNUAL ACM SIGPLAN-SIGACT SYMPOSIUM ON PRINCIPLES OF PROGRAMMING LANGUAGES, P403, DOI 10.1145/1706299.1706346
   EdwardAnderson Zhaojun Bai, 1999, LAPACK Users' Guide, V3rd
   Fang ZM, 2019, IEEE INT CONF ASAP, P239, DOI 10.1109/ASAP.2019.00013
   Howard AG, 2017, Arxiv, DOI [arXiv:1704.04861, 10.48550/arXiv.1704.04861]
   Graves A, 2014, PR MACH LEARN RES, V32, P1764
   Gu P, 2020, ANN I S COM, P804, DOI 10.1109/ISCA45697.2020.00071
   Ham TJ, 2016, INT SYMP MICROARCH
   Hameed R, 2010, CONF PROC INT SYMP C, P37, DOI 10.1145/1816038.1815968
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Huang BY, 2019, LECT NOTES COMPUT SC, V11427, P351, DOI 10.1007/978-3-030-17462-0_21
   Huang BY, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3282444
   Huang BY, 2018, DES AUT CON
   Ikarashi Y, 2022, PROCEEDINGS OF THE 43RD ACM SIGPLAN INTERNATIONAL CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '22), P703, DOI 10.1145/3519939.3523446
   Jacob B, 2017, Arxiv, DOI arXiv:1712.05877
   Jiang Shunning, 2018, P WORKSHOP OPEN SOUR, P1
   Joshi R, 2002, ACM SIGPLAN NOTICES, V37, P304, DOI 10.1145/543552.512566
   Jouppi NP, 2020, COMMUN ACM, V63, P67, DOI 10.1145/3360307
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Korhonen V, 2015, 2015 IEEE GLOBAL CONFERENCE ON SIGNAL AND INFORMATION PROCESSING (GLOBALSIP), P629, DOI 10.1109/GlobalSIP.2015.7418272
   Kourta S, 2022, CC'22: PROCEEDINGS OF THE 31ST ACM SIGPLAN INTERNATIONAL CONFERENCE ON COMPILER CONSTRUCTION, P54, DOI 10.1145/3497776.3517781
   Lai YH, 2021, ACM T RECONFIG TECHN, V14, DOI 10.1145/3469660
   Lai YH, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P242, DOI 10.1145/3289602.3293910
   Lattner C, 2021, INT SYM CODE GENER, P2, DOI 10.1109/CGO51591.2021.9370308
   Lee D, 2023, ACM T PROGR LANG SYS, V45, DOI 10.1145/3591622
   Li JJ, 2020, 2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), P51, DOI 10.1145/3373087.3375320
   Li Yi, 2024, P 29 ASIA S PACIFIC
   Liu A, 2022, P ACM PROGRAM LANG, V6, DOI 10.1145/3498717
   Liu Qiaoyi, 2021, arXiv
   MCCARTHY J, 1960, COMMUN ACM, V3, P184, DOI 10.1145/367177.367199
   McClurg J, 2022, PROCEEDINGS OF THE 2022 31ST INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PACT 2022, P426, DOI 10.1145/3559009.3569664
   Merity S, 2016, Arxiv, DOI [arXiv:1609.07843, DOI 10.48550/ARXIV.1609.07843]
   MLCommons, MLPerf Benchmarks
   Moreau T, 2019, IEEE MICRO, V39, P8, DOI 10.1109/MM.2019.2928962
   NELSON G, 1980, J ACM, V27, P356, DOI 10.1145/322186.322198
   Newcomb JL, 2020, P ACM PROGRAM LANG, V4, DOI 10.1145/3428234
   Nieuwenhuis R, 2005, LECT NOTES COMPUT SC, V3467, P453
   Nigam R, 2021, ASPLOS XXVI: TWENTY-SIXTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P804, DOI 10.1145/3445814.3446712
   Paszke Adam, 2019, P ANN C ADV NEURAL I
   Pit-Claudel C, 2021, ASPLOS XXVI: TWENTY-SIXTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P789, DOI 10.1145/3445814.3446720
   Pu J, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3107953
   PyTorch Team, 2020, Word-level Language Modeling RNN
   Ragan-Kelley J, 2013, ACM SIGPLAN NOTICES, V48, P519, DOI 10.1145/2499370.2462176
   Ramsey N, 2011, POPL 11: PROCEEDINGS OF THE 38TH ANNUAL ACM SIGPLAN-SIGACT SYMPOSIUM ON PRINCIPLES OF PROGRAMMING LANGUAGES, P575, DOI 10.1145/1926385.1926451
   Reagen B, 2016, CONF PROC INT SYMP C, P267, DOI 10.1109/ISCA.2016.32
   Reddi VJ, 2020, ANN I S COM, P446, DOI 10.1109/ISCA45697.2020.00045
   Roesch J., 2019, arXiv
   Sandler M, 2019, Arxiv, DOI arXiv:1801.04381
   Schellekens Ruud, 2020, Automatically Scheduling Halide-HLS
   Siemens, Catapult High-Level Synthesis and Verification
   Smith Gus Henry, 2021, P 5 ACM SIGPLAN INT, P21, DOI 10.1145/3460945.3464953
   Stratton JA, 2020, IEEE WRK SIG PRO SYS, P12, DOI 10.1109/sips50750.2020.9195237
   Subramanyan P, 2018, IEEE T COMPUT AID D, V37, P1692, DOI 10.1109/TCAD.2017.2764482
   Tambe T, 2021, ISSCC DIG TECH PAP I, V64, P158, DOI 10.1109/ISSCC42613.2021.9366062
   Tambe T, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218516
   Tan MX, 2019, PR MACH LEARN RES, V97
   Tate R, 2009, ACM SIGPLAN NOTICES, V44, P264, DOI 10.1145/1594834.1480915
   Touvron H, 2021, Arxiv, DOI [arXiv:2105.03404, 10.48550/arXiv.2105.03404, DOI 10.48550/ARXIV.2105.03404]
   Truong L, 2020, LECT NOTES COMPUT SC, V12224, P403, DOI 10.1007/978-3-030-53288-8_19
   VanHattum A, 2021, ASPLOS XXVI: TWENTY-SIXTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P874, DOI 10.1145/3445814.3446707
   Vaswani A, 2023, Arxiv, DOI arXiv:1706.03762
   Veripool, Verilator
   Vocke S, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3106343
   Whatrnough PN, 2019, SYMP VLSI CIRCUITS, pC34, DOI 10.23919/VLSIC.2019.8778002
   Whitfield DL, 1997, ACM T PROGR LANG SYS, V19, P1053, DOI 10.1145/267959.267960
   Willsey M, 2021, P ACM PROGRAM LANG, V5, DOI 10.1145/3434304
   Xilinx Inc, The Xilinx Software Development Kit (XSDK)
   Yang Yichen, 2021, P MACHINE LEARNING S, V3, P255
   Zhang SJ, 2016, INT SYMP MICROARCH
   Zorn Bill, 2021, Ph. D. Dissertation
NR 90
TC 0
Z9 0
U1 5
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2024
VL 29
IS 2
DI 10.1145/3639051
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ML0T2
UT WOS:001193665600012
OA Green Submitted
DA 2024-08-05
ER

PT J
AU Chhabria, VA
   Jiang, WJ
   Kahng, AB
   Sapatnekar, SS
AF Chhabria, Vidya A.
   Jiang, Wenjing
   Kahng, Andrew B.
   Sapatnekar, Sachin S.
TI A Machine Learning Approach to Improving Timing Consistency between
   Global Route and Detailed Route
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE machine learning; static timing analysis; timing optimization
AB Due to the unavailability of routing information in design stages prior to detailed routing (DR), the tasks of timing prediction and optimization pose major challenges. Inaccurate timing prediction wastes design effort, hurts circuit performance, and may lead to design failure. This work focuses on timing prediction after clock tree synthesis and placement legalization, which is the earliest opportunity to time and optimize a "complete" netlist. The article first documents that having "oracle knowledge" of the final post-DR parasitics enables post-global routing (GR) optimization to produce improved final timing outcomes. To bridge the gap between GR-based parasitic and timing estimation and post-DR results during post-GR optimization, machine learning (ML)-based models are proposed, including the use of features for macro blockages for accurate predictions for designs with macros. Based on a set of experimental evaluations, it is demonstrated that these models show higher accuracy than GR-based timing estimation. When used during post-GR optimization, the ML-based models show demonstrable improvements in post-DR circuit performance. The methodology is applied to two different tool flows-OpenROAD and a commercial tool flow-and results on an open-source 45nm bulk and a commercial 12nm FinFET enablement show improvements in post-DR timing slack metrics without increasing congestion. The models are demonstrated to be generalizable to designs generated under different clock period constraints and are robust to training data with small levels of noise.
C1 [Chhabria, Vidya A.] Arizona State Univ, Sch Elect Comp & Energy Engn, 650 E Tyler Mall, Tempe, AZ 85281 USA.
   [Jiang, Wenjing; Sapatnekar, Sachin S.] Univ Minnesota, Dept Elect & Comp Engn, 200 Union St Se, Minneapolis, MN 55455 USA.
   [Kahng, Andrew B.] Univ Calif San Diego, Dept Comp Sci & Engn, 9500 Gilman Dr, La Jolla, CA 92093 USA.
C3 Arizona State University; Arizona State University-Tempe; University of
   Minnesota System; University of Minnesota Twin Cities; University of
   California System; University of California San Diego
RP Jiang, WJ (corresponding author), Univ Minnesota, Dept Elect & Comp Engn, 200 Union St Se, Minneapolis, MN 55455 USA.
EM vachhabr@asu.edu; jian0508@umn.edu; abk@ucsd.edu; sachin@umn.edu
OI Sapatnekar, Sachin/0000-0002-5353-2364
FU DARPA [HR0011-18-2-0032]; NSF [CCF-2112665]
FX This work was supported in part by DARPA HR0011-18-2-0032 (The OpenROAD
   Project). The work of ABK is also supported in part by NSF CCF-2112665.
CR Ajayi T., 2019, P ACMIEEE DESIGN AUT, P1
   [Anonymous], 2022, OpenSTA
   [Anonymous], 2022, OpenROAD-flow-scripts
   Barboza EC, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317857
   Chan TB, 2020, INT WORKS SYST LEVEL, DOI 10.1145/3414622.3431907
   Chan WTJ, 2016, ASIA S PACIF DES AUT, P178, DOI 10.1109/ASPDAC.2016.7428008
   Chen TQ, 2016, KDD'16: PROCEEDINGS OF THE 22ND ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P785, DOI 10.1145/2939672.2939785
   Cheng HH, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218712
   Chhabria VA, 2022, MLCAD '22: PROCEEDINGS OF THE 2022 ACM/IEEE 4TH WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD), P7, DOI [10.1109/MLCAD55463.2022.9900099, 10.1145/3551901.3556475]
   Chu C, 2008, IEEE T COMPUT AID D, V27, P70, DOI 10.1109/TCAD.2007.907068
   Dolgov S, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942107
   Guo ZZ, 2022, PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, P1207, DOI 10.1145/3489517.3530597
   He X, 2022, PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, P1213, DOI 10.1145/3489517.3530598
   Kahng AB, 2021, IEEE T COMPUT AID D, V40, P547, DOI 10.1109/TCAD.2020.3003234
   NanGate45, 2022, NanGate 45nm FreePDK and Cell Library
   OBRIEN PR, 1989, 1989 IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P512, DOI 10.1109/ICCAD.1989.77002
   OpenROAD, 2022, about us
   Pan M, 2012, VLSI DES, DOI 10.1155/2012/608362
   Sapatnekar S., 2004, Timing
   SkyWater130, 2022, SkyWater 130nm PDK
   Yang T, 2022, ASIA S PACIF DES AUT, P184, DOI 10.1109/ASP-DAC52403.2022.9712484
   Ye YY, 2023, DES AUT TEST EUROPE, DOI 10.23919/DATE56975.2023.10137233
NR 22
TC 0
Z9 0
U1 6
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2024
VL 29
IS 1
AR 18
DI 10.1145/3626959
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IS7X9
UT WOS:001168397800018
OA Green Submitted
DA 2024-08-05
ER

PT J
AU Li, WQ
   Han, YH
   Chen, XM
AF Li, Wanqian
   Han, Yinhe
   Chen, Xiaoming
TI Mathematical Framework for Optimizing Crossbar Allocation for
   ReRAM-based CNN Accelerators
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE ReRAM crossbars; CNN accelerator; mathematical framework; crossbar
   allocation
AB The resistive random-access memory (ReRAM) has widely been used to accelerate convolutional neural networks (CNNs) thanks to its analog in-memory computing capability. ReRAM crossbars not only store layers' weights, but also perform in-situ matrix-vector multiplications which are core operations of CNNs. To boost the performance of ReRAM-based CNN accelerators, crossbars can be duplicated to explore more intra-layer parallelism. The crossbar allocation scheme can significantly influence both the computing throughput and bandwidth requirements of ReRAM-based CNN accelerators. Under the resource constraints (i.e., crossbars and memory bandwidths), how to find the optimal number of crossbars for each layer to maximize the inference performance for an entire CNN is an unsolved problem. In this work, we find the optimal crossbar allocation scheme by mathematically modeling the problem as a constrained optimization problem and solving it with a dynamic programming based solver. Experiments demonstrate that ourmodel for CNN inference time is almost precise, and the proposed framework can obtain solutions with near-optimal inference time. We also emphasize that communication (i.e., data access) is an important factor and must also be considered when determining the optimal crossbar allocation scheme.
C1 [Li, Wanqian; Han, Yinhe; Chen, Xiaoming] Chinese Acad Sci, Inst Comp Technol, 6 Kexueyuan S Rd, Beijing 100190, Peoples R China.
   [Li, Wanqian] Univ Chinese Acad Sci, 6 Kexueyuan S Rd, Beijing 100190, Peoples R China.
C3 Chinese Academy of Sciences; Institute of Computing Technology, CAS;
   Chinese Academy of Sciences; University of Chinese Academy of Sciences,
   CAS
RP Chen, XM (corresponding author), Chinese Acad Sci, Inst Comp Technol, 6 Kexueyuan S Rd, Beijing 100190, Peoples R China.
EM liwangian20s@ict.ac.cn; yinhes@ict.ac.cn; chenxiaoming@ict.ac.cn
OI Li, Wanqian/0000-0003-3741-535X
FU National Key R&D Program of China [2018YFA0701500]; National Natural
   Science Foundation of China [62122076, 61834006, 62025404]; Key Research
   Program of Frontier Sciences, CAS [ZDBS-LY-JSC012]; Strategic Priority
   Research Program of CAS [XDB44000000]; Innovation Funding of ICT, CAS
   [E261040]
FX This work was supported by National Key R&D Program of China under Grant
   2018YFA0701500, by National Natural Science Foundation of China under
   Grants 62122076, 61834006 and 62025404, by Key Research Program of
   Frontier Sciences, CAS under Grant ZDBS-LY-JSC012, by Strategic Priority
   Research Program of CAS under Grant XDB44000000, and by the Innovation
   Funding of ICT, CAS under Grant E261040.
CR Ankit A, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P715, DOI 10.1145/3297858.3304049
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Chen XM, 2020, INT S HIGH PERF COMP, P529, DOI 10.1109/HPCA47549.2020.00050
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Chi P, 2016, CONF PROC INT SYMP C, P27, DOI 10.1109/ISCA.2016.13
   Chou T, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P114, DOI 10.1145/3352460.3358328
   Demmel J, 2018, Arxiv, DOI arXiv:1802.06905
   Devaux F., 2019, 2019 IEEE HOT CHIPS, P1, DOI DOI 10.1109/HOTCHIPS.2019.8875680
   Howard AG, 2017, Arxiv, DOI [arXiv:1704.04861, 10.48550/arXiv.1704.04861]
   Girshick R, 2014, PROC CVPR IEEE, P580, DOI 10.1109/CVPR.2014.81
   Gu P, 2015, ASIA S PACIF DES AUT, P106, DOI 10.1109/ASPDAC.2015.7058989
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Jain S, 2020, ACM T EMBED COMPUT S, V18, DOI 10.1145/3362035
   Kim Jin Hyun, 2021, 2021 IEEE HOT CHIPS, P1, DOI [10.1109/HCS52781.2021.9567191, DOI 10.1109/HCS52781.2021.9567191]
   Kim Y, 2016, IEEE COMPUT ARCHIT L, V15, P45, DOI 10.1109/LCA.2015.2414456
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kwon YC, 2021, ISSCC DIG TECH PAP I, V64, P350, DOI 10.1109/ISSCC42613.2021.9365862
   Lee S, 2021, CONF PROC INT SYMP C, P43, DOI 10.1109/ISCA52012.2021.00013
   Li B, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415663
   Li WT, 2020, ANN I S COM, P832, DOI 10.1109/ISCA45697.2020.00073
   Liu BS, 2021, DES AUT CON, P571, DOI 10.1109/DAC18074.2021.9586135
   Qiao XM, 2018, DES AUT CON, DOI 10.1145/3195970.3195998
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Singh G, 2021, IEEE MICRO, V41, P39, DOI 10.1109/MM.2021.3088396
   Song LH, 2017, INT S HIGH PERF COMP, P541, DOI 10.1109/HPCA.2017.55
   Song T, 2021, DES AUT CON, P1033, DOI 10.1109/DAC18074.2021.9586247
   Tang SB, 2017, IEEE NON-VOLATILE ME
   Wong HSP, 2012, P IEEE, V100, P1951, DOI 10.1109/JPROC.2012.2190369
   Xu C, 2015, INT S HIGH PERF COMP, P476, DOI 10.1109/HPCA.2015.7056056
   Yuan G, 2021, CONF PROC INT SYMP C, P265, DOI 10.1109/ISCA52012.2021.00029
   Zheng QL, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218590
   Zhenhua Zhu, 2020, GLSVLSI '20. Proceedings of the 2020 Great Lakes Symposium on VLSI, P83, DOI 10.1145/3386263.3407647
   Zhu ZH, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240825
NR 36
TC 0
Z9 0
U1 4
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2024
VL 29
IS 1
AR 21
DI 10.1145/3631523
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IS7X9
UT WOS:001168397800021
OA hybrid
DA 2024-08-05
ER

PT J
AU Liu, HD
   Qian, YJ
   Liang, YQ
   Zhang, B
   Liu, ZH
   He, T
   Zhao, WQ
   Lu, JB
   Yu, B
AF Liu, Hongduo
   Qian, Yijian
   Liang, Youqiang
   Zhang, Bin
   Liu, Zhaohan
   He, Tao
   Zhao, Wenqian
   Lu, Jiangbo
   Yu, Bei
TI A High-Performance Accelerator for Real-Time Super-Resolution on Edge
   FPGAs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE FPGA; Super-Resolution; Real-time System
ID NEURAL-NETWORK
AB In the digital era, the prevalence of low-quality images contrasts with the widespread use of high-definition displays, primarily due to low-resolution cameras and compression technologies. Image super-resolution (SR) techniques, particularly those leveraging deep learning, aim to enhance these images for high-definition presentation. However, real-time execution of deep neural network (DNN)-based SR methods at the edge poses challenges due to their high computational and storage requirements. To address this, field-programmable gate arrays (FPGAs) have emerged as a promising platform, offering flexibility, programmability, and adaptability to evolving models. Previous FPGA-based SR solutions have focused on reducing computational and memory costs through aggressive simplification techniques, often sacrificing the quality of the reconstructed images. This paper introduces a novel SR network specifically designed for edge applications, which maintains reconstruction performance while managing computation costs effectively. Additionally, we propose an architectural design that enables the real-time and end-to-end inference of the proposed SR network on embedded FPGAs. Our key contributions include a tailored SR algorithm optimized for embedded FPGAs, a DSP-enhanced design that achieves a significant four-fold speedup, a novel scalable cache strategy for handling large feature maps, optimization of DSP cascade consumption, and a constraint optimization approach for resource allocation. Experimental results demonstrate that our FPGA-specific accelerator surpasses existing solutions, delivering superior throughput, energy efficiency, and image quality.
C1 [Liu, Hongduo; Yu, Bei] Chinese Univ Hong Kong, Shatin, Rm 905,Ho Sin Hang Engn Bldg, Hong Kong, Peoples R China.
   [Qian, Yijian; Liang, Youqiang; Zhang, Bin; Liu, Zhaohan; He, Tao; Lu, Jiangbo] SmartMore, Shenzhen, Peoples R China.
   [Zhao, Wenqian] Chinese Univ Hong Kong, Shatin, Rm 122,Ho Sin Hang Engn Bldg, Hong Kong, Peoples R China.
   [Qian, Yijian; Liang, Youqiang; Zhang, Bin; Liu, Zhaohan; He, Tao; Lu, Jiangbo] Qianhai Kerry Ctr, Rm 2201,Tower 2, Shenzhen, Guangdong, Peoples R China.
C3 Chinese University of Hong Kong; Chinese University of Hong Kong
RP Yu, B (corresponding author), Chinese Univ Hong Kong, Shatin, Rm 905,Ho Sin Hang Engn Bldg, Hong Kong, Peoples R China.; Lu, JB (corresponding author), Qianhai Kerry Ctr, Rm 2201,Tower 2, Shenzhen, Guangdong, Peoples R China.
EM hdliu21@cse.cuhk.edu.hk; yijian.qian@smartmore.com;
   youqiang.liang@smartmore.com; bin.zhang@smartmore.com;
   zhaohan.liu@smartmore.com; tao.he@smartmore.com; wqzhao@cse.cuhk.edu.hk;
   jiangbo@smartmore.com; byu@cse.cuhk.edu.hk
OI Zhao, Wenqian/0000-0001-9501-9254
FU Shenzhen Science and Technology Program [KQTD20210811090149095]
FX This work is supported in part by Shenzhen Science and Technology
   Program (No. KQTD20210811090149095).
CR Agustsson E, 2017, IEEE COMPUT SOC CONF, P1122, DOI 10.1109/CVPRW.2017.150
   [Anonymous], Atlas 200 DK
   [Anonymous], Xilinx DPU
   [Anonymous], NVIDIA-NX
   Anupreetham A, 2021, I C FIELD PROG LOGIC, P76, DOI 10.1109/FPL53798.2021.00021
   Bevilacqua M, 2012, PROCEEDINGS OF THE BRITISH MACHINE VISION CONFERENCE 2012, DOI 10.5244/C.26.135
   Chang JW, 2020, IEEE T CIRC SYST VID, V30, P281, DOI 10.1109/TCSVT.2018.2888898
   Chen Y, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P73, DOI 10.1145/3289602.3293915
   Dai T, 2019, PROC CVPR IEEE, P11057, DOI 10.1109/CVPR.2019.01132
   Dong C, 2016, LECT NOTES COMPUT SC, V9906, P391, DOI 10.1007/978-3-319-46475-6_25
   Dong C, 2016, IEEE T PATTERN ANAL, V38, P295, DOI 10.1109/TPAMI.2015.2439281
   Dong C, 2014, LECT NOTES COMPUT SC, V8692, P184, DOI 10.1007/978-3-319-10593-2_13
   Nguyen DT, 2019, IEEE T VLSI SYST, V27, P1861, DOI 10.1109/TVLSI.2019.2905242
   Fan HX, 2018, 2018 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT 2018), P17, DOI 10.1109/FPT.2018.00014
   Fu Y., 2017, 8-bit dot-product acceleration
   Greenspan H, 2009, COMPUT J, V52, P43, DOI 10.1093/comjnl/bxm075
   Han S, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P75, DOI 10.1145/3020078.3021745
   He ZL, 2018, ANN IEEE SYM FIELD P, P181, DOI 10.1109/FCCM.2018.00036
   Hou XF, 2022, IEEE COMPUT ARCHIT L, V21, P125, DOI 10.1109/LCA.2022.3215718
   Hu H., 2022, Journal of Physics: Conference Series, V2171
   Huang JB, 2015, PROC CVPR IEEE, P5197, DOI 10.1109/CVPR.2015.7299156
   Huang YW, 2017, PROC CVPR IEEE, P5787, DOI 10.1109/CVPR.2017.613
   Isaac JS, 2015, 2015 INTERNATIONAL CONFERENCE ON TECHNOLOGY FOR SUSTAINABLE DEVELOPMENT (ICTSD-2015)
   Jo Y, 2018, PROC CVPR IEEE, P3224, DOI 10.1109/CVPR.2018.00340
   Kathail V, 2020, 2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), P173, DOI 10.1145/3373087.3375887
   Kim J, 2016, PROC CVPR IEEE, P1637, DOI [10.1109/CVPR.2016.182, 10.1109/CVPR.2016.181]
   Kim S, 2021, IEEE T VLSI SYST, V29, P1192, DOI 10.1109/TVLSI.2021.3064639
   Kim Y, 2019, IEEE T CIRC SYST VID, V29, P2521, DOI 10.1109/TCSVT.2018.2864321
   Kim Y, 2018, IEEE T CIRCUITS-II, V65, P1274, DOI 10.1109/TCSII.2018.2799577
   Lai WS, 2019, IEEE T PATTERN ANAL, V41, P2599, DOI 10.1109/TPAMI.2018.2865304
   Ledig C, 2017, PROC CVPR IEEE, P105, DOI 10.1109/CVPR.2017.19
   Li Chen-Lu, 2018, 2018 14 IEEE INT C S, P1
   Li W., 2020, Advances in Neural Information Processing Systems, V33, P20343
   Ma YF, 2017, IEEE INT SYMP CIRC S, P456
   Martin D, 2001, EIGHTH IEEE INTERNATIONAL CONFERENCE ON COMPUTER VISION, VOL II, PROCEEDINGS, P416, DOI 10.1109/ICCV.2001.937655
   Mildenhall B, 2018, PROC CVPR IEEE, P2502, DOI 10.1109/CVPR.2018.00265
   Nagel M., 2020, ICML, P7197
   Nguyen NL, 2021, IEEE COMPUT SOC CONF, P1121, DOI 10.1109/CVPRW53098.2021.00123
   Qiu JT, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P26, DOI 10.1145/2847263.2847265
   Rasti P, 2016, LECT NOTES COMPUT SC, V9756, P175, DOI 10.1007/978-3-319-41778-3_18
   Suda N, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P16, DOI 10.1145/2847263.2847276
   Sun KC, 2022, IEEE T CIRC SYST VID, V32, P1739, DOI 10.1109/TCSVT.2021.3080241
   Williams S, 2009, COMMUN ACM, V52, P65, DOI 10.1145/1498765.1498785
   Xiangxiang Chu, 2020, Computer Vision - ECCV 2020 Workshops. Proceedings. Lecture Notes in Computer Science (LNCS 12538), P99, DOI 10.1007/978-3-030-66823-5_6
   Xiao QC, 2017, DES AUT CON, DOI 10.1145/3061639.3062244
   Yang YF, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P23, DOI 10.1145/3289602.3293902
   Ye HC, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218684
   Yeo H, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P645
   Yichi Zhang, 2021, FPGA '21: The 2021 ACM/SIGDA International Symposium on Field-Programmable, P171, DOI 10.1145/3431920.3439296
   Zeyde R., 2012, INT C CURV SURF, P711
   Zhang JX, 2019, IEEE INT SYMP CIRC S, DOI 10.1109/iscas.2019.8702071
   Zhang K, 2015, PROC ACMSIGDA INT, P161
   Zhang K, 2018, PROC CVPR IEEE, P3262, DOI 10.1109/CVPR.2018.00344
   Zhang LP, 2010, SIGNAL PROCESS, V90, P848, DOI 10.1016/j.sigpro.2009.09.002
   Zhang XF, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240801
   Zhang YJ, 2020, IEEE INFOCOM SER, P1957, DOI [10.1109/infocom41043.2020.9155384, 10.1109/INFOCOM41043.2020.9155384]
   Zhang YL, 2018, LECT NOTES COMPUT SC, V11211, P294, DOI 10.1007/978-3-030-01234-2_18
NR 57
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2024
VL 29
IS 3
AR 53
DI 10.1145/3652855
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RJ2R7
UT WOS:001227235300013
OA hybrid
DA 2024-08-05
ER

PT J
AU Pomeranz, I
AF Pomeranz, Irith
TI Two-dimensional Search Space for Extracting Broadside Tests from
   Functional Test Sequences
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Broadside tests; functional test sequences; state diagram; test
   extraction; transition faults.
ID FAULT COVERAGE; GENERATION; SCAN
AB Testing for delay faults after chip manufacturing is critical to correct chip operation. Tests for delay faults are applied using scan chains that provide access to internal memory elements. As a result, a circuit may operate under non-functional operation conditions during test application. This may lead to overtesting. The extraction of broadside tests from functional test sequences ensures that the tests create functional operation conditions. When N functional test sequences of length L + 1 are available, the number of broadside tests that can be extracted is N center dot L. Depending on the source of the functional test sequences, the value of N center dot L may be large. In this case, it is important to select a subset of n <= N sequences and consider only the first l << L clock cycles of every sequence for the extraction of n center dot l << N center dot L broadside tests. The two-dimensional N x L search space for broadside tests is the subject of this article. Using a static procedure that considers fixed values of n and l, the article demonstrates that, for the same value of n center dot l, different circuits benefit from different values of n and l. It also describes a dynamic procedure that matches the parameters n and l to the circuit. The discussion is supported by experimental results for transition faults in benchmark circuits.
C1 [Pomeranz, Irith] Purdue Univ, Sch Elect & Comp Engn, 465 Northwestern Ave, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Pomeranz, I (corresponding author), Purdue Univ, Sch Elect & Comp Engn, 465 Northwestern Ave, W Lafayette, IN 47907 USA.
EM pomeranz@ecn.purdue.edu
CR Fang HX, 2009, IEEE VLSI TEST SYMP, P264, DOI 10.1109/VTS.2009.12
   Fine S, 2003, DES AUT CON, P286
   Gören S, 2006, ACM T DES AUTOMAT EL, V11, P916, DOI 10.1145/1179461.1179467
   Guzey O, 2008, DES AUT CON, P262
   Kodakara Sreekumar Vadakke, 2015, 2015 IEEE 33rd VLSI Test Symposium (VTS). Proceedings, P1, DOI 10.1109/VTS.2015.7116259
   Lam W.K., 2008, Hardware Design Verification: Simulation and Formal Method-Based Approaches, V1st
   Lee H, 2008, IEEE T COMPUT AID D, V27, P583, DOI 10.1109/TCAD.2008.915531
   Li T, 2005, ASIA S PACIF DES AUT, P1039
   Park S., 2006, P INT TEST C, P1
   Pfeifer N, 2020, DES AUT TEST EUROPE, P538, DOI 10.23919/DATE48585.2020.9116198
   Pomeranz I, 2004, DES AUT CON, P928, DOI 10.1145/996566.996813
   Pomeranz I, 2006, IEEE T COMPUT AID D, V25, P2207, DOI 10.1109/TCAD.2005.860959
   Pomeranz I, 2018, IET COMPUT DIGIT TEC, V12, P233, DOI 10.1049/iet-cdt.2017.0239
   Pomeranz I, 2010, DES AUT TEST EUROPE, P1438
   Pomeranz I, 2013, IEEE T COMPUT AID D, V32, P442, DOI 10.1109/TCAD.2012.2227258
   Pomeranz I, 2007, ASIAN TEST SYMPOSIUM, P25, DOI 10.1109/ATS.2007.18
   Rearick J, 2001, INT TEST CONF P, P624, DOI 10.1109/TEST.2001.966682
   Saxena J, 2003, INT TEST CONF P, P1098, DOI 10.1109/TEST.2003.1271098
   Sde-Paz S, 2008, INT TEST CONF P, P355
   Tong JG, 2012, INT SYM QUAL ELECT, P694, DOI 10.1109/ISQED.2012.6187567
   Touati A, 2015, DES AUT TEST EUROPE, P1277
   Valka M, 2011, PROC EUR TEST SYMP, P153, DOI 10.1109/ETS.2011.21
   Wang FC, 2018, PR GR LAK SYMP VLSI, P207, DOI 10.1145/3194554.3194561
   Wang J., 2014, P C DES AUT TEST EUR, P1
NR 24
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2024
VL 29
IS 3
AR 48
DI 10.1145/3650207
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RJ2R7
UT WOS:001227235300008
DA 2024-08-05
ER

PT J
AU Pandey, S
   Siddhu, L
   Panda, PR
AF Pandey, Shailja
   Siddhu, Lokesh
   Panda, Preeti Ranjan
TI NeuroCool: Dynamic Thermal Management of 3D DRAM for Deep Neural
   Networks through Customized Prefetching
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE 3D DRAM; dynamic thermal management; customized prefetching
ID STACKED DRAM; AWARE; ARCHITECTURE
AB Deep neural network (DNN) implementations are typically characterized by huge datasets and concurrent computation, resulting in a demand for high memory bandwidth due to intensive data movement between processors and off-chip memory. Performing DNN inference on general-purpose cores/edge is gaining attraction to enhance user experience and reduce latency. The mismatch in the CPU and conventional DRAM speed leads to under-utilization of the compute capabilities, causing increased inference time. 3D DRAM is a promising solution to effectively fulfill the bandwidth requirement of high-throughput DNNs. However, due to high power density in stacked architectures, 3D DRAMs need dynamic thermal management (DTM), resulting in performance overhead due to memory-induced CPU throttling.
   We study the thermal impact of DNN applications running on a 3D DRAM system, and make a case for a memory temperature-aware customized prefetch mechanism to reduce DTM overheads and significantly improve performance. In our proposed NeuroCool DTM policy, we intelligently place either DRAM ranks or tiers in low power state, using the DNN layer characteristics and access rate. We establish the generalization of our approach through training and test datasets comprising diverse data points from widely used DNN applications. Experimental results on popular DNNs show that NeuroCool results in a average performance gain of 44% (as high as 52%) and memory energy improvement of 43% (as high as 69%) over general-purpose DTM policies.
C1 [Pandey, Shailja; Siddhu, Lokesh; Panda, Preeti Ranjan] Indian Inst Technol Delhi, Dept CSE, Delhi 110016, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Delhi
RP Pandey, S (corresponding author), Indian Inst Technol Delhi, Dept CSE, Delhi 110016, India.
EM shailjapandey@cse.iitd.ac.in; siddhulokesh@cse.iitd.ac.in;
   panda@cse.iitd.ac.in
OI Pandey, Shailja/0000-0003-3013-5128
FU Semiconductor Research Corporation (SRC)
FX This research was supported in part by Semiconductor Research
   Corporation (SRC).
CR Ahn J, 2016, IEEE T VLSI SYST, V24, P453, DOI 10.1109/TVLSI.2015.2420315
   Assael Y, 2022, NATURE, V603, P280, DOI 10.1038/s41586-022-04448-z
   Ayoub R, 2013, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2534381
   Bao M, 2009, DES AUT CON, P490
   Beigi MV, 2018, DES AUT CON, DOI 10.1145/3195970.3196128
   Beigi MV, 2018, INT PARALL DISTRIB P, P670, DOI 10.1109/IPDPS.2018.00076
   Bera R, 2021, INT SYMP MICROARCH, P1121, DOI 10.1145/3466752.3480114
   Bogdan P, 2016, 2016 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), DOI 10.1145/2968455.2974013
   Carlson TE, 2014, ACM T ARCHIT CODE OP, V11, P127, DOI 10.1145/2629677
   Chan CS, 2019, IEEE T COMPUT AID D, V38, P1689, DOI 10.1109/TCAD.2018.2855122
   Chen K, 2012, DES AUT TEST EUROPE, P33
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Chishti Z, 2019, MEMSYS 2019: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, P497, DOI 10.1145/3357526.3357569
   Cochran R, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2390191.2390198
   Dean Jeff, 2017, P 2017 C NEUR INF PR
   Devlin J, 2019, Arxiv, DOI arXiv:1810.04805
   Donahue J, 2015, PROC CVPR IEEE, P2625, DOI 10.1109/CVPR.2015.7298878
   Eckert C, 2018, CONF PROC INT SYMP C, P383, DOI 10.1109/ISCA.2018.00040
   Farmahini-Farahani A, 2018, PROCEEDINGS OF WORKSHOP ON MEMORY CENTRIC HIGH PERFORMANCE COMPUTING (MCHPC'18), P4, DOI 10.1145/3286475.3286484
   Fu J. W. C., 1992, SIGMICRO Newsletter, V23, P102
   Ganesan V, 2020, DES AUT TEST EUROPE, P85, DOI 10.23919/DATE48585.2020.9116511
   Ghazi P, 2018, EUR W VIS INF PROCES
   Hamamoto T, 1998, IEEE T ELECTRON DEV, V45, P1300, DOI 10.1109/16.678551
   Hameed F, 2011, DES AUT TEST EUROPE, P299
   Hazelwood K, 2018, INT S HIGH PERF COMP, P620, DOI 10.1109/HPCA.2018.00059
   He T, 2019, PROC CVPR IEEE, P558, DOI 10.1109/CVPR.2019.00065
   Henkel J, 2019, DES AUT TEST EUROPE, P132, DOI [10.23919/date.2019.8715001, 10.23919/DATE.2019.8715001]
   Inci A, 2022, IEEE T COMPUT AID D, V41, P3426, DOI 10.1109/TCAD.2021.3127148
   Intel, 2022, Intel Max Series Brings Breakthrough Memory Bandwidth and Performance to HPC and AI
   Intel Corporation, 2020, Intel<(R)> Architecture Instruction Set Extensions and Future Features: Programming Reference
   Iranfar A, 2020, DES AUT TEST EUROPE, P418, DOI 10.23919/DATE48585.2020.9116510
   Jeddeloh J., 2012, 2012 IEEE Symposium on VLSI Technology, P87, DOI 10.1109/VLSIT.2012.6242474
   JEDEC, 2022, JESD238
   Jimenez Victor, 2014, ACM Transactions on Parallel Computing, V1, P1
   Jun H, 2017, IEEE INT MEM WORKSH, P99
   Khadirsharbiyani S, 2022, P ACM MEAS ANAL COMP, V6, DOI 10.1145/3508027
   Kim S, 2023, Arxiv, DOI arXiv:2302.14017
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lai LZ, 2018, Arxiv, DOI arXiv:1801.06601
   Lee D, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3223046
   Lee J, 2012, ACM T ARCHIT CODE OP, V9, DOI 10.1145/2133382.2133384
   Li C, 2016, SC '16: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, P633, DOI 10.1109/SC.2016.53
   Li JJ, 2018, DES AUT TEST EUROPE, P343, DOI 10.23919/DATE.2018.8342033
   Liao CH, 2015, DES AUT TEST EUROPE, P351
   Liao SW, 2009, PROCEEDINGS OF THE CONFERENCE ON HIGH PERFORMANCE COMPUTING NETWORKING, STORAGE AND ANALYSIS
   Liu CC, 2005, IEEE DES TEST COMPUT, V22, P556, DOI 10.1109/MDT.2005.134
   Liu JM, 2012, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2012.6237001
   Liu X, 2019, I SYMPOS LOW POWER E
   Liu YZ, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P1025
   Lo WH, 2016, DES AUT TEST EUROPE, P1084
   Lu YC, 2016, IEEE T COMPUT, V65, P187, DOI 10.1109/TC.2015.2409847
   McKee Sally A., 2004, Proceedings of the Conference on Computing Frontiers, P162, DOI [10.1145/977091.977115, DOI 10.1145/977091.977115]
   Meloni P, 2019, CF '19 - PROCEEDINGS OF THE 16TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, P326, DOI 10.1145/3310273.3323435
   Meloni P, 2018, ACM T RECONFIG TECHN, V11, DOI 10.1145/3284357
   Meng J, 2012, DES AUT CON, P648
   Navarro C, 2020, IEEE T PARALL DISTR, V31, P1970, DOI 10.1109/TPDS.2020.2982392
   Noltsis M, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3343030
   NXP, 2018, NXP Semiconductors, Layerscape<(R)> LX2160A, LX2120A, LX2080A Processors
   Pakalapati S, 2020, ANN I S COM, P118, DOI 10.1109/ISCA45697.2020.00021
   Park J, 2018, Arxiv, DOI arXiv:1811.09886
   Pati S, 2022, I S WORKL CHAR PROC, P296, DOI 10.1109/IISWC55918.2022.00033
   Radford A., 2019, OpenAI blog, V1, P9
   Radway RM, 2021, NAT ELECTRON, V4, P71, DOI 10.1038/s41928-020-00515-3
   Rau PLP, 2013, ADV HUM-COMPUT INTER, V2013, DOI 10.1155/2013/263721
   ROUSSEEUW PJ, 1987, J COMPUT APPL MATH, V20, P53, DOI 10.1016/0377-0427(87)90125-7
   Roy K, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218505
   Siddhu L, 2022, ACM T ARCHIT CODE OP, V19, DOI 10.1145/3532185
   Siddhu L, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358208
   Siddhu Lokesh., 2020, ACM Trans. Des. Autom. Electron. Syst, V26, DOI [10.1145/3419468, DOI 10.1145/3419468]
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Sohn K, 2017, IEEE J SOLID-ST CIRC, V52, P250, DOI 10.1109/JSSC.2016.2602221
   Vanhoucke V., 2011, P DEEP LEARN UNS FEA, P1, DOI DOI 10.1109/TED.2016.2545412
   Vaswani A, 2017, ADV NEUR IN, V30
   Verhelst Marian, 2017, IEEE Solid-State Circuits Magazine, V9, P55, DOI 10.1109/MSSC.2017.2745818
   Wickramanayake S, 2021, ADV NEUR IN, V34
   Wu CJ, 2019, INT S HIGH PERF COMP, P331, DOI 10.1109/HPCA.2019.00048
   Wu CJ, 2011, INT SYM PERFORM ANAL, P2, DOI 10.1109/ISPASS.2011.5762710
   Wulf W. A., 1995, Computer Architecture News, V23, P20, DOI 10.1145/216585.216588
   Yin SY, 2019, IEEE T PARALL DISTR, V30, P146, DOI 10.1109/TPDS.2018.2858230
   Zhang K, 2015, PROC ACMSIGDA INT, P161
   Zhang R., 2015, Tech. Rep.
   Zhang SY, 2014, 2014 9TH IEEE INTERNATIONAL CONFERENCE ON NETWORKING, ARCHITECTURE, AND STORAGE (NAS), P268, DOI 10.1109/NAS.2014.46
   Zhou MX, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317923
NR 83
TC 0
Z9 1
U1 4
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2024
VL 29
IS 1
AR 19
DI 10.1145/3630012
PG 35
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IS7X9
UT WOS:001168397800019
DA 2024-08-05
ER

PT J
AU Xian, JM
   Xing, Y
   Cai, ST
   Li, WJ
   Xiong, XM
   Hu, ZF
AF Xian, Juming
   Xing, Yan
   Cai, Shuting
   Li, Weijun
   Xiong, Xiaoming
   Hu, Zhengfa
TI WCPNet: Jointly PredictingWirelength, Congestion and Power for FPGA
   Using Multi-Task Learning
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE FPGA; physical design; multi-task learning; design metrics prediction
AB To speed up the design closure and improve the QoR of FPGA, supervised single-task machine learning techniques have been used to predict individual design metric based on placement results. However, the design objective is to achieve optimal performance while considering multiple conflicting metrics. The single-task approaches predict each metric in isolation and neglect the potential correlations or dependencies among them. To address the limitations, this article proposes a multi-task learning approach to jointly predict wirelength, congestion and power. By sharing the common feature representations and adopting the joint optimization strategy, the novel WCPNet models (including WCPNet-HS and WCPNet-SS) cannot only predict the three metrics of different scales simultaneously, but also outperform the majority of single-task models in terms of both prediction performance and time cost, which are demonstrated by the results of the cross design experiment. By adopting the cross-stitch structure in the encoder, WCPNet-SS outperforms WCPNet-HS in prediction performance, but WCPNet-HS is faster because of the simpler parameters sharing structure. The significance of the feature ima.epinUtilization on predicting power and wirelength are demonstrated by the ablation experiment.
C1 [Xian, Juming; Xing, Yan; Cai, Shuting; Li, Weijun; Xiong, Xiaoming] Guangdong Univ Technol, Sch Integrated Circuits, Guangzhou, Peoples R China.
   [Xian, Juming; Hu, Zhengfa] Guangdong Univ Technol, Sch Phys & Optoelect Engn, Guangzhou, Peoples R China.
C3 Guangdong University of Technology; Guangdong University of Technology
RP Xing, Y; Cai, ST; Li, WJ (corresponding author), Guangdong Univ Technol, Sch Integrated Circuits, Guangzhou, Peoples R China.
EM jumingxian@foxmail.com; yanxing@gdut.edu.cn; shutingcai@gdut.edu.cn;
   weijunli@gdut.edu.cn
OI Xiong, Xiaoming/0000-0002-2421-7621; Xing, Yan/0000-0001-7651-5287
FU Key-Area Research and Development Program of Guangdong Province
   [2022B0701180001]; National Natural Science Foundation of China
   [U23A20361]
FX This work was supported by the Key-Area Research and Development Program
   of Guangdong Province under Grant (No. 2022B0701180001), and the
   National Natural Science Foundation of China (U23A20361).
CR Alawieh MB, 2020, ASIA S PACIF DES AUT, P26, DOI 10.1109/ASP-DAC47756.2020.9045178
   Arora A, 2023, IEEE T COMPUT AID D, V42, P3895, DOI 10.1109/TCAD.2023.3272582
   Chai ZM, 2023, IEEE T COMPUT AID D, V42, P5034, DOI 10.1109/TCAD.2023.3287970
   Chen JS, 2023, IEEE T COMPUT AID D, V42, P164, DOI 10.1109/TCAD.2022.3168259
   Chen SC, 2017, ICCAD-IEEE ACM INT, P914, DOI 10.1109/ICCAD.2017.8203878
   Chennupati S, 2019, IEEE COMPUT SOC CONF, P1200, DOI 10.1109/CVPRW.2019.00159
   Grewal G, 2017, IEEE SYM PARA DISTR, P115, DOI 10.1109/IPDPSW.2017.54
   Huang GY, 2021, ACM T DES AUTOMAT EL, V26, DOI 10.1145/3451179
   Huang PW, 2023, ACM T DES AUTOMAT EL, V28, DOI 10.1145/3587817
   Kahng Andrew B., 2021, INT S PHYS DES ISPD, P15
   Lin Baijiong, 2023, Journal of Machine Learning Research, V24, P1
   Maarouf D, 2018, I C FIELD PROG LOGIC, P427, DOI 10.1109/FPL.2018.00079
   Maarouff D, 2020, I C FIELD PROG LOGIC, P138, DOI 10.1109/FPL50879.2020.00033
   Martin T, 2022, 2022 35TH SBC/SBMICRO/IEEE/ACM SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2022), DOI 10.1109/SBCCI55532.2022.9893251
   Murray KE, 2020, ACM T RECONFIG TECHN, V13, DOI 10.1145/3388617
   Nguyen H, 2023, J COMPUT VIROL HACKI, V19, P579, DOI 10.1007/s11416-023-00465-2
   Pui CW, 2017, ICCAD-IEEE ACM INT, P929, DOI 10.1109/ICCAD.2017.8203880
   Qiu YH, 2023, ELECTRONICS-SWITZ, V12, DOI 10.3390/electronics12020337
   Rapp M, 2022, IEEE T COMPUT AID D, V41, P3162, DOI 10.1109/TCAD.2021.3124762
   Taj I, 2023, ELECTRONICS-SWITZ, V12, DOI 10.3390/electronics12040935
   Tian CS, 2023, J ELECTRON INF TECHN, V45, P1, DOI 10.11999/JEIT220183
   Vandenhende S, 2022, IEEE T PATTERN ANAL, V44, P3614, DOI 10.1109/TPAMI.2021.3054719
   Vorwerk K, 2008, I C FIELD PROG LOGIC, P233, DOI 10.1109/FPL.2008.4629937
   Xie ZY, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240843
   Yu CX, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317876
   Zhang Y, 2022, IEEE T KNOWL DATA EN, V34, P5586, DOI 10.1109/TKDE.2021.3070203
NR 26
TC 0
Z9 0
U1 4
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2024
VL 29
IS 3
AR 57
DI 10.1145/3656170
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RJ2R7
UT WOS:001227235300017
OA Bronze
DA 2024-08-05
ER

PT J
AU Brzozowski, I
AF Brzozowski, Ireneusz
TI Comparative Analysis of Dynamic Power Consumption of Parallel Prefix
   Adder
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Power consumption; low-power design; parallel prefix adder; integrated
   circuits; CMOS technology
ID FULL-ADDER; HIGH-SPEED; ENERGY; DESIGN; XOR
AB The Newcomb-Benford law, also known as Benford's law, is the law of anomalous numbers stating that in many real-life numerical datasets, including physical and statistical ones, numbers have a small initial digit. Numbers irregularity observed in nature leads to the question, is the arithmetical-logical unit, responsible for performing calculations in computers, optimal? Are there other architectures, not as regular as commonly used Parallel Prefix Adders, that can perform better, especially when operating on the datasets that are not purely random, but irregular? In this article, structures of a propagate-generate tree are compared includ-ing regular and irregular configurations-various structures are examined: regular, irregular, with gray cells only, with both gray and black, and with higher valency cells. Performance is evaluated in terms of energy consumption. The evaluation was performed using the extended power model of static CMOS gates. The model is based on changes of vectors, naturally taking into account spatio-temporal correlations. The energy parameters of the designed cells were calculated on the basis of electrical (Spice) simulation. Designs and sim-ulations were done in the Cadence environment and calculations of the power dissipation were performed in MATLAB. The results clearly show that there are PPA structures that perform much better for a specific type of numerical data. Negligent design can lead to an increase greater than two times of power consump-tion. The novel architectures of PPA described in this work might find practical applications in specialized adders dealing with numerical datasets, such as, for example, sine functions commonly used in digital signal processing.
C1 [Brzozowski, Ireneusz] AGH Univ Sci & Technol, Inst Elect, Al Adama Mickiewicza 30, PL-30059 Krakow, Poland.
C3 AGH University of Krakow
RP Brzozowski, I (corresponding author), AGH Univ Sci & Technol, Inst Elect, Al Adama Mickiewicza 30, PL-30059 Krakow, Poland.
EM ireneusz.brzozowski@agh.edu.pl
RI Brzozowski, Ireneusz/B-7954-2019
OI Brzozowski, Ireneusz/0000-0002-1593-4047
FU Polish Ministry of Science and Higher Education under subvention funds
   for the Institute of Electronics of AGH
FX This research was supported by the Polish Ministry of Science and Higher
   Education under subvention funds for the Institute of Electronics of
   AGH.
CR Aktan M, 2015, P S COMP ARITHM, P10, DOI 10.1109/ARITH.2015.13
   Bandi N, 2020, 2020 5TH IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS ON ELECTRONICS, INFORMATION, COMMUNICATION & TECHNOLOGY (RTEICT-2020), P184, DOI 10.1109/RTEICT49044.2020.9315581
   Bazzazi A, 2012, LECT NOTES ENG COMP, P1190
   Bhaskar B., 2011, 2011 International Conference on Recent Trends in Information Technology (ICRTIT 2011), P389, DOI 10.1109/ICRTIT.2011.5972422
   Brzozowski I, 2008, INTEGRATION, V41, P219, DOI 10.1016/j.vlsi.2007.06.003
   Brzozowski I, 2020, PROCEEDINGS OF 2020 27TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES), P94
   Brzozowski I, 2014, MICROELECTRON J, V45, P1177, DOI 10.1016/j.mejo.2014.04.022
   Brzozowski I, 2008, ICSES 2008 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS, CONFERENCE PROCEEDINGS, P133, DOI 10.1109/ICSES.2008.4673376
   Chandralekha Vuppala, 2020, 2020 IEEE 5th International Conference on Computing Communication and Automation (ICCCA), P481, DOI 10.1109/ICCCA49541.2020.9250890
   Cheng JW, 2023, ACM T DES AUTOMAT EL, V28, DOI 10.1145/3560712
   Daphni S., 2017, 2017 IEEE International Conference on Circuits and Systems (ICCS). Proceedings, P103, DOI 10.1109/ICCS1.2017.8325971
   Ebrahimi-Azandaryani F, 2023, ACM T DES AUTOMAT EL, V28, DOI 10.1145/3549936
   Ene TD, 2022, P S COMP ARITHM, P68, DOI 10.1109/ARITH54963.2022.00021
   Harish B, 2019, PROCEEDINGS OF THE 2019 3RD INTERNATIONAL CONFERENCE ON COMPUTING METHODOLOGIES AND COMMUNICATION (ICCMC 2019), P725, DOI [10.1109/iccmc.2019.8819779, 10.1109/ICCMC.2019.8819779]
   Harris D, 2003, CONF REC ASILOMAR C, P2213
   Hasan M, 2020, IEEE T CIRCUITS-II, V67, P1464, DOI 10.1109/TCSII.2019.2940558
   Kandpal J, 2020, IEEE T VLSI SYST, V28, P1413, DOI 10.1109/TVLSI.2020.2983850
   Kavitha A, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON MOBILE NETWORKS AND WIRELESS COMMUNICATIONS (ICMNWC), DOI 10.1109/ICMNWC52512.2021.9688464
   Knowles S, 1999, P S COMP ARITHM, P30, DOI 10.1109/ARITH.1999.762825
   KOGGE PM, 1973, IEEE T COMPUT, VC-22, P786, DOI 10.1109/TC.1973.5009159
   Macedo M, 2017, IEEE I C ELECT CIRC, P298, DOI 10.1109/ICECS.2017.8292078
   Maryan MM, 2022, INTEGRATION, V87, P1, DOI 10.1016/j.vlsi.2022.05.006
   Misra Aishani, 2020, 2020 7th International Conference on Computing for Sustainable Global Development (INDIACom), P73, DOI 10.23919/INDIACom49435.2020.9083681
   Mittal D., 2023, P 3 INT C EL SUST CO, P288
   Morgenshtein A, 2014, INTEGRATION, V47, P62, DOI 10.1016/j.vlsi.2013.04.002
   Naseri H, 2018, IEEE T VLSI SYST, V26, P1481, DOI 10.1109/TVLSI.2018.2820999
   Navi K, 2008, J COMPUT, V3, P48, DOI 10.4304/jcp.3.2.48-54
   Nazare Nagesh N., 2018, 2018 3rd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT), P524, DOI 10.1109/RTEICT42901.2018.9012343
   Oklobdzija VG, 1996, 38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, P298, DOI 10.1109/MWSCAS.1995.504436
   Penchalaiah U., 2018, P IEEE INT C SYST CO, P1
   Pravitha B., 2020, P ADV COMP COMM TECH
   Qing Liao, 2020, ICDSP 2020: Proceedings of the 2020 4th International Conference on Digital Signal Processing, P284, DOI 10.1145/3408127.3408185
   Ramkumar B, 2012, IEEE T VLSI SYST, V20, P371, DOI 10.1109/TVLSI.2010.2101621
   Rudposhti MA, 2021, INTEGRATION, V79, P61, DOI 10.1016/j.vlsi.2021.03.007
   Saini VK, 2016, VLSI DES, DOI 10.1155/2016/1260879
   Sanapala K, 2019, IET CIRC DEVICE SYST, V13, P465, DOI 10.1049/iet-cds.2018.5559
   Shalem R, 1999, PR GR LAK SYMP VLSI, P380, DOI 10.1109/GLSV.1999.757461
   Shams AM, 2002, IEEE T VLSI SYST, V10, P20, DOI 10.1109/92.988727
   Shilpa CN, 2016, 2016 8TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (CICN), P570, DOI 10.1109/CICN.2016.117
   Talsania M., 2013, P INT C COMP DES, P29
   Veena M. B., 2022, P IEEE 3 GLOB C AD T, P1
   Weste N., 2011, CMOS VLSI Design, V4th, P387
   Weste N.H. E., 1993, Principles of CMOS VLSI Design: A Systems Perspective, Vsecond
   Zeydel BR, 2010, IEEE J SOLID-ST CIRC, V45, P1220, DOI 10.1109/JSSC.2010.2048730
NR 44
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2024
VL 29
IS 3
AR 49
DI 10.1145/3651984
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RJ2R7
UT WOS:001227235300009
OA hybrid
DA 2024-08-05
ER

PT J
AU Luo, YD
   Yu, SM
AF Luo, Yandong
   Yu, Shimeng
TI H3D-Transformer: A Heterogeneous 3D (H3D) Computing Platform for
   Transformer Model Acceleration on Edge Devices
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Compute-in-memory; DNN accelerator; heterogeneous 3D integration;
   multi-head self-attention; transformer
ID MEMORY SRAM MACRO
AB Prior hardware accelerator designs primarily focused on single-chip solutions for 10 MB-class computer vi-sion models. The GB-class transformer models for natural language processing (NLP) impose challenges on existing accelerator design due to the massive number of parameters and the diverse matrix multiplication (MatMul) workloads involved. This work proposes a heterogeneous 3D-based accelerator design for trans-former models, which adopts an interposer substrate with multiple 3D memory/logic hybrid cubes optimized for accelerating different MatMul workloads. An approximate computing scheme is proposed to take advan-tage of heterogeneous computing paradigms of mixed-signal compute-in-memory (CIM) and digital tensor processing units (TPU). From the system-level evaluation results, 10 TOPS/W energy efficiency is achieved for the BERT and GPT2 model, which is about 2.6 x similar to 3.1 x higher than the baseline with 7 nm TPU and stacked FeFET memory.
C1 [Luo, Yandong; Yu, Shimeng] Georgia Inst Technol, Sch Elect & Comp Engn, 791 Atlantic Dr NW, Atlanta, GA 30332 USA.
   [Luo, Yandong] Georgia Inst Technol, Atlanta, GA USA.
   [Luo, Yandong] Apple, Cupertino, CA 95014 USA.
C3 University System of Georgia; Georgia Institute of Technology;
   University System of Georgia; Georgia Institute of Technology; Apple Inc
RP Luo, YD (corresponding author), Georgia Inst Technol, Sch Elect & Comp Engn, 791 Atlantic Dr NW, Atlanta, GA 30332 USA.; Luo, YD (corresponding author), Apple, Cupertino, CA 95014 USA.
EM yandongluo@outlook.com; shimeng.yu@ece.gatech.edu
FU CHIMES, one of the SRC/DARPA JUMP 2.0 centers
FX This work was supported in part by the CHIMES, one of the SRC/DARPA JUMP
   2.0 centers.
CR Aabrar KA, 2022, IEEE T ELECTRON DEV, V69, P2094, DOI 10.1109/TED.2022.3142239
   Beyne Eric, 2017, 2017 IEEE International Electron Devices Meeting (IEDM), p32.4.1, DOI 10.1109/IEDM.2017.8268486
   Chen FC, 2019, ELEC COMP C, P594, DOI 10.1109/ECTC.2019.00095
   Chen YH, 2019, IEEE J EM SEL TOP C, V9, P292, DOI 10.1109/JETCAS.2019.2910232
   Deaville Peter, 2022, 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), P268, DOI 10.1109/VLSITechnologyandCir46769.2022.9830153
   Derakhshandeh J., 2021, IEEE 71 EL COMP TECH
   Devlin J, 2019, 2019 CONFERENCE OF THE NORTH AMERICAN CHAPTER OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS: HUMAN LANGUAGE TECHNOLOGIES (NAACL HLT 2019), VOL. 1, P4171
   Dong Q, 2020, ISSCC DIG TECH PAP I, P242, DOI [10.1109/ISSCC19947.2020.9062985, 10.1109/isscc19947.2020.9062985]
   Dünkel S, 2017, INT EL DEVICES MEET
   Golonzka O, 2018, INT EL DEVICES MEET
   Hou SY, 2017, IEEE T ELECTRON DEV, V64, P4071, DOI 10.1109/TED.2017.2737644
   Hung JM, 2022, IEEE J SOLID-ST CIRC, DOI 10.1109/JSSC.2022.3200515
   Ingerly DB, 2019, INT EL DEVICES MEET, DOI 10.1109/iedm19573.2019.8993637
   Jangam S, 2018, ELEC COMP C, P1283, DOI 10.1109/ECTC.2018.00197
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Katti G, 2009, INT EL DEVICES MEET, P331
   Katti G, 2010, IEEE T ELECTRON DEV, V57, P256, DOI 10.1109/TED.2009.2034508
   Laguna AF, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1839, DOI 10.23919/DATE51398.2021.9474146
   Lee J, 2018, ELEC COMP C, P607, DOI 10.1109/ECTC.2018.00096
   Lu LQ, 2021, INT SYMP MICROARCH, P977, DOI 10.1145/3466752.3480125
   Luo YD, 2022, IEEE J EM SEL TOP C, V12, P445, DOI 10.1109/JETCAS.2022.3177577
   Luo YD, 2020, IEEE INT SYMP CIRC S, DOI 10.1109/iscas45731.2020.9181022
   OpenAI, 2022, Introducing chatgpt
   Peng XC, 2019, INT EL DEVICES MEET
   Qin E, 2020, INT S HIGH PERF COMP, P58, DOI 10.1109/HPCA47549.2020.00015
   Qin YB, 2023, CONF PROC INT SYMP C, P301, DOI 10.1145/3579371.3589057
   Radford A., 2018, Improving language understanding by generative pre-training, P850
   Rybakov O, 2020, Arxiv, DOI arXiv:2005.06720
   Sinangil ME, 2021, IEEE J SOLID-ST CIRC, V56, P188, DOI 10.1109/JSSC.2020.3031290
   Trentzsch M, 2016, INT EL DEVICES MEET
   Tsai CH, 2020, S VLSI TECH, DOI 10.1109/VLSITechnology18217.2020.9265044
   Tu F., 2022, 2022 IEEE INT SOL ST, V65, P466
   Vaswani A, 2017, ADV NEUR IN, V30
   Wang HR, 2021, INT S HIGH PERF COMP, P97, DOI 10.1109/HPCA51647.2021.00018
   Wang YF, 2023, PROBIOTICS ANTIMICRO, V15, P694, DOI [10.1007/s12602-021-09905-1, 10.1109/MWP54208.2022.9997737]
   Wong SC, 2000, IEEE T SEMICONDUCT M, V13, P108, DOI 10.1109/66.827350
   Wu P.-C., 2023, IEEE INT SOLID STATE, P126
   Wu YH, 2016, Arxiv, DOI [arXiv:1609.08144, DOI 10.48550/ARXIV.1609.08144]
   Yang XX, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415640
   Yin SH, 2020, IEEE J SOLID-ST CIRC, V55, P1733, DOI 10.1109/JSSC.2019.2963616
   Zafrir O, 2019, FIFTH WORKSHOP ON ENERGY EFFICIENT MACHINE LEARNING AND COGNITIVE COMPUTING - NEURIPS EDITION (EMC2-NIPS 2019), P36, DOI 10.1109/EMC2-NIPS53020.2019.00016
   Zhou MX, 2022, INT S HIGH PERF COMP, P1071, DOI 10.1109/HPCA53966.2022.00082
NR 42
TC 0
Z9 0
U1 2
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2024
VL 29
IS 3
AR 47
DI 10.1145/3649219
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RJ2R7
UT WOS:001227235300007
DA 2024-08-05
ER

PT J
AU Thakur, S
   Ahmad, B
   Pearce, H
   Tan, B
   Dolan-Gavitt, B
   Karri, R
   Garg, S
AF Thakur, Shailja
   Ahmad, Baleegh
   Pearce, Hammond
   Tan, Benjamin
   Dolan-Gavitt, Brendan
   Karri, Ramesh
   Garg, Siddharth
TI VeriGen: A Large Language Model for Verilog Code Generation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Transformers; verilog; GPT; large language models; EDA
AB In this study, we explore the capability of Large Language Models (LLMs) to automate hardware design by automatically completing partial Verilog code, a common language for designing and modeling digital systems. We fine-tune pre-existing LLMs on Verilog datasets compiled from GitHub and Verilog textbooks. We evaluate the functional correctness of the generated Verilog code using a specially designed test suite, featuring a custom problem set and testing benches. Here, our fine-tuned open-source CodeGen-16B model outperforms the commercial state-of-the-art GPT-3.5-turbo model with a 1.1% overall increase. Upon testing with a more diverse and complex problem set, we find that the fine-tuned model shows competitive performance against state-of-the-art gpt-3.5-turbo, excelling in certain scenarios. Notably, it demonstrates a 41% improvement in generating syntactically correct Verilog code across various problem categories compared to its pre-trained counterpart, highlighting the potential of smaller, in-house LLMs in hardware design automation. We release our training/evaluation scripts and LLM checkpoints as open-source contributions.
C1 [Thakur, Shailja; Ahmad, Baleegh; Dolan-Gavitt, Brendan; Karri, Ramesh; Garg, Siddharth] NYU, 6 Metrotech Ctr, New York, NY 11201 USA.
   [Pearce, Hammond] Univ New South Wales, Sydney, NSW 2052, Australia.
   [Tan, Benjamin] Univ Calgary, 2500 Univ Dr NW, Calgary, AB T2N 1N4, Canada.
C3 New York University; University of New South Wales Sydney; University of
   Calgary
RP Thakur, S (corresponding author), NYU, 6 Metrotech Ctr, New York, NY 11201 USA.
EM st4920@nyu.edu; ba1283@nyu.edu; hp2265@nyu.edu;
   benjamin.tan1@ucalgary.ca; brendandg@nyu.edu; rkarri@nyu.edu;
   siddharth.garg@nyu.edu
OI Tan, Benjamin/0000-0002-7642-3638; Ahmad, Baleegh/0000-0001-6854-3966
FU NSF [2039607, 1553419, 1646671]; ARO [77191NC]
FX This research work was supported in part by NSF Award 1553419, NSF Award
   1646671, NSF Award 2039607, and ARO Award 77191NC. The opinions,
   findings, and conclusions, or recommendations expressed are those of the
   author(s) and do not necessarily reflect the views of any sponsors.
CR Ahmad A, 2023, 27TH INTERNATIONAL CONFERENCE ON EVALUATION AND ASSESSMENT IN SOFTWARE ENGINEERING, EASE 2023, P279, DOI 10.1145/3593434.3593468
   Ahmad B, 2024, IEEE T INF FOREN SEC, V19, P4043, DOI 10.1109/TIFS.2024.3374558
   AI21, 2021, Jurassic-1 Language Models-AI21 Studio Docs
   Bachrach J, 2012, DES AUT CON, P1212
   Blocklove Jason, 2023, P 2023 ACM IEEE 5 WO, DOI [10.1109/mlcad58807.2023.10299874, DOI 10.1109/MLCAD58807.2023.10299874]
   Brown T., 2020, ADV NEURAL INFORM PR, V33, P1877, DOI DOI 10.48550/ARXIV.2005.14165
   Chang KY, 2023, Arxiv, DOI arXiv:2305.14019
   Chen M., 2021, arXiv, DOI DOI 10.48550/ARXIV.2107.03374
   Chowdhery A, 2022, Arxiv, DOI arXiv:2204.02311
   Dessouky G, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P213
   Devlin J, 2019, 2019 CONFERENCE OF THE NORTH AMERICAN CHAPTER OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS: HUMAN LANGUAGE TECHNOLOGIES (NAACL HLT 2019), VOL. 1, P4171
   Drechsler R, 2012, INT HIGH LEVEL DESIG, P164, DOI 10.1109/HLDVT.2012.6418259
   Fu YG, 2023, ICCAD-IEEE ACM INT, DOI 10.1109/ICCAD57390.2023.10323953
   Gage P., 1994, C Users J, V12, P23, DOI DOI 10.5555/177910.177914
   Gao L, 2020, Arxiv, DOI arXiv:2101.00027
   Harris CB, 2016, DES AUT TEST EUROPE, P966
   Husain H, 2020, Arxiv, DOI arXiv:1909.09436
   Li RY, 2023, Arxiv, DOI arXiv:2305.06161
   Liu MJ, 2023, Arxiv, DOI arXiv:2309.07544
   Mihalcea R, 2006, LECT NOTES COMPUT SC, V3878, P319
   Nijkamp E, 2022, Arxiv, DOI arXiv:2203.13474
   OpenAI, 2023, GPT-4
   Pearce H, 2022, P IEEE S SECUR PRIV, P754, DOI 10.1109/SP46214.2022.00057
   Pearce H, 2020, PROCEEDINGS OF THE 2020 ACM/IEEE 2ND WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD '20), P27, DOI 10.1145/3380446.3430634
   Radford A., 2019, Language Models are Unsupervised Multitask Learners, P24, DOI DOI 10.18653/V1/W18-5019
   Rajbhandari S, 2021, INT CONF HIGH PERFOR, DOI 10.1145/3458817.3476205
   Rasley J, 2020, KDD '20: PROCEEDINGS OF THE 26TH ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY & DATA MINING, P3505, DOI 10.1145/3394486.3406703
   Ren J, 2021, Arxiv, DOI [arXiv:2101.06840, 10.48550/arXiv.2101.06840]
   Sandoval G, 2023, PROCEEDINGS OF THE 32ND USENIX SECURITY SYMPOSIUM, P2205
   Shoeybi M, 2020, Arxiv, DOI arXiv:1909.08053
   Thakur S, 2023, DES AUT TEST EUROPE, DOI 10.23919/DATE56975.2023.10137086
   Vaswani A, 2017, ADV NEUR IN, V30
   Williams Stephen, 2023, The ICARUS Verilog Compilation System
   Wong Henry, 2019, Project:About-HDLBits
   Yan ZQ, 2017, Arxiv, DOI [arXiv:1705.07258, 10.48550/arXiv.1705.07258]
   Ye JJ, 2023, Arxiv, DOI [arXiv:2303.10420, DOI 10.48550/ARXIV.2303.10420]
NR 36
TC 1
Z9 1
U1 6
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2024
VL 29
IS 3
AR 46
DI 10.1145/3643681
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RJ2R7
UT WOS:001227235300006
OA Green Submitted
DA 2024-08-05
ER

PT J
AU Wang, JF
   Chen, ZH
   Zhang, JH
   Xu, YX
   Yu, TG
   Zheng, ZH
   Ye, E
   George, S
   Yang, HZ
   Liu, YP
   Ni, K
   Narayanan, V
   Li, XQ
AF Wang, Jianfeng
   Chen, Zhonghao
   Zhang, Jiahao
   Xu, Yixin
   Yu, Tongguang
   Zheng, Ziheng
   Ye, Enze
   George, Sumitha
   Yang, Huazhong
   Liu, Yongpan
   Ni, Kai
   Narayanan, Vijaykrishnan
   Li, Xueqing
TI A Module-Level Configuration Methodology for Programmable Camouflaged
   Logic
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Hardware security; IP protection; logic camouflage; ferroelectric FET;
   reconfiguration; nonvolatile memory
ID LOCKING; HARDWARE; OBFUSCATION; BENCHMARKS
AB Logic camouflage is a widely adopted technique that mitigates the threat of intellectual property (IP) piracy and overproduction in the integrated circuit (IC) supply chain. Camouflaged logic achieves functional obfuscation through physical-level ambiguity and post-manufacturing programmability. However, discussions on programmability are confined to the level of logic cells/gates, limiting the broader-scale application of logic camouflage. In this work, we propose a novel module-level configuration methodology for programmable camouflaged logic that can be implemented without additional hardware ports and with negligible resources. We prove theoretically that the configuration of the programmable camouflaged logic cells can be achieved through the inputs and netlist of the original module. Further, we propose a novel lightweight ferroelectric FET (FeFET)-based reconfigurable logic gate (rGate) family and apply it to the proposed methodology. With the flexible replacement and the proposed configuration-aware conversion algorithm, this work is characterized by the input-only programming scheme as well as the combination of high output error rate and pointfunction-like defense. Evaluations show an average of > 95% of the alternative rGate location for camouflage, which is sufficient for the security-aware design. We illustrate the exponential complexity in function state traversal and the enhanced defense capability of locked blackbox against Boolean Satisfiability (SAT) attacks compared with key-based methods. We also preserve an evident output Hamming distance and introduce negligible hardware overheads in both gate-level and module-level evaluations under typical benchmarks.
C1 [Wang, Jianfeng; Chen, Zhonghao; Zhang, Jiahao; Zheng, Ziheng; Ye, Enze; Yang, Huazhong; Liu, Yongpan; Li, Xueqing] Tsinghua Univ, 30 Shuangqing Rd, Beijing 100084, Peoples R China.
   [Xu, Yixin; Yu, Tongguang; Narayanan, Vijaykrishnan] Penn State Univ, State Coll, University Pk, PA USA.
   [George, Sumitha] North Dakota State Univ, Fargo, ND USA.
   [Ni, Kai] Univ Notre Dame, 1 Lomb Mem Dr, Rochester, NY USA.
C3 Tsinghua University; Pennsylvania Commonwealth System of Higher
   Education (PCSHE); Pennsylvania State University; Pennsylvania State
   University - University Park; North Dakota State University Fargo
RP Li, XQ (corresponding author), Tsinghua Univ, 30 Shuangqing Rd, Beijing 100084, Peoples R China.
EM wjf22@mails.tsinghua.edu.cn; czh23@mails.tsinghua.edu.cn;
   Jiahao-z19@mails.tsinghua.edu.cn; ybx5145@psu.edu; tvy5113@psu.edu;
   zhengzh22@mails.tsinghua.edu.cn; yez19@mails.tsinghua.edu.cn;
   yanghz@tsinghua.edu.cn; ypliu@tsinghua.edu.cn; Kai.Ni@rit.edu;
   vxn9@psu.edu; xueqingli@tsinghua.edu.cn
RI Wang, Fei/KEH-6292-2024; liu, yongpan/J-4493-2012; Xu,
   Yixin/N-8476-2013; WANG, Yu/B-7985-2011; Chen, Zhonghao/CAE-9602-2022;
   Wang, Yibin/KEZ-9645-2024; Ye, Enze/KLD-1737-2024
OI Chen, Zhonghao/0000-0002-3524-2742; Wang, Jianfeng/0009-0007-7091-5563;
   Yang, Huazhong/0000-0003-2421-353X
FU NSFC [U21B2030, 92264204]; National Key R&D Program of China
   [2019YFA0706100]; NSF [2008365]
FX This work is supported in part by NSFC (grant nos. U21B2030 and
   92264204), in part by the National Key R&D Program of China (grant no.
   2019YFA0706100), and in part by NSF (grant no. 2008365).d
CR Akkaya NEC, 2018, ISSCC DIG TECH PAP I, P128, DOI 10.1109/ISSCC.2018.8310217
   Azar K. Z., 2022, Micro-Electronics Security Training Center Webniar Series
   Azar KZ, 2021, IEEE ACCESS, V9, P73133, DOI 10.1109/ACCESS.2021.3080257
   Aziz A., 2016, IEEE ELECTR DEVICE L, P1
   Chang MF, 2015, ISSCC DIG TECH PAP I, V58, P318, DOI 10.1109/ISSCC.2015.7063054
   Collantes MIM, 2016, IEEE COMP SOC ANN, P443, DOI 10.1109/ISVLSI.2016.89
   Corno F, 2000, IEEE DES TEST COMPUT, V17, P44, DOI 10.1109/54.867894
   De A, 2018, PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P103, DOI 10.1109/HST.2018.8383897
   Dünkel S, 2017, INT EL DEVICES MEET
   Dutta S, 2021, IEEE T ELECTRON DEV, V68, P516, DOI 10.1109/TED.2020.3045380
   Engels S, 2022, J CRYPTOGR ENG, V12, P229, DOI 10.1007/s13389-022-00294-x
   Erbagci B, 2016, PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P229, DOI 10.1109/HST.2016.7495587
   Gandhi J, 2023, COMPUT SECUR, V129, DOI 10.1016/j.cose.2023.103196
   Gu P, 2015, ASIA S PACIF DES AUT, P106, DOI 10.1109/ASPDAC.2015.7058989
   Hansen MC, 1999, IEEE DES TEST COMPUT, V16, P72, DOI 10.1109/54.785838
   Kamali H.M., 2022, Advances in logic locking: Past, present, and prospects.
   Kamali HM, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415667
   Kamali HM, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317831
   Kleimaier D, 2021, IEEE ELECTR DEVICE L, V42, P1774, DOI 10.1109/LED.2021.3118645
   Li M, 2019, IEEE T COMPUT AID D, V38, P1399, DOI 10.1109/TCAD.2017.2750088
   Li MY, 2020, ASIA S PACIF DES AUT, P562, DOI 10.1109/ASP-DAC47756.2020.9045223
   Malik S, 2015, IEEE COMP SOC ANN, P204, DOI 10.1109/ISVLSI.2015.118
   Rahman MT, 2020, PROCEEDINGS OF THE 2020 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P262, DOI [10.1109/host45689.2020.9300258, 10.1109/HOST45689.2020.9300258]
   Rahman MT, 2020, INTEGRATION, V72, P39, DOI 10.1016/j.vlsi.2019.12.007
   Rajendran J., 2013, PROC ACM SIGSAC C C, P709, DOI DOI 10.1145/2508859.2516656
   Rangarajan N, 2022, IEEE T EMERG TOP COM, V10, P137, DOI 10.1109/TETC.2020.2991134
   Rezaei A, 2018, DES AUT TEST EUROPE, P85, DOI 10.23919/DATE.2018.8341984
   Roshanisefat S, 2018, PR GR LAK SYMP VLSI, P153, DOI 10.1145/3194554.3194596
   Rostami M, 2014, P IEEE, V102, P1283, DOI 10.1109/JPROC.2014.2335155
   Salahuddin S, 2018, NAT ELECTRON, V1, P442, DOI 10.1038/s41928-018-0117-x
   Shakya B., 2019, IACR T CRYPTOGRAPHIC, P86
   Shamsi K, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3342099
   Shamsi K, 2018, PR GR LAK SYMP VLSI, P147, DOI 10.1145/3194554.3194580
   Shamsi K, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P173, DOI 10.1145/3060403.3060458
   Subramanyan P, 2015, 2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P137, DOI 10.1109/HST.2015.7140252
   Trentzsch M, 2016, INT EL DEVICES MEET
   Vijayakumar A, 2017, IEEE T INF FOREN SEC, V12, P64, DOI 10.1109/TIFS.2016.2601067
   Wang J., 2024, DESIGN AUTOMATION TE
   Wang JF, 2022, IEEE INT SYMP CIRC S, P3408, DOI 10.1109/ISCAS48785.2022.9937438
   Xie Y, 2019, IEEE T COMPUT AID D, V38, P199, DOI 10.1109/TCAD.2018.2801220
   Xie Y, 2017, DES AUT CON, DOI 10.1145/3061639.3062226
   Yang FF, 2019, IEEE T INF FOREN SEC, V14, P2778, DOI 10.1109/TIFS.2019.2904838
   Yang JL, 2019, IEEE T COMPUT AID D, V38, P57, DOI 10.1109/TCAD.2018.2802870
   Yasin M, 2015, INT DES TEST SYMP, P1, DOI 10.1109/IDT.2015.7396725
   Yasin M, 2016, PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P236, DOI 10.1109/HST.2016.7495588
   Yin XZ, 2017, DES AUT TEST EUROPE, P1444, DOI 10.23919/DATE.2017.7927219
   Yu T., 2022, Nature Communications, V13, P1, DOI DOI 10.1038/S41467-022-27954-W
NR 47
TC 0
Z9 0
U1 3
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2024
VL 29
IS 2
DI 10.1145/3640462
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ML0T2
UT WOS:001193665600016
OA Bronze
DA 2024-08-05
ER

PT J
AU Dewan, MI
   Lin, SED
   Kim, DH
AF Dewan, Monzurul Islam
   Lin, Sheng-En David
   Kim, Dae Hyun
TI Construction of All Multilayer Monolithic RSMTs and Its Application to
   Monolithic 3D IC Routing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Monolithic three-dimensional integration; monolithic inter-layer vias;
   multilayer monolithic rectilinear Steiner minimum trees; 3D position
   sequence; tier sequence; 3D potentially optimal Steiner tree; 3D
   rectilinear Steiner minimum tree
ID DESIGN
AB Monolithic three-dimensional (M3D) integration allows ultra-thin silicon tier stacking in a single package. The high-density stacking is acquiring interest and is becoming more popular for smaller footprint areas, shorter wirelength, higher performance, and lower power consumption than the conventional planar fabrication technologies. The physical design of M3D integrated circuits requires several design steps, such as three-dimensional (3D) placement, 3D clock-tree synthesis, 3D routing, and 3D optimization. Among these, 3D routing is significantly time consuming due to countless routing blockages. Therefore, 3D routers proposed in the literature insert monolithic interlayer vias (MIVs) and perform tier-by-tier routing in two substeps. In this article, we propose an algorithm to build a routing topology database (DB) used to construct all multilayer monolithic rectilinear Steiner minimum trees on the 3D Hanan grid. To demonstrate the effectiveness of the DB in various applications, we use the DB to construct timing-driven 3D routing topologies and perform congestion-aware global routing on 3D designs. We anticipate that the algorithm and the DB will help 3D routers reduce the runtime of the MIV insertion step and improve the quality of the 3D routing.
C1 [Dewan, Monzurul Islam; Kim, Dae Hyun] Washington State Univ, Sch Elect Engn & Comp Sci, 355 NE Spokane St, Pullman, WA 99164 USA.
   [Lin, Sheng-En David] Cadence Design Syst Inc, 12301 Res Blvd,Bldg V,Suite 200, Austin, TX 78759 USA.
C3 Washington State University
RP Dewan, MI (corresponding author), Washington State Univ, Sch Elect Engn & Comp Sci, 355 NE Spokane St, Pullman, WA 99164 USA.
EM monzurulislam.dewan@wsu.edu; slin3@eecs.wsu.edu; daehyun.kim@wsu.edu
RI Dewan, MonzurulIslam/KPA-3401-2024
OI Dewan, MonzurulIslam/0000-0003-3131-5745
FU Defense Advanced Research Projects Agency Young Faculty Award
   [D16AP00119]; Washington State University [125679-002]
FX This work was supported by the Defense Advanced Research Projects Agency
   Young Faculty Award under Grant D16AP00119 and the New Faculty Seed
   Grant (125679-002) funded by the Washington State University.
CR Chen YT, 2017, INT SYM QUAL ELECT, P277, DOI 10.1109/ISQED.2017.7918328
   Chu C, 2008, IEEE T COMPUT AID D, V27, P70, DOI 10.1109/TCAD.2007.907068
   Gi-Joon Nam, 2006, Proceedings of ISPD'06. 2006 International Symposium on Physical Design
   Gopireddy B, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P643, DOI 10.1145/3307650.3322233
   Kim DH, 2013, IEEE T VLSI SYST, V21, P862, DOI 10.1109/TVLSI.2012.2201760
   Kim DH, 2012, ASIA S PACIF DES AUT, P335, DOI 10.1109/ASPDAC.2012.6164969
   Ku BW, 2018, PROCEEDINGS OF THE 2018 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'18), P90, DOI 10.1145/3177540.3178244
   Lee YJ, 2013, IEEE T COMPUT AID D, V32, P1892, DOI 10.1109/TCAD.2013.2273986
   Lin CW, 2008, IEEE T COMPUT AID D, V27, P2007, DOI 10.1109/TCAD.2008.2006095
   Lin SED, 2020, IEEE T COMPUT AID D, V39, P1165, DOI 10.1109/TCAD.2019.2917896
   Lin SED, 2019, PROCEEDINGS OF THE 2019 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD '19), P57, DOI 10.1145/3299902.3309749
   Lin SED, 2019, IEEE T EMERG TOP COM, V7, P301, DOI 10.1109/TETC.2016.2630064
   Lin SED, 2018, PROCEEDINGS OF THE 2018 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'18), P18, DOI 10.1145/3177540.3178240
   Lin SED, 2016, INT SYM QUAL ELECT, P29, DOI 10.1109/ISQED.2016.7479152
   Liu CH, 2014, IEEE T COMPUT AID D, V33, P1928, DOI 10.1109/TCAD.2014.2363390
   Lu JW, 2016, PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16), P11, DOI 10.1145/2872334.2872361
   Nam G.-J., 2005, P ISPD, P216, DOI DOI 10.1145/1055137.1055182
   Panth S, 2017, IEEE T COMPUT AID D, V36, P1716, DOI 10.1109/TCAD.2017.2648839
   Panth S, 2014, I SYMPOS LOW POWER E, P171, DOI 10.1145/2627369.2627642
   Panth S, 2015, IEEE T COMPUT AID D, V34, P540, DOI 10.1109/TCAD.2014.2387827
   Panth S, 2013, ASIA S PACIF DES AUT, P681, DOI 10.1109/ASPDAC.2013.6509679
   Samal SK, 2016, 2016 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S)
NR 22
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2024
VL 29
IS 1
AR 17
DI 10.1145/3626958
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IS7X9
UT WOS:001168397800017
OA Bronze
DA 2024-08-05
ER

PT J
AU Pan, ZJ
   Li, XY
   Hao, WQ
   Miao, RY
   Wang, A
AF Pan, Zijin
   Li, Xunyu
   Hao, Weiquan
   Miao, Runyu
   Wang, Albert
TI On-chip ESD Protection Design Methodologies by CAD Simulation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE ESD protection; HBM; CDM; HMM; IEC; TLP; VFTLP; RF; IC; co-design; TCAD
ID LOW-NOISE AMPLIFIER; VERIFICATION TOOL
AB Electrostatic discharge (ESD) can cause malfunction or failure of integrated circuits (ICs). On-chip ESD protection design is a major IC design-for-reliability (DfR) challenge, particularly for complex chips made in advanced technology nodes. Traditional trial-and-error approaches become unacceptable to practical ESD protection designs for advanced ICs. Full-chip ESD protection circuit design optimization, prediction, and verification become essential to advanced chip designs, which highly depends on CAD algorithm and simulation that has been a constant research topic for decades. This paper reviews recent advances in CAD-enabled on-chip ESD protection circuit simulation design technologies and ESD-IC co-design methodologies. Key challenges of ESD CAD design practices are outlined. Practical ESD protection simulation design examples are discussed.
C1 [Pan, Zijin; Li, Xunyu; Hao, Weiquan; Miao, Runyu; Wang, Albert] Univ Calif Riverside, Dept Elect & Comp Engn, Riverside, CA 92521 USA.
C3 University of California System; University of California Riverside
RP Wang, A (corresponding author), Univ Calif Riverside, Dept Elect & Comp Engn, Riverside, CA 92521 USA.
EM zpan015@ucr.edu; xli400@ucr.edu; whao008@ucr.edu; rmiao@ucr.edu;
   aw@ece.ucr.edu
OI Miao, Runyu/0009-0005-8980-3233; Hao, Weiquan/0000-0003-1610-8879
CR Amerasekera A, 1996, 1996 IEEE INTERNATIONAL RELIABILITY PHYSICS PROCEEDINGS, 34TH ANNUAL, P318, DOI 10.1109/RELPHY.1996.492137
   [Anonymous], 2018, ANSI/ESDA/JEDEC JS-002-2018.
   [Anonymous], 2008, IEC 61000-4-2
   [Anonymous], 2017, ANSI/ESDA/JEDEC JS-001-2017.
   [Anonymous], 2012, ESD STM5.2-2012.
   [Anonymous], 2019, ESD SP5.6-2019.
   [Anonymous], 2016, ANSI/ESD STM 5.5.1-2016.
   [Anonymous], 1989, MIL-STD-883E, Method 3015.7
   Barth J, 2000, ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS, 2000, P85, DOI 10.1109/EOSESD.2000.890031
   Chen G, 2004, IEEE ELECTR DEVICE L, V25, P323, DOI 10.1109/LED.2004.826531
   Di MF, 2021, IEEE INT SYMP PHYS, DOI 10.1109/IPFA53173.2021.9617309
   Di MF, 2021, IEEE J ELECTRON DEVI, V9, P1248, DOI 10.1109/JEDS.2021.3112736
   Di MF, 2021, IEEE J ELECTRON DEVI, V9, P1194, DOI 10.1109/JEDS.2021.3105375
   Di MF, 2021, IEEE J ELECTRON DEVI, V9, P1290, DOI 10.1109/JEDS.2021.3131109
   Di MF, 2020, IEEE J ELECTRON DEVI, V8, P1297, DOI 10.1109/JEDS.2020.3022743
   Di Mengfu, 2023, P IEEE RAD WIR S RWS
   DIAZ CH, 1994, IEEE T COMPUT AID D, V13, P482, DOI 10.1109/43.275358
   Feng HG, 2003, IEEE J SOLID-ST CIRC, V38, P995, DOI 10.1109/JSSC.2003.811978
   Gao XF, 2002, IEEE T COMPUT AID D, V21, P1497, DOI 10.1109/TCAD.2002.804379
   Gong K, 2002, IEEE T MICROW THEORY, V50, P393, DOI 10.1109/22.981291
   Gong K, 2001, MICROELECTRON RELIAB, V41, P1379, DOI 10.1016/S0026-2714(01)00144-5
   Hao Weiquan, 2022, P IEEE INT C SOL STA, P1, DOI [10.1109/ICSICT55466.2022.9963378, DOI 10.1109/ICSICT55466.2022.9963378]
   Khandelwal Sourabh., 2022, P IEEE INT REL PHYS, DOI [10.1109/IRPS48227.2022.9764453, DOI 10.1109/IRPS48227.2022.9764453]
   Khurana N., 1985, 23rd Annual Proceedings Reliability Physics 1985 (Cat. No. 85CH2113-9), P212, DOI 10.1109/IRPS.1985.362100
   Li L, 2009, 2009 WRI WORLD CONGRESS ON SOFTWARE ENGINEERING, VOL 4, PROCEEDINGS, P28, DOI 10.1109/WCSE.2009.22
   Liang W, 2021, IEEE T DEVICE MAT RE, V21, P455, DOI 10.1109/TDMR.2021.3116599
   Linten D, 2005, IEEE J SOLID-ST CIRC, V40, P1434, DOI 10.1109/JSSC.2005.847490
   Liu J, 2022, INT RELIAB PHY SYM
   Liu M, 2006, IEEE T MICROW THEORY, V54, P1698, DOI 10.1109/TMTT.2006.872041
   Lu F, 2016, IEEE T CIRCUITS-I, V63, P1746, DOI 10.1109/TCSI.2016.2581839
   Maloney T.J., 1985, Proc. EOS/ESD Symp, P49
   Margalef-Rovira M, 2021, IEEE T ELECTRON DEV, V68, P5989, DOI 10.1109/TED.2021.3115990
   Pan ZJ, 2020, IEEE J ELECTRON DEVI, V8, P1289, DOI 10.1109/JEDS.2020.3027034
   Shi ZT, 2012, IEEE T NANOTECHNOL, V11, P884, DOI 10.1109/TNANO.2012.2204767
   Voldman SH, 2015, ESD SER, P1, DOI 10.1002/9781118954492
   Wang A., 2021, Practical ESD Protection Design
   Wang Albert, 2007, U.S. Patent, Patent No. [7,243,317B2, 7243317]
   Wang AZ, 1998, MICROELECTRON RELIAB, V38, P1183, DOI 10.1016/S0026-2714(98)00117-6
   Wang AZ, 1998, 1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, P509, DOI 10.1109/ICSICT.1998.785933
   Wang AZH, 2005, IEEE T ELECTRON DEV, V52, P1304, DOI 10.1109/TED.2005.850652
   Wang L, 2013, 2013 13TH IEEE CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), P452, DOI 10.1109/NANO.2013.6720949
   Wang XS, 2014, IEEE J SOLID-ST CIRC, V49, P1927, DOI 10.1109/JSSC.2014.2331956
   Wang X, 2011, IEEE T IND ELECTRON, V58, P2736, DOI 10.1109/TIE.2010.2057234
   Xiaokang Guan, 2008, 2008 IEEE Radio Frequency Integrated Circuits Symposium, P467, DOI 10.1109/RFIC.2008.4561478
   Zhan RY, 2005, ASIA S PACIF DES AUT, P79
   Zhan Rouying, 2005, A PhD Dissertation
   Zhan RY, 2004, IEEE T COMPUT AID D, V23, P1421, DOI 10.1109/TCAD.2004.833613
   Zhan RY, 2003, IEEE T COMPUT AID D, V22, P1362, DOI 10.1109/TCAD.2003.818140
   Zhang FL, 2019, IEEE T COMPUT AID D, V38, P489, DOI 10.1109/TCAD.2018.2818707
   Zhou Yuanzhong, 2018, P IEEE INT C SOL STA, P1, DOI [10.1109/ICSICT.2018.8565004, DOI 10.1109/ICSICT.2018.8565004]
NR 50
TC 2
Z9 2
U1 10
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2024
VL 29
IS 1
AR 4
DI 10.1145/3593808
PG 41
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IS7X9
UT WOS:001168397800004
OA Bronze
DA 2024-08-05
ER

PT J
AU Bai, C
   Sun, Q
   Zhai, JW
   Ma, YZ
   Yu, B
   Wong, MDF
AF Bai, Chen
   Sun, Qi
   Zhai, Jianwang
   Ma, Yuzhe
   Yu, Bei
   Wong, Martin D. F.
TI BOOM-Explorer: RISC-V BOOM Microarchitecture Design Space Exploration
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Microprocessor; microarchitecture; design space exploration
AB Microarchitecture parameters tuning is critical in the microprocessor design cycle. It is a non-trivial design space exploration (DSE) problem due to the large solution space, cycle-accurate simulators' modeling inaccuracy, and high simulation runtime for performance evaluations. Previous methods require massive expert efforts to construct interpretable equations or high computing resource demands to train black-box prediction models. This article follows the black-box methods due to better solution qualities than analytical methods in general. We summarize two learned lessons and propose BOOM-Explorer accordingly. First, embedding microarchitecture domain knowledge in the DSE improves the solution quality. Second, BOOM-Explorer makes the microarchitecture DSE for register-transfer-level designs within the limited time budget feasible. We enhance BOOM-Explorer with the diversity-guidance, further improving the algorithm performance. Experimental results with RISC-V Berkeley-Out-of-Order Machine under 7-nm technology show that our proposed methodology achieves an average of 18.75% higher Pareto hypervolume, 35.47% less average distance to reference set, and 65.38% less overall running time compared to previous approaches.
C1 [Bai, Chen] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Room 122,122 Ho Sin Hang Engn Bldg, Hong Kong, Peoples R China.
   [Sun, Qi] ZJU Hangzhou Global Sci & Technol Innovat Ctr, Bd A04,2118 Pinglan Rd, Hangzhou, Peoples R China.
   [Zhai, Jianwang] Beijing Univ Posts & Telecommun, Sch Integrated Circuits, Room 111,Sci Res Bldg, Beijing, Peoples R China.
   [Ma, Yuzhe] Hong Kong Univ Sci & Technol Guangzhou, W4-511,1 Duxue Rd, Guangzhou, Peoples R China.
   [Yu, Bei] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Room 907,Ho Sin Hang Engn Bldg, Hong Kong, Peoples R China.
   [Wong, Martin D. F.] Hong Kong Baptist Univ, Dept Comp Sci, Kowloon Tong, Kowloon, Room 801B,Shaw Tower, Hong Kong, Peoples R China.
C3 Chinese University of Hong Kong; Beijing University of Posts &
   Telecommunications; Hong Kong University of Science & Technology
   (Guangzhou); Chinese University of Hong Kong; Hong Kong Baptist
   University
RP Bai, C (corresponding author), Chinese Univ Hong Kong, Dept Comp Sci & Engn, Room 122,122 Ho Sin Hang Engn Bldg, Hong Kong, Peoples R China.
EM cbai@cse.cuhk.edu.hk; qisunchn@zju.edu.cn; zhaijw@bupt.edu.cn;
   yuzhema@hkust-gz.edu.cn; byu@cse.cuhk.edu.hk; prov@hkbu.edu.hk
OI SUN, Qi/0000-0001-5153-6698; BAI, Chen/0000-0002-1742-0090; Ma,
   Yuzhe/0000-0002-3612-4182
FU National Key R&D Program of China [2022YFB2901100]; Research Grants
   Council of Hong Kong SAR [CUHK14210723]; Zhejiang University Education
   Foundation Qizhen Scholar Foundation
FX This work is supported by National Key R&D Program of China
   (2022YFB2901100), The Research Grants Council of Hong Kong SAR (No.
   CUHK14210723), and The Zhejiang University Education Foundation Qizhen
   Scholar Foundation.
CR Amid A, 2020, IEEE MICRO, V40, P10, DOI 10.1109/MM.2020.2996616
   [Anonymous], 2023, RISC-V Unit Tests Benchmark Suites
   Asanovic Krste., 2015, BERKELEY OUT OF ORDE
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Bachrach J, 2012, DES AUT CON, P1212
   Bai Chen, 2021, IEEE ACM INT C COMP, P1
   Bai Chen, 2023, IEEE ACM INT S MICR
   Belakaria Syrine, 2019, ANN C NEUR INF PESS
   Bergstra James, 2011, ANN C NEUR INF PESS
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bonilla EV, 2007, Advances in Neural Information Processing Systems, V20, DOI DOI 10.5555/2981562.2981582
   Brooks D, 2003, IBM J RES DEV, V47, P653, DOI 10.1147/rd.475.0653
   Carlson T.E., 2011, ACM IEEE SUP C SC, P1, DOI [DOI 10.1145/2063384.2063454, 10.1145/2063384.2063454]
   Celio Christopher Patrick., 2017, A highly productive implementation of an out-of-order processor generator
   Chen TQ, 2016, KDD'16: PROCEEDINGS OF THE 22ND ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P785, DOI 10.1145/2939672.2939785
   Chrysos GZ, 1998, CONF PROC INT SYMP C, P142, DOI 10.1109/ISCA.1998.694770
   Dubach C, 2007, INT SYMP MICROARCH, P262, DOI 10.1109/MICRO.2007.12
   Eyerman S, 2009, ACM T COMPUT SYST, V27, DOI 10.1145/1534909.1534910
   Fang K.-T., 1993, Number-theoretic methods in statistics, V51
   Fields B, 2001, CONF PROC INT SYMP C, P74, DOI 10.1109/ISCA.2001.937434
   Fields BA, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P228
   Golestani H, 2022, PROCEEDINGS OF THE 36TH ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, ICS 2022, DOI 10.1145/3524059.3532390
   Ipek E, 2006, ACM SIGPLAN NOTICES, V41, P195, DOI 10.1145/1168918.1168882
   Karkhanis TS, 2007, CONF PROC INT SYMP C, P402, DOI 10.1145/1273440.1250712
   Kathail V, 2002, COMPUTER, V35, P39, DOI 10.1109/MC.2002.1033026
   Kessler RE, 1999, IEEE MICRO, V19, P24, DOI 10.1109/40.755465
   Kingma D. P., 2014, arXiv
   Kuzhan Metin, 2020, Sakarya Univ. J. Comput. Inf. Sci., V3, P40
   Lee BC, 2007, INT S HIGH PERF COMP, P340
   Lee Y, 2016, IEEE MICRO, V36, P8, DOI 10.1109/MM.2016.11
   Li Dandan, 2016, ACM IEEE DES AUT C D, P1
   Liu SN, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317754
   Lowe-Power J, 2020, Arxiv, DOI arXiv:2007.03152
   Ma YZ, 2019, 2019 ACM/IEEE 1ST WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD), DOI 10.1109/mlcad48534.2019.9142051
   Ma YZ, 2019, IEEE T COMPUT AID D, V38, P2298, DOI 10.1109/TCAD.2018.2878129
   Magarshack P, 2003, DES AUT CON, P419
   Mittal S, 2016, ACM COMPUT SURV, V49, DOI 10.1145/2907071
   Rasmussen CE, 2004, LECT NOTES ARTIF INT, V3176, P63, DOI 10.1007/978-3-540-28650-9_4
   Sanchez D., 2013, SIGARCH Comput. Archit. News, P475, DOI [DOI 10.1145/2508148.2485963, 10.1145/2485922.2485963]
   Seznec A., 2006, J. Inst.-Level Parallelism, V8, P23
   Shah A, 2016, PR MACH LEARN RES, V48
   Shrestha DL, 2006, NEURAL COMPUT, V18, P1678, DOI 10.1162/neco.2006.18.7.1678
   Smith J. E., 1981, 8th Annual Symposium on Computer Architecture, P135
   Sun Q, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P46, DOI 10.23919/DATE51398.2021.9474241
   Sutton R.S., 1998, Introduction to reinforcement learning, V135
   Tu B., 2022, Advances in Neural Information Processing Systems, V35, P9922
   Van Laarhoven P.J., 1987, Simulated annealing, P7, DOI [DOI 10.1007/978-94-015-7744-12, DOI 10.1007/978-94-015-7744-1_2]
   Vashishtha V, 2017, ICCAD-IEEE ACM INT, P992, DOI 10.1109/ICCAD.2017.8203889
   Wilson AG, 2016, JMLR WORKSH CONF PRO, V51, P370
   Yu K., 2006, P 23 INT C MACH LEAR, P1081
   Zhang SH, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218592
   Zhao Jerry, 2020, WORKSH COMP ARCH RES
   Zivojnovic V., 1994, INT C SIGN PESS APPL
NR 53
TC 0
Z9 0
U1 19
U2 19
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2024
VL 29
IS 1
AR 20
DI 10.1145/3630013
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IS7X9
UT WOS:001168397800020
DA 2024-08-05
ER

PT J
AU Li, CL
   Jiang, K
   Zhang, Y
   Jiang, LC
   Luo, YL
   Wan, SH
AF Li, Chunlin
   Jiang, Kun
   Zhang, Yong
   Jiang, Lincheng
   Luo, Youlong
   Wan, Shaohua
TI Deep Reinforcement Learning-based Mining Task Offloading Scheme for
   Intelligent Connected Vehicles in UAV-aided MEC
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Mobile edge computing (MEC); Intelligent Connected Vehicles (ICVs);
   Unmanned aerial vehicle (UAV); Deep reinforcement learning (DRL); Mining
   task offloading
ID RESOURCE-ALLOCATION; MOBILE BLOCKCHAIN; NETWORKS; OPTIMIZATION; DESIGN;
   IOT
AB The convergence of unmanned aerial vehicle (UAV)-aided mobile edge computing (MEC) networks and blockchain transforms the existing mobile networking paradigm. However, in the temporary hotspot scenario for intelligent connected vehicles (ICVs) in UAV-aided MEC networks, deploying blockchain-based services and applications in vehicles is generally impossible due to its high computational resource and storage requirements. One possible solution is to offload part of all the computational tasks to MEC servers wherever possible. Unfortunately, due to the limited availability and high mobility of the vehicles, there is still lacking simple solutions that can support low-latency and higher reliability networking services for ICVs. In this article, we study the task offloading problem of minimizing the total system latency and the optimal task offloading scheme, subject to constraints on the hover position coordinates of the UAV, the fixed bonuses, flexible transaction fees, transaction rates, mining difficulty, costs and battery energy consumption of the UAV. The problem is confirmed to be a challenging linear integer planning problem, we formulate the problem as a constrained Markov decision process. Deep Reinforcement Learning (DRL) has excellently solved sequential decision-making problems in dynamic ICVs environment, therefore, we propose a novel distributed DRL-based P-D3QN approach by using Prioritized Experience Replay strategy and the dueling double deep Q-network (D3QN) algorithm to solve the optimal task offloading policy effectively. Finally, experiment results show that compared with the benchmark scheme, the P-D3QN algorithm can bring about 26.24% latency improvement and increase about 42.26% offloading utility.
C1 [Li, Chunlin; Jiang, Kun; Zhang, Yong; Luo, Youlong] Wuhan Univ Technol, Luoshi Rd 122, Wuhan 430000, Peoples R China.
   [Li, Chunlin] Key Lab Meteorol Disaster Monitoring & Early Warn, Yinchuan 750002, Ningxia, Peoples R China.
   [Jiang, Lincheng] Natl Univ Def Technol, Changsha 410200, Peoples R China.
   [Wan, Shaohua] Univ Elect Sci & Technol China, Shenzhen 51811, Peoples R China.
C3 Wuhan University of Technology; National University of Defense
   Technology - China; University of Electronic Science & Technology of
   China
RP Li, CL (corresponding author), Wuhan Univ Technol, Luoshi Rd 122, Wuhan 430000, Peoples R China.; Li, CL (corresponding author), Key Lab Meteorol Disaster Monitoring & Early Warn, Yinchuan 750002, Ningxia, Peoples R China.
EM chunlinli2020@163.com; Jiangkun0809@163.com; Yongzhang@163.com;
   linchengjiang@nudt.edu.cn; luoyoulong2020@163.com;
   shaohua.wan@uestc.edu.cn
RI Wan, Shaohua/B-9243-2014
OI Wan, Shaohua/0000-0001-7013-9081
FU National Natural Science Foundation of China (NSFC) [62171330, 62372344,
   62172438]; National Key R&D Program of China [2023YFB3308701]; Key
   Research and Development Plan of Hubei Province [2023BAB075]; Shenzhen
   Science and Technology Program [JCYJ20220818103200002]; Key Laboratory
   for Meteorological Disaster Monitoring and Early Warning and Risk
   Management of Characteristic Agriculture in Arid Regions [CAMF-202401]
FX The work was supported by the National Natural Science Foundation of
   China (NSFC) under Grants No. 62171330, No. 62372344, and No. 62172438,
   National Key R&D Program of China under Grant No. 2023YFB3308701, Key
   Research and Development Plan of Hubei Province under Grant No.
   2023BAB075, and Shenzhen Science and Technology Program under Grant No.
   JCYJ20220818103200002. Key Laboratory for Meteorological Disaster
   Monitoring and Early Warning and Risk Management of Characteristic
   Agriculture in Arid Regions No. CAMF-202401.
CR [Anonymous], Ethereum Partial Transaction DatasetEB/OL
   Nguyen BM, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON BLOCKCHAIN AND CRYPTOCURRENCY (ICBC), DOI 10.1109/ICBC51069.2021.9461113
   Chen Y, 2024, IEEE T MOBILE COMPUT, V23, P769, DOI 10.1109/TMC.2022.3223119
   Chengze Zhao, 2021, 2021 7th International Conference on Computer and Communications (ICCC), P2080, DOI 10.1109/ICCC54389.2021.9674652
   CVX Research, 2020, CVX: MATLAB Software for Disciplined Convex Programming
   Ding ZG, 2022, IEEE T WIREL COMMUN, V21, P5377, DOI 10.1109/TWC.2021.3139932
   Du JB, 2022, IEEE T NETW SCI ENG, V9, P33, DOI 10.1109/TNSE.2021.3068340
   Golam M, 2020, I C INF COMM TECH CO, P1896, DOI 10.1109/ICTC49870.2020.9289282
   Guo SY, 2020, IEEE T VEH TECHNOL, V69, P5549, DOI 10.1109/TVT.2020.2982000
   Hou XW, 2020, IEEE INTERNET THINGS, V7, P7097, DOI 10.1109/JIOT.2020.2982292
   Huang JW, 2022, IEEE INTERNET THINGS, V9, P13837, DOI 10.1109/JIOT.2022.3143539
   Li C., 2023, IEEE T INTELL VEHICL, P1, DOI [10.1109/TIV.2023.3346506, DOI 10.1109/TIV.2023.3346506]
   Li C, 2023, IEEE T INTELL VEHICL, V8, P2400, DOI 10.1109/TIV.2022.3224057
   Li CL, 2024, IEEE T NETW SERV MAN, V21, P2095, DOI 10.1109/TNSM.2023.3332899
   Li CL, 2024, EXPERT SYST APPL, V235, DOI 10.1016/j.eswa.2023.121023
   Li CL, 2023, APPL SOFT COMPUT, V133, DOI 10.1016/j.asoc.2022.109900
   Li CL, 2023, IEEE T INTELL TRANSP, V24, P3360, DOI 10.1109/TITS.2022.3224395
   Li S, 2021, IEEE T NETW SCI ENG, V8, P588, DOI 10.1109/TNSE.2020.3046014
   Li X, 2022, IEEE T VEH TECHNOL, V71, P8810, DOI 10.1109/TVT.2022.3173057
   Liang JY, 2023, IEEE T NETW SERV MAN, V20, P4668, DOI 10.1109/TNSM.2023.3258191
   Ling XT, 2021, IEEE T COMMUN, V69, P1021, DOI 10.1109/TCOMM.2020.3029779
   Liu BY, 2022, IEEE T VEH TECHNOL, V71, P4933, DOI 10.1109/TVT.2022.3140833
   Liu MT, 2018, IEEE T VEH TECHNOL, V67, P11008, DOI 10.1109/TVT.2018.2866365
   Liu Y, 2022, IEEE T VEH TECHNOL, V71, P4225, DOI 10.1109/TVT.2022.3141799
   Liu YN, 2022, IEEE J SEL AREA COMM, V40, P657, DOI 10.1109/JSAC.2021.3118417
   Mao HB, 2024, IEEE INTERNET THINGS, V11, P559, DOI 10.1109/JIOT.2023.3287838
   Mohammed A, 2020, I COMP CONF WAVELET, P295, DOI 10.1109/ICCWAMTIP51612.2020.9317445
   Moyeenudin H. M., 2023, P 1 INT C ADV EL EL, P1, DOI [10.1109/ICAEECI58247.2023.10370925, DOI 10.1109/ICAEECI58247.2023.10370925]
   Nguyen DC, 2023, IEEE T MOBILE COMPUT, V22, P2021, DOI 10.1109/TMC.2021.3120050
   Nguyen DC, 2020, IEEE T NETW SERV MAN, V17, P2536, DOI 10.1109/TNSM.2020.3010967
   Novo O, 2018, IEEE INTERNET THINGS, V5, P1184, DOI 10.1109/JIOT.2018.2812239
   Qi HM, 2024, ACM T EMBED COMPUT S, V23, DOI 10.1145/3634704
   Singh S, 2000, MACH LEARN, V38, P287, DOI 10.1023/A:1007678930559
   Su Z, 2022, IEEE T DEPEND SECURE, V19, P19, DOI 10.1109/TDSC.2020.2980255
   Wang CM, 2017, IEEE T WIREL COMMUN, V16, P4924, DOI 10.1109/TWC.2017.2703901
   Wang D, 2024, IEEE T VEH TECHNOL, V73, P1263, DOI 10.1109/TVT.2023.3306740
   Wang LL, 2023, IEEE T INTELL TRANSP, V24, P10012, DOI 10.1109/TITS.2023.3274307
   Wei DW, 2021, COMPUT NETW, V199, DOI 10.1016/j.comnet.2021.108439
   Wu HM, 2021, IEEE INTERNET THINGS, V8, P2163, DOI 10.1109/JIOT.2020.3033521
   Wu QQ, 2018, IEEE T WIREL COMMUN, V17, P2109, DOI 10.1109/TWC.2017.2789293
   Xia JM, 2022, CHINA COMMUN, V19, P244, DOI 10.23919/JCC.2022.04.018
   Xiao Z, 2023, IEEE J SEL AREA COMM, V41, P457, DOI 10.1109/JSAC.2022.3227027
   Xu HT, 2021, IEEE T WIREL COMMUN, V20, P3107, DOI 10.1109/TWC.2020.3047496
   Xu Y, 2021, IEEE T WIREL COMMUN, V20, P7712, DOI 10.1109/TWC.2021.3086521
   Xu Y, 2021, IEEE T COMMUN, V69, P573, DOI 10.1109/TCOMM.2020.3025910
   Yang L, 2020, IEEE INTERNET THINGS, V7, P6898, DOI 10.1109/JIOT.2020.2971645
   Yang ZY, 2022, IEEE T WIREL COMMUN, V21, P5629, DOI 10.1109/TWC.2022.3142365
   Zeng Y, 2016, IEEE COMMUN MAG, V54, P36, DOI 10.1109/MCOM.2016.7470933
   Zhan C, 2021, IEEE INTERNET THINGS, V8, P15553, DOI 10.1109/JIOT.2021.3073208
   Zhang AQ, 2021, IEEE INTERNET THINGS, V8, P7874, DOI 10.1109/JIOT.2020.3041163
   Zhang KY, 2022, COMPUT NETW, V203, DOI 10.1016/j.comnet.2021.108674
   Zhang ZR, 2023, IEEE INTERNET THINGS, V10, P3165, DOI 10.1109/JIOT.2021.3126101
   Zhao L, 2024, IEEE T NETW SCI ENG, V11, P1986, DOI 10.1109/TNSE.2023.3335345
   Zhou H, 2021, IEEE J SEL AREA COMM, V39, P2445, DOI 10.1109/JSAC.2021.3087232
   Zhou SY, 2022, IEEE T VEH TECHNOL, V71, P12088, DOI 10.1109/TVT.2022.3189552
   Zhou XY, 2022, IEEE INTERNET THINGS, V9, P20997, DOI 10.1109/JIOT.2022.3177658
   Zhuang ZR, 2021, IEEE INTERNET THINGS, V8, P2208, DOI 10.1109/JIOT.2020.3034601
   Zuo YP, 2021, IEEE T COMMUN, V69, P8569, DOI 10.1109/TCOMM.2021.3113390
NR 58
TC 1
Z9 1
U1 3
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2024
VL 29
IS 3
AR 54
DI 10.1145/3653451
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RJ2R7
UT WOS:001227235300014
OA Bronze
DA 2024-08-05
ER

PT J
AU Zhao, YP
   Ma, S
   Liu, HZ
   Huang, LB
AF Zhao, Yunping
   Ma, Sheng
   Liu, Hengzhu
   Huang, Libo
TI EPHA: An Energy-efficient Parallel Hybrid Architecture for ANNs and SNNs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Artificial intelligence chips; neural network hardware; neuromorphic;
   computing; AI chip
ID NETWORK; ARRAY; BENCHMARKING; NEUROSCIENCE; METHODOLOGY; DEVICES; SYSTEM
AB Artificial neural networks (ANNs) and spiking neural networks (SNNs) are two general approaches to achieve artificial intelligence (AI). The former have been widely used in academia and industry fields; the latter, SNNs, are more similar to biological neural networks and can realize ultra-low power consumption, thus have received widespread research attention. However, due to their fundamental differences in computation formula and information coding, the two methods often require different and incompatible platforms. Alongside the development of AI, a general platform that can support both ANNs and SNNs is necessary. Moreover, there are some similarities between ANNs and SNNs, which leaves room to deploy different networks on the same architecture. However, there is little related research on this topic. Accordingly, this article presents an energyefficient, scalable, and non-Von Neumann architecture (EPHA) for ANNs and SNNs. Our study combines device-, circuit-, architecture-, and algorithm-level innovations to achieve a parallel architecture with ultralow power consumption. We use the compensated ferrimagnet to act as both synapses and neurons to store weights and perform dot-product operations, respectively. Moreover, we propose a novel computing flow to reduce the operations across multiple crossbar arrays, which enables our design to conduct large and complex tasks. On a suite of ANN and SNN workloads, the EPHA is 1.6x more power-efficient than a state-of-the-art design, NEBULA, in the ANN mode. In the SNN mode, our design is 4 orders of magnitude more than the Loihi in power efficiency.
C1 [Zhao, Yunping; Liu, Hengzhu; Huang, Libo] Natl Univ Def Technol, Inst Microelect & Microprocessors, Coll Comp Sci, 109 Deya Rd, Changsha 410073, Hunan, Peoples R China.
   [Ma, Sheng] Natl Univ Def Technol, Coll Comp Sci, Natl Key Lab Parallel & Distributed Comp, 109 Deya Rd, Changsha 410073, Hunan, Peoples R China.
C3 National University of Defense Technology - China; National University
   of Defense Technology - China
RP Ma, S (corresponding author), Natl Univ Def Technol, Coll Comp Sci, Natl Key Lab Parallel & Distributed Comp, 109 Deya Rd, Changsha 410073, Hunan, Peoples R China.
EM zhaoyun-ping@nudt.edu.cn; masheng@nudt.edu.cn; hengzhuliu@nudt.edu.cn;
   libohuang@nudt.edu.cn
RI Zhao, Yunping/HPH-6943-2023
OI Zhao, Yunping/0000-0002-5600-3740
FU National Key RD Project [2021YFB0300300]; NSFC [62172430, 61872374,
   62172155, U22A2027]; NSF of Hunan Province [2022JJ10064]; STIP of Hunan
   Province [2022RC3065]; Foundation of PDL [2023-JKWPDL-02]; NKRDP
   [2023YFB4502100]; Hunan Postgraduate Research Innovation Project
   [CX20220077]; Key Laboratory of Advanced Microprocessor Chips and
   Systems
FX This work is supported in part by the National Key R&D Project No.
   2021YFB0300300, the NSFC (62172430, 61872374, 62172155, U22A2027), the
   NSF of Hunan Province 2022JJ10064, the STIP of Hunan Province
   2022RC3065, and the Foundation of PDL 2023-JKWPDL-02, and the Key
   Laboratory of Advanced Microprocessor Chips and Systems, and NKRDP
   (2023YFB4502100), and Hunan Postgraduate Research Innovation Project
   (CX20220077).
CR Benjamin B, 2014, P IEEE, V102, P699, DOI 10.1109/JPROC.2014.2313565
   BorisMurmann, 2021, ADC performance survey 1997-2021
   Burr GW, 2017, ADV PHYS-X, V2, P89, DOI 10.1080/23746149.2016.1259585
   Cai KM, 2020, NAT ELECTRON, V3, P37, DOI 10.1038/s41928-019-0345-8
   Cao Y, 2019, ADV FUNCT MATER, V29, DOI 10.1002/adfm.201808104
   Cao YQ, 2015, INT J COMPUT VISION, V113, P54, DOI 10.1007/s11263-014-0788-3
   Chen GK, 2019, IEEE J SOLID-ST CIRC, V54, P992, DOI 10.1109/JSSC.2018.2884901
   Chen PY, 2016, IEEE T MULTI-SCALE C, V2, P257, DOI 10.1109/TMSCS.2016.2598742
   Chen Vanessa H.-C, 2013, 2013 Symposium on VLSI Circuits, pC264
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Cheng HP, 2016, IEEE INT SYMP NANO, P185, DOI 10.1145/2950067.2950096
   Davies M, 2018, IEEE MICRO, V38, P82, DOI 10.1109/MM.2018.112130359
   Davies Mike., 2021, Taking neuromorphic computing with Loihi 2 to the next level technology brief
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Deng L., 2012, IEEE Signal Process. Mag., V29, P141
   Diehl PU, 2015, IEEE IJCNN
   Furber SB, 2014, P IEEE, V102, P652, DOI 10.1109/JPROC.2014.2304638
   Garg Isha, 2020, CoRR abs/2010.01795.
   Gerlinghoff D, 2022, IEEE T PARALL DISTR, V33, P3207, DOI 10.1109/TPDS.2021.3128945
   Gondimalla A, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P151, DOI 10.1145/3352460.3358291
   Haj-Ali A, 2018, IEEE MICRO, V38, P13, DOI 10.1109/MM.2018.053631137
   Han JH, 2020, TSINGHUA SCI TECHNOL, V25, P479, DOI 10.26599/TST.2019.9010019
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   Hassabis D, 2017, NEURON, V95, P245, DOI 10.1016/j.neuron.2017.06.011
   Hirohata A, 2015, IEEE T MAGN, V51, DOI 10.1109/TMAG.2015.2457393
   James AP, 2022, IEEE T COGN DEV SYST, V14, P333, DOI 10.1109/TCDS.2021.3069871
   Kasabov N, 2015, INFORM SCIENCES, V294, P565, DOI 10.1016/j.ins.2014.06.028
   Khaddam-Aljameh R., 2021, S VLSI CIRC
   Lake BM, 2017, BEHAV BRAIN SCI, V40, DOI 10.1017/S0140525X16001837
   Lan Xiukai, 2021, Advanc. Intell. Syst.., V3
   Lee JJ, 2022, INT S HIGH PERF COMP, P317, DOI 10.1109/HPCA53966.2022.00031
   Li HM, 2017, FRONT NEUROSCI-SWITZ, V11, DOI 10.3389/fnins.2017.00309
   Li HZ, 2023, FRONT COMPUT SCI-CHI, V17, DOI 10.1007/s11704-022-1322-3
   Li Zhang G, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1068, DOI 10.23919/DATE51398.2021.9474084
   Liang J, 2010, IEEE T ELECTRON DEV, V57, P2531, DOI 10.1109/TED.2010.2062187
   Liu BY, 2015, DES AUT CON, DOI 10.1145/2744769.2744930
   Liu FX, 2022, PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, P1105, DOI 10.1145/3489517.3530592
   Liu FX, 2022, AAAI CONF ARTIF INTE, P1692
   Liu FX, 2021, FRONT NEUROSCI-SWITZ, V15, DOI 10.3389/fnins.2021.756876
   Liu JH, 2022, ADV FUNCT MATER, V32, DOI 10.1002/adfm.202107870
   Liu XH, 2020, PHYS REV APPL, V13, DOI 10.1103/PhysRevApplied.13.014059
   Ma NN, 2018, LECT NOTES COMPUT SC, V11218, P122, DOI 10.1007/978-3-030-01264-9_8
   Mayr Christian, 2019, CoRR abs/1911.02385.
   Merolla PA, 2014, SCIENCE, V345, P668, DOI 10.1126/science.1254642
   Miao YY, 2022, PHYS LETT A, V433, DOI 10.1016/j.physleta.2022.128024
   Mochida R, 2018, 2018 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, P175, DOI 10.1109/VLSIT.2018.8510676
   Naeemi Azad, 2019, IEEE J. Explorat. Solidstate Computat. Devices Circ.., V5, piiiii
   Narayanan S, 2020, ANN I S COM, P349, DOI 10.1109/ISCA45697.2020.00038
   Nikonov DE, 2019, IEEE J EXPLOR SOLID-, V5, P75, DOI 10.1109/JXCDC.2019.2956112
   Nikonov DE, 2015, IEEE J EXPLOR SOLID-, V1, P3, DOI 10.1109/JXCDC.2015.2418033
   Nikonov DE, 2013, P IEEE, V101, P2498, DOI 10.1109/JPROC.2013.2252317
   Park J, 2014, BIOMED CIRC SYST C, P675, DOI 10.1109/BioCAS.2014.6981816
   Pei J, 2019, NATURE, V572, P106, DOI 10.1038/s41586-019-1424-8
   Peng XC, 2020, IEEE T CIRCUITS-I, V67, P1333, DOI 10.1109/TCSI.2019.2958568
   Ren K, 2020, P IEEE, V108, P357, DOI 10.1109/JPROC.2019.2948775
   Reuther A, 2021, IEEE HIGH PERF EXTR, DOI 10.1109/HPEC49654.2021.9622867
   Ronen R, 2022, ACM J EMERG TECH COM, V18, DOI 10.1145/3465371
   Saberi M, 2011, IEEE T CIRCUITS-I, V58, P1736, DOI 10.1109/TCSI.2011.2107214
   Sengupta A, 2017, IEEE IJCNN, P4557, DOI 10.1109/IJCNN.2017.7966434
   Sengupta A, 2016, IEEE T BIOMED CIRC S, V10, P1152, DOI 10.1109/TBCAS.2016.2525823
   Sengupta A, 2016, IEEE T CIRCUITS-I, V63, P2267, DOI 10.1109/TCSI.2016.2615312
   Seung Ryul Lee, 2012, 2012 IEEE Symposium on VLSI Technology, P71, DOI 10.1109/VLSIT.2012.6242466
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Shrestha A, 2021, DES AUT CON, P367, DOI 10.1109/DAC18074.2021.9586323
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Singh S, 2020, ANN I S COM, P363, DOI 10.1109/ISCA45697.2020.00039
   Song Y, 2022, FRONT COMPUT SCI-CHI, V16, DOI 10.1007/s11704-021-0353-5
   Szegedy C, 2016, PROC CVPR IEEE, P2818, DOI 10.1109/CVPR.2016.308
   Tsai H, 2020, NATURE, V580, P608, DOI 10.1038/s41586-020-2211-2
   Ullman S, 2019, SCIENCE, V363, P692, DOI 10.1126/science.aau6595
   Vansteenkiste A, 2014, AIP ADV, V4, DOI 10.1063/1.4899186
   Vidhyadharan Abhay S., 2023, IETE Journal of Research., V2023, P1
   Xu R, 2022, IEEE T PARALL DISTR, V33, P2860, DOI 10.1109/TPDS.2021.3129647
   Xu R, 2021, ACM T ARCHIT CODE OP, V18, DOI 10.1145/3460776
   Xu Rui, 2023, Comput. Surv..
   Xue CX, 2019, ISSCC DIG TECH PAP I, V62, P388, DOI 10.1109/ISSCC.2019.8662395
   Yang S, 2021, NPG ASIA MATER, V13, DOI 10.1038/s41427-021-00282-3
   Yang TJ, 2017, CONF REC ASILOMAR C, P1916, DOI 10.1109/ACSSC.2017.8335698
   Yao M, 2021, 2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), P10201, DOI 10.1109/ICCV48922.2021.01006
   Yao P, 2020, NATURE, V577, P641, DOI 10.1038/s41586-020-1942-4
   Zador AM, 2019, NAT COMMUN, V10, DOI 10.1038/s41467-019-11786-6
   Zhao YP, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20195558
   Zhao Yunping, 2023, ACM Transactions on Architecture and Code Optimization., V21, P1, DOI [10.15666/aeer/2101467480, DOI 10.15666/AEER/2101467480]
   Zhong YA, 2021, NAT COMMUN, V12, DOI 10.1038/s41467-020-20692-1
   Zhu L, 2021, 2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), P2380, DOI 10.1109/ICCV48922.2021.00240
   Zmora N, 2019, Arxiv, DOI arXiv:1910.12232
NR 87
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2024
VL 29
IS 3
AR 43
DI 10.1145/3643134
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RJ2R7
UT WOS:001227235300003
OA hybrid
DA 2024-08-05
ER

PT J
AU Dong, JX
   Zhou, PQ
AF Dong, Jinxin
   Zhou, Pingqiang
TI Detecting Adversarial Examples Utilizing Pixel Value Diversity
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Adversarial examples; adversarial detection; security of neural
   networks; deep learning
AB In this article, we introduce two novel methods to detect adversarial examples utilizing pixel value diversity. First, we propose the concept of pixel value diversity (which reflects the spread of pixel values in an image) and two independent metrics (UPVR and RPVR) to assess the pixel value diversity separately. Then we propose twomethods to detect adversarial examples based on the thresholdmethod and Bayesian method respectively. Experimental results show that compared to an excellent prior method LID, our proposed methods achieve better performances in detecting adversarial examples. We also show the robustness of our proposed work against an adaptive attack method.
C1 [Dong, Jinxin; Zhou, Pingqiang] Shanghaitech Univ, 393 Middle Huaxia Rd, Shanghai 201210, Peoples R China.
C3 ShanghaiTech University
RP Dong, JX (corresponding author), Shanghaitech Univ, 393 Middle Huaxia Rd, Shanghai 201210, Peoples R China.
EM dongjx@shanghaitech.edu.cn; zhoupq@shanghaitech.edu.cn
FU Science and Technology Commission of Shanghai Municipality (STCSM)
   [22DZ1101200]
FX This work was supported by the Science and Technology Commission of
   Shanghai Municipality (STCSM) under Grant 22DZ1101200.
CR Bradley AP, 1997, PATTERN RECOGN, V30, P1145, DOI 10.1016/S0031-3203(96)00142-2
   Brendel W., 2018, Decision-based adversarial attacks: Reliable attacks against black-box machine learning models
   Carlini N, 2017, P IEEE S SECUR PRIV, P39, DOI 10.1109/SP.2017.49
   Dong JX, 2021, PROCEEDINGS OF THE 2021 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST), DOI 10.1109/ASIANHOST53231.2021.9699495
   Feinman R, 2017, Arxiv, DOI arXiv:1703.00410
   Goodfellow IJ, 2015, P 3 INT C LEARNING R
   Kurakin A., 2018, Artificial Intelligence Safety and Security, P99, DOI DOI 10.1201/9781351251389-8
   Liang B, 2021, IEEE T DEPEND SECURE, V18, P72, DOI 10.1109/TDSC.2018.2874243
   Ma X, 2018, 6 INT C LEARN REPR I
   Madry A, 2018, INT C LEARN REPR, DOI 10.48550/arXiv.1706.06083
   Metzen Jan Hendrik, 2017, 5 INT C LEARN REPR I
   Moosavi-Dezfooli SM, 2016, PROC CVPR IEEE, P2574, DOI 10.1109/CVPR.2016.282
   Rauber Jonas, 2017, P REL MACH LEARN WIL
   Zuo F, 2019, PROCEEDINGS OF THE 22ND INTERNATIONAL SYMPOSIUM ON RESEARCH IN ATTACKS, INTRUSIONS AND DEFENSES, P293
NR 14
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2024
VL 29
IS 3
AR 41
DI 10.1145/3636460
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RJ2R7
UT WOS:001227235300001
OA hybrid
DA 2024-08-05
ER

PT J
AU Lu, YC
   Ren, HX
   Hsiao, HH
   Lim, SK
AF Lu, Yi-Chen
   Ren, Haoxing
   Hsiao, Hao-Hsiang
   Lim, Sung Kyu
TI GAN-Place: Advancing Open Source Placers to Commercial-quality Using
   Generative Adversarial Networks and Transfer Learning
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Placement optimization; generative adversarial learning; transfer
   learning
AB Recently, GPU-accelerated placers such as DREAMPlace and Xplace have demonstrated their superiority over traditional CPU-reliant placers by achieving orders of magnitude speed up in placement runtime. However, due to their limited focus in placement objectives (e.g., wirelength and density), the placement quality achieved by DREAMPlace or Xplace is not comparable to that of commercial tools. In this article, to bridge the gap between open source and commercial placers, we present a novel placement optimization framework named GAN-Place that employs generative adversarial learning to transfer the placement quality of the industry-leading commercial placer, Synopsys ICC2, to existing open source GPU-accelerated placers (DREAMPlace and Xplace). Without the knowledge of the underlying proprietary algorithms or constraints used by the commercial tools, our framework facilitates transfer learning to directly enhance the open source placers by optimizing the proposed differentiable loss that denotes the "similarity" between DREAMPlace- or Xplace-generated placements and those in commercial databases. Experimental results on seven industrial designs not only show that our GAN-Place immediately improves the Power, Performance, and Area metrics at the placement stage but also demonstrates that these improvements last firmly to the post-route stage, where we observe improvements by up to 8.3% in wirelength, 7.4% in power, and 37.6% in Total Negative Slack on a commercial CPU benchmark.
C1 [Lu, Yi-Chen; Hsiao, Hao-Hsiang; Lim, Sung Kyu] Georgia Inst Technol, Atlanta, GA USA.
   [Lim, Sung Kyu] Nvidia, Austin, TX USA.
C3 University System of Georgia; Georgia Institute of Technology
RP Lu, YC (corresponding author), Georgia Inst Technol, Atlanta, GA USA.
EM yclu@gatech.edu; haoxingr@nvidia.com; thsiao@gatech.edu;
   limsk@ece.gatech.edu
CR Agnesina A, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415690
   Chen TC, 2008, IEEE T COMPUT AID D, V27, P1228, DOI 10.1109/TCAD.2008.923063
   Cheng CK, 2019, IEEE T COMPUT AID D, V38, P1717, DOI 10.1109/TCAD.2018.2859220
   Gao X, 2022, ISPD'22: PROCEEDINGS OF THE 2022 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P195, DOI 10.1145/3505170.3506722
   Goodfellow IJ, 2014, ADV NEUR IN, V27, P2672, DOI 10.1145/3422622
   Hamilton WL, 2017, ADV NEUR IN, V30
   He X, 2016, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2925989
   Hsu MK, 2014, IEEE T COMPUT AID D, V33, P1914, DOI 10.1109/TCAD.2014.2360453
   Huang GY, 2021, ACM T DES AUTOMAT EL, V26, DOI 10.1145/3451179
   Kahng Andrew B., 2021, INT S PHYS DES ISPD, P15
   Lin Y., 2019, P 56 ANN DESIGN AUTO, P1
   Lin YB, 2021, IEEE T COMPUT AID D, V40, P748, DOI 10.1109/TCAD.2020.3003843
   Liu LX, 2022, PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, P1309, DOI 10.1145/3489517.3530485
   Lu JW, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2699873
   Lu Y.-C., 2021, P INT S PHYS DESIGN, P7, DOI 10.1145/3439706.3447045
   Lu YC, 2022, ICCAD-IEEE ACM INT, DOI 10.1145/3508352.3561094
   Lu YC, 2023, PROCEEDINGS OF THE 2023 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, ISPD 2023, P141, DOI 10.1145/3569052.3572993
   Lu YC, 2022, MLCAD '22: PROCEEDINGS OF THE 2022 ACM/IEEE 4TH WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD), P1, DOI [10.1109/MLCAD55463.2022.9900089, 10.1145/3551901.3556482]
   Lu YC, 2022, MLCAD '22: PROCEEDINGS OF THE 2022 ACM/IEEE 4TH WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD), P97, DOI [10.1109/MLCAD55463.2022.9900103, 10.1145/3551901.3556476]
   Lu YC, 2021, ICCAD-IEEE ACM INT, DOI 10.1109/ICCAD51958.2021.9643435
   Lu YC, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942063
   Mirhoseini A, 2021, NATURE, V594, P207, DOI 10.1038/s41586-021-03544-w
   Rapp Martin, 2021, IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst.
   Vashisht D, 2020, Arxiv, DOI arXiv:2011.07577
   Wang ZY, 2022, PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, P61, DOI 10.1145/3489517.3530410
   Ying Z, 2018, Advances in Neural Information Processing Systems
NR 26
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2024
VL 29
IS 2
DI 10.1145/3636461
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ML0T2
UT WOS:001193665600009
OA hybrid
DA 2024-08-05
ER

PT J
AU Vak, S
   Jose, J
   Narayanan, V
AF Sivakumar, S.
   Jose, John
   Narayanan, Vijaykrishnan
TI Enhancing Lifetime and Performance of MLC NVM Caches Using Embedded
   Trace Buffers
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Non volatile memory; wear-leveling; STT-RAM; multi level cell
AB Large volumes of on-chip and off-chip memory are required by contemporary applications. Emerging non-volatile memory technologies including STT-RAM, PCM, and ReRAM are becoming popular for on-chip and off-chip memories as a result of their desirable properties. Compared to traditional memory technologies such as SRAM and DRAM, they have minimal leakage current and high packing density. Non Volatile Memories (NVM), however, have a low write endurance, a high write latency, and high write energy. Non-volatile Single Level Cell (SLC) memories can store a single bit of data in each memory cell, whereas Multi Level Cells (MLC) can store two or more bits in each memory cell. Although MLC NVMs have substantially higher packing density than SLCs, their lifetime and access speed are key concerns. For a given cache size, MLC caches consume 1.84x less space and 2.62x less leakage power than SLC caches. We propose Trace buffer Assisted Non-volatile Memory Cache (TANC), an approach that increases the lifespan and performance of MLC-based last-level caches using the underutilized Embedded Trace Buffers (ETB). TANC improves the lifetime of MLC LLCs up to 4.36x and decreases average memory access time by 4% compared to SLC NVM LLCs and by 6.41x and 11%, respectively, compared to baseline MLC LLCs.
C1 [Sivakumar, S.; Jose, John] Indian Inst Technol Guwahati, Comp Sci & Engn, Gauhati, Assam, India.
   [Narayanan, Vijaykrishnan] Penn State Univ, Main Campus, University Pk, PA USA.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Guwahati; Pennsylvania Commonwealth System of Higher
   Education (PCSHE); Pennsylvania State University; Pennsylvania State
   University - University Park
RP Vak, S (corresponding author), Indian Inst Technol Guwahati, Comp Sci & Engn, Gauhati, Assam, India.
EM siva17191@gmail.com; johnjose004@gmail.com;
   vijaykrishnan.narayanan@psu.edu
FU SERB, Government of India [CRG/2021/007400]; US National Science
   Foundation [2008365]
FX This work is partially supported by the research grant from SERB
   Project-CRG/2021/007400, Government of India and US National Science
   Foundation Award 2008365.
CR Abdel-Khalek R, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2567936
   Akinaga H, 2010, P IEEE, V98, P2237, DOI 10.1109/JPROC.2010.2070830
   ARM, 2012, Cortex-M0
   ARM, 2011, ARM Cortex-A Series Programmer's Guide for ARMv7-A
   Bi XY, 2013, ICCAD-IEEE ACM INT, P429, DOI 10.1109/ICCAD.2013.6691153
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Chen XC, 2017, IEEE T COMPUT, V66, P786, DOI 10.1109/TC.2016.2625245
   Chi P, 2016, ASIA S PACIF DES AUT, P109, DOI 10.1109/ASPDAC.2016.7427997
   Das A, 2021, IEEE T COMPUT, V70, P892, DOI 10.1109/TC.2021.3069968
   Dong W, 2015, IEEE I C EMBED SOFTW, P290, DOI 10.1109/HPCC-CSS-ICESS.2015.194
   Elnaggar R, 2022, IEEE T COMPUT AID D, V41, P35, DOI 10.1109/TCAD.2021.3052856
   Gaisler, 2018, LEON3 Processor
   Henning J.L., 2006, ACM SIGARCH Computer Architecture News, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Hsieh JW, 2022, IEEE T COMPUT AID D, V41, P2753, DOI 10.1109/TCAD.2021.3112638
   Huang JM, 2020, PROC INT CONF PARAL, DOI 10.1145/3404397.3404405
   Jianhua Li, 2011, 2011 9th IEEE Symposium on Embedded Systems for Real-Time Multimedia, P19, DOI 10.1109/ESTIMedia.2011.6088521
   Jindal N, 2018, IEEE T VLSI SYST, V26, P1699, DOI 10.1109/TVLSI.2018.2827928
   Jindal N, 2017, DES AUT TEST EUROPE, P572, DOI 10.23919/DATE.2017.7927052
   Jog A, 2012, DES AUT CON, P243
   Kumar Y, 2022, PROCEEDINGS OF THE 2022 IFIP/IEEE 30TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), DOI 10.1109/VLSI-SoC54400.2022.9939583
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1537, DOI 10.1109/TPDS.2015.2442980
   Mittal S, 2016, IEEE T VLSI SYST, V24, P103, DOI 10.1109/TVLSI.2015.2389113
   Mittal S, 2015, IEEE COMPUT ARCHIT L, V14, P115, DOI 10.1109/LCA.2014.2355193
   Mittal Sparsh, 2014, 2 WORKSH INT NVM FLA
   Palangappa PM, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240840
   Qureshi MK, 2011, INT S HIGH PERF COMP, P478, DOI 10.1109/HPCA.2011.5749753
   Qureshi MA, 2019, IEEE T VLSI SYST, V27, P1465, DOI 10.1109/TVLSI.2019.2899894
   Raghavendra K, 2012, INT CONFER PARA, P481
   Seznec A, 2010, IEEE COMPUT ARCHIT L, V9, P5, DOI 10.1109/L-CA.2010.2
   Sivakumar S., 2021, GREAT LAK S VLSI GLS, P123, DOI [10.1145/3453688.3461488, DOI 10.1145/3453688.3461488]
   Wang J, 2013, INT S HIGH PERF COMP, P234, DOI 10.1109/HPCA.2013.6522322
   Wangyuan Zhang, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P2
   Wong HSP, 2010, P IEEE, V98, P2201, DOI 10.1109/JPROC.2010.2070050
   Xie YJ, 2010, LECT NOTES COMPUT SC, V5952, P262
   Xu R, 2022, ASIA S PACIF DES AUT, P389
   Zhan J, 2016, IEEE T VLSI SYST, V24, P3041, DOI 10.1109/TVLSI.2016.2536747
NR 36
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2024
VL 29
IS 3
AR 58
DI 10.1145/3659102
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RJ2R7
UT WOS:001227235300018
DA 2024-08-05
ER

PT J
AU Yang, B
   Xu, Q
   Geng, H
   Chen, S
   Yu, B
   Kang, Y
AF Yang, Bo
   Xu, Qi
   Geng, Hao
   Chen, Song
   Yu, Bei
   Kang, Yi
TI Floorplanning with Edge-aware Graph Attention Network and Hindsight
   Experience Replay
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Floorplanning; Reinforcement Learning; Graph AttentionNetwork;
   Transformer
ID REPRESENTATION
AB In this article, we focus on chip floorplanning, which aims to determine the location and orientation of circuit macros simultaneously, so the chip area and wirelength are minimized. As the highest level of abstraction in hierarchical physical design, floorplanning bridges the gap between the system-level design and the physical synthesis, whose quality directly influences downstream placement and routing. To tackle chip floorplanning, we propose an end-to-end reinforcement learning (RL) methodology with a hindsight experience replay technique. An edge-aware graph attention network (EAGAT) is developed to effectively encode the macro and connection features of the netlist graph. Moreover, we build a hierarchical decoder architecture mainly consisting of transformer and attention pointer mechanism to output floorplan actions. Since the RL agent automatically extracts knowledge about the solution space, the previously learned policy can be quickly transferred to optimize new unseen netlists. Experimental results demonstrate that, compared with state-ofthe-art floorplanners, the proposed end-to-end methodology significantly optimizes area and wirelength on public GSRC and MCNC benchmarks.
C1 [Yang, Bo; Xu, Qi; Chen, Song; Kang, Yi] Univ Sci & Technol China, Sch Microelect, Hefei, Peoples R China.
   [Geng, Hao] ShanghaiTech Univ, Sch Informat Sci & Technol, Shanghai, Peoples R China.
   [Yu, Bei] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Hong Kong, Peoples R China.
C3 Chinese Academy of Sciences; University of Science & Technology of
   China, CAS; ShanghaiTech University; Chinese University of Hong Kong
RP Xu, Q (corresponding author), Univ Sci & Technol China, Sch Microelect, Hefei, Peoples R China.
EM yangbo19@mail.ustc.edu.cn; xuqi@ustc.edu.cn;
   genghao@shanghaitech.edu.cn; songch@ustc.edu.cn; byu@cse.cuhk.edu.hk;
   ykang@ustc.edu.cn
RI Chen, Song/K-3842-2012
OI Chen, Song/0000-0003-0341-3428; , Yi/0000-0002-5487-6855
FU USTC Research Funds of the Double First-Class Initiative [YD2100002012]
FX This work is supported by USTC Research Funds of the Double First-Class
   Initiative under Grant YD2100002012. The authors would like to thank
   Information Science Laboratory Center of USTC for the hardware &
   software services.
CR Amini M, 2022, PROCEEDINGS OF THE 28TH ACM SIGKDD CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, KDD 2022, P2692, DOI 10.1145/3534678.3539220
   Andrychowicz M., 2017, NEURIPS
   [Anonymous], 2007, GSRC Benchmark
   Badia AP, 2020, PR MACH LEARN RES, V119
   Bao H., 2022, Advances in Neural Information Pro- cessing Systems, V35, P32897
   Chang YC, 2000, DES AUT CON, P458
   Chen S, 2008, IEEE T COMPUT AID D, V27, P858, DOI 10.1109/TCAD.2008.917968
   Chen Tung-Chieh., 2005, P 2005 INT S PHYS DE, P104, DOI [10.1145/1055137.1055161, DOI 10.1145/1055137.1055161]
   Cheng CK, 2019, IEEE T COMPUT AID D, V38, P1717, DOI 10.1109/TCAD.2018.2859220
   Fedus W, 2022, J MACH LEARN RES, V23
   He KM, 2015, IEEE I CONF COMP VIS, P1026, DOI 10.1109/ICCV.2015.123
   He ZL, 2020, PR IEEE COMP DESIGN, P324, DOI 10.1109/ICCD50377.2020.00061
   Hong XL, 2004, IEEE T CIRCUITS-II, V51, P228, DOI 10.1109/TCSII.2004.824047
   Hussain MS, 2022, PROCEEDINGS OF THE 28TH ACM SIGKDD CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, KDD 2022, P655, DOI 10.1145/3534678.3539296
   Lim S.K., 2008, PRACTICAL PROBLEMS V
   Lin JM, 2004, IEEE T COMPUT AID D, V23, P968, DOI 10.1109/TCAD.2004.828114
   Liu YT, 2022, PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, P1303, DOI 10.1145/3489517.3530484
   Lu JW, 2015, IEEE T COMPUT AID D, V34, P685, DOI 10.1109/TCAD.2015.2391263
   Mirhoseini A, 2021, NATURE, V594, P207, DOI 10.1038/s41586-021-03544-w
   Murata H, 1996, IEEE T COMPUT AID D, V15, P1518, DOI 10.1109/43.552084
   Paszke A, 2017, NIPS W
   Pei-Ning Guo, 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P268, DOI 10.1109/DAC.1999.781324
   Schulman J, 2017, Arxiv, DOI [arXiv:1707.06347, DOI 10.48550/ARXIV.1707.06347]
   SHAHOOKAR K, 1991, COMPUT SURV, V23, P143, DOI 10.1145/103724.103725
   Silver D, 2016, NATURE, V529, P484, DOI 10.1038/nature16961
   Sutton RS, 2018, ADAPT COMPUT MACH LE, P1
   THE KS, 1991, IEEE INTERNATIONAL CONFERENCE ON COMPUTER-DESIGN : VLSI IN COMPUTERS AND PROCESSORS, P520, DOI 10.1109/ICCD.1991.139963
   Vaswani A, 2017, ADV NEUR IN, V30
   Vinyals O., 2015, Advances in neural information processing systems, V28, P2692
   Wang RX, 2021, PROCEEDINGS OF THE WORLD WIDE WEB CONFERENCE 2021 (WWW 2021), P1785, DOI 10.1145/3442381.3450078
   Xu Q, 2022, IEEE T COMPUT AID D, V41, P3492, DOI 10.1109/TCAD.2021.3131550
NR 31
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2024
VL 29
IS 3
AR 56
DI 10.1145/3653453
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RJ2R7
UT WOS:001227235300016
OA Bronze
DA 2024-08-05
ER

PT J
AU Ardalani, N
   Pal, S
   Gupta, P
AF Ardalani, Newsha
   Pal, Saptadeep
   Gupta, Puneet
TI DeepFlow: A Cross-Stack Pathfinding Framework for Distributed AI Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Distributed AI systems; hardware-software co-optimization; design space;
   exploration; performance modelling
ID PERFORMANCE
AB Over the past decade, machine learning model complexity has grown at an extraordinary rate, as has the scale of the systems training such largemodels. However, there is an alarmingly lowhardware utilization (5-20%) in large scale AI systems. The low system utilization is a cumulative effect of minor losses across different layers of the stack, exacerbated by the disconnect between engineers designing different layers spanning across different industries. To address this challenge, in this work we designed a cross-stack performance modelling and design space exploration framework. First, we introduce CrossFlow, a novel framework that enables crosslayer analysis all the way from the technology layer to the algorithmic layer. Next, we introduce DeepFlow (built on top of CrossFlow using machine learning techniques) to automate the design space exploration and co-optimization across different layers of the stack. We have validated CrossFlow's accuracy with distributed training on real commercial hardware and showcase several DeepFlow case studies demonstrating pitfalls of not optimizing across the technology-hardware-software stack forwhat is likely the most importantworkload driving large development investments in all aspects of computing stack.
C1 [Ardalani, Newsha] Meta Inc, 1 Hacker Wy, Menlo Pk, CA 94025 USA.
   [Pal, Saptadeep; Gupta, Puneet] UCLA, Dept Elect & Comp Engn, 420 Westwood Plaza, Los Angeles, CA 90095 USA.
C3 University of California System; University of California Los Angeles
RP Ardalani, N (corresponding author), Meta Inc, 1 Hacker Wy, Menlo Pk, CA 94025 USA.
EM new@fb.com; saptadeep@ucla.edu; puneetg@ucla.edu
OI Gupta, Puneet/0000-0002-6188-1134
CR Amazon AWS Inferentia, Achieve 12x Higher Throughput and Lowest Latency for PyTorch Natural Language Processing Applications out-of-the-Box on AWS Inferentia
   [Anonymous], Deep Learning's Diminishing Returns
   Arunkumar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P320, DOI 10.1145/3079856.3080231
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   HBM3, Big Impact on Chip Design
   Hegde K, 2021, ASPLOS XXVI: TWENTY-SIXTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P943, DOI 10.1145/3445814.3446762
   Hestness J, 2019, PROCEEDINGS OF THE 24TH SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING (PPOPP '19), P1, DOI 10.1145/3293883.3295710
   Jia ZH, 2018, Arxiv, DOI [arXiv:1807.05358, 10.48550/ARXIV.1807.05358]
   Kunle Olukotun, 2020, Accelerating Software 2.0
   Kwon H, 2020, IEEE MICRO, V40, P20, DOI 10.1109/MM.2020.2985963
   Lu WY, 2017, INT S HIGH PERF COMP, P553, DOI 10.1109/HPCA.2017.29
   NVIDIA, 2022, Nvlink and nvswitch
   OpenAI, AI and Compute
   Pal S, 2020, INT WORKS SYST LEVEL, DOI 10.1145/3414622.3431906
   Pal S, 2019, INT S HIGH PERF COMP, P250, DOI 10.1109/HPCA.2019.00042
   Parashar A, 2019, INT SYM PERFORM ANAL, P304, DOI 10.1109/ISPASS.2019.00042
   Poutievski L, 2022, SIGCOMM '22: PROCEEDINGS OF THE 2022 ACM SIGCOMM 2022 CONFERENCE, P66, DOI 10.1145/3544216.3544265
   Rashidi S, 2020, INT SYM PERFORM ANAL, P81, DOI 10.1109/ISPASS48437.2020.00018
   Ryohei Urata H. L., 2022, arXiv
   Stillmaker A, 2017, INTEGRATION, V58, P74, DOI 10.1016/j.vlsi.2017.02.002
   Tesla Dojo, About us
   Wikichip, Technology Node
   Williams S, 2009, COMMUN ACM, V52, P65, DOI 10.1145/1498765.1498785
   Won W, 2023, Arxiv, DOI [arXiv:2303.14006, 10.48550/arXiv.2303.14006]
   Yu GX, 2021, PROCEEDINGS OF THE 2021 USENIX ANNUAL TECHNICAL CONFERENCE, P503
   Zhu HY, 2020, PROCEEDINGS OF THE 2020 USENIX ANNUAL TECHNICAL CONFERENCE, P337
NR 26
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2024
VL 29
IS 2
DI 10.1145/3635867
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ML0T2
UT WOS:001193665600007
OA Green Submitted, Bronze
DA 2024-08-05
ER

PT J
AU Deng, LB
   Zeng, G
   Kurachi, R
   Takada, H
   Xiao, XR
   Li, RF
   Xie, GQ
AF Deng, Libing
   Zeng, Gang
   Kurachi, Ryo
   Takada, Hiroaki
   Xiao, Xiongren
   Li, Renfa
   Xie, Guoqi
TI Enhanced Real-time Scheduling of AVB Flows in Time-Sensitive Networking
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Audio-video-bridging (AVB); real-time scheduling; time-sensitive
   networking; (TSN); worst-case delay (WCD) analysis
ID ALGORITHM
AB Time-Sensitive Networking (TSN) realizes high bandwidth and time determinism for data transmission and thus becomes the crucial communication technology in time-critical systems. The Gate Control List (GCL) is used to control the transmission of different classes of traffic in TSN, including Time-Triggered (TT) flows, Audio-Video-Bridging (AVB) flows, and Best-Effort (BE) flows. Most studies focus on optimizing GCL synthesis by reserving the preceding time slots to serve TT flows with the strict delay requirement, but ignore the deadlines of non-TT flows and cause the large delay. Therefore, this paper proposes a comprehensive scheduling method to enhance the real-time scheduling of AVB flows while guaranteeing the time determinism of TT flows. This method first optimizes GCL synthesis to reserve the preceding time slots for AVB flows, and then introduces the Earliest Deadline First (EDF) method to further improve the transmission of AVB flows by considering their deadlines. Moreover, the worst-case delay (WCD) analysis method is proposed to verify the effectiveness of the proposed method. Experimental results show that the proposed method improves the transmission of AVB flows compared to the state-of-the-art methods.
C1 [Deng, Libing; Xiao, Xiongren; Li, Renfa; Xie, Guoqi] Hunan Univ, Coll Comp Sci & Elect Engn, Key Lab Embedded & Network Comp Hunan Prov, Lushan Rd S, Changsha 410082, Peoples R China.
   [Zeng, Gang] Nagoya Univ, Grad Sch Engn, Chikusa Ku, Nagoya 4648603, Japan.
   [Kurachi, Ryo; Takada, Hiroaki] Nagoya Univ, Grad Sch Informat, Nagoya 4648601, Japan.
   [Xie, Guoqi] Univ Chongqing, Ctr Convergence Automobile & Cyberspace, Res Inst Hunan, Jihua Rd S, Chongqing 401120, Peoples R China.
C3 Hunan University; Nagoya University; Nagoya University; Chongqing
   University
RP Xie, GQ (corresponding author), Hunan Univ, Coll Comp Sci & Elect Engn, Key Lab Embedded & Network Comp Hunan Prov, Lushan Rd S, Changsha 410082, Peoples R China.; Xie, GQ (corresponding author), Univ Chongqing, Ctr Convergence Automobile & Cyberspace, Res Inst Hunan, Jihua Rd S, Chongqing 401120, Peoples R China.
EM libingdeng@hnu.edu.cn; sogo@ertl.jp; kurachi@nces.i.nagoya-u.ac.jp;
   hiro@ertl.jp; xxr@hnu.edu.cn; lirenfa@hnu.edu.cn; xgqman@hnu.edu.cn
OI Xie, Guoqi/0000-0001-6625-0350; Takada, Hiroaki/0000-0003-3544-2397;
   Deng, Libing/0000-0001-8696-748X; Zeng, Gang/0000-0003-1663-7981
FU National Natural Science Foundation of China [61932010, 62133014,
   61972139, 62141212, 62272155]; Natural Science Foundation of Hunan
   Province [2022JJ10021, 2021JJ10023, 2021JJ30150]; Natural Science
   Foundation of Chongqing [cstc2021jcyj-msxmX0461, CSTB2022NSCQ-MSX1393,
   CSTB2022NSCQ-MSX1088]
FX This work was supported by the National Natural Science Foundation of
   China under the Grants 61932010, 62133014, 61972139, 62141212, and
   62272155, the Natural Science Foundation of Hunan Province under the
   Grants 2022JJ10021, 2021JJ10023, and 2021JJ30150, the Natural Science
   Foundation of Chongqing under Grant cstc2021jcyj-msxmX0461,
   CSTB2022NSCQ-MSX1393, and CSTB2022NSCQ-MSX1088.
CR Alparslan O, 2021, IEEE INT CONF HIGH, DOI 10.1109/HPSR52026.2021.9481803
   [Anonymous], 2018, IEEE Std 802.1Q-2018 (Revision of IEEE Std 802.1Q-2014, DOI [10.1109/IEEESTD.2018.8403927, DOI 10.1109/IEEESTD.2018.8403927]
   Axer P, 2014, DES AUT CON, DOI 10.1145/2593069.2593136
   Barzegaran M, 2021, IEEE ACCESS, V9, P50782, DOI 10.1109/ACCESS.2021.3069142
   Cao JY, 2016, 2016 IEEE WORLD CONFERENCE ON FACTORY COMMUNICATION SYSTEMS (WFCS)
   Cao ZP, 2021, IEEE ACCESS, V9, P42621, DOI 10.1109/ACCESS.2021.3061969
   Chuang CC, 2020, IEEE INT C EMERG, P254, DOI 10.1109/ETFA46521.2020.9211969
   Craciunas SS, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P183, DOI 10.1145/2997462997470
   Deng LB, 2022, J SYST ARCHITECT, V129, DOI 10.1016/j.sysarc.2022.102586
   Deng LB, 2023, ACM COMPUT SURV, V55, DOI 10.1145/3487330
   dos Santos ACT, 2019, 2019 FORMAL METHODS IN COMPUTER AIDED DESIGN (FMCAD), P69, DOI [10.23919/FMCAD.2019.8894249, 10.23919/fmcad.2019.8894249]
   Dürr F, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P203, DOI 10.1145/2997465.2997494
   Gavrilut V, 2018, 2018 14TH IEEE INTERNATIONAL WORKSHOP ON FACTORY COMMUNICATION SYSTEMS (WFCS 2018)
   Gavrilut V, 2018, IEEE ACCESS, V6, P75229, DOI 10.1109/ACCESS.2018.2883644
   George L., 1999, PREEMPTIVE NONPREEMP
   Houtan B, 2021, 29TH INTERNATIONAL CONFERENCE ON REAL TIME NETWORKS AND SYSTEMS (RTNS 2021), P68, DOI 10.1145/3453417.3453423
   ieee, 2015, IEEE 802.1Qbv-2015
   ieee, 2009, IEEE 802.1Qav-2009
   Jin X, 2021, IEEE-CAA J AUTOMATIC, V8, P478, DOI 10.1109/JAS.2021.1003844
   Kim HJ, 2021, IEEE IND ELEC, DOI 10.1109/IECON48115.2021.9589998
   Laursen S.M., 2016, SIGBED Rev, V13, P43, DOI DOI 10.1145/3015037.3015044
   Ma WH, 2023, 2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, DOI 10.1109/DAC56929.2023.10247817
   Maxim D, 2017, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2017), P18, DOI 10.1145/3139258.3139283
   Pahlevan M, 2018, IEEE INT C EMERG, P337, DOI 10.1109/ETFA.2018.8502515
   Patti G, 2023, IEEE T IND INFORM, V19, P5774, DOI 10.1109/TII.2022.3184069
   Raagaard Michael Lander., 2017, Optimization algorithms for the scheduling of IEEE 802.1 Time-Sensitive Networking (TSN)
   Reusch N, 2020, 16TH IEEE INTERNATIONAL CONFERENCE ON FACTORY COMMUNICATION SYSTEMS (WFCS 2020), P31, DOI 10.1109/wfcs47810.2020.9114414
   Shalghum KM, 2022, IEEE ACCESS, V10, P43187, DOI 10.1109/ACCESS.2022.3168136
   Smirnov F, 2017, DES AUT TEST EUROPE, P1643, DOI 10.23919/DATE.2017.7927256
   Thiele D, 2016, DES AUT TEST EUROPE, P187
   Thiele D, 2015, IEEE VEHIC NETW CONF, P251, DOI 10.1109/VNC.2015.7385584
   Wang Xiaodong, 2022, 2022 7th International Conference on Computer and Communication Systems (ICCCS), P503, DOI 10.1109/ICCCS55155.2022.9846742
   Zhao LX, 2021, IEEE T IND ELECTRON, V68, P10291, DOI 10.1109/TIE.2020.3021638
   Zhao LX, 2018, IEEE REAL TIME, P25, DOI 10.1109/RTAS.2018.00009
   Zhao Luxi, 2018, Improving worst-case end-to-end delay analysis of multiple classes of AVB traffic in TSN networks using network calculus
NR 35
TC 0
Z9 0
U1 5
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2024
VL 29
IS 2
DI 10.1145/3637878
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ML0T2
UT WOS:001193665600010
DA 2024-08-05
ER

PT J
AU Bian, JC
   Huang, ZF
   Ye, P
   Yang, Z
   Liang, HG
AF Bian, Jingchang
   Huang, Zhengfeng
   Ye, Peng
   Yang, Zhao
   Liang, Huaguo
TI A Reliability-Aware Splitting Duty-Cycle Physical Unclonable Function
   Based on Trade-off Process, Voltage, and Temperature Variations
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Hardware security; physical unclonable function; manufacturing process
   variations; ring oscillator
ID POWER
AB The physical unclonable function (PUF) is a hardware security primitive that can be used to prevent malicious attacks aimed at obtaining device information at the hardware level. The ring oscillator (RO) PUF has attracted considerable research attention. To improve the reliability of the RO PUF under voltage and temperature changes, the response of the duty-cycle (DC) PUF was obtained by comparing the duty cycle of the RO rather than the period. However, this method reduces the effective utilization of process variations, which limits its implementation in mature advanced manufacturing processes. In this study, a splitting duty-cycle (SDC) PUF was proposed to balance the effective extraction of process variations and robustness under voltage and temperature changes. The sensibility formula between the performance of SDC PUF and process, voltage, and temperature was established through a circuit model and statistical methodology, and the comprehensive characteristics of SDC PUF were analyzed theoretically. Next, 16 SDC PUFs with 128-bit responses were implemented and measured on a Xilinx Virtex-7 device. The experimental results revealed that the average native reliability of SDC PUF was 98.97%, and the reliability was 97.32% under various voltage and temperature conditions. This result revealed advantages over the DC PUF implemented in the same device. The uniqueness of the SDC PUF was 50.42%, and it passed the NIST SP 800-22 randomness and autocorrelation function tests.
C1 [Bian, Jingchang; Huang, Zhengfeng; Ye, Peng; Yang, Zhao; Liang, Huaguo] Hefei Univ Technol, Sch Microelect, Feicui Rd, Hefei 230601, Anhui, Peoples R China.
C3 Hefei University of Technology
RP Huang, ZF (corresponding author), Hefei Univ Technol, Sch Microelect, Feicui Rd, Hefei 230601, Anhui, Peoples R China.
EM jingchangbian0@126.com; huangzhengfeng@139.com; pengyehfut@126.com;
   yang00110@126.com; huagulg@hfut.edu.cn
OI yang, zhao/0009-0001-6068-4374; Bian, Jingchang/0000-0002-4182-0553;
   Huang, Zhengfeng/0000-0001-8695-4478
FU National Natural Science Foundation of China [62274052, 62027815]
FX This work was supported in part by the National Natural Science
   Foundation of China under Grant 62274052 and Grant 62027815.
CR Agustin J, 2016, IEEE INT SYMP CIRC S, P2471, DOI 10.1109/ISCAS.2016.7539093
   Agustin J, 2015, IEEE T CIRCUITS-I, V62, P2485, DOI 10.1109/TCSI.2015.2476300
   Anandakumar NN, 2021, INTEGRATION, V81, P175, DOI 10.1016/j.vlsi.2021.06.001
   Champac V, 2018, FRONT ELECTRON TEST, V39, P1, DOI 10.1007/978-3-319-75465-9
   Chattopadhyay S, 2021, ACM T DES AUTOMAT EL, V26, DOI 10.1145/3460004
   csrc.nist.gov, NIST SP 800-22
   Della Sala R, 2022, IEEE T CIRCUITS-II, V69, P2972, DOI 10.1109/TCSII.2022.3156788
   Díaz-Francés E, 2013, STAT PAP, V54, P309, DOI 10.1007/s00362-012-0429-2
   Ganta Dinesh, 2014, 2014 15th International Symposium on Quality Electronic Design (ISQED), P461, DOI 10.1109/ISQED.2014.6783360
   Gao YS, 2020, NAT ELECTRON, V3, P81, DOI 10.1038/s41928-020-0372-5
   Gu CY, 2021, J CRYPTOGR ENG, V11, P227, DOI 10.1007/s13389-020-00244-5
   HaddadPajouh H, 2021, INTERNET THINGS-NETH, V14, DOI 10.1016/j.iot.2019.100129
   Herkle A, 2020, IEEE INT SYMP CIRC S, DOI [10.1109/ISCAS45731.2020.9180678, 10.1109/ISCAS45731.2020.9181272]
   Herkle A, 2019, PROCEEDINGS OF THE 2019 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P238, DOI [10.1109/hst.2019.8740832, 10.1109/HST.2019.8740832]
   Hesselbarth R, 2018, PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P126, DOI 10.1109/HST.2018.8383900
   Liu CQ, 2017, IEEE T CIRCUITS-I, V64, P3138, DOI 10.1109/TCSI.2017.2729941
   Maiti A, 2011, J CRYPTOL, V24, P375, DOI 10.1007/s00145-010-9088-4
   Nagrabski K., 2019, Handbook of Big Data and IoT Security, P129, DOI [10.1007/978-3-030-10543-3, DOI 10.1007/978-3-030-10543-3]
   Park J, 2022, IEEE J SOLID-ST CIRC, V57, P2208, DOI 10.1109/JSSC.2022.3157811
   Park J, 2021, ISSCC DIG TECH PAP I, V64, P504, DOI 10.1109/ISSCC42613.2021.9365829
   SAKURAI T, 1990, IEEE J SOLID-ST CIRC, V25, P584, DOI 10.1109/4.52187
   Suh GE, 2007, DES AUT CON, P9, DOI 10.1109/DAC.2007.375043
   Tehranipoor Mark., 2022, Hardware Security Primitives, DOI DOI 10.1007/978-3-031-19185-5
   Tiwari A, 2008, INT SYMP MICROARCH, P129, DOI 10.1109/MICRO.2008.4771785
   Xu YH, 2020, IEEE T COMPUT AID D, V39, P4426, DOI 10.1109/TCAD.2020.2969645
   Xu YH, 2017, INT CONF ASIC, P883, DOI 10.1109/ASICON.2017.8252618
   Zhang JL, 2014, J COMPUT SCI TECH-CH, V29, P664, DOI 10.1007/s11390-014-1458-1
   Zhang Lei, 2017, 2017 IEEE INT S CIRC, P1, DOI [10.1109/ISCAS.2017.8050628, DOI 10.1109/ISCAS.2017.8050628]
NR 28
TC 0
Z9 0
U1 4
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2024
VL 29
IS 1
AR 5
DI 10.1145/3594667
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IS7X9
UT WOS:001168397800005
DA 2024-08-05
ER

PT J
AU Saglican, E
   Afacan, E
AF Saglican, Enes
   Afacan, Engin
TI MOEA/D vs. NSGA-II: A Comprehensive Comparison for Multi/Many Objective
   Analog/RF Circuit Optimization through a Generic Benchmark
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Analog; RF; metaheuristics; evolutionary algorithms; EDA; CAD; NSGA-II;
   MOEA/D; design automation; optimization; many-objective; testbench
AB Thanks to the enhanced computational capacity of modern computers, even sophisticated analog/radio frequency (RF) circuit sizing problems can be solved via electronic design automation (EDA) tools. Recently, several analog/RF circuit optimization algorithms have been successfully applied to automatize the analog/RF circuit design process. Conventionally, metaheuristic algorithms are widely used in optimization process. Among various nature-inspired algorithms, evolutionary algorithms (EAs) have been more preferred due to their superiorities (robustness, efficiency, accuracy etc.) over the other algorithms. Furthermore, EAs have been diversified and several distinguished analog/RF circuit optimization approaches for single-, multi-, and many-objective problems have been reported in the literature. However, there are conflicting claims on the performance of these algorithms and no objective performance comparison has been revealed yet. In the previous work, only a few case study circuits have been under test to demonstrate the superiority of the utilized algorithm, so a limited comparison has been made for only these specific circuits. The underlying reason is that the literature lacks a generic benchmark for analog/RF circuit sizing problem. To address these issues, we propose a comprehensive comparison of the most popular two evolutionary computation algorithms, namely Non-Sorting Genetic Algorithm-II and Multi-Objective Evolutionary Algorithm based Decomposition, in this article. For that purpose, we introduce two ad hoc testbenches for analog and RF circuits including the common building blocks. The comparison has been made at both multi- and many-objective domains and the performances of algorithms have been quantitatively revealed through the well-known Pareto-optimal front quality metrics.
C1 [Saglican, Enes; Afacan, Engin] Gebze Tech Univ, TR-41400 Kocaeli, Turkiye.
C3 Gebze Technical University
RP Saglican, E (corresponding author), Gebze Tech Univ, TR-41400 Kocaeli, Turkiye.
EM enessaglican@gtu.edu.tr; enginafacan@gtu.edu.tr
FU Scientific and Technological Research Council of Turkey (TUBITAK) [ARDEB
   3501, 121E430]
FX This study was funded by the Scientific and Technological Research
   Council of Turkey (TUBITAK) ARDEB 3501 Grant No 121E430.
CR Afacan E, 2016, IEEE INT SYMP DESIGN, P80
   [Anonymous], 2005, ADV AI METHODS TRANS
   Audet C, 2021, EUR J OPER RES, V292, P397, DOI 10.1016/j.ejor.2020.11.016
   Banba H, 1999, IEEE J SOLID-ST CIRC, V34, P670, DOI 10.1109/4.760378
   Bean J. C., 1994, ORSA Journal on Computing, V6, P154, DOI 10.1287/ijoc.6.2.154
   Benhala B, 2015, 2015 INTELLIGENT SYSTEMS AND COMPUTER VISION (ISCV)
   Benhala Bachir, 2011, P INT C MULTIMEDIA C, P1
   Berkol G, 2015, IEEE INT SYMP CIRC S, P2652, DOI 10.1109/ISCAS.2015.7169231
   Blank J, 2020, IEEE ACCESS, V8, P89497, DOI 10.1109/ACCESS.2020.2990567
   Boussaïd I, 2013, INFORM SCIENCES, V237, P82, DOI 10.1016/j.ins.2013.02.041
   Darwin Charles, 1859, The different forms of flowers on plants of the same species
   Dash S, 2018, MEMET COMPUT, V10, P423, DOI 10.1007/s12293-018-0262-9
   Deb K., 2000, Parallel Problem Solving from Nature PPSN VI. 6th International Conference. Proceedings (Lecture Notes in Computer Science Vol.1917), P849
   Dorigo M, 2006, IEEE COMPUT INTELL M, V1, P28, DOI 10.1109/MCI.2006.329691
   Fakhfakh M, 2010, ANALOG INTEGR CIRC S, V63, P71, DOI 10.1007/s10470-009-9361-3
   Grimbleby JB, 2000, IEE P-CIRC DEV SYST, V147, P319, DOI 10.1049/ip-cds:20000770
   HARJANI R, 1989, IEEE T COMPUT AID D, V8, P1247, DOI 10.1109/43.44506
   Jafari Hojat, 2013, Life Sci. J., V10, P1
   Kennedy J, 1995, 1995 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS PROCEEDINGS, VOLS 1-6, P1942, DOI 10.1109/icnn.1995.488968
   Kennedy J., 2006, Swarm Intelligence, P187, DOI DOI 10.1007/0-387-27705-66
   Kito N, 2018, IEEE T APPL SUPERCON, V28, DOI 10.1109/TASC.2018.2793203
   Lampinen J, 2004, STUD FUZZ SOFT COMP, V141, P123
   Lin MPH, 2016, ASIA S PACIF DES AUT, P617, DOI 10.1109/ASPDAC.2016.7428080
   Lourenço N, 2015, DES AUT TEST EUROPE, P1156
   Lyu WL, 2018, DES AUT CON, DOI 10.1145/3195970.3196078
   Lyu WL, 2018, IEEE T CIRCUITS-I, V65, P1954, DOI 10.1109/TCSI.2017.2768826
   MacMillen D, 2000, IEEE T COMPUT AID D, V19, P1428, DOI 10.1109/43.898825
   Mao Wei, 2020, P IEEE 15 INT C SOLI, P1
   Martins R., 2012, 2012 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), P29, DOI 10.1109/SMACD.2012.6339409
   Martins R., 2017, Analog Integrated Circuit Design Automation
   McConaghy T, 2011, IEEE T EVOLUT COMPUT, V15, P557, DOI 10.1109/TEVC.2010.2093581
   Michel Petra, 1992, The Synthesis Approach to Digital System Design, V170
   Moraes Fernando, 2000, DCIS DESIGN CIRCUITS, P740
   Nohtanipour Mehran, 2021, Inf. MIDEM, V51, P203
   Qiu X, 2015, PROCEEDINGS OF THE 18TH ASIA PACIFIC SYMPOSIUM ON INTELLIGENT AND EVOLUTIONARY SYSTEMS, VOL 2, P227, DOI 10.1007/978-3-319-13356-0_19
   Riquelme N, 2015, PROC LAT AM COMPUT C, P286, DOI 10.1109/clei.2015.7360024
   Spears W. M., 1993, Machine Learning: ECML-93. European Conference on Machine Learning Proceedings, P442
   Tombak GI, 2022, INTEGRATION, V85, P48, DOI 10.1016/j.vlsi.2022.02.009
   Touloupas K, 2022, IEEE T COMPUT AID D, V41, P2780, DOI 10.1109/TCAD.2021.3121263
   Vesterstrom J, 2004, IEEE C EVOL COMPUTAT, P1980
   Visan C, 2022, KNOWL-BASED SYST, V258, DOI 10.1016/j.knosys.2022.109987
   Yin S., 2021, P INT C SMACD 16 C P, P1
   Youn-Long Lin, 1997, ACM Transactions on Design Automation of Electronic Systems, V2, P2, DOI 10.1145/250243.250245
   Zhang QF, 2007, IEEE T EVOLUT COMPUT, V11, P712, DOI 10.1109/TEVC.2007.892759
   Zitzler E., 2001, SPEA2: Improving the Strength Pareto Evolutionary Algorithm, P21
NR 45
TC 4
Z9 4
U1 6
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2024
VL 29
IS 1
AR 15
DI 10.1145/3626096
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IS7X9
UT WOS:001168397800015
OA hybrid
DA 2024-08-05
ER

PT J
AU Wu, Y
   Chen, CT
   Xiao, WH
   Wang, X
   Wen, CY
   Han, J
   Yin, XZ
   Qian, WK
   Zhuo, C
AF Wu, Ying
   Chen, Chuangtao
   Xiao, Weihua
   Wang, Xuan
   Wen, Chenyi
   Han, Jie
   Yin, Xunzhao
   Qian, WeiKang
   Zhuo, Cheng
TI A Survey on Approximate Multiplier Designs for Energy Efficiency: From
   Algorithms to Circuits
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Approximate computing; multiplier; algorithm; architecture; circuit
ID RADIX-8 BOOTH MULTIPLIERS; FIXED-WIDTH MULTIPLIER; LOW-POWER;
   HIGH-SPEED; 4-2 COMPRESSORS; ACCURACY; MEMORY
AB Given the stringent requirements of energy efficiency for Internet-of-Things edge devices, approximate multipliers, as a basic component of many processors and accelerators, have been constantly proposed and studied for decades, especially in error-resilient applications. The computation error and energy efficiency largely depend on how and where the approximation is introduced into a design. Thus, this article aims to provide a comprehensive review of the approximation techniques in multiplier designs ranging from algorithms and architectures to circuits. We have implemented representative approximate multiplier designs in each category to understand the impact of the design techniques on accuracy and efficiency. The designs can then be effectively deployed in high-level applications, such as machine learning, to gain energy efficiency at the cost of slight accuracy
C1 [Wu, Ying; Chen, Chuangtao; Wen, Chenyi; Yin, Xunzhao; Zhuo, Cheng] Zhejiang Univ, 38 Zheda Rd, Hangzhou 310027, Peoples R China.
   [Xiao, Weihua; Wang, Xuan; Qian, WeiKang] Shanghai Jiao Tong Univ, 800 Dongchuan Rd, Shanghai 200240, Peoples R China.
   [Han, Jie] Univ Alberta, Edmonton, AB T6G 1H9, Canada.
C3 Zhejiang University; Shanghai Jiao Tong University; University of
   Alberta
RP Zhuo, C (corresponding author), Zhejiang Univ, 38 Zheda Rd, Hangzhou 310027, Peoples R China.
EM ying.wu@zju.edu.cn; chichen@zju.edu.cn; 019370910014@sjtu.edu.cn;
   xuan.wang@sjtu.edu.cn; wwency@zju.edu.cn; jhan8@ualberta.ca;
   xzyin1@zju.edu.cn; qianwk@sjtu.edu.cn; czhuo@zju.edu.cn
OI Chen, Chuangtao/0000-0002-1151-9022; Wang, Xuan/0000-0002-1122-9818;
   Wen, Chenyi/0000-0002-6508-2639; xiao, weihua/0000-0002-6232-4460
FU National Key R&D Program of China [2021ZD0114703]; National Natural
   Science Foundation of China [62034007, 61974133, 62141404]; SGC
   Cooperation Project [M-0612]
FX This work was supported in part by National Key R&D Program of China
   (Grant No. 2021ZD0114703), National Natural Science Foundation of China
   (Grant No. 62034007, 61974133, and 62141404) and SGC Cooperation Project
   (Grant No. M-0612).
CR Ahmadinejad M, 2019, AEU-INT J ELECTRON C, V110, DOI 10.1016/j.aeue.2019.152859
   Ahmed SE, 2019, J SIGNAL PROCESS SYS, V91, P561, DOI 10.1007/s11265-018-1350-2
   Ahmed SE, 2016, P S COMP ARITHM, P104, DOI 10.1109/ARITH.2016.25
   Akbari O, 2018, DES AUT TEST EUROPE, P413, DOI 10.23919/DATE.2018.8342045
   Akbari O, 2017, IEEE T VLSI SYST, V25, P1352, DOI 10.1109/TVLSI.2016.2643003
   Alouani I, 2018, IEEE EMBED SYST LETT, V10, P45, DOI 10.1109/LES.2017.2778341
   Ansari MS, 2021, IEEE T COMPUT, V70, P614, DOI 10.1109/TC.2020.2992113
   Ansari MS, 2020, IEEE T VLSI SYST, V28, P317, DOI 10.1109/TVLSI.2019.2940943
   Ansari MS, 2019, DES AUT TEST EUROPE, P928, DOI [10.23919/date.2019.8714868, 10.23919/DATE.2019.8714868]
   Arasteh A, 2018, INTEGRATION, V60, P224, DOI 10.1016/j.vlsi.2017.09.010
   Ashtaputre Sunil, 1985, Technical Report
   Atzori L, 2010, COMPUT NETW, V54, P2787, DOI 10.1016/j.comnet.2010.05.010
   Babic Z, 2011, MICROPROCESS MICROSY, V35, P23, DOI 10.1016/j.micpro.2010.07.001
   Baran Dursun, 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P147, DOI 10.1145/1840845.1840876
   Bhardwaj K, 2015, INT SYM QUAL ELECT, P263
   Brandalero M, 2018, DES AUT CON, DOI 10.1145/3195970.3195993
   Camus V, 2016, PROC EUR SOLID-STATE, P465, DOI 10.1109/ESSCIRC.2016.7598342
   CHANDRAKASAN AP, 1995, P IEEE, V83, P498, DOI 10.1109/5.371964
   Chang CH, 2004, IEEE T CIRCUITS-I, V51, P1985, DOI 10.1109/tcsi.2004.835683
   Chen CT, 2022, IEEE T COMPUT, V71, P2473, DOI 10.1109/TC.2021.3131850
   Chen CT, 2020, ICCAD-IEEE ACM INT
   Chen JA, 2013, IEEE T VLSI SYST, V21, P1322, DOI 10.1109/TVLSI.2012.2205953
   Chen YH, 2012, IEEE T CIRCUITS-I, V59, P594, DOI 10.1109/TCSI.2011.2167275
   Cho KJ, 2004, IEEE T VLSI SYST, V12, P522, DOI 10.1109/TVLSI.2004.825853
   Chu Y.-C., 2009, P INT C COMP ARCH SY, P281
   Courbariaux M, 2015, Arxiv, DOI arXiv:1412.7024
   Dadda L., 1965, Alta Freq, V34, P349
   deAngel E, 1996, VLSI SIGNAL PROCESSING, IX, P199, DOI 10.1109/VLSISP.1996.558332
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Deng JN, 2020, IEEE T COMPUT AID D, V39, P3123, DOI 10.1109/TCAD.2019.2957724
   Du ZD, 2014, ASIA S PACIF DES AUT, P201, DOI 10.1109/ASPDAC.2014.6742890
   Esposito D, 2018, IEEE T CIRCUITS-I, V65, P4169, DOI 10.1109/TCSI.2018.2839266
   Farshchi F, 2013, CSI INT SYMP COMPUT, P25, DOI 10.1109/CADS.2013.6714233
   Fritz C, 2017, IEEE T VLSI SYST, V25, P2971, DOI 10.1109/TVLSI.2017.2723475
   Furui S, 2012, IEEE SIGNAL PROC MAG, V29, P16, DOI 10.1109/MSP.2012.2209906
   Gardner MW, 1998, ATMOS ENVIRON, V32, P2627, DOI 10.1016/S1352-2310(97)00447-0
   Govindu G., 2004, Proceedings. 18th International Parallel and Distributed Processing Symposium
   Guo CL, 2020, ASIA S PACIF DES AUT, P235, DOI 10.1109/ASP-DAC47756.2020.9045176
   Guo Y, 2020, ASIA S PACIF DES AUT, P599, DOI 10.1109/ASP-DAC47756.2020.9045546
   Gupta V., 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P409, DOI 10.1109/ISLPED.2011.5993675
   Ha M, 2018, IEEE EMBED SYST LETT, V10, P6, DOI 10.1109/LES.2017.2746084
   Haaswijk W, 2020, IEEE T COMPUT AID D, V39, P871, DOI 10.1109/TCAD.2019.2897703
   Hammad Issam, 2019, 2019 IEEE International Conference on Robotics and Biomimetics (ROBIO), P47, DOI 10.1109/ROBIO49542.2019.8961780
   Hammad I, 2021, IEEE ACCESS, V9, P7220, DOI 10.1109/ACCESS.2021.3049299
   Hammad I, 2018, IEEE ACCESS, V6, P60438, DOI 10.1109/ACCESS.2018.2875376
   Han J, 2013, PROC EUR TEST SYMP
   Hashemi S, 2015, ICCAD-IEEE ACM INT, P418, DOI 10.1109/ICCAD.2015.7372600
   He K, 2013, IEEE T CIRC SYST VID, V23, P961, DOI 10.1109/TCSVT.2013.2243658
   Hrbacek Radek, 2016, 2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS), P1, DOI 10.1109/DTIS.2016.7483885
   Ieee standard for floating-point arithmetic, 2019, 7542008 IEEE, P1, DOI [10.1109/IEEESTD.2008.4610935, DOI 10.1109/IEEESTD.2008.4610935]
   Imani M, 2019, Arxiv, DOI arXiv:1806.05794
   Imani M, 2020, IEEE T COMPUT AID D, V39, P2422, DOI 10.1109/TCAD.2019.2952544
   Imani M, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317774
   Imani M, 2018, I SYMPOS LOW POWER E, P67, DOI 10.1145/3218603.3218621
   Imani M, 2017, DES AUT CON, DOI 10.1145/3061639.3062210
   Imani M, 2016, I SYMPOS LOW POWER E, P162, DOI 10.1145/2934583.2934595
   Imani M, 2016, DES AUT TEST EUROPE, P1327
   Imani M, 2016, DES AUT TEST EUROPE, P373
   Jacob B, 2018, PROC CVPR IEEE, P2704, DOI 10.1109/CVPR.2018.00286
   Jiang HL, 2020, P IEEE, V108, P2108, DOI 10.1109/JPROC.2020.3006451
   Jiang HL, 2019, IEEE T CIRCUITS-I, V66, P189, DOI 10.1109/TCSI.2018.2856245
   Jiang HL, 2016, IEEE T COMPUT, V65, P2638, DOI 10.1109/TC.2015.2493547
   Jou JM, 1999, IEEE T CIRCUITS-II, V46, P836, DOI 10.1109/82.769795
   Jou SJ, 2000, PR IEEE COMP DESIGN, P318, DOI 10.1109/ICCD.2000.878302
   Kim H, 2019, P S COMP ARITHM, P108, DOI 10.1109/ARITH.2019.00029
   Krizhevsky A., 2012, Learning multiple layers of features from tiny images, DOI DOI 10.1145/3079856.3080246
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kulkarni P., 2011, Proceedings of the 24th International Conference on VLSI Design: concurrently with the 10th International Conference on Embedded Systems Design, P346, DOI 10.1109/VLSID.2011.51
   Leon V, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317793
   LIM YC, 1992, IEEE T COMPUT, V41, P1333, DOI 10.1109/12.166611
   Lin CH, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P33, DOI 10.1109/ICCD.2013.6657022
   Lin Hsin-Lei, 2004, 2004 IEEE ASIA PACIF, V2, P837
   Lingamneni A, 2011, DES AUT TEST EUROPE, P764
   Lingamneni A, 2013, DES AUT CON
   Liu C, 2014, DES AUT TEST EUROPE
   Liu WD, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P47, DOI 10.1145/3060403.3060409
   Liu WQ, 2020, P IEEE, V108, P394, DOI 10.1109/JPROC.2020.2975695
   Liu WQ, 2018, IEEE T CIRCUITS-I, V65, P2856, DOI 10.1109/TCSI.2018.2792902
   Liu WQ, 2017, IEEE T COMPUT, V66, P1435, DOI 10.1109/TC.2017.2672976
   Liu Y, 2010, IEEE T VLSI SYST, V18, P517, DOI 10.1109/TVLSI.2009.2012863
   Mahdiani HR, 2010, IEEE T CIRCUITS-I, V57, P850, DOI 10.1109/TCSI.2009.2027626
   Marimuthu R, 2017, IEEE ACCESS, V5, P1027, DOI 10.1109/ACCESS.2016.2636128
   Miller JF, 2000, LECT NOTES COMPUT SC, V1802, P121
   Mitchell J.N., 1962, IRE Transactions on Electronic Computers, P512, DOI DOI 10.1109/TEC.1962.5219391
   Mohapatra D, 2011, DES AUT TEST EUROPE, P950
   Momeni A, 2015, IEEE T COMPUT, V64, P984, DOI 10.1109/TC.2014.2308214
   Mrazek V, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967021
   Mrazek V, 2017, DES AUT TEST EUROPE, P258, DOI 10.23919/DATE.2017.7926993
   Iandola FN, 2016, Arxiv, DOI [arXiv:1602.07360, 10.48550/arXiv.1602.07360]
   Narayanamoorthy S, 2015, IEEE T VLSI SYST, V23, P1180, DOI 10.1109/TVLSI.2014.2333366
   Ni K, 2019, NAT ELECTRON, V2, P521, DOI 10.1038/s41928-019-0321-3
   Pabithra S, 2018, 2018 INTERNATIONAL CONFERENCE ON CONTROL, POWER, COMMUNICATION AND COMPUTING TECHNOLOGIES (ICCPCCT), P410, DOI 10.1109/ICCPCCT.2018.8574287
   Pishvaie A, 2012, COMPUT ELECTR ENG, V38, P1703, DOI 10.1016/j.compeleceng.2012.07.015
   Prabakaran BS, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218533
   Qian LY, 2016, IEEE INT SYMP CIRC S, P1974, DOI 10.1109/ISCAS.2016.7538962
   Qian XuanWang andWeikang, 2022, 2022 IEEE INT S CIRC
   Rehman S, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967005
   Saadat H, 2018, IEEE T COMPUT AID D, V37, P2623, DOI 10.1109/TCAD.2018.2857262
   Sarwar SS, 2016, DES AUT TEST EUROPE, P145
   Schlachter J, 2015, IEEE INT SYMP CIRC S, P173, DOI 10.1109/ISCAS.2015.7168598
   Schulte M. J., 1993, VLSI Signal Processing, VI (Cat. No.93TH0533-0), P388, DOI 10.1109/VLSISP.1993.404467
   Sebastian A, 2020, NAT NANOTECHNOL, V15, P529, DOI 10.1038/s41565-020-0655-z
   Sekanina L, 2013, PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL CONFERENCE ON EVOLVABLE SYSTEMS (ICES), P21, DOI 10.1109/ICES.2013.6613278
   Shafique M, 2016, DES AUT CON, DOI 10.1145/2897937.2906199
   Snigdha FS, 2016, DES AUT CON, DOI 10.1145/2897937.2898057
   Snyder Wilson., 2022, Verilator
   Song MA, 2007, IEICE T FUND ELECTR, VE90A, P1180, DOI 10.1093/ietfec/e90-a.6.1180
   Strollo AGM, 2020, IEEE T CIRCUITS-I, V67, P3021, DOI 10.1109/TCSI.2020.2988353
   Suhre A, 2013, INT CONF ACOUST SPEE, P1123, DOI 10.1109/ICASSP.2013.6637825
   Synopsys, 2022, DesignWare
   Synopsys, 2022, Design Compiler
   Tung CW, 2019, PROCEEDINGS OF 2019 2ND INTERNATIONAL CONFERENCE ON COMMUNICATION ENGINEERING AND TECHNOLOGY (ICCET 2019), P163, DOI [10.1109/iccet.2019.8726875, 10.1109/ICCET.2019.8726875]
   Ullah S, 2022, ACM T EMBED COMPUT S, V21, DOI 10.1145/3513262
   Ullah S, 2022, IEEE T COMPUT AID D, V41, P211, DOI 10.1109/TCAD.2021.3056337
   Ullah S, 2018, DES AUT CON, DOI 10.1145/3195970.3195996
   Ullah S, 2018, DES AUT CON, DOI 10.1145/3195970.3196115
   UMC, 2022, UMC40
   Vahdat S, 2019, IEEE T VLSI SYST, V27, P1161, DOI 10.1109/TVLSI.2018.2890712
   Vahdat S, 2017, COMPUT ELECTR ENG, V63, P1, DOI 10.1016/j.compeleceng.2017.08.019
   Vahdat S, 2017, DES AUT TEST EUROPE, P1635, DOI 10.23919/DATE.2017.7927254
   Van LD, 2000, IEEE T CIRCUITS-II, V47, P1112, DOI 10.1109/82.877155
   Van LD, 2005, IEEE T CIRCUITS-I, V52, P1608, DOI 10.1109/TCSI.2005.851675
   Van Toan N, 2020, IEEE ACCESS, V8, P25481, DOI 10.1109/ACCESS.2020.2970968
   Vasicek Z, 2014, IEEE INT SYMP DESIGN, P135, DOI 10.1109/DDECS.2014.6868777
   Veeramachaneni S, 2007, I CONF VLSI DESIGN, P324, DOI 10.1109/VLSID.2007.116
   Venkatachalam S, 2017, IEEE T VLSI SYST, V25, P1782, DOI 10.1109/TVLSI.2016.2643639
   Venkataramani Swagath, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P1, DOI 10.1145/2540708.2540710
   WALLACE CS, 1964, IEEE T COMPUT, VEC13, P14, DOI 10.1109/PGEC.1964.263830
   Wang JP, 2011, IEEE T VLSI SYST, V19, P52, DOI 10.1109/TVLSI.2009.2032289
   Wang Manzhen, 2020, 2020 IEEE INT S CIRC
   Waris H, 2021, IEEE T CIRCUITS-II, V68, P1566, DOI 10.1109/TCSII.2021.3065333
   Xiao WH, 2022, DES AUT TEST EUROPE, P178, DOI 10.23919/DATE54114.2022.9774628
   Yang TX, 2018, ASIA S PACIF DES AUT, P605, DOI 10.1109/ASPDAC.2018.8297389
   Yang TX, 2017, PR IEEE COMP DESIGN, P89, DOI 10.1109/ICCD.2017.22
   Yang ZX, 2015, INT SYM DEFEC FAU TO, P183, DOI 10.1109/DFT.2015.7315159
   Yin PP, 2021, IEEE T SUST COMPUT, V6, P612, DOI 10.1109/TSUSC.2020.3004980
   Yin PP, 2018, J SIGNAL PROCESS SYS, V90, P641, DOI 10.1007/s11265-017-1280-4
   YingWu Cheng., 2022, Verilog Implementation of Approximate Multipliers
   Yoo BJ, 2020, ISSCC DIG TECH PAP I, P122, DOI 10.1109/ISSCC19947.2020.9062964
   YU RK, 1995, PROCEEDINGS OF THE 12TH SYMPOSIUM ON COMPUTER ARITHMETIC, P149, DOI 10.1109/ARITH.1995.465364
   Zendegani R, 2017, IEEE T VLSI SYST, V25, P393, DOI 10.1109/TVLSI.2016.2587696
   Zhang Q, 2015, DES AUT TEST EUROPE, P701
   Zhou X, 2020, IEEE INT SYMP CIRC S
   Zhuo C, 2019, IEEE T COMPUT AID D, V38, P1291, DOI 10.1109/TCAD.2018.2834438
NR 144
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2024
VL 29
IS 1
AR 23
DI 10.1145/3610291
PG 37
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IS7X9
UT WOS:001168397800023
OA Green Submitted
DA 2024-08-05
ER

PT J
AU Xiang, D
AF Xiang, Dong
TI Test Compression for Launch-on-Capture Transition Fault Testing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Launch-on-capture transition fault testing; deterministic BIST;
   low-power test compression for LOC delay testing; software-defined
   linear-feedback shift register (SLFSR)
ID BUILT-IN-TEST; POWER DROOP; DATA VOLUME; TEST TIME; LOW-COST; SCAN;
   REDUCTION; GENERATION
AB A new low-power test compression scheme, called Dcompress, is proposed for launch-on-capture transition fault testing by using a new seed encoding scheme, a new design for testability architecture, and a new low-power test application procedure. The new seed encoding scheme generates seeds for all tests by selecting a primitive polynomial that encodes all tests of a compact test set. A software-defined linear feedback shift register architecture, called SLFSR, is proposed to make the new method conform to the current flow of design and test. Experimental results on benchmark circuits show that test data volume can be compressed up to 6300X with the well-compacted baseline test set for a design with 11.8M gates and more than 1.1M scan flip-flops.
C1 [Xiang, Dong] Tsinghua Univ, Sch Software, 1 Tsinghua Yuan, Beijing 100084, Peoples R China.
C3 Tsinghua University
RP Xiang, D (corresponding author), Tsinghua Univ, Sch Software, 1 Tsinghua Yuan, Beijing 100084, Peoples R China.
EM dxiang@tsinghua.edu.cn
FU ZTE; Ant Group; Lenovo; Huawei; Ministry of Science and Technology
   [2016YFB1000200]
FX This work was supported in part by research projects from ZTE, Ant
   Group, Lenovo, and Huawei, and the research foundation from the Ministry
   of Science and Technology under grant 2016YFB1000200.
CR Albrecht C., 2005, IWLS
   Banerjee S, 2007, IEEE T COMPUT AID D, V26, P1331, DOI 10.1109/TCAD.2007.895840
   Bardell Paul H., 1987, Builtin Test for VLSI: Pseudorandom Techniques.
   Bayraktaroglu I, 2003, IEEE T COMPUT, V52, P1480, DOI 10.1109/TC.2003.1244945
   BRGLEZ F, 1989, 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, P1929, DOI 10.1109/ISCAS.1989.100747
   Bushnell M., 2000, ESSENTIALS ELECT TES
   Chandra A, 2003, IEEE T COMPUT, V52, P1076, DOI 10.1109/TC.2003.1223641
   Chandra A, 2002, IEEE T COMPUT AID D, V21, P597, DOI 10.1109/43.998630
   Chen Z, 2010, ICCAD-IEEE ACM INT, P149, DOI 10.1109/ICCAD.2010.5654124
   Cheng ZZ, 2009, PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON INNOVATION AND MANAGEMENT, VOLS I AND II, P146, DOI 10.1109/VTS.2009.15
   Corno F, 2000, IEEE DES TEST COMPUT, V17, P44, DOI 10.1109/54.867894
   Czysz D., 2008, P IEEE INT TEST C
   Gupta P, 2004, INT TEST CONF P, P1053
   Hamzaoglu I, 1999, DIG PAP INT SYMP FAU, P260, DOI 10.1109/FTCS.1999.781060
   HELLEBRAND S, 1995, IEEE T COMPUT, V44, P223, DOI 10.1109/12.364534
   Hellebrand S, 2000, INT TEST CONF P, P778, DOI 10.1109/TEST.2000.894274
   Kampmann M, 2019, IEEE T COMPUT AID D, V38, P1956, DOI 10.1109/TCAD.2018.2864255
   Koenemann B, 2001, 10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, P325, DOI 10.1109/ATS.2001.990304
   KONEMANN B, 1991, ETC 91, P237
   Lee J, 2007, IEEE T COMPUT AID D, V26, P396, DOI 10.1109/TCAD.2006.882509
   Mitra S, 2006, IEEE T COMPUT, V55, P163, DOI 10.1109/TC.2006.31
   Mitra S, 2002, INT TEST CONF P, P311, DOI 10.1109/TEST.2002.1041774
   Nakamura H, 2005, ASIAN TEST SYMPOSIUM, P156, DOI 10.1109/ATS.2005.75
   Nourani M, 2008, IEEE T COMPUT, V57, P303, DOI 10.1109/TC.2007.70794
   Omaña M, 2013, PROC EUR TEST SYMP
   Omaña M, 2017, IEEE T VLSI SYST, V25, P238, DOI 10.1109/TVLSI.2016.2572606
   Omaña M, 2016, IEEE T COMPUT, V65, P2484, DOI 10.1109/TC.2015.2490058
   PATIL S, 1992, INTERNATIONAL TEST CONFERENCE 1992 : PROCEEDINGS, P714
   Polian I, 2007, J ELECTRON TEST, V23, P445, DOI 10.1007/s10836-007-5013-7
   Pomeranz I, 2016, IEEE T COMPUT, V65, P2659, DOI 10.1109/TC.2015.2488621
   Pomeranz I, 2015, IEEE T COMPUT AID D, V34, P2004, DOI 10.1109/TCAD.2015.2459031
   Rajski J, 2004, IEEE T COMPUT AID D, V23, P776, DOI 10.1109/TCAD.2004.826558
   Remersaro S, 2006, INT TEST CONF P, P907
   Saeed SM, 2012, PROC EUR TEST SYMP
   SAVIR J, 1994, IEEE T COMPUT AID D, V13, P1057, DOI 10.1109/43.298042
   SAVIR J, 1992, INTERNATIONAL TEST CONFERENCE 1992 : PROCEEDINGS, P705, DOI 10.1109/TEST.1992.527892
   Saxena J, 2001, INT TEST CONF P, P670, DOI 10.1109/TEST.2001.966687
   Sharma M, 2003, IEEE VLSI TEST SYMP, P15, DOI 10.1109/VTEST.2003.1197628
   Wang L., 2006, VLSI TEST PRINCIPLES
   Wang LT, 2004, INT TEST CONF P, P916
   Wen X., 2005, P IEEE INT TEST C
   Wu M.-F., 2008, P IEEE INT TEST C
   Xiang D., 2009, IEEE Transactions on Computer-Aided Design, V28, P557
   Xiang D, 2008, IEEE T COMPUT AID D, V27, P999, DOI 10.1109/TCAD.2008.923260
   Xiang D, 2007, IEEE T COMPUT, V56, P1619, DOI 10.1109/TC.2007.70767
   Xiang D, 2007, IEEE T COMPUT, V56, P557, DOI 10.1109/tc.2007.1002
   Xiang D, 2020, IEEE VLSI TEST SYMP, DOI 10.1109/vts48691.2020.9107597
   Xiang D, 2017, IEEE T VLSI SYST, V25, P942, DOI 10.1109/TVLSI.2016.2606248
   Xiang D, 2016, IEEE T COMPUT, V65, P2767, DOI 10.1109/TC.2015.2493548
   Xiang D, 2016, IEEE T COMPUT AID D, V35, P499, DOI 10.1109/TCAD.2015.2474365
   Xiang D, 2014, IEEE T VLSI SYST, V22, P1968, DOI 10.1109/TVLSI.2013.2280170
   Xiang D, 2013, IEEE INT CONF VLSI, P96, DOI 10.1109/VLSI-SoC.2013.6673257
   Xiang D, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2491477.2491488
   Xiang D, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2159542.2159550
   Xiang D, 2009, IEEE VLSI TEST SYMP, P251, DOI 10.1109/VTS.2009.14
   Zhen Chen, 2010, 2010 28th VLSI Test Symposium (VTS 2010), P141, DOI 10.1109/VTS.2010.5469590
NR 56
TC 0
Z9 0
U1 2
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2024
VL 29
IS 1
AR 7
DI 10.1145/359743
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IS7X9
UT WOS:001168397800007
DA 2024-08-05
ER

PT J
AU Witharana, H
   Jayasena, A
   Mishra, P
AF Witharana, Hasini
   Jayasena, Aruna
   Mishra, Prabhat
TI Incremental Concolic Testing of Register-Transfer Level Designs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Concolic testing; directed test generation; RTL functional validation
ID DIRECTED TEST-GENERATION; SYMBOLIC MODEL CHECKING; PROPERTY
   DECOMPOSITION; VALIDATION; CACHE
AB Concolic testing is a scalable solution for automated generation of directed tests for validation of hardware designs. Unfortunately, concolic testing fails to cover complex corner cases such as hard-to-activate branches. In this article, we propose an incremental concolic testing technique to cover hard-to-activate branches in register-transfer level (RTL) models. We show that a complex branch condition can be viewed as a sequence of easy-to-activate events. We map the branch coverage problem to the coverage of a sequence of events. We propose an efficient algorithm to cover the sequence of events using concolic testing. Specifically, the test generated to activate the current event is used as the starting point to activate the next event in the sequence. Experimental results demonstrate that our approach can be used to generate directed tests to cover complex corner cases in RTL models while state-of-the-art methods fail to activate them.
C1 [Witharana, Hasini; Jayasena, Aruna; Mishra, Prabhat] Univ Florida, CISE, Gainesville, FL 32611 USA.
C3 State University System of Florida; University of Florida
RP Witharana, H (corresponding author), Univ Florida, CISE, Gainesville, FL 32611 USA.
EM witharana.hasini@ufl.edu
RI Jayasena, Aruna/ADV-5583-2022
OI Jayasena, Aruna/0000-0002-8347-5065; Mishra,
   Prabhat/0000-0003-3653-6221; Witharana, Hasini/0000-0003-0761-6169
FU National Science Foundation (NSF) [CCF-1908131]
FX This work was partially supported by the National Science Foundation
   (NSF) grant CCF-1908131.
CR Ahmed A, 2018, DES AUT TEST EUROPE, P1538, DOI 10.23919/DATE.2018.8342260
   Ahmed A, 2017, PR IEEE COMP DESIGN, P185, DOI 10.1109/ICCD.2017.36
   Ahmed Alif, 2018, INT TEST CONF P, P1
   Artzi Shay, 2010, P 19 INT S SOFTW TES, P49, DOI DOI 10.1145/1831708.1831715
   Biere A, 1999, LECT NOTES COMPUT SC, V1579, P193
   BURCH JR, 1992, INFORM COMPUT, V98, P142, DOI 10.1016/0890-5401(92)90017-A
   Chen M., 2012, System-Level Validation: High-Level Modeling and Directed Test Generation Techniques
   Chen MS, 2011, DES AUT TEST EUROPE, P167
   Chen MS, 2014, J ELECTRON TEST, V30, P287, DOI 10.1007/s10836-014-5452-x
   Chen MS, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2220336.2220350
   Chen MS, 2011, IEEE T COMPUT, V60, P852, DOI 10.1109/TC.2011.49
   Chen MS, 2010, DES AUT TEST EUROPE, P490
   Chen Mingsong, 2012, Systemlevel Validation: Highlevel Modeling and Directed Test Generation Techniques
   Clarke Jr Edmund M., 1999, P MIT PRESS SPRING B
   Dang TN, 2009, DES AUT CON, P142
   Dutertre B, 2014, LECT NOTES COMPUT SC, V8559, P737, DOI 10.1007/978-3-319-08867-9_49
   Erata F, 2023, ACM J EMERG TECH COM, V19, DOI 10.1145/3564785
   Farahmandi F, 2019, IEEE T COMPUT, V68, P182, DOI 10.1109/TC.2018.2868362
   Farahmandi F, 2017, PR IEEE COMP DESIGN, P193, DOI 10.1109/ICCD.2017.37
   Farahmandi F, 2017, PR IEEE COMP DESIGN, P313, DOI 10.1109/ICCD.2017.55
   Farahmandi F, 2017, ASIA S PACIF DES AUT, P591, DOI 10.1109/ASPDAC.2017.7858388
   Farahmandi F, 2016, DES AUT TEST EUROPE, P1351
   Farahmandi Farimah, 2019, SystemonChip Security: Validation and Verification
   Foster Harry, 2020, Wilson Research Group Functional Verification Study 2020
   Godefroid P, 2005, ACM SIGPLAN NOTICES, V40, P213, DOI 10.1145/1064978.1065036
   Hsiao Y, 2021, INT SYMP MICROARCH, P679, DOI 10.1145/3466752.3480087
   Icarus Verilog, 2022, Icarus Verilog
   Koo HM, 2006, DES AUT TEST EUROPE, P1240
   Koo HM, 2009, ACM T EMBED COMPUT S, V8, DOI 10.1145/1550987.1550995
   Liu LY, 2014, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2676549
   Liu LY, 2009, INT HIGH LEVEL DESIG, P32, DOI 10.1109/HLDVT.2009.5340179
   Lyu YD, 2021, IEEE T COMPUT, V70, P979, DOI 10.1109/TC.2020.2997644
   Lyu Y, 2021, IEEE T COMPUT AID D, V40, P1287, DOI 10.1109/TCAD.2020.3019984
   Lyu YD, 2020, ASIA S PACIF DES AUT, P482, DOI 10.1109/ASP-DAC47756.2020.9045449
   Lyu YD, 2020, ASIA S PACIF DES AUT, P223, DOI 10.1109/ASP-DAC47756.2020.9045731
   Lyu YD, 2019, DES AUT TEST EUROPE, P354, DOI [10.23919/DATE.2019.8714989, 10.23919/date.2019.8714989]
   Lyu YD, 2019, IEEE T COMPUT AID D, V38, P163, DOI 10.1109/TCAD.2018.2801239
   Majumdar R, 2007, PROC INT CONF SOFTW, P416
   Manerkar YA, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P463, DOI 10.1145/3123939.3124536
   Manerkar YA, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P788, DOI [10.1109/MICRO.2018.00069, 10.1109/MICR0.2018.00069]
   Mishra P, 2005, DES AUT TEST EUROPE, P678, DOI 10.1109/DATE.2005.162
   Mishra P, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P182, DOI 10.1109/DATE.2004.1268846
   Mishra P., 2019, Post-Silicon Validation and Debug
   Mishra P., 2017, Hardware IP security and trust, DOI 10.1007/978-3-319-49025-0
   Mishra P, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1367045.1367051
   Mishra P, 2009, I CONF VLSI DESIGN, P65, DOI 10.1109/VLSI.Design.2009.72
   Mukherjee R, 2015, IEEE COMP SOC ANN, P7, DOI 10.1109/ISVLSI.2015.107
   Pan ZX, 2021, ASIA S PACIF DES AUT, P408, DOI 10.1145/3394885.3431595
   PicoRV32, A Size-Optimized RISC-V CPU
   Proch S, 2016, I CONF VLSI DESIGN, P589, DOI 10.1109/VLSID.2016.105
   Qin XK, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2209291.2209297
   Qin XK, 2012, DES AUT TEST EUROPE, P3
   Qin XK, 2010, 23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, P351, DOI 10.1109/VLSI.Design.2010.47
   Roque JV, 2021, ALGORITHMS, V14, DOI 10.3390/a14080218
   Sen K, 2006, LECT NOTES COMPUT SC, V4144, P419
   Witharana H, 2021, ACM T DES AUTOMAT EL, V26, DOI 10.1145/3441297
   Wolf C., Yosys Open SYnthesis Suite
   Xing Y, 2022, ASIA S PACIF DES AUT, P154, DOI 10.1109/ASP-DAC52403.2022.9712564
   Zhang HC, 2018, PROCEEDINGS OF THE 2018 18TH CONFERENCE ON FORMAL METHODS IN COMPUTER AIDED DESIGN (FMCAD), P12
NR 59
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2024
VL 29
IS 3
AR 55
DI 10.1145/3655621
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RJ2R7
UT WOS:001227235300015
OA Bronze
DA 2024-08-05
ER

PT J
AU Liang, TC
   Chang, YC
   Zhong, ZW
   Bigdeli, Y
   Ho, TY
   Chakrabarty, K
   Fair, R
AF Liang, Tung-Che
   Chang, Yi-Chen
   Zhong, Zhanwei
   Bigdeli, Yaas
   Ho, Tsung-Yi
   Chakrabarty, Krishnendu
   Fair, Richard
TI Dynamic Adaptation Using Deep Reinforcement Learning for Digital
   Microfluidic Biochips
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Biochips; Biological system modeling; Real-time systems; Reinforcement
   learning
ID DESIGN-AUTOMATION; CHARGE; TECHNOLOGY; ALGORITHM; ACID; GAME
AB We describe an exciting new application domain for deep reinforcement learning (RL): droplet routing on digital microfluidic biochips (DMFBs). A DMFB consists of a two-dimensional electrode array, and it manipulates droplets of liquid to automatically execute biochemical protocols for clinical chemistry. However, a major problem with DMFBs is that electrodes can degrade over time. The transportation of droplet transportation over these degraded electrodes can fail, thereby adversely impacting the integrity of the bioassay outcome. We demonstrated that the formulation of droplet transportation as an RL problem enables the training of deep neural network policies that can adapt to the underlying health conditions of electrodes and ensure reliable fluidic operations. We describe an RL-based droplet routing solution that can be used for various sizes of DMFBs. We highlight the reliable execution of an epigenetic bioassay with the RL droplet router on a fabricated DMFB. We show that the use of the RL approach on a simple micro-computer (Raspberry Pi 4) leads to acceptable performance for time-critical bioassays. We present a simulation environment based on the OpenAI Gym Interface for RL-guided droplet routing problems on DMFBs. We present results on our study of electrode degradation using fabricated DMFBs. The study supports the degradation model used in the simulator.
C1 [Liang, Tung-Che] NVIDIA Corp, Santa Clara, CA 95051 USA.
   [Chang, Yi-Chen; Bigdeli, Yaas; Chakrabarty, Krishnendu; Fair, Richard] Duke Univ, Durham, NC 27708 USA.
   [Zhong, Zhanwei] Marvell Technol Inc, Santa Clara, CA 95054 USA.
   [Ho, Tsung-Yi] Natl Tsing Hua Univ, Hsinchu 30013, Taiwan.
C3 Nvidia Corporation; Duke University; Marvell Technology Group; National
   Tsing Hua University
RP Liang, TC (corresponding author), NVIDIA Corp, Santa Clara, CA 95051 USA.
EM tliang@nvidia.com; yichen.chang@duke.edu; zzhong@marvell.com;
   yaas.bigdeli@duke.edu; tyho@cs.nthu.edu.tw; krish@duke.edu;
   rfair@duke.edu
OI Ho, Tsung-Yi/0000-0001-7348-5625; Chakrabarty,
   Krishnendu/0000-0003-4475-6435
FU National Science Foundation [CCF-1702596, ECCS-1914796, ECCS-2313498]
FX This research was supported in part by the National Science Foundation
   under grants CCF-1702596, ECCS-1914796, and ECCS-2313498.
CR Alistar M, 2016, IEEE T COMPUT AID D, V35, P764, DOI 10.1109/TCAD.2016.2528498
   Baebies Inc, 2020, Versatility of Digital Microfluidics for Screening and Clinical Testing in Newborns
   Baebies Inc, 2021, Baebies Official Website
   Brown N, 2019, SCIENCE, V365, P885, DOI 10.1126/science.aay2400
   Chace DH, 2014, BIOANALYSIS, V6, P2791, DOI [10.4155/bio.14.237, 10.4155/BIO.14.237]
   Chakrabarty K, 2010, IEEE T COMPUT AID D, V29, P1001, DOI 10.1109/TCAD.2010.2049153
   Chakrabarty Krishnendu, 2020, P INT C MACHINE LEAR
   Chen YH, 2013, IEEE T COMPUT AID D, V32, P1151, DOI 10.1109/TCAD.2013.2249558
   Cho M, 2008, IEEE T COMPUT AID D, V27, P1714, DOI 10.1109/TCAD.2008.2003282
   Choi K, 2012, ANNU REV ANAL CHEM, V5, P413, DOI 10.1146/annurev-anchem-062011-143028
   Chou WL, 2015, MICROMACHINES-BASEL, V6, P1249, DOI 10.3390/mi6091249
   Cobbe K, 2019, PR MACH LEARN RES, V97
   Collas P, 2010, MOL BIOTECHNOL, V45, P87, DOI 10.1007/s12033-009-9239-8
   Dayan Peter, 1992, Advances in Neural Information Processing Systems, V5, P1
   Dong C, 2015, MICROFLUID NANOFLUID, V18, P673, DOI 10.1007/s10404-014-1467-y
   Drygiannakis AI, 2009, LANGMUIR, V25, P147, DOI 10.1021/la802551j
   Elfar M, 2023, IEEE T COMPUT AID D, V42, P1212, DOI 10.1109/TCAD.2022.3194808
   Howard AG, 2017, Arxiv, DOI [arXiv:1704.04861, 10.48550/arXiv.1704.04861]
   Ganguli A, 2020, P NATL ACAD SCI USA, V117, P22727, DOI 10.1073/pnas.2014739117
   Grissom DT, 2014, IEEE T COMPUT AID D, V33, P356, DOI 10.1109/TCAD.2013.2290582
   Guériau M, 2015, AAAI CONF ARTIF INTE, P4276
   Gupta Jayesh K., 2017, Autonomous Agents and Multiagent Systems, AAMAS 2017: Workshops, Best Papers. Revised Selected Papers: LNAI 10642, P66, DOI 10.1007/978-3-319-71682-4_5
   He D, 2016, ADV NEUR IN, V29
   Hill A., 2018, GitHub
   Ho TY, 2010, ICCAD-IEEE ACM INT, P578, DOI 10.1109/ICCAD.2010.5654199
   Hopkins PV, 2015, J PEDIATR-US, V166, P172, DOI 10.1016/j.jpeds.2014.09.023
   Hsu CCY, 2020, Arxiv, DOI arXiv:2009.10897
   Huang TW, 2011, ICCAD-IEEE ACM INT, P448, DOI 10.1109/ICCAD.2011.6105367
   Ibrahim M, 2016, 2016 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), DOI 10.1145/2968455.2968516
   Illumina, 2015, Illumina NeoPrep Library Prep System
   Jiang Jiechuan, 2020, P INT C LEARNING REP
   Lazaridis A, 2020, J ARTIF INTELL RES, V69, P1421
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Lee J, 2020, PROCEEDINGS OF THE TWENTY-NINTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P4520
   Li J, 2020, LAB CHIP, V20, P1705, DOI 10.1039/d0lc00144a
   Li YQ, 2015, AAAI CONF ARTIF INTE, P979
   Li ZP, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967035
   Liang Tung-Che, 2021, P INT C MACHINE LEAR
   Liang Tung-Che, 2022, Recorded Videos during Training and Evaluation
   Liu Y, 2006, IEEE ELECTR DEVICE L, V27, P489, DOI 10.1109/LED.2006.874760
   Luo Y, 2013, IEEE T COMPUT AID D, V32, P59, DOI 10.1109/TCAD.2012.2211104
   Manak MS, 2018, NAT BIOMED ENG, V2, P761, DOI 10.1038/s41551-018-0285-z
   Meyer W. K., 1983, 21st Annual Proceedings on Reliability Physics 1983, P242, DOI 10.1109/IRPS.1983.361990
   Mnih V, 2013, Arxiv, DOI arXiv:1312.5602
   Mnih V, 2016, PR MACH LEARN RES, V48
   Narasimhan K, 2015, Arxiv, DOI [arXiv:1506.08941, 10.48550/arXiv.1506.08941, DOI 10.48550/ARXIV.1506.08941]
   Nelson JD, 2006, NAT PROTOC, V1, P179, DOI 10.1038/nprot.2006.27
   NIH, 2021, NIH Delivering New COVID-19 Testing Technologies to Meet U.S. Demand
   NIH, 2021, Rapid Acceleration of Diagnostics: Funding
   OSH Park, 2020, PCB Fabrication Company
   Ouyang YB, 2020, CLIN INFECT DIS, V71, P2052, DOI 10.1093/cid/ciaa462
   Palanisamy P, 2020, IEEE IJCNN, DOI 10.1109/ijcnn48605.2020.9207663
   Park JK, 2010, BIOMICROFLUIDICS, V4, DOI 10.1063/1.3398258
   Pierce VM, 2012, J CLIN MICROBIOL, V50, P3458, DOI 10.1128/JCM.01384-12
   Pollack MG, 2000, APPL PHYS LETT, V77, P1725, DOI 10.1063/1.1308534
   Sallab A.E., 2017, Electronic Imaging, V19, P70, DOI [DOI 10.2352/ISSN.2470-1173.2017.19.AVM-023, 10.2352/ISSN.2470-1173.2017.19.AVM-023]
   Schmitz JE, 2018, FUTURE MICROBIOL, V13, P1697, DOI 10.2217/fmb-2018-0258
   Schulman J, 2017, Arxiv, DOI [arXiv:1707.06347, DOI 10.48550/ARXIV.1707.06347]
   Schulman J, 2015, PR MACH LEARN RES, V37, P1889
   Sheridan C, 2020, NAT BIOTECHNOL, V38, P769, DOI 10.1038/s41587-020-0597-x
   Shixiang Gu, 2017, 2017 IEEE International Conference on Robotics and Automation (ICRA), P3389, DOI 10.1109/ICRA.2017.7989385
   Shukla V, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17081719
   Silver D, 2017, NATURE, V550, P354, DOI 10.1038/nature24270
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Sista RS, 2020, DIAGNOSTICS, V10, DOI 10.3390/diagnostics10010021
   Su F, 2006, IEEE T COMPUT AID D, V25, P211, DOI 10.1109/TCAD.2005.855956
   Su F, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P223, DOI 10.1109/ICCAD.2004.1382576
   Su F, 2006, DES AUT TEST EUROPE, P321
   Su Fei, 2006, ACM Journal on Emerging Technologies in Computing Systems, V2, P104
   Sun F, 2020, LAB CHIP, V20, P1621, DOI 10.1039/d0lc00304b
   Sutton RS, 2018, ADAPT COMPUT MACH LE, P1
   Doan TT, 2019, Arxiv, DOI arXiv:1902.07393
   Tsung-Yi Ho, 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P335
   Van Hasselt H., 2010, Advances in Neural Information Processing Systems, P2613
   van Hasselt H, 2016, AAAI CONF ARTIF INTE, P2094
   Vinyals O, 2019, NATURE, V575, P350, DOI 10.1038/s41586-019-1724-z
   Wachi A, 2019, PROCEEDINGS OF THE TWENTY-EIGHTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P6006
   Wang Yuhui, 2019, P 33 C NEURAL INFORM, P1
   Wang Ziyu, 2017, P INT C LEARNING REP
   Willsey M, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P183, DOI 10.1145/3297858.3304027
   Xu T, 2007, DES AUT CON, P948, DOI 10.1109/DAC.2007.375301
   Yáñez-Sedeño P, 2014, ANAL CHIM ACTA, V823, P1, DOI 10.1016/j.aca.2014.03.011
   Zafar S, 2003, J APPL PHYS, V93, P9298, DOI 10.1063/1.1570933
   Zhang KQ, 2018, Arxiv, DOI arXiv:1802.08757
   Zhao Y, 2012, IEEE T COMPUT AID D, V31, P242, DOI 10.1109/TCAD.2011.2177836
   Zhong ZW, 2020, ASIA S PACIF DES AUT, P544, DOI 10.1109/ASP-DAC47756.2020.9045182
   Zhong ZW, 2019, IEEE T BIOMED CIRC S, V13, P292, DOI 10.1109/TBCAS.2018.2886952
NR 87
TC 0
Z9 0
U1 13
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2024
VL 29
IS 2
AR PMID 24
DI 10.1145/3633458
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ML0T2
UT WOS:001193665600001
OA Bronze
DA 2024-08-05
ER

PT J
AU Peng, QS
   Bian, JC
   Huang, ZF
   Wang, SL
   Yan, AB
AF Peng, Qingsong
   Bian, Jingchang
   Huang, Zhengfeng
   Wang, Senling
   Yan, Aibin
TI A Compact TRNG Design for FPGA Based on the Metastability of RO-driven
   ShiftRegisters
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE True random number generator; field programmable gate array (FPGA);
   shift-register; metastability
ID RANDOM NUMBER GENERATOR; SECURE
AB True random number generators (TRNGs), as an important component of security systems, have received a lot of attention for their related research. The previous researches have provided a large number of TRNG solutions, however, they still failed to reach an excellent tradeoff in various performance metrics. This article presents a shift-registers metastability-based TRNG, which is implemented by compact reference units and comparison units. By forcing the D flip-flops in the shift-registers into the metastable state, it optimizes the problem that the conventional metastability entropy sources consume excessive hardware resources. And a new method of metastable randomness extraction is used to reduce the bias of metastable output. The proposed TRNG is implemented in Xilinx Spartan-6 and Virtex-6 FPGAs, which generate random sequences that pass the NIST SP800-22, NIST SP800-90B tests and show excellent robustness to voltage and temperature variations. This TRNG can consume only 3 slices of the FPGA, but it has a high throughput rate of 25 Mbit/s. In comparison with state-of-the-art FPGA-compatible TRNGs, the proposed TRNG achieves the highest figure of merit FOM, which means that the proposed TRNG significantly outperforms previous researches in terms of hardware resources, throughput rate, and operating frequency tradeoffs.
C1 [Peng, Qingsong; Bian, Jingchang; Huang, Zhengfeng; Yan, Aibin] Hefei Univ Technol, Sch Microelect, Hefei 230601, Anhui, Peoples R China.
   [Wang, Senling] Ehime Univ, Matsuyama, Ehime 7908577, Japan.
C3 Hefei University of Technology; Ehime University
RP Yan, AB (corresponding author), Hefei Univ Technol, Sch Microelect, Hefei 230601, Anhui, Peoples R China.
EM thetree2021@163.com; jingchangbian@126.com; huangzhengfeng@139.com;
   wang@cs.ehime-u.ac.jp; abyan@mail.ustc.edu.cn
RI yan, aibin/V-8752-2019
OI yan, aibin/0000-0003-0024-987X; Bian, Jingchang/0000-0002-4182-0553;
   Peng, Qingsong/0000-0001-7194-4031
FU National Natural Science Foundation of China [62174001, 62274052,
   61974001, 62311540021]; Anhui Provincial Natural Science Foundation
   [2208085J02]; Key research and development projects in Anhui Province
   [202104b11020032]; Excellent Scientific Research and Innovation Teams of
   Anhui Province [2022AH010059]; Distinguished Young Scholar Fund of Anhui
   Provincial Department of Education [2022AH020014]; Program for the Top
   Talents of Anhui Polytechnic University
FX This work was supported in part by the National Natural Science
   Foundation of China under grant Nos. 62174001, 62274052, 61974001,
   62311540021; Anhui Provincial Natural Science Foundation under grant No.
   2208085J02; the Key research and development projects in Anhui Province
   under grant No. 202104b11020032; Excellent Scientific Research and
   Innovation Teams of Anhui Province under grant No. 2022AH010059; the
   Distinguished Young Scholar Fund of Anhui Provincial Department of
   Education under grant No. 2022AH020014; the Program for the Top Talents
   of Anhui Polytechnic University.
CR Anandakumar NN, 2020, IEEE T CIRCUITS-II, V67, P570, DOI 10.1109/TCSII.2019.2919891
   Cret O, 2012, ROM J INF SCI TECH, V15, P277
   Cui JG, 2022, IEEE T CIRCUITS-II, V69, P1752, DOI 10.1109/TCSII.2021.3111049
   Dang BJ, 2019, IEEE ELECTR DEVICE L, V40, P1096, DOI 10.1109/LED.2019.2919914
   Danger Jean-Luc, 2007, 2007 International IEEE Northeast Workshop on Circuits and Systems (NEWCAS '07), P506, DOI 10.1109/NEWCAS.2007.4487970
   Della Sala R, 2022, IEEE T CIRCUITS-I, V69, P4886, DOI 10.1109/TCSI.2022.3199218
   Della Sala R, 2022, IEEE T CIRCUITS-II, V69, P1672, DOI 10.1109/TCSII.2021.3121537
   Frustaci F, 2023, IEEE T CIRCUITS-II, V70, P756, DOI 10.1109/TCSII.2022.3211278
   Govindaraj R, 2018, IEEE T VLSI SYST, V26, P2661, DOI 10.1109/TVLSI.2018.2823274
   Grujic M, 2022, IEEE T CIRCUITS-I, V69, P2435, DOI 10.1109/TCSI.2022.3158022
   Jin CL, 2019, IEEE T DEPEND SECURE, V16, P156, DOI 10.1109/TDSC.2017.2647950
   Liu Y, 2017, IEEE T CIRCUITS-I, V64, P133, DOI 10.1109/TCSI.2016.2606353
   Lozac'h F, 2013, 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), P615, DOI 10.1109/DSD.2013.73
   Luo YK, 2020, IEEE T CIRCUITS-I, V67, P4970, DOI 10.1109/TCSI.2020.3019030
   Ni TM, 2022, 2022 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST), DOI 10.1109/ASIANHOST56390.2022.10022291
   Petura O, 2016, I C FIELD PROG LOGIC, DOI 10.1109/FPL.2016.7577379
   Poudel P, 2019, IEEE T COMPUT, V68, P307, DOI 10.1109/TC.2018.2866459
   Rozic V, 2019, IEEE T CIRCUITS-II, V66, P1242, DOI 10.1109/TCSII.2018.2881559
   Rozic V, 2015, DES AUT CON, DOI 10.1145/2744769.2744852
   Rukhin Andrew, 2010, NIST Spec. Public. SP 800-22 Revision la
   Sunar B, 2007, IEEE T COMPUT, V56, P109, DOI 10.1109/TC.2007.250627
   Suresh VB, 2015, IEEE T CIRCUITS-I, V62, P1785, DOI 10.1109/TCSI.2015.2441966
   Turan M. S., 2018, NIST Spec. Public. 800-90B
   Wang Jiadong, 2016, IEEE ASIAN HARDWARE, P1
   Wang XY, 2021, IEEE T CIRCUITS-I, V68, P741, DOI 10.1109/TCSI.2020.3037173
   Wieczorek PZ, 2014, IEEE T CIRCUITS-I, V61, P134, DOI 10.1109/TCSI.2013.2265952
   Wold Knut, 2008, 2008 International Conference on Reconfigurable Computing and FPGAs (ReConFig), P385, DOI 10.1109/ReConFig.2008.17
   Wu XF, 2017, IEEE INT SYMP CIRC S, P2130
   Yin XZ, 2020, IEEE T ELECTRON DEV, V67, P2785, DOI 10.1109/TED.2020.2994896
   Zhuo C, 2020, IEEE T COMPUT AID D, V39, P1498, DOI 10.1109/TCAD.2019.2917844
   Zhuo C, 2019, IEEE T COMPUT AID D, V38, P1291, DOI 10.1109/TCAD.2018.2834438
NR 31
TC 2
Z9 2
U1 12
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2024
VL 29
IS 1
AR 13
DI 10.1145/3610295
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IS7X9
UT WOS:001168397800013
DA 2024-08-05
ER

EF