module partsel_00362(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire [31:6] x4;
  wire signed [7:27] x5;
  wire signed [6:30] x6;
  wire signed [5:31] x7;
  wire signed [0:31] x8;
  wire signed [7:24] x9;
  wire signed [25:6] x10;
  wire [1:27] x11;
  wire [31:3] x12;
  wire signed [29:6] x13;
  wire [6:25] x14;
  wire [3:24] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [25:6] p0 = 28283416;
  localparam signed [26:0] p1 = 515131712;
  localparam signed [2:30] p2 = 202393165;
  localparam [24:4] p3 = 439424186;
  assign x4 = p2[8 +: 4];
  assign x5 = {((x4[11] + (ctrl[1] || !ctrl[2] && !ctrl[1] ? (x0 | x4[3 + s3 -: 6]) : (x3[25 + s2 -: 5] + x0))) & x1[15 +: 4]), {p0[24 + s3 +: 4], p3[14]}};
  assign x6 = x0[14 -: 2];
  assign x7 = p2[8 +: 4];
  assign x8 = x2[18 + s1];
  assign x9 = x4;
  assign x10 = {x7[12], p3[23 + s2 +: 1]};
  assign x11 = x9[12 -: 4];
  assign x12 = x6[17];
  assign x13 = (!ctrl[1] && !ctrl[3] || !ctrl[1] ? {x9[19 +: 1], p2[29 + s1 -: 3]} : p2);
  assign x14 = (ctrl[0] || !ctrl[1] && !ctrl[3] ? p2[27 + s0 -: 7] : x7[8 +: 2]);
  assign x15 = (({2{{2{x11[10 + s0 -: 1]}}}} ^ p0[21 + s2 -: 3]) & (((!ctrl[2] && ctrl[1] && ctrl[3] ? x6 : (p1 ^ p2[31 + s3 -: 8])) & {{2{x13[12 +: 3]}}, p2[22 -: 3]}) | x13));
  assign y0 = p3[12 + s2 +: 8];
  assign y1 = x2[22];
  assign y2 = (!ctrl[0] && !ctrl[2] && ctrl[1] ? p0[19] : {({2{((p2[14 -: 2] + x11[19]) ^ p3)}} | {((x11[16 -: 4] & (p0[23 -: 1] | x10)) - p0[19 -: 3]), x4[29 + s2 -: 5]}), x3});
  assign y3 = x10[18 + s0];
endmodule
