# 1 "arch/arm/boot/dts/imx6q-gw51xx.dts"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/imx6q-gw51xx.dts"
# 12 "arch/arm/boot/dts/imx6q-gw51xx.dts"
/dts-v1/;
# 1 "arch/arm/boot/dts/imx6q.dtsi" 1
# 11 "arch/arm/boot/dts/imx6q.dtsi"
# 1 "/home/jtreep/LINUX/gitc/armv7-multiplatform/KERNEL/arch/arm/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 12 "arch/arm/boot/dts/imx6q.dtsi" 2
# 1 "arch/arm/boot/dts/imx6q-pinfunc.h" 1
# 13 "arch/arm/boot/dts/imx6q.dtsi" 2
# 1 "arch/arm/boot/dts/imx6qdl.dtsi" 1
# 13 "arch/arm/boot/dts/imx6qdl.dtsi"
# 1 "/home/jtreep/LINUX/gitc/armv7-multiplatform/KERNEL/arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1
# 14 "arch/arm/boot/dts/imx6qdl.dtsi" 2

# 1 "arch/arm/boot/dts/skeleton.dtsi" 1






/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 16 "arch/arm/boot/dts/imx6qdl.dtsi" 2

/ {
 aliases {
  ethernet0 = &fec;
  can0 = &can1;
  can1 = &can2;
  gpio0 = &gpio1;
  gpio1 = &gpio2;
  gpio2 = &gpio3;
  gpio3 = &gpio4;
  gpio4 = &gpio5;
  gpio5 = &gpio6;
  gpio6 = &gpio7;
  i2c0 = &i2c1;
  i2c1 = &i2c2;
  i2c2 = &i2c3;
  mmc0 = &usdhc1;
  mmc1 = &usdhc2;
  mmc2 = &usdhc3;
  mmc3 = &usdhc4;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  serial4 = &uart5;
  spi0 = &ecspi1;
  spi1 = &ecspi2;
  spi2 = &ecspi3;
  spi3 = &ecspi4;
  usbphy0 = &usbphy1;
  usbphy1 = &usbphy2;
 };

 intc: interrupt-controller@00a01000 {
  compatible = "arm,cortex-a9-gic";
  #interrupt-cells = <3>;
  interrupt-controller;
  reg = <0x00a01000 0x1000>,
        <0x00a00100 0x100>;
 };

 clocks {
  #address-cells = <1>;
  #size-cells = <0>;

  ckil {
   compatible = "fsl,imx-ckil", "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32768>;
  };

  ckih1 {
   compatible = "fsl,imx-ckih1", "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <0>;
  };

  osc {
   compatible = "fsl,imx-osc", "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <24000000>;
  };
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&intc>;
  ranges;

  dma_apbh: dma-apbh@00110000 {
   compatible = "fsl,imx6q-dma-apbh", "fsl,imx28-dma-apbh";
   reg = <0x00110000 0x2000>;
   interrupts = <0 13 4>,
         <0 13 4>,
         <0 13 4>,
         <0 13 4>;
   interrupt-names = "gpmi0", "gpmi1", "gpmi2", "gpmi3";
   #dma-cells = <1>;
   dma-channels = <4>;
   clocks = <&clks 106>;
  };

  gpmi: gpmi-nand@00112000 {
   compatible = "fsl,imx6q-gpmi-nand";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x00112000 0x2000>, <0x00114000 0x2000>;
   reg-names = "gpmi-nand", "bch";
   interrupts = <0 15 4>;
   interrupt-names = "bch";
   clocks = <&clks 152>, <&clks 153>, <&clks 151>,
     <&clks 150>, <&clks 149>;
   clock-names = "gpmi_io", "gpmi_apb", "gpmi_bch",
          "gpmi_bch_apb", "per1_bch";
   dmas = <&dma_apbh 0>;
   dma-names = "rx-tx";
   status = "disabled";
  };

  timer@00a00600 {
   compatible = "arm,cortex-a9-twd-timer";
   reg = <0x00a00600 0x20>;
   interrupts = <1 13 0xf01>;
   clocks = <&clks 15>;
  };

  L2: l2-cache@00a02000 {
   compatible = "arm,pl310-cache";
   reg = <0x00a02000 0x1000>;
   interrupts = <0 92 4>;
   cache-unified;
   cache-level = <2>;
   arm,tag-latency = <4 2 3>;
   arm,data-latency = <4 2 3>;
  };

  pcie: pcie@0x01000000 {
   compatible = "fsl,imx6q-pcie", "snps,dw-pcie";
   reg = <0x01ffc000 0x4000>;
   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";
   ranges = <0x00000800 0 0x01f00000 0x01f00000 0 0x00080000
      0x81000000 0 0 0x01f80000 0 0x00010000
      0x82000000 0 0x01000000 0x01000000 0 0x00f00000>;
   num-lanes = <1>;
   interrupts = <0 120 4>;
   interrupt-names = "msi";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 123 4>,
                   <0 0 0 2 &intc 0 122 4>,
                   <0 0 0 3 &intc 0 121 4>,
                   <0 0 0 4 &intc 0 120 4>;
   clocks = <&clks 144>, <&clks 206>, <&clks 189>;
   clock-names = "pcie", "pcie_bus", "pcie_phy";
   status = "disabled";
  };

  pmu {
   compatible = "arm,cortex-a9-pmu";
   interrupts = <0 94 4>;
  };

  aips-bus@02000000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x02000000 0x100000>;
   ranges;

   spba-bus@02000000 {
    compatible = "fsl,spba-bus", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x02000000 0x40000>;
    ranges;

    spdif: spdif@02004000 {
     compatible = "fsl,imx35-spdif";
     reg = <0x02004000 0x4000>;
     interrupts = <0 52 4>;
     dmas = <&sdma 14 18 0>,
            <&sdma 15 18 0>;
     dma-names = "rx", "tx";
     clocks = <&clks 197>, <&clks 3>,
       <&clks 197>, <&clks 107>,
       <&clks 0>, <&clks 118>,
       <&clks 0>, <&clks 139>,
       <&clks 0>;
     clock-names = "core", "rxtx0",
            "rxtx1", "rxtx2",
            "rxtx3", "rxtx4",
            "rxtx5", "rxtx6",
            "rxtx7";
     status = "disabled";
    };

    ecspi1: ecspi@02008000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
     reg = <0x02008000 0x4000>;
     interrupts = <0 31 4>;
     clocks = <&clks 112>, <&clks 112>;
     clock-names = "ipg", "per";
     dmas = <&sdma 3 7 1>, <&sdma 4 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ecspi2: ecspi@0200c000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
     reg = <0x0200c000 0x4000>;
     interrupts = <0 32 4>;
     clocks = <&clks 113>, <&clks 113>;
     clock-names = "ipg", "per";
     dmas = <&sdma 5 7 1>, <&sdma 6 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ecspi3: ecspi@02010000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
     reg = <0x02010000 0x4000>;
     interrupts = <0 33 4>;
     clocks = <&clks 114>, <&clks 114>;
     clock-names = "ipg", "per";
     dmas = <&sdma 7 7 1>, <&sdma 8 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ecspi4: ecspi@02014000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
     reg = <0x02014000 0x4000>;
     interrupts = <0 34 4>;
     clocks = <&clks 115>, <&clks 115>;
     clock-names = "ipg", "per";
     dmas = <&sdma 9 7 1>, <&sdma 10 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    uart1: serial@02020000 {
     compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
     reg = <0x02020000 0x4000>;
     interrupts = <0 26 4>;
     clocks = <&clks 160>, <&clks 161>;
     clock-names = "ipg", "per";
     dmas = <&sdma 25 4 0>, <&sdma 26 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    esai: esai@02024000 {
     reg = <0x02024000 0x4000>;
     interrupts = <0 51 4>;
    };

    ssi1: ssi@02028000 {
     compatible = "fsl,imx6q-ssi",
       "fsl,imx51-ssi",
       "fsl,imx21-ssi";
     reg = <0x02028000 0x4000>;
     interrupts = <0 46 4>;
     clocks = <&clks 178>;
     dmas = <&sdma 37 1 0>,
            <&sdma 38 1 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     fsl,ssi-dma-events = <38 37>;
     status = "disabled";
    };

    ssi2: ssi@0202c000 {
     compatible = "fsl,imx6q-ssi",
       "fsl,imx51-ssi",
       "fsl,imx21-ssi";
     reg = <0x0202c000 0x4000>;
     interrupts = <0 47 4>;
     clocks = <&clks 179>;
     dmas = <&sdma 41 1 0>,
            <&sdma 42 1 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     fsl,ssi-dma-events = <42 41>;
     status = "disabled";
    };

    ssi3: ssi@02030000 {
     compatible = "fsl,imx6q-ssi",
       "fsl,imx51-ssi",
       "fsl,imx21-ssi";
     reg = <0x02030000 0x4000>;
     interrupts = <0 48 4>;
     clocks = <&clks 180>;
     dmas = <&sdma 45 1 0>,
            <&sdma 46 1 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     fsl,ssi-dma-events = <46 45>;
     status = "disabled";
    };

    asrc: asrc@02034000 {
     reg = <0x02034000 0x4000>;
     interrupts = <0 50 4>;
    };

    spba@0203c000 {
     reg = <0x0203c000 0x4000>;
    };
   };

   vpu: vpu@02040000 {
    reg = <0x02040000 0x3c000>;
    interrupts = <0 3 4>,
                 <0 12 4>;
   };

   aipstz@0207c000 {
    reg = <0x0207c000 0x4000>;
   };

   pwm1: pwm@02080000 {
    #pwm-cells = <2>;
    compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
    reg = <0x02080000 0x4000>;
    interrupts = <0 83 4>;
    clocks = <&clks 62>, <&clks 145>;
    clock-names = "ipg", "per";
   };

   pwm2: pwm@02084000 {
    #pwm-cells = <2>;
    compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
    reg = <0x02084000 0x4000>;
    interrupts = <0 84 4>;
    clocks = <&clks 62>, <&clks 146>;
    clock-names = "ipg", "per";
   };

   pwm3: pwm@02088000 {
    #pwm-cells = <2>;
    compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
    reg = <0x02088000 0x4000>;
    interrupts = <0 85 4>;
    clocks = <&clks 62>, <&clks 147>;
    clock-names = "ipg", "per";
   };

   pwm4: pwm@0208c000 {
    #pwm-cells = <2>;
    compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
    reg = <0x0208c000 0x4000>;
    interrupts = <0 86 4>;
    clocks = <&clks 62>, <&clks 148>;
    clock-names = "ipg", "per";
   };

   can1: flexcan@02090000 {
    compatible = "fsl,imx6q-flexcan";
    reg = <0x02090000 0x4000>;
    interrupts = <0 110 4>;
    clocks = <&clks 108>, <&clks 109>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   can2: flexcan@02094000 {
    compatible = "fsl,imx6q-flexcan";
    reg = <0x02094000 0x4000>;
    interrupts = <0 111 4>;
    clocks = <&clks 110>, <&clks 111>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   gpt: gpt@02098000 {
    compatible = "fsl,imx6q-gpt", "fsl,imx31-gpt";
    reg = <0x02098000 0x4000>;
    interrupts = <0 55 4>;
    clocks = <&clks 119>, <&clks 120>;
    clock-names = "ipg", "per";
   };

   gpio1: gpio@0209c000 {
    compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
    reg = <0x0209c000 0x4000>;
    interrupts = <0 66 4>,
          <0 67 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio2: gpio@020a0000 {
    compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
    reg = <0x020a0000 0x4000>;
    interrupts = <0 68 4>,
          <0 69 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio3: gpio@020a4000 {
    compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
    reg = <0x020a4000 0x4000>;
    interrupts = <0 70 4>,
          <0 71 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio4: gpio@020a8000 {
    compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
    reg = <0x020a8000 0x4000>;
    interrupts = <0 72 4>,
          <0 73 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio5: gpio@020ac000 {
    compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
    reg = <0x020ac000 0x4000>;
    interrupts = <0 74 4>,
          <0 75 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio6: gpio@020b0000 {
    compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
    reg = <0x020b0000 0x4000>;
    interrupts = <0 76 4>,
          <0 77 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio7: gpio@020b4000 {
    compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
    reg = <0x020b4000 0x4000>;
    interrupts = <0 78 4>,
          <0 79 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   kpp: kpp@020b8000 {
    reg = <0x020b8000 0x4000>;
    interrupts = <0 82 4>;
   };

   wdog1: wdog@020bc000 {
    compatible = "fsl,imx6q-wdt", "fsl,imx21-wdt";
    reg = <0x020bc000 0x4000>;
    interrupts = <0 80 4>;
    clocks = <&clks 0>;
   };

   wdog2: wdog@020c0000 {
    compatible = "fsl,imx6q-wdt", "fsl,imx21-wdt";
    reg = <0x020c0000 0x4000>;
    interrupts = <0 81 4>;
    clocks = <&clks 0>;
    status = "disabled";
   };

   clks: ccm@020c4000 {
    compatible = "fsl,imx6q-ccm";
    reg = <0x020c4000 0x4000>;
    interrupts = <0 87 4>,
          <0 88 4>;
    #clock-cells = <1>;
   };

   anatop: anatop@020c8000 {
    compatible = "fsl,imx6q-anatop", "syscon", "simple-bus";
    reg = <0x020c8000 0x1000>;
    interrupts = <0 49 4>,
          <0 54 4>,
          <0 127 4>;

    regulator-1p1@110 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd1p1";
     regulator-min-microvolt = <800000>;
     regulator-max-microvolt = <1375000>;
     regulator-always-on;
     anatop-reg-offset = <0x110>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <4>;
     anatop-min-voltage = <800000>;
     anatop-max-voltage = <1375000>;
    };

    regulator-3p0@120 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd3p0";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <3150000>;
     regulator-always-on;
     anatop-reg-offset = <0x120>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <0>;
     anatop-min-voltage = <2625000>;
     anatop-max-voltage = <3400000>;
    };

    regulator-2p5@130 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd2p5";
     regulator-min-microvolt = <2000000>;
     regulator-max-microvolt = <2750000>;
     regulator-always-on;
     anatop-reg-offset = <0x130>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <0>;
     anatop-min-voltage = <2000000>;
     anatop-max-voltage = <2750000>;
    };

    reg_arm: regulator-vddcore@140 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vddarm";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     regulator-always-on;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <0>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <24>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
    };

    reg_pu: regulator-vddpu@140 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vddpu";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     regulator-always-on;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <9>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <26>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
    };

    reg_soc: regulator-vddsoc@140 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vddsoc";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     regulator-always-on;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <18>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <28>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
    };
   };

   tempmon: tempmon {
    compatible = "fsl,imx6q-tempmon";
    interrupts = <0 49 4>;
    fsl,tempmon = <&anatop>;
    fsl,tempmon-data = <&ocotp>;
    clocks = <&clks 172>;
   };

   usbphy1: usbphy@020c9000 {
    compatible = "fsl,imx6q-usbphy", "fsl,imx23-usbphy";
    reg = <0x020c9000 0x1000>;
    interrupts = <0 44 4>;
    clocks = <&clks 182>;
    fsl,anatop = <&anatop>;
   };

   usbphy2: usbphy@020ca000 {
    compatible = "fsl,imx6q-usbphy", "fsl,imx23-usbphy";
    reg = <0x020ca000 0x1000>;
    interrupts = <0 45 4>;
    clocks = <&clks 183>;
    fsl,anatop = <&anatop>;
   };

   snvs@020cc000 {
    compatible = "fsl,sec-v4.0-mon", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x020cc000 0x4000>;

    snvs-rtc-lp@34 {
     compatible = "fsl,sec-v4.0-mon-rtc-lp";
     reg = <0x34 0x58>;
     interrupts = <0 19 4>,
           <0 20 4>;
    };
   };

   epit1: epit@020d0000 {
    reg = <0x020d0000 0x4000>;
    interrupts = <0 56 4>;
   };

   epit2: epit@020d4000 {
    reg = <0x020d4000 0x4000>;
    interrupts = <0 57 4>;
   };

   src: src@020d8000 {
    compatible = "fsl,imx6q-src", "fsl,imx51-src";
    reg = <0x020d8000 0x4000>;
    interrupts = <0 91 4>,
          <0 96 4>;
    #reset-cells = <1>;
   };

   gpc: gpc@020dc000 {
    compatible = "fsl,imx6q-gpc";
    reg = <0x020dc000 0x4000>;
    interrupts = <0 89 4>,
          <0 90 4>;
   };

   gpr: iomuxc-gpr@020e0000 {
    compatible = "fsl,imx6q-iomuxc-gpr", "syscon";
    reg = <0x020e0000 0x38>;
   };

   iomuxc: iomuxc@020e0000 {
    compatible = "fsl,imx6dl-iomuxc", "fsl,imx6q-iomuxc";
    reg = <0x020e0000 0x4000>;
   };

   ldb: ldb@020e0008 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6q-ldb", "fsl,imx53-ldb";
    gpr = <&gpr>;
    status = "disabled";

    lvds-channel@0 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0>;
     status = "disabled";

     port@0 {
      reg = <0>;

      lvds0_mux_0: endpoint {
       remote-endpoint = <&ipu1_di0_lvds0>;
      };
     };

     port@1 {
      reg = <1>;

      lvds0_mux_1: endpoint {
       remote-endpoint = <&ipu1_di1_lvds0>;
      };
     };
    };

    lvds-channel@1 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <1>;
     status = "disabled";

     port@0 {
      reg = <0>;

      lvds1_mux_0: endpoint {
       remote-endpoint = <&ipu1_di0_lvds1>;
      };
     };

     port@1 {
      reg = <1>;

      lvds1_mux_1: endpoint {
       remote-endpoint = <&ipu1_di1_lvds1>;
      };
     };
    };
   };

   hdmi: hdmi@0120000 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x00120000 0x9000>;
    interrupts = <0 115 0x04>;
    gpr = <&gpr>;
    clocks = <&clks 123>, <&clks 124>;
    clock-names = "iahb", "isfr";
    status = "disabled";

    port@0 {
     reg = <0>;

     hdmi_mux_0: endpoint {
      remote-endpoint = <&ipu1_di0_hdmi>;
     };
    };

    port@1 {
     reg = <1>;

     hdmi_mux_1: endpoint {
      remote-endpoint = <&ipu1_di1_hdmi>;
     };
    };
   };

   dcic1: dcic@020e4000 {
    reg = <0x020e4000 0x4000>;
    interrupts = <0 124 4>;
   };

   dcic2: dcic@020e8000 {
    reg = <0x020e8000 0x4000>;
    interrupts = <0 125 4>;
   };

   sdma: sdma@020ec000 {
    compatible = "fsl,imx6q-sdma", "fsl,imx35-sdma";
    reg = <0x020ec000 0x4000>;
    interrupts = <0 2 4>;
    clocks = <&clks 155>, <&clks 155>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx6q.bin";
   };
  };

  aips-bus@02100000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x02100000 0x100000>;
   ranges;

   caam@02100000 {
    reg = <0x02100000 0x40000>;
    interrupts = <0 105 4>,
          <0 106 4>;
   };

   aipstz@0217c000 {
    reg = <0x0217c000 0x4000>;
   };

   usbotg: usb@02184000 {
    compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
    reg = <0x02184000 0x200>;
    interrupts = <0 43 4>;
    clocks = <&clks 162>;
    fsl,usbphy = <&usbphy1>;
    fsl,usbmisc = <&usbmisc 0>;
    status = "disabled";
   };

   usbh1: usb@02184200 {
    compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
    reg = <0x02184200 0x200>;
    interrupts = <0 40 4>;
    clocks = <&clks 162>;
    fsl,usbphy = <&usbphy2>;
    fsl,usbmisc = <&usbmisc 1>;
    status = "disabled";
   };

   usbh2: usb@02184400 {
    compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
    reg = <0x02184400 0x200>;
    interrupts = <0 41 4>;
    clocks = <&clks 162>;
    fsl,usbmisc = <&usbmisc 2>;
    status = "disabled";
   };

   usbh3: usb@02184600 {
    compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
    reg = <0x02184600 0x200>;
    interrupts = <0 42 4>;
    clocks = <&clks 162>;
    fsl,usbmisc = <&usbmisc 3>;
    status = "disabled";
   };

   usbmisc: usbmisc@02184800 {
    #index-cells = <1>;
    compatible = "fsl,imx6q-usbmisc";
    reg = <0x02184800 0x200>;
    clocks = <&clks 162>;
   };

   fec: ethernet@02188000 {
    compatible = "fsl,imx6q-fec";
    reg = <0x02188000 0x4000>;
    interrupts-extended =
     <&intc 0 118 4>,
     <&intc 0 119 4>;
    clocks = <&clks 117>, <&clks 117>, <&clks 190>;
    clock-names = "ipg", "ahb", "ptp";
    status = "disabled";
   };

   mlb@0218c000 {
    reg = <0x0218c000 0x4000>;
    interrupts = <0 53 4>,
          <0 117 4>,
          <0 126 4>;
   };

   usdhc1: usdhc@02190000 {
    compatible = "fsl,imx6q-usdhc";
    reg = <0x02190000 0x4000>;
    interrupts = <0 22 4>;
    clocks = <&clks 163>, <&clks 163>, <&clks 163>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   usdhc2: usdhc@02194000 {
    compatible = "fsl,imx6q-usdhc";
    reg = <0x02194000 0x4000>;
    interrupts = <0 23 4>;
    clocks = <&clks 164>, <&clks 164>, <&clks 164>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   usdhc3: usdhc@02198000 {
    compatible = "fsl,imx6q-usdhc";
    reg = <0x02198000 0x4000>;
    interrupts = <0 24 4>;
    clocks = <&clks 165>, <&clks 165>, <&clks 165>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   usdhc4: usdhc@0219c000 {
    compatible = "fsl,imx6q-usdhc";
    reg = <0x0219c000 0x4000>;
    interrupts = <0 25 4>;
    clocks = <&clks 166>, <&clks 166>, <&clks 166>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   i2c1: i2c@021a0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c";
    reg = <0x021a0000 0x4000>;
    interrupts = <0 36 4>;
    clocks = <&clks 125>;
    status = "disabled";
   };

   i2c2: i2c@021a4000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c";
    reg = <0x021a4000 0x4000>;
    interrupts = <0 37 4>;
    clocks = <&clks 126>;
    status = "disabled";
   };

   i2c3: i2c@021a8000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c";
    reg = <0x021a8000 0x4000>;
    interrupts = <0 38 4>;
    clocks = <&clks 127>;
    status = "disabled";
   };

   romcp@021ac000 {
    reg = <0x021ac000 0x4000>;
   };

   mmdc0: mmdc@021b0000 {
    compatible = "fsl,imx6q-mmdc";
    reg = <0x021b0000 0x4000>;
   };

   mmdc1: mmdc@021b4000 {
    reg = <0x021b4000 0x4000>;
   };

   weim: weim@021b8000 {
    compatible = "fsl,imx6q-weim";
    reg = <0x021b8000 0x4000>;
    interrupts = <0 14 4>;
    clocks = <&clks 196>;
   };

   ocotp: ocotp@021bc000 {
    compatible = "fsl,imx6q-ocotp", "syscon";
    reg = <0x021bc000 0x4000>;
   };

   tzasc@021d0000 {
    reg = <0x021d0000 0x4000>;
    interrupts = <0 108 4>;
   };

   tzasc@021d4000 {
    reg = <0x021d4000 0x4000>;
    interrupts = <0 109 4>;
   };

   audmux: audmux@021d8000 {
    compatible = "fsl,imx6q-audmux", "fsl,imx31-audmux";
    reg = <0x021d8000 0x4000>;
    status = "disabled";
   };

   mipi_csi: mipi@021dc000 {
    reg = <0x021dc000 0x4000>;
   };

   mipi_dsi: mipi@021e0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x021e0000 0x4000>;
    status = "disabled";

    port@0 {
     reg = <0>;

     mipi_mux_0: endpoint {
      remote-endpoint = <&ipu1_di0_mipi>;
     };
    };

    port@1 {
     reg = <1>;

     mipi_mux_1: endpoint {
      remote-endpoint = <&ipu1_di1_mipi>;
     };
    };
   };

   vdoa@021e4000 {
    reg = <0x021e4000 0x4000>;
    interrupts = <0 18 4>;
   };

   uart2: serial@021e8000 {
    compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
    reg = <0x021e8000 0x4000>;
    interrupts = <0 27 4>;
    clocks = <&clks 160>, <&clks 161>;
    clock-names = "ipg", "per";
    dmas = <&sdma 27 4 0>, <&sdma 28 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   uart3: serial@021ec000 {
    compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
    reg = <0x021ec000 0x4000>;
    interrupts = <0 28 4>;
    clocks = <&clks 160>, <&clks 161>;
    clock-names = "ipg", "per";
    dmas = <&sdma 29 4 0>, <&sdma 30 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   uart4: serial@021f0000 {
    compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
    reg = <0x021f0000 0x4000>;
    interrupts = <0 29 4>;
    clocks = <&clks 160>, <&clks 161>;
    clock-names = "ipg", "per";
    dmas = <&sdma 31 4 0>, <&sdma 32 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   uart5: serial@021f4000 {
    compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
    reg = <0x021f4000 0x4000>;
    interrupts = <0 30 4>;
    clocks = <&clks 160>, <&clks 161>;
    clock-names = "ipg", "per";
    dmas = <&sdma 33 4 0>, <&sdma 34 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };
  };

  ipu1: ipu@02400000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "fsl,imx6q-ipu";
   reg = <0x02400000 0x400000>;
   interrupts = <0 6 4>,
         <0 5 4>;
   clocks = <&clks 130>, <&clks 131>, <&clks 132>;
   clock-names = "bus", "di0", "di1";
   resets = <&src 2>;

   ipu1_di0: port@2 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <2>;

    ipu1_di0_disp0: endpoint@0 {
    };

    ipu1_di0_hdmi: endpoint@1 {
     remote-endpoint = <&hdmi_mux_0>;
    };

    ipu1_di0_mipi: endpoint@2 {
     remote-endpoint = <&mipi_mux_0>;
    };

    ipu1_di0_lvds0: endpoint@3 {
     remote-endpoint = <&lvds0_mux_0>;
    };

    ipu1_di0_lvds1: endpoint@4 {
     remote-endpoint = <&lvds1_mux_0>;
    };
   };

   ipu1_di1: port@3 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <3>;

    ipu1_di0_disp1: endpoint@0 {
    };

    ipu1_di1_hdmi: endpoint@1 {
     remote-endpoint = <&hdmi_mux_1>;
    };

    ipu1_di1_mipi: endpoint@2 {
     remote-endpoint = <&mipi_mux_1>;
    };

    ipu1_di1_lvds0: endpoint@3 {
     remote-endpoint = <&lvds0_mux_1>;
    };

    ipu1_di1_lvds1: endpoint@4 {
     remote-endpoint = <&lvds1_mux_1>;
    };
   };
  };
 };
};
# 14 "arch/arm/boot/dts/imx6q.dtsi" 2

/ {
 aliases {
  spi4 = &ecspi5;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <0>;
   next-level-cache = <&L2>;
   operating-points = <

    1200000 1275000
    996000 1250000
    852000 1250000
    792000 1150000
    396000 975000
   >;
   fsl,soc-operating-points = <

    1200000 1275000
    996000 1250000
    852000 1250000
    792000 1175000
    396000 1175000
   >;
   clock-latency = <61036>;
   clocks = <&clks 104>, <&clks 6>, <&clks 16>,
     <&clks 17>, <&clks 170>;
   clock-names = "arm", "pll2_pfd2_396m", "step",
          "pll1_sw", "pll1_sys";
   arm-supply = <&reg_arm>;
   pu-supply = <&reg_pu>;
   soc-supply = <&reg_soc>;
  };

  cpu@1 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <1>;
   next-level-cache = <&L2>;
  };

  cpu@2 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <2>;
   next-level-cache = <&L2>;
  };

  cpu@3 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <3>;
   next-level-cache = <&L2>;
  };
 };

 soc {
  ocram: sram@00900000 {
   compatible = "mmio-sram";
   reg = <0x00900000 0x40000>;
   clocks = <&clks 142>;
  };

  aips-bus@02000000 {
   spba-bus@02000000 {
    ecspi5: ecspi@02018000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
     reg = <0x02018000 0x4000>;
     interrupts = <0 35 4>;
     clocks = <&clks 116>, <&clks 116>;
     clock-names = "ipg", "per";
     status = "disabled";
    };
   };

   iomuxc: iomuxc@020e0000 {
    compatible = "fsl,imx6q-iomuxc";

    ipu2 {
     pinctrl_ipu2_1: ipu2grp-1 {
      fsl,pins = <
       0x15c 0x470 0x000 0x1 0x0 0x10
       0x160 0x474 0x000 0x1 0x0 0x10
       0x164 0x478 0x000 0x1 0x0 0x10
       0x168 0x47c 0x000 0x1 0x0 0x10
       0x16c 0x480 0x000 0x1 0x0 0x80000000
       0x170 0x484 0x000 0x1 0x0 0x10
       0x174 0x488 0x000 0x1 0x0 0x10
       0x178 0x48c 0x000 0x1 0x0 0x10
       0x17c 0x490 0x000 0x1 0x0 0x10
       0x180 0x494 0x000 0x1 0x0 0x10
       0x184 0x498 0x000 0x1 0x0 0x10
       0x188 0x49c 0x000 0x1 0x0 0x10
       0x18c 0x4a0 0x000 0x1 0x0 0x10
       0x190 0x4a4 0x000 0x1 0x0 0x10
       0x194 0x4a8 0x000 0x1 0x0 0x10
       0x198 0x4ac 0x000 0x1 0x0 0x10
       0x19c 0x4b0 0x000 0x1 0x0 0x10
       0x1a0 0x4b4 0x000 0x1 0x0 0x10
       0x1a4 0x4b8 0x000 0x1 0x0 0x10
       0x1a8 0x4bc 0x000 0x1 0x0 0x10
       0x1ac 0x4c0 0x000 0x1 0x0 0x10
       0x1b0 0x4c4 0x000 0x1 0x0 0x10
       0x1b4 0x4c8 0x000 0x1 0x0 0x10
       0x1b8 0x4cc 0x000 0x1 0x0 0x10
       0x1bc 0x4d0 0x000 0x1 0x0 0x10
       0x1c0 0x4d4 0x000 0x1 0x0 0x10
       0x1c4 0x4d8 0x000 0x1 0x0 0x10
       0x1c8 0x4dc 0x000 0x1 0x0 0x10
       0x1cc 0x4e0 0x000 0x1 0x0 0x10
      >;
     };
    };
   };
  };

  sata: sata@02200000 {
   compatible = "fsl,imx6q-ahci";
   reg = <0x02200000 0x4000>;
   interrupts = <0 39 4>;
   clocks = <&clks 154>, <&clks 187>, <&clks 105>;
   clock-names = "sata", "sata_ref", "ahb";
   status = "disabled";
  };

  ipu2: ipu@02800000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "fsl,imx6q-ipu";
   reg = <0x02800000 0x400000>;
   interrupts = <0 8 4>,
         <0 7 4>;
   clocks = <&clks 133>, <&clks 134>, <&clks 137>;
   clock-names = "bus", "di0", "di1";
   resets = <&src 4>;

   ipu2_di0: port@2 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <2>;

    ipu2_di0_disp0: endpoint@0 {
    };

    ipu2_di0_hdmi: endpoint@1 {
     remote-endpoint = <&hdmi_mux_2>;
    };

    ipu2_di0_mipi: endpoint@2 {
    };

    ipu2_di0_lvds0: endpoint@3 {
     remote-endpoint = <&lvds0_mux_2>;
    };

    ipu2_di0_lvds1: endpoint@4 {
     remote-endpoint = <&lvds1_mux_2>;
    };
   };

   ipu2_di1: port@3 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <3>;

    ipu2_di1_hdmi: endpoint@1 {
     remote-endpoint = <&hdmi_mux_3>;
    };

    ipu2_di1_mipi: endpoint@2 {
    };

    ipu2_di1_lvds0: endpoint@3 {
     remote-endpoint = <&lvds0_mux_3>;
    };

    ipu2_di1_lvds1: endpoint@4 {
     remote-endpoint = <&lvds1_mux_3>;
    };
   };
  };
 };

 display-subsystem {
  compatible = "fsl,imx-display-subsystem";
  ports = <&ipu1_di0>, <&ipu1_di1>, <&ipu2_di0>, <&ipu2_di1>;
 };
};

&hdmi {
 compatible = "fsl,imx6q-hdmi";

 port@2 {
  reg = <2>;

  hdmi_mux_2: endpoint {
   remote-endpoint = <&ipu2_di0_hdmi>;
  };
 };

 port@3 {
  reg = <3>;

  hdmi_mux_3: endpoint {
   remote-endpoint = <&ipu2_di1_hdmi>;
  };
 };
};

&ldb {
 clocks = <&clks 33>, <&clks 34>,
   <&clks 39>, <&clks 40>, <&clks 41>, <&clks 42>,
   <&clks 135>, <&clks 136>;
 clock-names = "di0_pll", "di1_pll",
        "di0_sel", "di1_sel", "di2_sel", "di3_sel",
        "di0", "di1";

 lvds-channel@0 {
  port@2 {
   reg = <2>;

   lvds0_mux_2: endpoint {
    remote-endpoint = <&ipu2_di0_lvds0>;
   };
  };

  port@3 {
   reg = <3>;

   lvds0_mux_3: endpoint {
    remote-endpoint = <&ipu2_di1_lvds0>;
   };
  };
 };

 lvds-channel@1 {
  port@2 {
   reg = <2>;

   lvds1_mux_2: endpoint {
    remote-endpoint = <&ipu2_di0_lvds1>;
   };
  };

  port@3 {
   reg = <3>;

   lvds1_mux_3: endpoint {
    remote-endpoint = <&ipu2_di1_lvds1>;
   };
  };
 };
};

&mipi_dsi {
 port@2 {
  reg = <2>;

  mipi_mux_2: endpoint {
   remote-endpoint = <&ipu2_di0_mipi>;
  };
 };

 port@3 {
  reg = <3>;

  mipi_mux_3: endpoint {
   remote-endpoint = <&ipu2_di1_mipi>;
  };
 };
};
# 14 "arch/arm/boot/dts/imx6q-gw51xx.dts" 2
# 1 "arch/arm/boot/dts/imx6qdl-gw54xx.dtsi" 1
# 12 "arch/arm/boot/dts/imx6qdl-gw54xx.dtsi"
/ {

 aliases {
  can0 = &can1;
  ethernet0 = &fec;
  ethernet1 = &eth1;
  led0 = &led0;
  led1 = &led1;
  led2 = &led2;
  nand = &gpmi;
  sky2 = &eth1;
  ssi0 = &ssi1;
  usb0 = &usbh1;
  usb1 = &usbotg;
  usdhc2 = &usdhc3;
 };

 chosen {
  bootargs = "console=ttymxc1,115200";
 };

 leds {
  compatible = "gpio-leds";

  led0: user1 {
   label = "user1";
   gpios = <&gpio4 6 0>;
   default-state = "on";
   linux,default-trigger = "heartbeat";
  };

  led1: user2 {
   label = "user2";
   gpios = <&gpio4 7 0>;
   default-state = "off";
  };

  led2: user3 {
   label = "user3";
   gpios = <&gpio4 15 1>;
   default-state = "off";
  };
 };

 memory {
  reg = <0x10000000 0x40000000>;
 };

 pps {
  compatible = "pps-gpio";
  gpios = <&gpio1 26 0>;
  status = "okay";
 };

 regulators {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <0>;

  reg_1p0v: regulator@0 {
   compatible = "regulator-fixed";
   reg = <0>;
   regulator-name = "1P0V";
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1000000>;
   regulator-always-on;
  };

  reg_3p3v: regulator@1 {
   compatible = "regulator-fixed";
   reg = <1>;
   regulator-name = "3P3V";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   regulator-always-on;
  };

  reg_usb_h1_vbus: regulator@2 {
   compatible = "regulator-fixed";
   reg = <2>;
   regulator-name = "usb_h1_vbus";
   regulator-min-microvolt = <5000000>;
   regulator-max-microvolt = <5000000>;
   regulator-always-on;
  };

  reg_usb_otg_vbus: regulator@3 {
   compatible = "regulator-fixed";
   reg = <3>;
   regulator-name = "usb_otg_vbus";
   regulator-min-microvolt = <5000000>;
   regulator-max-microvolt = <5000000>;
   gpio = <&gpio3 22 0>;
   enable-active-high;
  };
 };

 sound {
  compatible = "fsl,imx6q-sabrelite-sgtl5000",
        "fsl,imx-audio-sgtl5000";
  model = "imx6q-sabrelite-sgtl5000";
  ssi-controller = <&ssi1>;
  audio-codec = <&codec>;
  audio-routing =
   "MIC_IN", "Mic Jack",
   "Mic Jack", "Mic Bias",
   "Headphone Jack", "HP_OUT";
  mux-int-port = <1>;
  mux-ext-port = <4>;
 };
};

&audmux {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_audmux>;
 status = "okay";
};

&can1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_flexcan1>;
 status = "okay";
};

&fec {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_enet>;
 phy-mode = "rgmii";
 phy-reset-gpios = <&gpio1 30 0>;
 status = "okay";
};

&gpmi {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_gpmi_nand>;
 status = "okay";
};

&hdmi {
 ddc-i2c-bus = <&i2c3>;
 status = "okay";
};

&i2c1 {
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c1>;
 status = "okay";

 eeprom1: eeprom@50 {
  compatible = "atmel,24c02";
  reg = <0x50>;
  pagesize = <16>;
 };

 eeprom2: eeprom@51 {
  compatible = "atmel,24c02";
  reg = <0x51>;
  pagesize = <16>;
 };

 eeprom3: eeprom@52 {
  compatible = "atmel,24c02";
  reg = <0x52>;
  pagesize = <16>;
 };

 eeprom4: eeprom@53 {
  compatible = "atmel,24c02";
  reg = <0x53>;
  pagesize = <16>;
 };

 gpio: pca9555@23 {
  compatible = "nxp,pca9555";
  reg = <0x23>;
  gpio-controller;
  #gpio-cells = <2>;
 };

 hwmon: gsc@29 {
  compatible = "gw,gsp";
  reg = <0x29>;
 };

 rtc: ds1672@68 {
  compatible = "dallas,ds1672";
  reg = <0x68>;
 };
};

&i2c2 {
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c2>;
 status = "okay";

 pmic: pfuze100@08 {
  compatible = "fsl,pfuze100";
  reg = <0x08>;

  regulators {
   sw1a_reg: sw1ab {
    regulator-min-microvolt = <300000>;
    regulator-max-microvolt = <1875000>;
    regulator-boot-on;
    regulator-always-on;
    regulator-ramp-delay = <6250>;
   };

   sw1c_reg: sw1c {
    regulator-min-microvolt = <300000>;
    regulator-max-microvolt = <1875000>;
    regulator-boot-on;
    regulator-always-on;
    regulator-ramp-delay = <6250>;
   };

   sw2_reg: sw2 {
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <3950000>;
    regulator-boot-on;
    regulator-always-on;
   };

   sw3a_reg: sw3a {
    regulator-min-microvolt = <400000>;
    regulator-max-microvolt = <1975000>;
    regulator-boot-on;
    regulator-always-on;
   };

   sw3b_reg: sw3b {
    regulator-min-microvolt = <400000>;
    regulator-max-microvolt = <1975000>;
    regulator-boot-on;
    regulator-always-on;
   };

   sw4_reg: sw4 {
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <3300000>;
   };

   swbst_reg: swbst {
    regulator-min-microvolt = <5000000>;
    regulator-max-microvolt = <5150000>;
   };

   snvs_reg: vsnvs {
    regulator-min-microvolt = <1000000>;
    regulator-max-microvolt = <3000000>;
    regulator-boot-on;
    regulator-always-on;
   };

   vref_reg: vrefddr {
    regulator-boot-on;
    regulator-always-on;
   };

   vgen1_reg: vgen1 {
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <1550000>;
   };

   vgen2_reg: vgen2 {
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <1550000>;
   };

   vgen3_reg: vgen3 {
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;
   };

   vgen4_reg: vgen4 {
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;
    regulator-always-on;
   };

   vgen5_reg: vgen5 {
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;
    regulator-always-on;
   };

   vgen6_reg: vgen6 {
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;
    regulator-always-on;
   };
  };
 };

 pciswitch: pex8609@3f {
  compatible = "plx,pex8609";
  reg = <0x3f>;
 };

 pciclkgen: si52147@6b {
  compatible = "sil,si52147";
  reg = <0x6b>;
 };
};

&i2c3 {
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c3>;
 status = "okay";

 accelerometer: fxos8700@1e {
  compatible = "fsl,fxos8700";
  reg = <0x1e>;
 };

 codec: sgtl5000@0a {
  compatible = "fsl,sgtl5000";
  reg = <0x0a>;
  clocks = <&clks 201>;
  VDDA-supply = <&sw4_reg>;
  VDDIO-supply = <&reg_3p3v>;
 };

 hdmiin: adv7611@4c {
  compatible = "adi,adv7611";
  reg = <0x4c>;
 };

 touchscreen: egalax_ts@04 {
  compatible = "eeti,egalax_ts";
  reg = <0x04>;
  interrupt-parent = <&gpio7>;
  interrupts = <12 2>;
  wakeup-gpios = <&gpio7 12 0>;
 };

 videoout: adv7393@2a {
  compatible = "adi,adv7393";
  reg = <0x2a>;
 };

 videoin: adv7180@20 {
  compatible = "adi,adv7180";
  reg = <0x20>;
 };
};

&iomuxc {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_hog>;

 imx6qdl-gw54xx {
  pinctrl_hog: hoggrp {
   fsl,pins = <
    0x0a8 0x3bc 0x000 0x5 0x0 0x80000000
    0x09c 0x3b0 0x000 0x5 0x0 0x80000000
    0x1e0 0x4f4 0x000 0x5 0x0 0x80000000
    0x1e8 0x4fc 0x000 0x5 0x0 0x80000000
    0x1ec 0x500 0x000 0x5 0x0 0x80000000
    0x220 0x5f0 0x000 0x0 0x0 0x000130b0
    0x234 0x604 0x000 0x5 0x0 0x80000000
    0x24c 0x61c 0x000 0x5 0x0 0x80000000
    0x1f8 0x5c8 0x000 0x5 0x0 0x80000000
    0x1fc 0x5cc 0x000 0x5 0x0 0x80000000
    0x21c 0x5ec 0x000 0x5 0x0 0x80000000
    0x340 0x728 0x000 0x5 0x0 0x80000000
    0x344 0x72c 0x000 0x5 0x0 0x80000000
    >;
  };

  pinctrl_audmux: audmuxgrp {
   fsl,pins = <
    0x054 0x368 0x7b4 0x3 0x0 0x130b0
    0x35c 0x744 0x7c4 0x3 0x1 0x130b0
    0x050 0x364 0x7b8 0x3 0x0 0x110b0
    0x04c 0x360 0x7c8 0x3 0x0 0x130b0
   >;
  };

  pinctrl_enet: enetgrp {
   fsl,pins = <
    0x084 0x398 0x844 0x1 0x0 0x1b0b0
    0x070 0x384 0x848 0x1 0x0 0x1b0b0
    0x078 0x38c 0x84c 0x1 0x0 0x1b0b0
    0x07c 0x390 0x850 0x1 0x0 0x1b0b0
    0x080 0x394 0x854 0x1 0x0 0x1b0b0
    0x06c 0x380 0x858 0x1 0x0 0x1b0b0
    0x058 0x36c 0x000 0x1 0x0 0x1b0b0
    0x05c 0x370 0x000 0x1 0x0 0x1b0b0
    0x060 0x374 0x000 0x1 0x0 0x1b0b0
    0x064 0x378 0x000 0x1 0x0 0x1b0b0
    0x068 0x37c 0x000 0x1 0x0 0x1b0b0
    0x074 0x388 0x000 0x1 0x0 0x1b0b0
    0x1d4 0x4e8 0x000 0x1 0x0 0x1b0b0
    0x1d0 0x4e4 0x840 0x1 0x0 0x1b0b0
    0x1f4 0x508 0x000 0x1 0x0 0x1b0b0
    0x248 0x618 0x83c 0x2 0x1 0x4001b0a8
   >;
  };

  pinctrl_flexcan1: flexcan1grp {
   fsl,pins = <
    0x20c 0x5dc 0x7e4 0x2 0x0 0x80000000
    0x208 0x5d8 0x000 0x2 0x0 0x80000000
   >;
  };

  pinctrl_gpmi_nand: gpminandgrp {
   fsl,pins = <
    0x2d4 0x6bc 0x000 0x0 0x0 0xb0b1
    0x2d8 0x6c0 0x000 0x0 0x0 0xb0b1
    0x2dc 0x6c4 0x000 0x0 0x0 0xb0b1
    0x2e0 0x6c8 0x000 0x0 0x0 0xb000
    0x2e4 0x6cc 0x000 0x0 0x0 0xb0b1
    0x2e8 0x6d0 0x000 0x0 0x0 0xb0b1
    0x2f4 0x6dc 0x000 0x1 0x0 0xb0b1
    0x2f8 0x6e0 0x000 0x1 0x0 0xb0b1
    0x2fc 0x6e4 0x000 0x0 0x0 0xb0b1
    0x300 0x6e8 0x000 0x0 0x0 0xb0b1
    0x304 0x6ec 0x000 0x0 0x0 0xb0b1
    0x308 0x6f0 0x000 0x0 0x0 0xb0b1
    0x30c 0x6f4 0x000 0x0 0x0 0xb0b1
    0x310 0x6f8 0x000 0x0 0x0 0xb0b1
    0x314 0x6fc 0x000 0x0 0x0 0xb0b1
    0x318 0x700 0x000 0x0 0x0 0xb0b1
   >;
  };

  pinctrl_i2c1: i2c1grp {
   fsl,pins = <
    0x0a4 0x3b8 0x898 0x6 0x0 0x4001b8b1
    0x0c4 0x3d8 0x89c 0x1 0x0 0x4001b8b1
   >;
  };

  pinctrl_i2c2: i2c2grp {
   fsl,pins = <
    0x210 0x5e0 0x8a0 0x4 0x1 0x4001b8b1
    0x214 0x5e4 0x8a4 0x4 0x1 0x4001b8b1
   >;
  };

  pinctrl_i2c3: i2c3grp {
   fsl,pins = <
    0x22c 0x5fc 0x8a8 0x2 0x1 0x4001b8b1
    0x230 0x600 0x8ac 0x2 0x1 0x4001b8b1
   >;
  };

  pinctrl_uart1: uart1grp {
   fsl,pins = <
    0x2a8 0x690 0x000 0x1 0x0 0x1b0b1
    0x2ac 0x694 0x920 0x1 0x3 0x1b0b1
   >;
  };

  pinctrl_uart2: uart2grp {
   fsl,pins = <
    0x338 0x720 0x000 0x2 0x0 0x1b0b1
    0x32c 0x714 0x928 0x2 0x6 0x1b0b1
   >;
  };

  pinctrl_uart5: uart5grp {
   fsl,pins = <
    0x200 0x5d0 0x000 0x4 0x0 0x1b0b1
    0x204 0x5d4 0x940 0x4 0x1 0x1b0b1
   >;
  };

  pinctrl_usbotg: usbotggrp {
   fsl,pins = <
    0x224 0x5f4 0x004 0x3 0xff0d0101 0x17059
   >;
  };

  pinctrl_usdhc3: usdhc3grp {
   fsl,pins = <
    0x2b8 0x6a0 0x000 0x0 0x0 0x17059
    0x2bc 0x6a4 0x000 0x0 0x0 0x10059
    0x2c0 0x6a8 0x000 0x0 0x0 0x17059
    0x2c4 0x6ac 0x000 0x0 0x0 0x17059
    0x2c8 0x6b0 0x000 0x0 0x0 0x17059
    0x2cc 0x6b4 0x000 0x0 0x0 0x17059
   >;
  };
 };
};

&ldb {
 status = "okay";

 lvds-channel@1 {
  fsl,data-mapping = "spwg";
  fsl,data-width = <18>;
  status = "okay";

  display-timings {
   native-mode = <&timing0>;
   timing0: hsd100pxn1 {
    clock-frequency = <65000000>;
    hactive = <1024>;
    vactive = <768>;
    hback-porch = <220>;
    hfront-porch = <40>;
    vback-porch = <21>;
    vfront-porch = <7>;
    hsync-len = <60>;
    vsync-len = <10>;
   };
  };
 };
};

&pcie {
 reset-gpio = <&gpio1 29 0>;
 status = "okay";

 eth1: sky2@8 {
  compatible = "marvell,sky2";
 };
};

&ssi1 {
 fsl,mode = "i2s-slave";
 status = "okay";
};

&ssi2 {
 fsl,mode = "i2s-slave";
 status = "okay";
};

&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart1>;
 status = "okay";
};

&uart2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart2>;
 status = "okay";
};

&uart5 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart5>;
 status = "okay";
};

&usbotg {
 vbus-supply = <&reg_usb_otg_vbus>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usbotg>;
 disable-over-current;
 status = "okay";
};

&usbh1 {
 vbus-supply = <&reg_usb_h1_vbus>;
 status = "okay";
};

&usdhc3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usdhc3>;
 cd-gpios = <&gpio7 0 0>;
 vmmc-supply = <&reg_3p3v>;
 status = "okay";
};
# 15 "arch/arm/boot/dts/imx6q-gw51xx.dts" 2

/ {
 model = "Gateworks Ventana i.MX6 Quad GW51XX";
 compatible = "gw,imx6q-gw51xx", "gw,ventana", "fsl,imx6q";
};
