// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="accelerate_accelerate,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=0.000000,HLS_SYN_LAT=0,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0,HLS_VERSION=2021_2}" *)

module accelerate (
        ap_local_block,
        ap_local_deadlock,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        out_r,
        subrow_vals,
        subrow_col_indices,
        mult_enables,
        label_r
);


output   ap_local_block;
output   ap_local_deadlock;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] out_r;
input  [31:0] subrow_vals;
input  [31:0] subrow_col_indices;
input  [0:0] mult_enables;
input  [31:0] label_r;

assign ap_done = ap_start;

assign ap_idle = 1'b1;

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'b0;

assign ap_ready = ap_start;

endmodule //accelerate
