

================================================================
== Vivado HLS Report for 'up_sampling2d_fix16'
================================================================
* Date:           Tue Dec 17 16:26:12 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     6.173|        1.60|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  4945|  38561|  4945|  38561|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+-------+------------+-----------+-----------+---------+----------+
        |                 |    Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |    Loop Name    |  min |  max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------+------+-------+------------+-----------+-----------+---------+----------+
        |- Loop 1         |  4944|  38560| 618 ~ 2410 |          -|          -|  8 ~ 16 |    no    |
        | + Loop 1.1      |   616|   2408|   44 ~ 86  |          -|          -| 14 ~ 28 |    no    |
        |  ++ Loop 1.1.1  |    42|     84|           3|          -|          -| 14 ~ 28 |    no    |
        +-----------------+------+-------+------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    261|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     83|
|Register         |        -|      -|     148|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     148|    344|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp1_cast_fu_241_p2  |     *    |      0|  0|  41|           8|           5|
    |tmp3_fu_256_p2       |     *    |      0|  0|  51|           9|           6|
    |next_mul3_fu_173_p2  |     +    |      0|  0|  15|           9|           9|
    |next_mul_fu_178_p2   |     +    |      0|  0|  15|           8|           8|
    |out_d_1_fu_192_p2    |     +    |      0|  0|  15|           5|           1|
    |out_h_1_fu_207_p2    |     +    |      0|  0|  15|           5|           1|
    |out_w_1_fu_270_p2    |     +    |      0|  0|  15|           5|           1|
    |tmp2_fu_246_p2       |     +    |      0|  0|  15|           9|           9|
    |tmp_4_fu_304_p2      |     +    |      0|  0|  19|          14|          14|
    |tmp_fu_231_p2        |     +    |      0|  0|  15|           8|           8|
    |tmp_s_fu_290_p2      |     +    |      0|  0|  12|          12|          12|
    |exitcond2_fu_202_p2  |   icmp   |      0|  0|  11|           6|           6|
    |exitcond3_fu_187_p2  |   icmp   |      0|  0|  11|           6|           6|
    |exitcond_fu_265_p2   |   icmp   |      0|  0|  11|           6|           6|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 261|         110|          92|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  38|          7|    1|          7|
    |out_d_reg_100     |   9|          2|    5|         10|
    |out_h_reg_135     |   9|          2|    5|         10|
    |out_w_reg_146     |   9|          2|    5|         10|
    |phi_mul2_reg_123  |   9|          2|    9|         18|
    |phi_mul_reg_111   |   9|          2|    8|         16|
    +------------------+----+-----------+-----+-----------+
    |Total             |  83|         17|   33|         71|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   6|   0|    6|          0|
    |input_load_reg_402  |  16|   0|   16|          0|
    |next_mul3_reg_348   |   9|   0|    9|          0|
    |next_mul_reg_353    |   8|   0|    8|          0|
    |out_d_1_reg_361     |   5|   0|    5|          0|
    |out_d_reg_100       |   5|   0|    5|          0|
    |out_h_1_reg_369     |   5|   0|    5|          0|
    |out_h_reg_135       |   5|   0|    5|          0|
    |out_w_1_reg_387     |   5|   0|    5|          0|
    |out_w_reg_146       |   5|   0|    5|          0|
    |phi_mul2_reg_123    |   9|   0|    9|          0|
    |phi_mul_reg_111     |   8|   0|    8|          0|
    |tmp1_cast_reg_374   |  12|   0|   12|          0|
    |tmp3_reg_379        |  14|   0|   14|          0|
    |tmp_1_cast_reg_328  |   5|   0|    8|          3|
    |tmp_2_reg_343       |   5|   0|   12|          7|
    |tmp_3_cast_reg_333  |   6|   0|    9|          3|
    |tmp_4_cast_reg_338  |   6|   0|   14|          8|
    |tmp_4_reg_397       |  14|   0|   14|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 148|   0|  169|         21|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|input_height       |  in |    5|   ap_none  |     input_height    |    scalar    |
|input_width        |  in |    5|   ap_none  |     input_width     |    scalar    |
|input_r_address0   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |       input_r       |     array    |
|output_depth       |  in |    6|   ap_none  |     output_depth    |    scalar    |
|output_height      |  in |    6|   ap_none  |    output_height    |    scalar    |
|output_width       |  in |    6|   ap_none  |     output_width    |    scalar    |
|output_r_address0  | out |   14|  ap_memory |       output_r      |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r      |     array    |
+-------------------+-----+-----+------------+---------------------+--------------+

