<p align="center">
<a href="https://github.com/cypri3">
    <img src="https://readme-typing-svg.demolab.com?font=Georgia&size=18&duration=2000&pause=100&multiline=true&width=500&height=80&lines=Cypri3;PhD+in+Formal+Methods+for+Hardware+Security;Hardware+Security+%7C+Formal+Verification+%7C+RISC-V+%7C+Low-Level+Security" alt="Typing SVG" />
</a>
<br/>

<br/> 
<a href="https://github.com/cypri3">
    <img src="https://github-stats-alpha.vercel.app/api?username=cypri3&cc=22272e&tc=37BCF6&ic=fff&bc=0000">
</a>

</p>

* üéì **PhD Student** in **Formal Methods for Hardware Security** at [INRIA](https://www.inria.fr/en) - [SUSHI Team](https://team.inria.fr/sushi/)
* üî¨ Research focus: **Formalizing Hardware Security Mechanisms** in **RISC-V** architectures
* üìú **Master's graduate** in [Information Mathematics and Cryptography](https://math.univ-rennes.fr/parcours-mathematiques-de-linformation-cryptographie-master) from [The University of Rennes](https://www.univ-rennes.fr)
* üíª Working on **formal verification** of **low-level security mechanisms** and **processor design security**

<div align="center">
<h2>üñ•Ô∏è Open-Source Projects</h2>

<table>
<tr><th>üîí Formal Methods & Hardware Security</th></tr>
<tr><td>

|Title | Stars | Technologies|
|--|--|--|
| [Formal Methods Hardware](https://gitlab.inria.fr/SUSHI-public/FMH) | <img alt="GitLab" src="https://img.shields.io/badge/GitLab-black?style=flat-square&logo=gitlab"/> | ![RISC-V](https://img.shields.io/badge/RISC--V-black?style=flat-square&logo=riscv) ![Formal Methods](https://img.shields.io/badge/Formal_Methods-black?style=flat-square) |

</td></tr>
</table>
</div>
<table>
<tr><th>üîê Cryptography & Security</th><th>üõ†Ô∏è Development Tools</th></tr>
<tr><td>

|Title | Stars | Technologies|
|--|--|--|
| [EllipticQuiz](https://github.com/cypri3/EllipticQuiz) | <img alt="Stars" src="https://img.shields.io/github/stars/cypri3/EllipticQuiz?style=flat-square&labelColor=black"/> | ![Python](https://img.shields.io/badge/Python-black?style=flat-square&logo=python) |
| [AES-M1](https://github.com/cypri3/AES-M1) | <img alt="Stars" src="https://img.shields.io/github/stars/cypri3/AES-M1?style=flat-square&labelColor=black"/> | ![C](https://img.shields.io/badge/C-black?style=flat-square&logo=c) |
| [DSA-M1](https://github.com/cypri3/DSA-M1) | <img alt="Stars" src="https://img.shields.io/github/stars/cypri3/DSA-M1?style=flat-square&labelColor=black"/> | ![Java](https://img.shields.io/badge/Java-black?style=flat-square&logo=java) |
| [SignatureApp-M2](https://github.com/cypri3/SignatureApp-M2) | <img alt="Stars" src="https://img.shields.io/github/stars/cypri3/SignatureApp-M2?style=flat-square&labelColor=black"/> | ![Java](https://img.shields.io/badge/Java-black?style=flat-square&logo=java) |
| [GGH-M2](https://github.com/cypri3/GGH-M2) | <img alt="Stars" src="https://img.shields.io/github/stars/cypri3/GGH-M2?style=flat-square&labelColor=black"/> | ![SageMath](https://img.shields.io/badge/SageMath-black?style=flat-square&logo=sagemath) ![Python](https://img.shields.io/badge/Python-black?style=flat-square&logo=python) ![Jupyter](https://img.shields.io/badge/Jupyter-black?style=flat-square&logo=jupyter) |


</td><td>

|Title | Stars | Technologies|
|--|--|--|
| [bracketed-json-transformer](https://github.com/cypri3/bracketed-json-transformer) | <img alt="Stars" src="https://img.shields.io/github/stars/cypri3/bracketed-json-transformer?style=flat-square&labelColor=black"/> | ![Python](https://img.shields.io/badge/Python-black?style=flat-square&logo=python) |

</td></tr>
</table>

### üöÄ Current Research & Projects
- **PhD Research**: **Formalizing Hardware Security Mechanisms** in RISC-V architectures as part of the [SUSHI team](https://team.inria.fr/sushi/) at INRIA
- **Formal Verification**: Working on formal models and proofs for low-level security mechanisms in processor design
- **Hardware Security**: Focusing on vulnerability identification and security-by-design approaches at the software/hardware interface
- **RISC-V Security**: Developing secure-by-design approaches for RISC-V processor architectures


---

<details>
<summary>üìà Stats</summary>
<br>
My Github Stats

![](http://github-profile-summary-cards.vercel.app/api/cards/profile-details?username=cypri3&theme=dracula) 

![](http://github-profile-summary-cards.vercel.app/api/cards/repos-per-language?username=cypri3&theme=dracula) 
![](http://github-profile-summary-cards.vercel.app/api/cards/most-commit-language?username=cypri3&theme=dracula)
<br>
</details>
