Design Entry;SmartDesign Check||(null)||SmartDesign 'EvalBoardSandbox' design rules check succeeded, but with warnings||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||Warning:  There is a data width mismatch between EvalSandbox_MSS_0:AMBA_SLAVE_0:AMBA_SLAVE_0_PWDATAS[0-31] and CoreUARTapb_C0_0:APB_bif:PWDATA[0-7] which may result in a loss of data.||(null);(null)|| bus interface data width mismatch;liberoaction://cross_probe/smartdesign/EvalBoardSandbox/pins/EvalSandbox_MSS_0:AMBA_SLAVE_0
Design Entry;SmartDesign Check||(null)||Warning:  There is a data width mismatch between EvalSandbox_MSS_0:AMBA_SLAVE_0_1:AMBA_SLAVE_0_1_PWDATAS[0-31] and SpiMasterSextetPorts_0:BIF_1:DataToMosiA[0-7] which may result in a loss of data.||(null);(null)|| bus interface data width mismatch;liberoaction://cross_probe/smartdesign/EvalBoardSandbox/pins/EvalSandbox_MSS_0:AMBA_SLAVE_0_1
Design Entry;SmartDesign Check||(null)||Warning:  There is a data width mismatch between EvalSandbox_MSS_0:AMBA_SLAVE_0_2:AMBA_SLAVE_0_2_PWDATAS[0-31] and SpiMasterSextetPorts_0:BIF_2:DataToMosiB[0-7] which may result in a loss of data.||(null);(null)|| bus interface data width mismatch;liberoaction://cross_probe/smartdesign/EvalBoardSandbox/pins/EvalSandbox_MSS_0:AMBA_SLAVE_0_2
Design Entry;SmartDesign Check||(null)||Warning:  There is a data width mismatch between EvalSandbox_MSS_0:AMBA_SLAVE_0_3:AMBA_SLAVE_0_3_PWDATAS[0-31] and SpiMasterSextetPorts_0:BIF_3:DataToMosiC[0-7] which may result in a loss of data.||(null);(null)|| bus interface data width mismatch;liberoaction://cross_probe/smartdesign/EvalBoardSandbox/pins/EvalSandbox_MSS_0:AMBA_SLAVE_0_3
Design Entry;SmartDesign Check||(null)||Warning:  There is a data width mismatch between EvalSandbox_MSS_0:AMBA_SLAVE_0_4:AMBA_SLAVE_0_4_PWDATAS[0-31] and SpiMasterSextetPorts_0:BIF_4:DataToMosiD[0-7] which may result in a loss of data.||(null);(null)|| bus interface data width mismatch;liberoaction://cross_probe/smartdesign/EvalBoardSandbox/pins/EvalSandbox_MSS_0:AMBA_SLAVE_0_4
Design Entry;SmartDesign Check||(null)||Warning:  There is a data width mismatch between EvalSandbox_MSS_0:AMBA_SLAVE_0_5:AMBA_SLAVE_0_5_PWDATAS[0-31] and SpiMasterSextetPorts_0:BIF_5:DataToMosiE[0-7] which may result in a loss of data.||(null);(null)|| bus interface data width mismatch;liberoaction://cross_probe/smartdesign/EvalBoardSandbox/pins/EvalSandbox_MSS_0:AMBA_SLAVE_0_5
Design Entry;SmartDesign Check||(null)||Warning:  There is a data width mismatch between EvalSandbox_MSS_0:AMBA_SLAVE_0_6:AMBA_SLAVE_0_6_PWDATAS[0-31] and SpiMasterSextetPorts_0:BIF_6:DataToMosiF[0-7] which may result in a loss of data.||(null);(null)|| bus interface data width mismatch;liberoaction://cross_probe/smartdesign/EvalBoardSandbox/pins/EvalSandbox_MSS_0:AMBA_SLAVE_0_6
HelpInfo,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos\firmware\DMInterface\LiberoProject\hdl\SpiMasterSextet.vhd'.||EvalBoardSandbox.srr(44);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/44||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||EvalBoardSandbox.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/46||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/88||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/90||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/92||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/94||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/96||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/98||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/102||EvalSandbox_MSS_MSS_syn.v(532);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS_syn.v'/linenumber/532
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/138||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/140||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/142||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/144||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/146||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/148||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/152||EvalSandbox_MSS_MSS_syn.v(532);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS_syn.v'/linenumber/532
Implementation;Synthesis||CG1340||@W:Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.||EvalBoardSandbox.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/185||Tx_async.v(605);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/605
Implementation;Synthesis||CG1340||@W:Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.||EvalBoardSandbox.srr(186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/186||Tx_async.v(605);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/605
Implementation;Synthesis||CL190||@W:Optimizing register bit CUARTI00l to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/189||Tx_async.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/301
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTI00l. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/190||Tx_async.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/301
Implementation;Synthesis||CG133||@W:Object CUARTlI0 is declared but not assigned. Either assign a value or remove the declaration.||EvalBoardSandbox.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/215||CoreUART.v(333);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/333
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTO10. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/217||CoreUART.v(1268);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1268
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTOl0. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/218||CoreUART.v(1159);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1159
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTIl0. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/219||CoreUART.v(1159);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1159
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTIOl[7:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/220||CoreUART.v(1106);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1106
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTll0[1:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/221||CoreUART.v(984);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/984
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTOI0. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/222||CoreUART.v(936);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/936
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTlO0. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/223||CoreUART.v(936);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/936
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTOO0. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/224||CoreUART.v(888);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/888
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTl1l. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/225||CoreUART.v(888);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/888
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTIll. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/226||CoreUART.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/405
Implementation;Synthesis||CG133||@W:Object CUARTI1OI is declared but not assigned. Either assign a value or remove the declaration.||EvalBoardSandbox.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/244||CoreUARTapb.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v'/linenumber/283
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||EvalBoardSandbox.srr(250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/250||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||EvalBoardSandbox.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/346||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/389||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/390||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/391||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/392||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/393||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/394||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/395||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/396||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/397||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/398||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/399||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/400||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/401||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/402||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/403||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/404||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/405||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/406||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/407||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/408||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/409||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/410||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/411||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/412||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/413||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/414||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/415||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/416||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/417||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/418||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/419||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/435||EvalSandbox_MSS_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/436||EvalSandbox_MSS_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/437||EvalSandbox_MSS_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/438||EvalSandbox_MSS_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CG794||@N: Using module SpiMasterSextetPorts from library work||EvalBoardSandbox.srr(447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/447||EvalBoardSandbox.v(383);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalBoardSandbox\EvalBoardSandbox.v'/linenumber/383
Implementation;Synthesis||CL159||@N: Input XTL is unused.||EvalBoardSandbox.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/457||EvalSandbox_MSS_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/468||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/469||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/470||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/471||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||EvalBoardSandbox.srr(472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/472||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||EvalBoardSandbox.srr(479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/479||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||EvalBoardSandbox.srr(486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/486||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||EvalBoardSandbox.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/493||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||EvalBoardSandbox.srr(500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/500||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||EvalBoardSandbox.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/510||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||EvalBoardSandbox.srr(511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/511||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||EvalBoardSandbox.srr(512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/512||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||EvalBoardSandbox.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/513||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||EvalBoardSandbox.srr(514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/514||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||EvalBoardSandbox.srr(515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/515||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||EvalBoardSandbox.srr(516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/516||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||EvalBoardSandbox.srr(517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/517||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||EvalBoardSandbox.srr(518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/518||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||EvalBoardSandbox.srr(519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/519||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||EvalBoardSandbox.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/520||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||EvalBoardSandbox.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/521||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||EvalBoardSandbox.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/522||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||EvalBoardSandbox.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/523||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||EvalBoardSandbox.srr(524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/524||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||EvalBoardSandbox.srr(525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/525||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||EvalBoardSandbox.srr(526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/526||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||EvalBoardSandbox.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/527||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||EvalBoardSandbox.srr(528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/528||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||EvalBoardSandbox.srr(529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/529||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||EvalBoardSandbox.srr(530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/530||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||EvalBoardSandbox.srr(531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/531||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||EvalBoardSandbox.srr(532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/532||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||EvalBoardSandbox.srr(533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/533||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||EvalBoardSandbox.srr(534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/534||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||EvalBoardSandbox.srr(535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/535||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||EvalBoardSandbox.srr(536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/536||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||EvalBoardSandbox.srr(537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/537||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||EvalBoardSandbox.srr(538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/538||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||EvalBoardSandbox.srr(539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/539||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||EvalBoardSandbox.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/540||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||EvalBoardSandbox.srr(541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/541||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||EvalBoardSandbox.srr(542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/542||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||EvalBoardSandbox.srr(545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/545||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||EvalBoardSandbox.srr(546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/546||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||EvalBoardSandbox.srr(547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/547||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||EvalBoardSandbox.srr(548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/548||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||EvalBoardSandbox.srr(549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/549||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||EvalBoardSandbox.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/550||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||EvalBoardSandbox.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/551||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||EvalBoardSandbox.srr(552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/552||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||EvalBoardSandbox.srr(553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/553||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||EvalBoardSandbox.srr(554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/554||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||EvalBoardSandbox.srr(555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/555||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||EvalBoardSandbox.srr(556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/556||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||EvalBoardSandbox.srr(557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/557||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||EvalBoardSandbox.srr(558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/558||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||EvalBoardSandbox.srr(559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/559||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||EvalBoardSandbox.srr(560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/560||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||EvalBoardSandbox.srr(561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/561||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||EvalBoardSandbox.srr(562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/562||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||EvalBoardSandbox.srr(563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/563||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||EvalBoardSandbox.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/564||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||EvalBoardSandbox.srr(565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/565||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||EvalBoardSandbox.srr(566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/566||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||EvalBoardSandbox.srr(567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/567||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||EvalBoardSandbox.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/568||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||EvalBoardSandbox.srr(569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/569||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||EvalBoardSandbox.srr(570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/570||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||EvalBoardSandbox.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/571||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||EvalBoardSandbox.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/572||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||EvalBoardSandbox.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/573||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||EvalBoardSandbox.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/574||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/153
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.||EvalBoardSandbox.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/591||CoreUARTapb.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v'/linenumber/126
Implementation;Synthesis||CL177||@W:Sharing sequential element CUARTIO0 and merging CUARTI1l. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/597||Rx_async.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CUARTll0.||EvalBoardSandbox.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/598||Rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CUARTlI0l.||EvalBoardSandbox.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/607||Tx_async.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/301
Implementation;Synthesis||CL159||@N: Input CUARTI1I is unused.||EvalBoardSandbox.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/616||Tx_async.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input CUARTlO1 is unused.||EvalBoardSandbox.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/617||Tx_async.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/84
Implementation;Synthesis||CL159||@N: Input CUARTOI1 is unused.||EvalBoardSandbox.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/618||Tx_async.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/87
Implementation;Synthesis||CL159||@N: Input BAUD_VAL_FRACTION is unused.||EvalBoardSandbox.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/621||Clock_gen.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v'/linenumber/75
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos\firmware\DMInterface\LiberoProject\hdl\SpiMasterSextet.vhd'.||EvalBoardSandbox.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/642||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||EvalBoardSandbox.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/644||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.spimastersextetports.spimastersextet.||EvalBoardSandbox.srr(647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/647||SpiMasterSextet.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/15
Implementation;Synthesis||CD434||@W:Signal ncsa in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||EvalBoardSandbox.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/648||SpiMasterSextet.vhd(125);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/125
Implementation;Synthesis||CD434||@W:Signal ncsb in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||EvalBoardSandbox.srr(649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/649||SpiMasterSextet.vhd(125);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/125
Implementation;Synthesis||CD434||@W:Signal ncsc in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||EvalBoardSandbox.srr(650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/650||SpiMasterSextet.vhd(125);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/125
Implementation;Synthesis||CD434||@W:Signal ncsd in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||EvalBoardSandbox.srr(651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/651||SpiMasterSextet.vhd(125);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/125
Implementation;Synthesis||CD434||@W:Signal ncse in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||EvalBoardSandbox.srr(652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/652||SpiMasterSextet.vhd(125);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/125
Implementation;Synthesis||CD434||@W:Signal ncsf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||EvalBoardSandbox.srr(653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/653||SpiMasterSextet.vhd(125);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/125
Implementation;Synthesis||CL240||@W:Signal nCsF is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/656||SpiMasterSextet.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/53
Implementation;Synthesis||CL240||@W:Signal nCsE is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/657||SpiMasterSextet.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/52
Implementation;Synthesis||CL240||@W:Signal nCsD is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/658||SpiMasterSextet.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/51
Implementation;Synthesis||CL240||@W:Signal nCsC is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/659||SpiMasterSextet.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/50
Implementation;Synthesis||CL240||@W:Signal nCsB is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/660||SpiMasterSextet.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/49
Implementation;Synthesis||CL240||@W:Signal nCsA is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/661||SpiMasterSextet.vhd(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/48
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/773||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/781||evalsandbox_mss_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/782||evalsandbox_mss_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/783||evalsandbox_mss_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/784||evalsandbox_mss_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/785||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/786||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/787||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/788||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/789||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/790||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/791||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/792||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/793||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/794||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/795||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/796||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/797||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/798||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/799||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTI0I (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/806||rx_async.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTI1l (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/807||rx_async.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/808||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/809||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/810||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/811||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/812||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/813||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/814||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/815||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/816||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/817||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/818||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/819||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/820||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/821||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/822||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/823||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/824||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/825||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/826||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/827||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/828||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/829||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/830||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/831||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=31 on top level netlist EvalBoardSandbox ||EvalBoardSandbox.srr(832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/832||null;null
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock EvalSandbox_MSS_0/CCC_0/GL0 due to black box EvalSandbox_MSS_0.CCC_0.CCC_INST ||EvalBoardSandbox.srr(836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/836||synthesis.fdc(8);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/8
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||EvalBoardSandbox.srr(861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/861||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||EvalBoardSandbox.srr(881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/881||rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\Users\SKaye\repos\firmware\DMInterface\LiberoProject\synthesis\EvalBoardSandbox_cck.rpt" .||EvalBoardSandbox.srr(894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/894||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/947||evalsandbox_mss_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/948||evalsandbox_mss_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/949||evalsandbox_mss_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/950||evalsandbox_mss_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/951||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/952||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/953||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/954||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN114||@W:Removing instance EvalSandbox_MSS_0.SYSRESET_POR (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/955||evalsandbox_mss.v(661);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\EvalSandbox_MSS.v'/linenumber/661
Implementation;Synthesis||BN115||@N: Removing instance EvalSandbox_MSS_0.CORERESETP_0 (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/956||evalsandbox_mss.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\EvalSandbox_MSS.v'/linenumber/546
Implementation;Synthesis||BN132||@W:Removing sequential instance SpiMasterSextetPorts_0.DataToMosiF_i[7:0] because it is equivalent to instance SpiMasterSextetPorts_0.DataToMosiE_i[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/957||spimastersextet.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/129
Implementation;Synthesis||BN132||@W:Removing sequential instance SpiMasterSextetPorts_0.DataToMosiE_i[7:0] because it is equivalent to instance SpiMasterSextetPorts_0.DataToMosiD_i[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/958||spimastersextet.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/129
Implementation;Synthesis||BN132||@W:Removing sequential instance SpiMasterSextetPorts_0.DataToMosiD_i[7:0] because it is equivalent to instance SpiMasterSextetPorts_0.DataToMosiC_i[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/959||spimastersextet.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/129
Implementation;Synthesis||BN132||@W:Removing sequential instance SpiMasterSextetPorts_0.DataToMosiC_i[7:0] because it is equivalent to instance SpiMasterSextetPorts_0.DataToMosiB_i[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/960||spimastersextet.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/129
Implementation;Synthesis||BN132||@W:Removing sequential instance SpiMasterSextetPorts_0.DataToMosiB_i[7:0] because it is equivalent to instance SpiMasterSextetPorts_0.DataToMosiA_i[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/961||spimastersextet.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/129
Implementation;Synthesis||BN132||@W:Removing user instance SpiMasterSextetPorts_0.SckF_i_1 because it is equivalent to instance SpiMasterSextetPorts_0.SckE_i_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/962||spimastersextet.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing user instance SpiMasterSextetPorts_0.SckE_i_1 because it is equivalent to instance SpiMasterSextetPorts_0.SckC_i_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/963||spimastersextet.vhd(254);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/254
Implementation;Synthesis||BN132||@W:Removing user instance SpiMasterSextetPorts_0.SckD_i_1 because it is equivalent to instance SpiMasterSextetPorts_0.SckB_i_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/964||spimastersextet.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/253
Implementation;Synthesis||BN132||@W:Removing user instance SpiMasterSextetPorts_0.SckC_i_1 because it is equivalent to instance SpiMasterSextetPorts_0.SckA_i_2. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/965||spimastersextet.vhd(252);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/252
Implementation;Synthesis||BN132||@W:Removing sequential instance SpiMasterSextetPorts_0.SckF_i because it is equivalent to instance SpiMasterSextetPorts_0.SckE_i. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/966||spimastersextet.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/129
Implementation;Synthesis||BN132||@W:Removing sequential instance SpiMasterSextetPorts_0.SckE_i because it is equivalent to instance SpiMasterSextetPorts_0.SckC_i. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/967||spimastersextet.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/129
Implementation;Synthesis||BN132||@W:Removing sequential instance SpiMasterSextetPorts_0.SckD_i because it is equivalent to instance SpiMasterSextetPorts_0.SckB_i. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/968||spimastersextet.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/129
Implementation;Synthesis||BN132||@W:Removing sequential instance SpiMasterSextetPorts_0.SckC_i because it is equivalent to instance SpiMasterSextetPorts_0.SckA_i. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/969||spimastersextet.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/129
Implementation;Synthesis||BN132||@W:Removing sequential instance SpiMasterSextetPorts_0.SckB_i because it is equivalent to instance SpiMasterSextetPorts_0.SckA_i. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/974||spimastersextet.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/129
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMisoF_1[7] (in view: work.work_spimastersextetports_spimastersextet_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastersextet)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/976||spimastersextet.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/129
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMisoE_1[7] (in view: work.work_spimastersextetports_spimastersextet_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastersextet)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/977||spimastersextet.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/129
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMisoD_1[7] (in view: work.work_spimastersextetports_spimastersextet_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastersextet)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/978||spimastersextet.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/129
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMisoC_1[7] (in view: work.work_spimastersextetports_spimastersextet_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastersextet)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/979||spimastersextet.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/129
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMisoB_1[7] (in view: work.work_spimastersextetports_spimastersextet_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastersextet)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/980||spimastersextet.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/129
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMisoA_1[7] (in view: work.work_spimastersextetports_spimastersextet_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastersextet)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/981||spimastersextet.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/129
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMisoF_1[6:0] (in view: work.work_spimastersextetports_spimastersextet_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastersextet)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/982||spimastersextet.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/129
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMisoE_1[6:0] (in view: work.work_spimastersextetports_spimastersextet_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastersextet)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/983||spimastersextet.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/129
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMisoD_1[6:0] (in view: work.work_spimastersextetports_spimastersextet_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastersextet)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/984||spimastersextet.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/129
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMisoC_1[6:0] (in view: work.work_spimastersextetports_spimastersextet_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastersextet)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/985||spimastersextet.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/129
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMisoB_1[6:0] (in view: work.work_spimastersextetports_spimastersextet_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastersextet)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/986||spimastersextet.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/129
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMisoA_1[6:0] (in view: work.work_spimastersextetports_spimastersextet_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastersextet)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/987||spimastersextet.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterSextet.vhd'/linenumber/129
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s(verilog) instance genblk1\.CUARTO0[12:0] ||EvalBoardSandbox.srr(991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/991||clock_gen.v(1011);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v'/linenumber/1011
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||EvalBoardSandbox.srr(1006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1006||rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||BN132||@W:Removing instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.CUARTlOlI.CUARTO01.CUARTIOll[2] because it is equivalent to instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.CUARTlOlI.CUARTO01.CUARTIOll[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1007||rx_async.v(754);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/754
Implementation;Synthesis||FP130||@N: Promoting Net GPIO_1_M2F_arst on CLKINT  I_548 ||EvalBoardSandbox.srr(1040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1040||null;null
Implementation;Synthesis||FP130||@N: Promoting Net SpiMasterSextetPorts_0.un1_rst_12_arst on CLKINT  I_549 ||EvalBoardSandbox.srr(1041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1041||null;null
Implementation;Synthesis||FP130||@N: Promoting Net SpiMasterSextetPorts_0.un1_rst_7_arst on CLKINT  I_550 ||EvalBoardSandbox.srr(1042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1042||null;null
Implementation;Synthesis||MT615||@N: Found clock EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns ||EvalBoardSandbox.srr(1080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1080||null;null
Implementation;Synthesis||MT615||@N: Found clock EvalSandbox_MSS_0/CCC_0/GL0 with period 10.00ns ||EvalBoardSandbox.srr(1081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1081||null;null
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { EvalSandbox_MSS_0.CORERESETP_0.ddr_settled EvalSandbox_MSS_0.CORERESETP_0.count_ddr_enable EvalSandbox_MSS_0.CORERESETP_0.release_sdif*_core EvalSandbox_MSS_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(1233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1233||synthesis.fdc(9);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/9
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(1234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1234||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/10
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { EvalSandbox_MSS_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(1235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1235||synthesis.fdc(11);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/11
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PSEL EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PWRITE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PRDATA[*] EvalSandbox_MSS_0.CORERESETP_0.SOFT_EXT_RESET_OUT EvalSandbox_MSS_0.CORERESETP_0.SOFT_RESET_F2M EvalSandbox_MSS_0.CORERESETP_0.SOFT_M3_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_FDDR_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(1236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1236||synthesis.fdc(12);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/12
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(1237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1237||synthesis.fdc(13);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/13
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { EvalSandbox_MSS_0.SYSRESET_POR.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(1238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1238||synthesis.fdc(14);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/14
Implementation;Place and Route;RootName:EvalBoardSandbox
Implementation;Place and Route||(null)||Please refer to the log file for details about 6 Info(s)||EvalBoardSandbox_layout_log.log;liberoaction://open_report/file/EvalBoardSandbox_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:EvalBoardSandbox
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||EvalBoardSandbox_generateBitstream.log;liberoaction://open_report/file/EvalBoardSandbox_generateBitstream.log||(null);(null)
