{
    "nl": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/52-openroad-fillinsertion/counter.nl.v",
    "pnl": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/52-openroad-fillinsertion/counter.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/53-odb-cellfrequencytables/counter.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/53-odb-cellfrequencytables/counter.odb",
    "sdc": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/52-openroad-fillinsertion/counter.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/55-openroad-stapostpnr/nom_tt_025C_1v80/counter__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/55-openroad-stapostpnr/nom_ss_100C_1v60/counter__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/55-openroad-stapostpnr/nom_ff_n40C_1v95/counter__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/55-openroad-stapostpnr/min_tt_025C_1v80/counter__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/55-openroad-stapostpnr/min_ss_100C_1v60/counter__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/55-openroad-stapostpnr/min_ff_n40C_1v95/counter__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/55-openroad-stapostpnr/max_tt_025C_1v80/counter__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/55-openroad-stapostpnr/max_ss_100C_1v60/counter__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/55-openroad-stapostpnr/max_ff_n40C_1v95/counter__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/54-openroad-rcx/nom/counter.nom.spef",
        "min_*": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/54-openroad-rcx/min/counter.min.spef",
        "max_*": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/54-openroad-rcx/max/counter.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/55-openroad-stapostpnr/nom_tt_025C_1v80/counter__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/55-openroad-stapostpnr/nom_ss_100C_1v60/counter__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/55-openroad-stapostpnr/nom_ff_n40C_1v95/counter__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/55-openroad-stapostpnr/min_tt_025C_1v80/counter__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/55-openroad-stapostpnr/min_ss_100C_1v60/counter__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/55-openroad-stapostpnr/min_ff_n40C_1v95/counter__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/55-openroad-stapostpnr/max_tt_025C_1v80/counter__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/55-openroad-stapostpnr/max_ss_100C_1v60/counter__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/55-openroad-stapostpnr/max_ff_n40C_1v95/counter__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/05-yosys-jsonheader/counter.h.json",
    "vh": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/28-odb-writeverilogheader/counter.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 13,
        "design__inferred_latch__count": 0,
        "design__instance__count": 9915,
        "design__instance__area": 261513,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 32,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 7,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 15,
        "power__internal__total": 41872752,
        "power__switching__total": 0.0004085378022864461,
        "power__leakage__total": 1.9486200471874326e-05,
        "power__total": 41872752,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.48704719413882164,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.3812583967557506,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3479318043267391,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 0.8128219438695647,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.347932,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.027816,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 32,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 7,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 15,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.6160032658321416,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.4528736125403691,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8552814254464679,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -0.40848015015544786,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -3.7463704310296686,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -0.40848015015544786,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.855281,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 16,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 0.141936,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 32,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 7,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 14,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.4181855813333313,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3506013079093734,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.1352752947947525,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 1.2967799423549984,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.135275,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 1.311147,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 32,
        "design__max_fanout_violation__count": 7,
        "design__max_cap_violation__count": 16,
        "clock__skew__worst_hold": -0.41140766957630226,
        "clock__skew__worst_setup": 0.34458115114365745,
        "timing__hold__ws": 0.12898321664703977,
        "timing__setup__ws": -0.47515148716043687,
        "timing__hold__tns": 0,
        "timing__setup__tns": -4.786903453559758,
        "timing__hold__wns": 0,
        "timing__setup__wns": -0.47515148716043687,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.128983,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 48,
        "timing__setup_r2r__ws": 0.107623,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 1200.0 800.0",
        "design__core__bbox": "5.52 10.88 1194.16 788.8",
        "design__io": 70,
        "design__die__area": 960000,
        "design__core__area": 924667,
        "design__instance__count__stdcell": 9913,
        "design__instance__area__stdcell": 14482.6,
        "design__instance__count__macros": 2,
        "design__instance__area__macros": 247031,
        "design__instance__utilization": 0.282819,
        "design__instance__utilization__stdcell": 0.0213723,
        "design__instance__count__class:macro": 2,
        "design__instance__count__class:inverter": 26,
        "design__instance__count__class:sequential_cell": 25,
        "design__instance__count__class:multi_input_combinational_cell": 35,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 56057,
        "design__instance__count__class:tap_cell": 9275,
        "design__power_grid_violation__count__net:vssd1": 0,
        "design__power_grid_violation__count__net:vccd1": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 68,
        "design__io__hpwl": 11627393,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 32789.1,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 135,
        "design__instance__count__class:clock_buffer": 5,
        "design__instance__count__class:clock_inverter": 3,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 2,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "design__instance__count__class:antenna_cell": 409,
        "antenna_diodes_count": 1,
        "route__net": 310,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 81,
        "route__wirelength__iter:1": 33601,
        "route__drc_errors__iter:2": 3,
        "route__wirelength__iter:2": 33556,
        "route__drc_errors__iter:3": 1,
        "route__wirelength__iter:3": 33547,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 33550,
        "route__drc_errors": 0,
        "route__wirelength": 33550,
        "route__vias": 2093,
        "route__vias__singlecut": 2093,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 912.81,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 5,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 5,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 5,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 32,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 7,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 5,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.4772852248518102,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.3735028225755865,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.3411568901719613,
        "timing__setup__ws__corner:min_tt_025C_1v80": 0.8603024092173382,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.341157,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 1.075482,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 5,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 32,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 7,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 5,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.5947993377297426,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.44082647113714263,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.8437382142883709,
        "timing__setup__ws__corner:min_ss_100C_1v60": -0.32200443223248426,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": -2.48222871505337,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": -0.32200443223248426,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.843738,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 16,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 0.208661,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 5,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 32,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 7,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 4,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.41140766957630226,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.34458115114365745,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.12898321664703977,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 1.3298049704464174,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.128983,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 1.351083,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 5,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 32,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 7,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 15,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.48958560813411584,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.38687290577237166,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.35227377567654494,
        "timing__setup__ws__corner:max_tt_025C_1v80": 0.77622066527008,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.352274,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 0.9974,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 5,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 32,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 7,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 16,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.6256377815123214,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.46066315954604753,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.8635362669349261,
        "timing__setup__ws__corner:max_ss_100C_1v60": -0.47515148716043687,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": -4.786903453559758,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": -0.47515148716043687,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.863536,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 16,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 0.107623,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 5,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 32,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 7,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 15,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.4187471321550684,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.3555722761315699,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.14260321105373602,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 1.2709448297966992,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.142603,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 1.283142,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 5,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 5,
        "timing__unannotated_net_filtered__count": 0
    }
}