$version Generated by VerilatedVcd $end
$date Sun Oct  3 13:00:51 2021
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 S clock $end
  $var wire 32 c io_dout0 [31:0] $end
  $var wire  1 [ reset $end
  $scope module SRam $end
   $var wire  7 s a_addr0 [6:0] $end
   $var wire  1 # a_clk0 $end
   $var wire  1 k a_csb0 $end
   $var wire 32 { a_din0 [31:0] $end
   $var wire 32 + a_dout0 [31:0] $end
   $var wire  1 k a_web0 $end
   $var wire  1 S clock $end
   $var wire 32 c io_dout0 [31:0] $end
   $var wire  1 [ reset $end
   $scope module a $end
    $var wire 32 -! ADDR_WIDTH [31:0] $end
    $var wire 32 %! DATA_WIDTH [31:0] $end
    $var wire 32 =! DELAY [31:0] $end
    $var wire 32 5! RAM_DEPTH [31:0] $end
    $var wire  7 s addr0 [6:0] $end
    $var wire  7 C addr0_reg [6:0] $end
    $var wire  1 # clk0 $end
    $var wire  1 k csb0 $end
    $var wire  1 3 csb0_reg $end
    $var wire 32 { din0 [31:0] $end
    $var wire 32 K din0_reg [31:0] $end
    $var wire 32 + dout0 [31:0] $end
    $var wire  1 k web0 $end
    $var wire  1 ; web0_reg $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
b00000000000000000000000000000000 +
03
0;
b0000000 C
b00000000000000000000000000000000 K
0S
1[
b00000000000000000000000000000000 c
0k
b0000000 s
b00000000000000000000000000000000 {
b00000000000000000000000000100000 %!
b00000000000000000000000000000111 -!
b00000000000000000000000010000000 5!
b00000000000000000000000000000011 =!
#1
0#
1S
#2
1#
0S
0[
#3
0#
1S
#4
1#
0S
#5
0#
1S
#6
1#
0S
#7
0#
1S
#8
1#
0S
#9
0#
1S
#10
1#
0S
#11
0#
1S
#12
1#
0S
#13
0#
1S
#14
1#
0S
#15
0#
1S
#16
1#
0S
#17
0#
1S
#18
1#
0S
#19
0#
1S
#20
1#
0S
#21
0#
1S
#22
1#
0S
#23
0#
1S
#24
1#
0S
#25
0#
1S
#26
1#
0S
#27
0#
1S
#28
1#
0S
#29
0#
1S
#30
1#
0S
#31
0#
1S
#32
1#
0S
#33
0#
1S
#34
1#
0S
#35
0#
1S
#36
1#
0S
#37
0#
1S
#38
1#
0S
#39
0#
1S
#40
1#
0S
#41
0#
1S
#42
1#
0S
#43
0#
1S
