<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			MPF300TFCG1152STD (Microsemi)

Click here to go to specific block report:
<a href="rpt_BaseDesign_areasrr.htm#BaseDesign"><h5 align="center">BaseDesign</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#BaseDesign.CCC"><h5 align="center">CCC</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#CCC.CCC_CCC_0_PF_CCC"><h5 align="center">CCC_CCC_0_PF_CCC</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#BaseDesign.Core_APB3"><h5 align="center">Core_APB3</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#Core_APB3.CoreAPB3_Z1"><h5 align="center">CoreAPB3_Z1</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#CoreAPB3_Z1.COREAPB3_MUXPTOB3"><h5 align="center">COREAPB3_MUXPTOB3</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#BaseDesign.CoreAHB_APB3"><h5 align="center">CoreAHB_APB3</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#CoreAHB_APB3.COREAHBTOAPB3_15s_0s"><h5 align="center">COREAHBTOAPB3_15s_0s</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4"><h5 align="center">CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2"><h5 align="center">CoreAHBtoAPB3_PenableScheduler_0s_0_1_2</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_ApbAddrData_0s"><h5 align="center">CoreAHBtoAPB3_ApbAddrData_0s</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#BaseDesign.CoreAHBL1"><h5 align="center">CoreAHBL1</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#CoreAHBL1.CoreAHBL1_CoreAHBL1_0_CoreAHBLite_Z5"><h5 align="center">CoreAHBL1_CoreAHBL1_0_CoreAHBLite_Z5</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#CoreAHBL1_CoreAHBL1_0_CoreAHBLite_Z5.COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0s"><h5 align="center">COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0s</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0"><h5 align="center">COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1"><h5 align="center">COREAHBLITE_DEFAULTSLAVESM_0s_0_1</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_0"><h5 align="center">COREAHBLITE_SLAVESTAGE_0s_0_0_0</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#COREAHBLITE_SLAVESTAGE_0s_0_0_0.COREAHBLITE_SLAVEARBITER_Z4_1"><h5 align="center">COREAHBLITE_SLAVEARBITER_Z4_1</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#BaseDesign.CoreAHBL"><h5 align="center">CoreAHBL</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#CoreAHBL.CoreAHBL_CoreAHBL_0_CoreAHBLite_Z7"><h5 align="center">CoreAHBL_CoreAHBL_0_CoreAHBLite_Z7</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#CoreAHBL_CoreAHBL_0_CoreAHBLite_Z7.COREAHBLITE_MATRIX4X16_1_1_0_128_0_0_0_0s"><h5 align="center">COREAHBLITE_MATRIX4X16_1_1_0_128_0_0_0_0s</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#COREAHBLITE_MATRIX4X16_1_1_0_128_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0"><h5 align="center">COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0"><h5 align="center">COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#COREAHBLITE_MATRIX4X16_1_1_0_128_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_2"><h5 align="center">COREAHBLITE_SLAVESTAGE_0s_0_0_2</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#COREAHBLITE_SLAVESTAGE_0s_0_0_2.COREAHBLITE_SLAVEARBITER_Z4_1_0"><h5 align="center">COREAHBLITE_SLAVEARBITER_Z4_1_0</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#BaseDesign.CoreGPIO_0"><h5 align="center">CoreGPIO_0</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#CoreGPIO_0.CoreGPIO_0_CoreGPIO_0_0_CoreGPIO_Z8"><h5 align="center">CoreGPIO_0_CoreGPIO_0_0_CoreGPIO_Z8</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#BaseDesign.CoreTimer0"><h5 align="center">CoreTimer0</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#CoreTimer0.CoreTimer_32s_1s_19s_0s"><h5 align="center">CoreTimer_32s_1s_19s_0s</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#BaseDesign.CoreTimer1"><h5 align="center">CoreTimer1</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#CoreTimer1.CoreTimer_32s_1s_19s_0s_0"><h5 align="center">CoreTimer_32s_1s_19s_0s_0</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#BaseDesign.CoreUART_apb"><h5 align="center">CoreUART_apb</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#CoreUART_apb.CoreUART_apb_CoreUART_apb_0_CoreUARTapb_Z9"><h5 align="center">CoreUART_apb_CoreUART_apb_0_CoreUARTapb_Z9</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#CoreUART_apb_CoreUART_apb_0_CoreUARTapb_Z9.CoreUART_apb_CoreUART_apb_0_COREUART_0s_0s_0s_26s_0s_0s"><h5 align="center">CoreUART_apb_CoreUART_apb_0_COREUART_0s_0s_0s_26s_0s_0s</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#CoreUART_apb_CoreUART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.CoreUART_apb_CoreUART_apb_0_Clock_gen_0s_0s"><h5 align="center">CoreUART_apb_CoreUART_apb_0_Clock_gen_0s_0s</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#CoreUART_apb_CoreUART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.CoreUART_apb_CoreUART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s"><h5 align="center">CoreUART_apb_CoreUART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#CoreUART_apb_CoreUART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.CoreUART_apb_CoreUART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s"><h5 align="center">CoreUART_apb_CoreUART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#BaseDesign.GPIO_OUT_0"><h5 align="center">GPIO_OUT_0</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#GPIO_OUT_0.GPIO_OUT_0_GPIO_OUT_0_0_CoreGPIO_Z10"><h5 align="center">GPIO_OUT_0_GPIO_OUT_0_0_CoreGPIO_Z10</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#BaseDesign.JTAGDebug"><h5 align="center">JTAGDebug</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#JTAGDebug.COREJTAGDEBUG_85_1s"><h5 align="center">COREJTAGDEBUG_85_1s</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#COREJTAGDEBUG_85_1s.uj_jtag_85"><h5 align="center">uj_jtag_85</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#BaseDesign.LSRAM"><h5 align="center">LSRAM</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#LSRAM.LSRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_262144s_0s_0s_18_32s_32s"><h5 align="center">LSRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_262144s_0s_0s_18_32s_32s</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#LSRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_262144s_0s_0s_18_32s_32s.LSRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z11"><h5 align="center">LSRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z11</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#LSRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_262144s_0s_0s_18_32s_32s.LSRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_32s_0_1_2"><h5 align="center">LSRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_32s_0_1_2</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#LSRAM.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM"><h5 align="center">LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#BaseDesign.MIV_RV32IMA"><h5 align="center">MIV_RV32IMA</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_0"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_0</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_4"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_4</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_5"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_5</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_7"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_7</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_8"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_8</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_9"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_9</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_10_0"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_10_0</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER_1"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER_1</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER_0"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER_0</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER_2"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER_2</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_10_2"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_10_2</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_10_1"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_10_1</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_0"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_0</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_13"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_13</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DMI_TO_TL_DMI2TL"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DMI_TO_TL_DMI2TL</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_0"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_0</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_15"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_15</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_16"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_16</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_17"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_17</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_18"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_18</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_19"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_19</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_20"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_20</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_21"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_21</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_22"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_22</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_23"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_23</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_24"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_24</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_29"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_29</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_30"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_30</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_31"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_31</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_32"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_32</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_33"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_33</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_34"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_34</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_35"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_35</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_36"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_36</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_44"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_44</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_45"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_45</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_46"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_46</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_47"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_47</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_48"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_48</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_56"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_56</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_57"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_57</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_58"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_58</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_59"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_59</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_60"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_60</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_61"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_61</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_62"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_62</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_63"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_63</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1_1"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1_1</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_64"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_64</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0_0"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0_0</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_65"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_65</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_66"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_66</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_67"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_67</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_3"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_3</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_4"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_4</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_5"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_5</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_6"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_6</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_14"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_14</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_15"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_15</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_16"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_16</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_17"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_17</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_18"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_18</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_26"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_26</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_27"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_27</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_28"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_28</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_29"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_29</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_30"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_30</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_31"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_31</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_0_1"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_0_1</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_35"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_35</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_36"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_36</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_37"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_37</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_0"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_0</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ARBITER"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ARBITER</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ARBITER_1"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ARBITER_1</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLB"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLB</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_AMOALU"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_AMOALU</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLB_1"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLB_1</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CSR_FILE"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CSR_FILE</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ALU"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ALU</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_MUL_DIV"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_MUL_DIV</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_INT_XING_XING"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_INT_XING_XING</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_14"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_14</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_15"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_15</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_16"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_16</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_17"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_17</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_18"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_18</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_INT_XING"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_INT_XING</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_19"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_19</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_20"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_20</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_21"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_21</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_22"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_22</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_23"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_23</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_24"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_24</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_26"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_26</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_1"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_1</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_68"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_68</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_69"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_69</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_70"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_70</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_71"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_71</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_72"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_72</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_73"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_73</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_1"><h5 align="center">MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_1</h5></a><br><a href="rpt_BaseDesign_areasrr.htm#BaseDesign.reset_synchronizer"><h5 align="center">reset_synchronizer</h5></a><br><a name=BaseDesign>
--------------------------------------------------------------------------
########   Utilization report for  Top level view:   BaseDesign   ########
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5448               100 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block BaseDesign:	5448 (31.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           10152              100 %                
ARI1          1123               100 %                
BLACK BOX     482                100 %                
======================================================
Total COMBINATIONAL LOGIC in the block BaseDesign:	11757 (67.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block BaseDesign:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      138                100 %                
RAM64X12     6                  100 %                
=====================================================
Total MEMORY ELEMENTS in the block BaseDesign:	144 (0.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     3                  100 %                
===================================================
Total GLOBAL BUFFERS in the block BaseDesign:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       20                 100 %                
=================================================
Total IO PADS in the block BaseDesign:	20 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=BaseDesign.CCC>
---------------------------------------------------------
########   Utilization report for  cell:   CCC   ########
Instance path:   BaseDesign.CCC                          
=========================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.2070 %             
======================================================
Total COMBINATIONAL LOGIC in the block BaseDesign.CCC:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  33.3 %               
===================================================
Total GLOBAL BUFFERS in the block BaseDesign.CCC:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CCC.CCC_CCC_0_PF_CCC>
----------------------------------------------------------------------
########   Utilization report for  cell:   CCC_CCC_0_PF_CCC   ########
Instance path:   CCC.CCC_CCC_0_PF_CCC                                 
======================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.2070 %             
======================================================
Total COMBINATIONAL LOGIC in the block CCC.CCC_CCC_0_PF_CCC:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  33.3 %               
===================================================
Total GLOBAL BUFFERS in the block CCC.CCC_CCC_0_PF_CCC:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=BaseDesign.CoreAHBL>
--------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBL   ########
Instance path:   BaseDesign.CoreAHBL                          
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      41                 0.7530 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block BaseDesign.CoreAHBL:	41 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           94                 0.9260 %             
BLACK BOX     23                 4.77 %               
======================================================
Total COMBINATIONAL LOGIC in the block BaseDesign.CoreAHBL:	117 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreAHBL.CoreAHBL_CoreAHBL_0_CoreAHBLite_Z7>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBL_CoreAHBL_0_CoreAHBLite_Z7   ########
Instance path:   CoreAHBL.CoreAHBL_CoreAHBL_0_CoreAHBLite_Z7                            
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      41                 0.7530 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreAHBL.CoreAHBL_CoreAHBL_0_CoreAHBLite_Z7:	41 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           94                 0.9260 %             
BLACK BOX     23                 4.77 %               
======================================================
Total COMBINATIONAL LOGIC in the block CoreAHBL.CoreAHBL_CoreAHBL_0_CoreAHBLite_Z7:	117 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreAHBL_CoreAHBL_0_CoreAHBLite_Z7.COREAHBLITE_MATRIX4X16_1_1_0_128_0_0_0_0s>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_MATRIX4X16_1_1_0_128_0_0_0_0s   ########
Instance path:   CoreAHBL_CoreAHBL_0_CoreAHBLite_Z7.COREAHBLITE_MATRIX4X16_1_1_0_128_0_0_0_0s  
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      41                 0.7530 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreAHBL_CoreAHBL_0_CoreAHBLite_Z7.COREAHBLITE_MATRIX4X16_1_1_0_128_0_0_0_0s:	41 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           94                 0.9260 %             
BLACK BOX     23                 4.77 %               
======================================================
Total COMBINATIONAL LOGIC in the block CoreAHBL_CoreAHBL_0_CoreAHBLite_Z7.COREAHBLITE_MATRIX4X16_1_1_0_128_0_0_0_0s:	117 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MATRIX4X16_1_1_0_128_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0   ########     
Instance path:   COREAHBLITE_MATRIX4X16_1_1_0_128_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      27                 0.4960 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MATRIX4X16_1_1_0_128_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0:	27 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           32                 0.3150 %             
BLACK BOX     19                 3.94 %               
======================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MATRIX4X16_1_1_0_128_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0:	51 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0   ########      
Instance path:   COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.03940 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MATRIX4X16_1_1_0_128_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_2>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_SLAVESTAGE_0s_0_0_2   ########     
Instance path:   COREAHBLITE_MATRIX4X16_1_1_0_128_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_2
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.2570 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MATRIX4X16_1_1_0_128_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_2:	14 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           62                 0.6110 %             
BLACK BOX     4                  0.830 %              
======================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MATRIX4X16_1_1_0_128_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_2:	66 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_SLAVESTAGE_0s_0_0_2.COREAHBLITE_SLAVEARBITER_Z4_1_0>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_SLAVEARBITER_Z4_1_0   ########
Instance path:   COREAHBLITE_SLAVESTAGE_0s_0_0_2.COREAHBLITE_SLAVEARBITER_Z4_1_0     
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      13                 0.2390 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_SLAVESTAGE_0s_0_0_2.COREAHBLITE_SLAVEARBITER_Z4_1_0:	13 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           17                 0.1670 %             
BLACK BOX     1                  0.2070 %             
======================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_SLAVESTAGE_0s_0_0_2.COREAHBLITE_SLAVEARBITER_Z4_1_0:	18 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=BaseDesign.CoreAHBL1>
---------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBL1   ########
Instance path:   BaseDesign.CoreAHBL1                          
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      58                 1.06 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block BaseDesign.CoreAHBL1:	58 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           127                1.25 %               
BLACK BOX     14                 2.9 %                
======================================================
Total COMBINATIONAL LOGIC in the block BaseDesign.CoreAHBL1:	141 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreAHBL1.CoreAHBL1_CoreAHBL1_0_CoreAHBLite_Z5>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBL1_CoreAHBL1_0_CoreAHBLite_Z5   ########
Instance path:   CoreAHBL1.CoreAHBL1_CoreAHBL1_0_CoreAHBLite_Z5                           
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      58                 1.06 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreAHBL1.CoreAHBL1_CoreAHBL1_0_CoreAHBLite_Z5:	58 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           127                1.25 %               
BLACK BOX     14                 2.9 %                
======================================================
Total COMBINATIONAL LOGIC in the block CoreAHBL1.CoreAHBL1_CoreAHBL1_0_CoreAHBLite_Z5:	141 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreAHBL1_CoreAHBL1_0_CoreAHBLite_Z5.COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0s>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0s   ########
Instance path:   CoreAHBL1_CoreAHBL1_0_CoreAHBLite_Z5.COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0s
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      58                 1.06 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreAHBL1_CoreAHBL1_0_CoreAHBLite_Z5.COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0s:	58 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           127                1.25 %               
BLACK BOX     14                 2.9 %                
======================================================
Total COMBINATIONAL LOGIC in the block CoreAHBL1_CoreAHBL1_0_CoreAHBLite_Z5.COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0s:	141 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0   ########     
Instance path:   COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      44                 0.8080 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0:	44 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           47                 0.4630 %             
BLACK BOX     10                 2.07 %               
======================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0:	57 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_DEFAULTSLAVESM_0s_0_1   ########      
Instance path:   COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.04930 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1:	5 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_0>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_SLAVESTAGE_0s_0_0_0   ########     
Instance path:   COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_0
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.2570 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_0:	14 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           80                 0.7880 %             
BLACK BOX     4                  0.830 %              
======================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_0:	84 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_SLAVESTAGE_0s_0_0_0.COREAHBLITE_SLAVEARBITER_Z4_1>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_SLAVEARBITER_Z4_1   ########
Instance path:   COREAHBLITE_SLAVESTAGE_0s_0_0_0.COREAHBLITE_SLAVEARBITER_Z4_1     
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      13                 0.2390 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_SLAVESTAGE_0s_0_0_0.COREAHBLITE_SLAVEARBITER_Z4_1:	13 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           38                 0.3740 %             
BLACK BOX     1                  0.2070 %             
======================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_SLAVESTAGE_0s_0_0_0.COREAHBLITE_SLAVEARBITER_Z4_1:	39 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=BaseDesign.CoreAHB_APB3>
------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHB_APB3   ########
Instance path:   BaseDesign.CoreAHB_APB3                          
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      99                 1.82 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block BaseDesign.CoreAHB_APB3:	99 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           43                 0.4240 %             
BLACK BOX     42                 8.71 %               
======================================================
Total COMBINATIONAL LOGIC in the block BaseDesign.CoreAHB_APB3:	85 (0.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreAHB_APB3.COREAHBTOAPB3_15s_0s>
--------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBTOAPB3_15s_0s   ########
Instance path:   CoreAHB_APB3.COREAHBTOAPB3_15s_0s                        
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      99                 1.82 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreAHB_APB3.COREAHBTOAPB3_15s_0s:	99 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           43                 0.4240 %             
BLACK BOX     42                 8.71 %               
======================================================
Total COMBINATIONAL LOGIC in the block CoreAHB_APB3.COREAHBTOAPB3_15s_0s:	85 (0.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4   ########
Instance path:   COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4                
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.1650 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4:	9 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           23                 0.2270 %             
BLACK BOX     1                  0.2070 %             
======================================================
Total COMBINATIONAL LOGIC in the block COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4:	24 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_ApbAddrData_0s>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBtoAPB3_ApbAddrData_0s   ########
Instance path:   COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_ApbAddrData_0s                
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      88                 1.62 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_ApbAddrData_0s:	88 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           18                 0.1770 %             
BLACK BOX     40                 8.3 %                
======================================================
Total COMBINATIONAL LOGIC in the block COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_ApbAddrData_0s:	58 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBtoAPB3_PenableScheduler_0s_0_1_2   ########
Instance path:   COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2                
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.03670 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2                  0.01970 %            
BLACK BOX     1                  0.2070 %             
======================================================
Total COMBINATIONAL LOGIC in the block COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=BaseDesign.CoreGPIO_0>
----------------------------------------------------------------
########   Utilization report for  cell:   CoreGPIO_0   ########
Instance path:   BaseDesign.CoreGPIO_0                          
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.5870 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block BaseDesign.CoreGPIO_0:	32 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009850 %           
=================================================
Total COMBINATIONAL LOGIC in the block BaseDesign.CoreGPIO_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreGPIO_0.CoreGPIO_0_CoreGPIO_0_0_CoreGPIO_Z8>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreGPIO_0_CoreGPIO_0_0_CoreGPIO_Z8   ########
Instance path:   CoreGPIO_0.CoreGPIO_0_CoreGPIO_0_0_CoreGPIO_Z8                          
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.5870 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreGPIO_0.CoreGPIO_0_CoreGPIO_0_0_CoreGPIO_Z8:	32 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009850 %           
=================================================
Total COMBINATIONAL LOGIC in the block CoreGPIO_0.CoreGPIO_0_CoreGPIO_0_0_CoreGPIO_Z8:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=BaseDesign.CoreTimer0>
----------------------------------------------------------------
########   Utilization report for  cell:   CoreTimer0   ########
Instance path:   BaseDesign.CoreTimer0                          
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      118                2.17 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block BaseDesign.CoreTimer0:	118 (0.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      90                 0.8870 %             
ARI1     44                 3.92 %               
=================================================
Total COMBINATIONAL LOGIC in the block BaseDesign.CoreTimer0:	134 (0.77 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreTimer0.CoreTimer_32s_1s_19s_0s>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   CoreTimer_32s_1s_19s_0s   ########
Instance path:   CoreTimer0.CoreTimer_32s_1s_19s_0s                          
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      118                2.17 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreTimer0.CoreTimer_32s_1s_19s_0s:	118 (0.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      90                 0.8870 %             
ARI1     44                 3.92 %               
=================================================
Total COMBINATIONAL LOGIC in the block CoreTimer0.CoreTimer_32s_1s_19s_0s:	134 (0.77 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=BaseDesign.CoreTimer1>
----------------------------------------------------------------
########   Utilization report for  cell:   CoreTimer1   ########
Instance path:   BaseDesign.CoreTimer1                          
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      118                2.17 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block BaseDesign.CoreTimer1:	118 (0.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      94                 0.9260 %             
ARI1     44                 3.92 %               
=================================================
Total COMBINATIONAL LOGIC in the block BaseDesign.CoreTimer1:	138 (0.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreTimer1.CoreTimer_32s_1s_19s_0s_0>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreTimer_32s_1s_19s_0s_0   ########
Instance path:   CoreTimer1.CoreTimer_32s_1s_19s_0s_0                          
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      118                2.17 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreTimer1.CoreTimer_32s_1s_19s_0s_0:	118 (0.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      94                 0.9260 %             
ARI1     44                 3.92 %               
=================================================
Total COMBINATIONAL LOGIC in the block CoreTimer1.CoreTimer_32s_1s_19s_0s_0:	138 (0.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=BaseDesign.CoreUART_apb>
------------------------------------------------------------------
########   Utilization report for  cell:   CoreUART_apb   ########
Instance path:   BaseDesign.CoreUART_apb                          
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      114                2.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block BaseDesign.CoreUART_apb:	114 (0.65 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           139                1.37 %               
ARI1          19                 1.69 %               
BLACK BOX     4                  0.830 %              
======================================================
Total COMBINATIONAL LOGIC in the block BaseDesign.CoreUART_apb:	162 (0.93 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreUART_apb.CoreUART_apb_CoreUART_apb_0_CoreUARTapb_Z9>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreUART_apb_CoreUART_apb_0_CoreUARTapb_Z9   ########
Instance path:   CoreUART_apb.CoreUART_apb_CoreUART_apb_0_CoreUARTapb_Z9                        
================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      114                2.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreUART_apb.CoreUART_apb_CoreUART_apb_0_CoreUARTapb_Z9:	114 (0.65 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           139                1.37 %               
ARI1          19                 1.69 %               
BLACK BOX     4                  0.830 %              
======================================================
Total COMBINATIONAL LOGIC in the block CoreUART_apb.CoreUART_apb_CoreUART_apb_0_CoreUARTapb_Z9:	162 (0.93 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreUART_apb_CoreUART_apb_0_CoreUARTapb_Z9.CoreUART_apb_CoreUART_apb_0_COREUART_0s_0s_0s_26s_0s_0s>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreUART_apb_CoreUART_apb_0_COREUART_0s_0s_0s_26s_0s_0s   ########      
Instance path:   CoreUART_apb_CoreUART_apb_0_CoreUARTapb_Z9.CoreUART_apb_CoreUART_apb_0_COREUART_0s_0s_0s_26s_0s_0s
===================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      90                 1.65 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreUART_apb_CoreUART_apb_0_CoreUARTapb_Z9.CoreUART_apb_CoreUART_apb_0_COREUART_0s_0s_0s_26s_0s_0s:	90 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           111                1.09 %               
ARI1          19                 1.69 %               
BLACK BOX     4                  0.830 %              
======================================================
Total COMBINATIONAL LOGIC in the block CoreUART_apb_CoreUART_apb_0_CoreUARTapb_Z9.CoreUART_apb_CoreUART_apb_0_COREUART_0s_0s_0s_26s_0s_0s:	134 (0.77 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreUART_apb_CoreUART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.CoreUART_apb_CoreUART_apb_0_Clock_gen_0s_0s>
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreUART_apb_CoreUART_apb_0_Clock_gen_0s_0s   ########                   
Instance path:   CoreUART_apb_CoreUART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.CoreUART_apb_CoreUART_apb_0_Clock_gen_0s_0s
====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.3490 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreUART_apb_CoreUART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.CoreUART_apb_CoreUART_apb_0_Clock_gen_0s_0s:	19 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.09850 %            
ARI1     14                 1.25 %               
=================================================
Total COMBINATIONAL LOGIC in the block CoreUART_apb_CoreUART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.CoreUART_apb_CoreUART_apb_0_Clock_gen_0s_0s:	24 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreUART_apb_CoreUART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.CoreUART_apb_CoreUART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreUART_apb_CoreUART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s   ########                   
Instance path:   CoreUART_apb_CoreUART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.CoreUART_apb_CoreUART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      41                 0.7530 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreUART_apb_CoreUART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.CoreUART_apb_CoreUART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s:	41 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           73                 0.7190 %             
BLACK BOX     3                  0.6220 %             
======================================================
Total COMBINATIONAL LOGIC in the block CoreUART_apb_CoreUART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.CoreUART_apb_CoreUART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s:	76 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreUART_apb_CoreUART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.CoreUART_apb_CoreUART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreUART_apb_CoreUART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s   ########                   
Instance path:   CoreUART_apb_CoreUART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.CoreUART_apb_CoreUART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      21                 0.3850 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreUART_apb_CoreUART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.CoreUART_apb_CoreUART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s:	21 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           22                 0.2170 %             
ARI1          5                  0.4450 %             
BLACK BOX     1                  0.2070 %             
======================================================
Total COMBINATIONAL LOGIC in the block CoreUART_apb_CoreUART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.CoreUART_apb_CoreUART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s:	28 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=BaseDesign.Core_APB3>
---------------------------------------------------------------
########   Utilization report for  cell:   Core_APB3   ########
Instance path:   BaseDesign.Core_APB3                          
===============================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      73                 0.7190 %             
=================================================
Total COMBINATIONAL LOGIC in the block BaseDesign.Core_APB3:	73 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Core_APB3.CoreAPB3_Z1>
-----------------------------------------------------------------
########   Utilization report for  cell:   CoreAPB3_Z1   ########
Instance path:   Core_APB3.CoreAPB3_Z1                           
=================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      73                 0.7190 %             
=================================================
Total COMBINATIONAL LOGIC in the block Core_APB3.CoreAPB3_Z1:	73 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreAPB3_Z1.COREAPB3_MUXPTOB3>
-----------------------------------------------------------------------
########   Utilization report for  cell:   COREAPB3_MUXPTOB3   ########
Instance path:   CoreAPB3_Z1.COREAPB3_MUXPTOB3                         
=======================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      65                 0.640 %              
=================================================
Total COMBINATIONAL LOGIC in the block CoreAPB3_Z1.COREAPB3_MUXPTOB3:	65 (0.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=BaseDesign.GPIO_OUT_0>
----------------------------------------------------------------
########   Utilization report for  cell:   GPIO_OUT_0   ########
Instance path:   BaseDesign.GPIO_OUT_0                          
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.1470 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block BaseDesign.GPIO_OUT_0:	8 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009850 %           
=================================================
Total COMBINATIONAL LOGIC in the block BaseDesign.GPIO_OUT_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=GPIO_OUT_0.GPIO_OUT_0_GPIO_OUT_0_0_CoreGPIO_Z10>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   GPIO_OUT_0_GPIO_OUT_0_0_CoreGPIO_Z10   ########
Instance path:   GPIO_OUT_0.GPIO_OUT_0_GPIO_OUT_0_0_CoreGPIO_Z10                          
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.1470 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block GPIO_OUT_0.GPIO_OUT_0_GPIO_OUT_0_0_CoreGPIO_Z10:	8 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009850 %           
=================================================
Total COMBINATIONAL LOGIC in the block GPIO_OUT_0.GPIO_OUT_0_GPIO_OUT_0_0_CoreGPIO_Z10:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=BaseDesign.JTAGDebug>
---------------------------------------------------------------
########   Utilization report for  cell:   JTAGDebug   ########
Instance path:   BaseDesign.JTAGDebug                          
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.2940 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block BaseDesign.JTAGDebug:	16 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           93                 0.9160 %             
BLACK BOX     8                  1.66 %               
======================================================
Total COMBINATIONAL LOGIC in the block BaseDesign.JTAGDebug:	101 (0.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  66.7 %               
===================================================
Total GLOBAL BUFFERS in the block BaseDesign.JTAGDebug:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=JTAGDebug.COREJTAGDEBUG_85_1s>
-------------------------------------------------------------------------
########   Utilization report for  cell:   COREJTAGDEBUG_85_1s   ########
Instance path:   JTAGDebug.COREJTAGDEBUG_85_1s                           
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.2940 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block JTAGDebug.COREJTAGDEBUG_85_1s:	16 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           93                 0.9160 %             
BLACK BOX     8                  1.66 %               
======================================================
Total COMBINATIONAL LOGIC in the block JTAGDebug.COREJTAGDEBUG_85_1s:	101 (0.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  66.7 %               
===================================================
Total GLOBAL BUFFERS in the block JTAGDebug.COREJTAGDEBUG_85_1s:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREJTAGDEBUG_85_1s.uj_jtag_85>
----------------------------------------------------------------
########   Utilization report for  cell:   uj_jtag_85   ########
Instance path:   COREJTAGDEBUG_85_1s.uj_jtag_85                 
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.2940 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREJTAGDEBUG_85_1s.uj_jtag_85:	16 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           91                 0.8960 %             
BLACK BOX     6                  1.24 %               
======================================================
Total COMBINATIONAL LOGIC in the block COREJTAGDEBUG_85_1s.uj_jtag_85:	97 (0.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=BaseDesign.LSRAM>
-----------------------------------------------------------
########   Utilization report for  cell:   LSRAM   ########
Instance path:   BaseDesign.LSRAM                          
===========================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      66                 1.21 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block BaseDesign.LSRAM:	66 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           33                 0.3250 %             
BLACK BOX     103                21.4 %               
======================================================
Total COMBINATIONAL LOGIC in the block BaseDesign.LSRAM:	136 (0.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     128                92.8 %               
====================================================
Total MEMORY ELEMENTS in the block BaseDesign.LSRAM:	128 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LSRAM.LSRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_262144s_0s_0s_18_32s_32s>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   LSRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_262144s_0s_0s_18_32s_32s   ########
Instance path:   LSRAM.LSRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_262144s_0s_0s_18_32s_32s                               
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      66                 1.21 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block LSRAM.LSRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_262144s_0s_0s_18_32s_32s:	66 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           33                 0.3250 %             
BLACK BOX     35                 7.26 %               
======================================================
Total COMBINATIONAL LOGIC in the block LSRAM.LSRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_262144s_0s_0s_18_32s_32s:	68 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LSRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_262144s_0s_0s_18_32s_32s.LSRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z11>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   LSRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z11   ########                                
Instance path:   LSRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_262144s_0s_0s_18_32s_32s.LSRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z11
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      30                 0.5510 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block LSRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_262144s_0s_0s_18_32s_32s.LSRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z11:	30 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           21                 0.2070 %             
BLACK BOX     34                 7.05 %               
======================================================
Total COMBINATIONAL LOGIC in the block LSRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_262144s_0s_0s_18_32s_32s.LSRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z11:	55 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LSRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_262144s_0s_0s_18_32s_32s.LSRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_32s_0_1_2>
----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   LSRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_32s_0_1_2   ########                                
Instance path:   LSRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_262144s_0s_0s_18_32s_32s.LSRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_32s_0_1_2
================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      36                 0.6610 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block LSRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_262144s_0s_0s_18_32s_32s.LSRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_32s_0_1_2:	36 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           12                 0.1180 %             
BLACK BOX     1                  0.2070 %             
======================================================
Total COMBINATIONAL LOGIC in the block LSRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_262144s_0s_0s_18_32s_32s.LSRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_32s_0_1_2:	13 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LSRAM.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM   ########
Instance path:   LSRAM.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM                               
=========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     68                 14.1 %               
======================================================
Total COMBINATIONAL LOGIC in the block LSRAM.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM:	68 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     128                92.8 %               
====================================================
Total MEMORY ELEMENTS in the block LSRAM.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM:	128 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=BaseDesign.MIV_RV32IMA>
-----------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA   ########
Instance path:   BaseDesign.MIV_RV32IMA                          
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4774               87.6 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block BaseDesign.MIV_RV32IMA:	4774 (27.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           9363               92.2 %               
ARI1          1016               90.5 %               
BLACK BOX     286                59.3 %               
======================================================
Total COMBINATIONAL LOGIC in the block BaseDesign.MIV_RV32IMA:	10665 (61.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block BaseDesign.MIV_RV32IMA:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      10                 7.25 %               
RAM64X12     6                  100 %                
=====================================================
Total MEMORY ELEMENTS in the block BaseDesign.MIV_RV32IMA:	16 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s   ########
Instance path:   MIV_RV32IMA.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s                         
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4774               87.6 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s:	4774 (27.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           9363               92.2 %               
ARI1          1016               90.5 %               
BLACK BOX     286                59.3 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s:	10665 (61.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block MIV_RV32IMA.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      10                 7.25 %               
RAM64X12     6                  100 %                
=====================================================
Total MEMORY ELEMENTS in the block MIV_RV32IMA.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s:	16 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP>
--------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP   ########                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP
==================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4774               87.6 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP:	4774 (27.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           9363               92.2 %               
ARI1          1016               90.5 %               
BLACK BOX     286                59.3 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP:	10665 (61.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      10                 7.25 %               
RAM64X12     6                  100 %                
=====================================================
Total MEMORY ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP:	16 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT>
--------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT
==============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      129                2.37 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT:	129 (0.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      102                1 %                  
ARI1     192                17.1 %               
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT:	294 (1.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      166                3.05 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG:	166 (0.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           200                1.97 %               
BLACK BOX     2                  0.4150 %             
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG:	202 (1.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN   ########                                    
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.5870 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN:	32 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.1670 %             
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN:	17 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN   ########                                    
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.5870 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN:	32 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.09850 %            
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN:	10 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1   ########                                    
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1
=============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      41                 0.7530 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1:	41 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      70                 0.690 %              
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1:	70 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN   ########                                    
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER   ########                                    
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.2750 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER:	15 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      36                 0.3550 %             
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER:	36 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2   ########                            
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.09180 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2:	5 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.04930 %            
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2:	5 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE   ########                            
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE
=================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.07340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      16                 0.1580 %             
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE:	16 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.07340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.07880 %            
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90:	8 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_68>
------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_68   ########                               
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_68
======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_68:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.03940 %            
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_68:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_69>
------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_69   ########                               
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_69
======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_69:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009850 %           
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_69:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_70>
------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_70   ########                               
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_70
======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_70:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009850 %           
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_70:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_71>
------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_71   ########                               
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_71
======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_71:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01970 %            
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_71:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_1>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_1   ########                            
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_1
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2   ########                            
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.09180 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2:	5 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      9                  0.08870 %            
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2:	9 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_INT_XING>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_INT_XING   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_INT_XING
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.1470 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_INT_XING:	8 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.05510 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009850 %           
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1   ########                               
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.05510 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009850 %           
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_72>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_72   ########                                 
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_72
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_72:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009850 %           
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_72:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_73>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_73   ########                                 
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_73
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_73:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_1>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_1   ########                                 
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_1
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1955               35.9 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE:	1955 (11.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           4504               44.4 %               
ARI1          699                62.2 %               
BLACK BOX     91                 18.9 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE:	5294 (30.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      10                 7.25 %               
RAM64X12     6                  100 %                
=====================================================
Total MEMORY ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE:	16 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_INT_XING_XING>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_INT_XING_XING   ########                              
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_INT_XING_XING
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.07340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_INT_XING_XING:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET   ########                              
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1951               35.8 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET:	1951 (11.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           4504               44.4 %               
ARI1          699                62.2 %               
BLACK BOX     91                 18.9 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET:	5294 (30.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      10                 7.25 %               
RAM64X12     6                  100 %                
=====================================================
Total MEMORY ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET:	16 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE>
--------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE
============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      390                7.16 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE:	390 (2.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           778                7.66 %               
ARI1          120                10.7 %               
BLACK BOX     47                 9.75 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE:	945 (5.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     5                  3.62 %               
====================================================
Total MEMORY ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE:	5 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_AMOALU>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_AMOALU   ########                       
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_AMOALU
================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      187                1.84 %               
ARI1     64                 5.7 %                
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_AMOALU:	251 (1.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ARBITER>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ARBITER   ########                       
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ARBITER
=================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      82                 0.8080 %             
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ARBITER:	82 (0.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ARBITER_1>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ARBITER_1   ########                       
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ARBITER_1
===================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      115                1.13 %               
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ARBITER_1:	115 (0.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY>
--------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY   ########                       
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY
============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.2020 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY:	11 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.1870 %             
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY:	19 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     4                  2.9 %                
====================================================
Total MEMORY ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLB>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLB   ########                       
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLB
=============================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      65                 0.640 %              
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLB:	65 (0.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      576                10.6 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND:	576 (3.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           898                8.85 %               
ARI1          58                 5.16 %               
BLACK BOX     36                 7.47 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND:	992 (5.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     5                  3.62 %               
====================================================
Total MEMORY ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND:	5 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE   ########                          
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      183                3.36 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE:	183 (1.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           462                4.55 %               
ARI1          28                 2.49 %               
BLACK BOX     36                 7.47 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE:	526 (3.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     5                  3.62 %               
====================================================
Total MEMORY ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE:	5 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE   ########                          
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE
========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      325                5.97 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE:	325 (1.86 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      347                3.42 %               
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE:	347 (1.99 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLB_1>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLB_1   ########                          
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLB_1
==================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 0.1080 %             
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLB_1:	11 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      972                17.8 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET:	972 (5.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2703               26.6 %               
ARI1          510                45.4 %               
BLACK BOX     8                  1.66 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET:	3221 (18.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  100 %                
=====================================================
Total MEMORY ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ALU>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ALU   ########               
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ALU
=====================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      446                4.39 %               
ARI1     37                 3.29 %               
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ALU:	483 (2.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT   ########               
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT
=================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      27                 0.2660 %             
ARI1     192                17.1 %               
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT:	219 (1.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CSR_FILE>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CSR_FILE   ########               
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CSR_FILE
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      420                7.71 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CSR_FILE:	420 (2.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           613                6.04 %               
ARI1          124                11 %                 
BLACK BOX     1                  0.2070 %             
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CSR_FILE:	738 (4.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_MUL_DIV>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_MUL_DIV   ########               
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_MUL_DIV
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      120                2.2 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_MUL_DIV:	120 (0.69 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           315                3.1 %                
ARI1          121                10.8 %               
BLACK BOX     1                  0.2070 %             
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_MUL_DIV:	437 (2.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_MUL_DIV:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      13                 0.2390 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS:	13 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      125                1.23 %               
ARI1     11                 0.980 %              
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS:	136 (0.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      141                2.59 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC:	141 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           274                2.7 %                
ARI1          19                 1.69 %               
BLACK BOX     1                  0.2070 %             
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC:	294 (1.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY   ########                    
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009850 %           
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_0>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_0   ########                    
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_0
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009850 %           
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_13>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_13   ########                    
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_13
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      70                 1.28 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_13:	70 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1                  0.009850 %           
BLACK BOX     1                  0.2070 %             
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_13:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA>
------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA
================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      122                2.24 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA:	122 (0.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           436                4.29 %               
ARI1          32                 2.85 %               
BLACK BOX     3                  0.6220 %             
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA:	471 (2.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      235                4.31 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1:	235 (1.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           195                1.92 %               
BLACK BOX     33                 6.85 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1:	228 (1.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_0>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_0   ########                    
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_0
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      53                 0.9730 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_0:	53 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           56                 0.5520 %             
BLACK BOX     25                 5.19 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_0:	81 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1   ########                    
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      76                 1.4 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1:	76 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           78                 0.7680 %             
BLACK BOX     1                  0.2070 %             
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1:	79 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0   ########                    
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      40                 0.7340 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0:	40 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           18                 0.1770 %             
BLACK BOX     1                  0.2070 %             
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0:	19 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1   ########                    
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      39                 0.7160 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1:	39 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           12                 0.1180 %             
BLACK BOX     2                  0.4150 %             
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1:	14 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_4>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_4   ########                    
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_4
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.1650 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_4:	9 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           11                 0.1080 %             
BLACK BOX     1                  0.2070 %             
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_4:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_5>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_5   ########                    
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_5
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      12                 0.220 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_5:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           10                 0.09850 %            
BLACK BOX     1                  0.2070 %             
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_5:	11 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_7>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_7   ########                    
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_7
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.09180 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_7:	5 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           7                  0.0690 %             
BLACK BOX     2                  0.4150 %             
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_7:	9 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_8>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_8   ########                    
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_8
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_8:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.02960 %            
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_8:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      222                4.07 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2:	222 (1.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           123                1.21 %               
BLACK BOX     12                 2.49 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2:	135 (0.77 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_10_0>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_10_0   ########                    
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_10_0
=================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 1.45 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_10_0:	79 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           46                 0.4530 %             
BLACK BOX     2                  0.4150 %             
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_10_0:	48 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_9>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_9   ########                    
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_9
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      143                2.62 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_9:	143 (0.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           77                 0.7580 %             
BLACK BOX     10                 2.07 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_9:	87 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      26                 0.4770 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR:	26 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           9                  0.08870 %            
BLACK BOX     4                  0.830 %              
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR:	13 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_23>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_23   ########                        
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_23
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.1650 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_23:	9 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3                  0.02960 %            
BLACK BOX     1                  0.2070 %             
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_23:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_24>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_24   ########                        
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_24
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      12                 0.220 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_24:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3                  0.02960 %            
BLACK BOX     1                  0.2070 %             
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_24:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_26>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_26   ########                        
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_26
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.09180 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_26:	5 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3                  0.02960 %            
BLACK BOX     2                  0.4150 %             
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_26:	5 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS>
--------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS
==================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      371                6.81 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS:	371 (2.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           218                2.15 %               
BLACK BOX     26                 5.39 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS:	244 (1.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_14>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_14   ########                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_14
========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      161                2.96 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_14:	161 (0.92 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           88                 0.8670 %             
BLACK BOX     2                  0.4150 %             
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_14:	90 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_15>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_15   ########                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_15
========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      93                 1.71 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_15:	93 (0.53 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           52                 0.5120 %             
BLACK BOX     2                  0.4150 %             
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_15:	54 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_16>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_16   ########                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_16
========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_16:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.02960 %            
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_16:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_17>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_17   ########                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_17
========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      109                2 %                  
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_17:	109 (0.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           61                 0.6010 %             
BLACK BOX     22                 4.56 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_17:	83 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_18>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_18   ########                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_18
========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.1280 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_18:	7 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.1380 %             
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_18:	14 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.5690 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK:	31 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      162                1.6 %                
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK:	162 (0.93 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_10_1>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_10_1   ########                      
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_10_1
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      13                 0.2390 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_10_1:	13 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.1380 %             
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_10_1:	14 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_10_2>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_10_2   ########                      
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_10_2
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.09180 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_10_2:	5 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 0.1080 %             
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_10_2:	11 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      795                14.6 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG:	795 (4.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1761               17.3 %               
ARI1          14                 1.25 %               
BLACK BOX     19                 3.94 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG:	1794 (10.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER   ########                              
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER
=====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      672                12.3 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER:	672 (3.85 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1685               16.6 %               
ARI1          14                 1.25 %               
BLACK BOX     12                 2.49 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER:	1711 (9.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2   ########                                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.4410 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2:	24 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.02960 %            
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_26>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_26   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_26
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_26:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_27>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_27   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_27
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_27:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_28>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_28   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_28
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_28:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_29>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_29   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_29
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_29:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_30>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_30   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_30
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_30:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1>
--------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1
==================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.07340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28   ########                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_31>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_31   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_31
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_31:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29   ########                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30   ########                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4   ########                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_0_1>
------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_0_1   ########                                
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_0_1
======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_0_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1>
--------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1
==================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31   ########                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1>
--------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1
==================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.05510 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32   ########                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_35>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_35   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_35
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_35:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33   ########                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_36>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_36   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_36
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_36:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34   ########                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_37>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_37   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_37
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_37:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0   ########                                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.05510 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0   ########                               
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.05510 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_0>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_0   ########                                 
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_0
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38>
------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38   ########                                 
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38
======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39>
------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39   ########                                 
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39
======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK   ########                                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      83                 1.52 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK:	83 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           5                  0.04930 %            
BLACK BOX     11                 2.28 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK:	16 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1   ########                               
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      46                 0.8440 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1:	46 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3                  0.02960 %            
BLACK BOX     6                  1.24 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1:	9 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG>
--------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG   ########                                
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG
==================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_3>
------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_3   ########                                  
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_3
======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_3:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_4>
------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_4   ########                                  
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_4
======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_4:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_5>
------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_5   ########                                  
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_5
======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_5:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_6>
------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_6   ########                                  
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_6
======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_6:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2>
------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2   ########                               
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2
======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      37                 0.6790 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2:	37 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2                  0.01970 %            
BLACK BOX     5                  1.04 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2:	7 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11   ########                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_14>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_14   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_14
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_14:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12   ########                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_15>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_15   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_15
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_15:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13   ########                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_16>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_16   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_16
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_16:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14   ########                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_17>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_17   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_17
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_17:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15   ########                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_18>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_18   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_18
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_18:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER   ########                                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER
==============================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      562                10.3 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER:	562 (3.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1677               16.5 %               
ARI1          14                 1.25 %               
BLACK BOX     1                  0.2070 %             
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER:	1692 (9.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER   ########                              
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER
=====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      123                2.26 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER:	123 (0.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           76                 0.7490 %             
BLACK BOX     7                  1.45 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER:	83 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1   ########                                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.4410 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1:	24 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.0690 %             
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1:	7 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24   ########                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009850 %           
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_56>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_56   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_56
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_56:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009850 %           
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_56:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25   ########                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_57>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_57   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_57
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_57:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26   ########                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_58>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_58   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_58
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_58:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27   ########                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_59>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_59   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_59
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_59:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28   ########                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.04930 %            
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28:	5 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_60>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_60   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_60
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_60:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.04930 %            
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_60:	5 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0>
--------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0   ########                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0
==================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.07340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1_1>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1_1   ########                                  
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1_1
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_61>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_61   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_61
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_61:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_62>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_62   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_62
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_62:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_63>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_63   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_63
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_63:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0   ########                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32   ########                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_64>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_64   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_64
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_64:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0_0>
------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0_0   ########                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0_0
======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.05510 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0_0:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33   ########                               
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33
============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_65>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_65   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_65
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_65:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34   ########                               
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34
============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_66>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_66   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_66
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_66:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35   ########                               
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35
============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_67>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_67   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_67
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_67:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DMI_TO_TL_DMI2TL>
----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DMI_TO_TL_DMI2TL   ########                                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DMI_TO_TL_DMI2TL
================================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.1180 %             
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DMI_TO_TL_DMI2TL:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER   ########                                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER
=================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      83                 1.52 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER:	83 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           16                 0.1580 %             
BLACK BOX     7                  1.45 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER:	23 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK   ########                                          
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK
=============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      37                 0.6790 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK:	37 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           13                 0.1280 %             
BLACK BOX     5                  1.04 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK:	18 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12>
------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12   ########                         
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12
======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01970 %            
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_44>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_44   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_44
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_44:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01970 %            
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_44:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13>
------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13   ########                         
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13
======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01970 %            
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_45>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_45   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_45
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_45:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01970 %            
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_45:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14>
------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14   ########                         
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14
======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_46>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_46   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_46
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_46:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15>
------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15   ########                         
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15
======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_47>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_47   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_47
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_47:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16>
------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16   ########                         
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16
======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.03940 %            
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_48>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_48   ########                                   
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_48
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_48:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.03940 %            
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_48:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE   ########                                          
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      46                 0.8440 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE:	46 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3                  0.02960 %            
BLACK BOX     2                  0.4150 %             
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE:	5 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009850 %           
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_32>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_32   ########                                  
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_32
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_32:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009850 %           
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_32:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_33>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_33   ########                                  
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_33
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_33:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_34>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_34   ########                                  
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_34
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_34:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_35>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_35   ########                                  
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_35
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_35:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009850 %           
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_36>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_36   ########                                  
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_36
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_36:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009850 %           
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_36:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER   ########                                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER
==============================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.2750 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER:	15 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      34                 0.3350 %             
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER:	34 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC   ########                                       
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC
=============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.2570 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC:	14 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.1870 %             
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC:	19 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2>
------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2   ########                            
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2
================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01970 %            
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_0>
--------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_0   ########                            
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_0
==================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_15>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_15   ########                            
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_15
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_15:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01970 %            
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_15:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_16>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_16   ########                            
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_16
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_16:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01970 %            
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_16:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_17>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_17   ########                            
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_17
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_17:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01970 %            
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_17:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_18>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_18   ########                            
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_18
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_18:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01970 %            
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_18:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_19>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_19   ########                            
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_19
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_19:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01970 %            
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_19:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_20>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_20   ########                            
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_20
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_20:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01970 %            
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_20:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_21>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_21   ########                            
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_21
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_21:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009850 %           
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_21:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_22>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_22   ########                            
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_22
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_22:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009850 %           
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_22:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_23>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_23   ########                            
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_23
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_23:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009850 %           
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_23:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_24>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_24   ########                            
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_24
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_24:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009850 %           
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_24:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_29>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_29   ########                            
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_29
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_29:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009850 %           
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_29:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_30>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_30   ########                            
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_30
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_30:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2   ########                                       
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2
=================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_31>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_31   ########                                
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_31
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_31:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR>
----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR   ########                                             
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR
================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.0690 %             
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR:	7 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR>
--------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR
============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      56                 1.03 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR:	56 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           132                1.3 %                
ARI1          43                 3.83 %               
BLACK BOX     5                  1.04 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR:	180 (1.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_21>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_21   ########                       
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_21
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.1650 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_21:	9 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           11                 0.1080 %             
BLACK BOX     1                  0.2070 %             
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_21:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_22>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_22   ########                       
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_22
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.09180 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_22:	5 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           5                  0.04930 %            
BLACK BOX     4                  0.830 %              
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_22:	9 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      108                1.98 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1:	108 (0.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           209                2.06 %               
BLACK BOX     47                 9.75 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1:	256 (1.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER_0>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER_0   ########                        
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER_0
=====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      23                 0.4220 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER_0:	23 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           18                 0.1770 %             
BLACK BOX     21                 4.36 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER_0:	39 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER_1>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER_1   ########                        
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER_1
=====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.6060 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER_1:	33 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           31                 0.3050 %             
BLACK BOX     11                 2.28 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER_1:	42 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER_2>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER_2   ########                        
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER_2
=====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.3490 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER_2:	19 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           21                 0.2070 %             
BLACK BOX     6                  1.24 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER_2:	27 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB>
---------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB
=======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      180                3.3 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB:	180 (1.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           213                2.1 %                
BLACK BOX     21                 4.36 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB:	234 (1.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_20>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_20   ########                  
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_20
=============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      81                 1.49 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_20:	81 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      91                 0.8960 %             
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_20:	91 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER
=================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      193                3.54 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER:	193 (1.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           223                2.2 %                
BLACK BOX     13                 2.7 %                
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER:	236 (1.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_19>
---------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_19   ########                            
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_19
=======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      83                 1.52 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_19:	83 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      75                 0.7390 %             
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_19:	75 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.1650 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS:	9 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      358                3.53 %               
=================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS:	358 (2.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS>
------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS   ########                           
Instance path:   MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS
================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.3120 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS:	17 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           240                2.36 %               
ARI1          10                 0.890 %              
BLACK BOX     9                  1.87 %               
======================================================
Total COMBINATIONAL LOGIC in the block MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS:	259 (1.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=BaseDesign.reset_synchronizer>
------------------------------------------------------------------------
########   Utilization report for  cell:   reset_synchronizer   ########
Instance path:   BaseDesign.reset_synchronizer                          
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.07340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block BaseDesign.reset_synchronizer:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009850 %           
=================================================
Total COMBINATIONAL LOGIC in the block BaseDesign.reset_synchronizer:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

##### END OF AREA REPORT #####]
</a></body></html>
