SOURCES=imports.v fsm.v fifo.v transmitter.v main.v testbench.v
all:
	iverilog -Wall -o lab5.vvp $(SOURCES)

clean:
	rm *.out *.vcd
