C:\Microsemi\Libero_SoC_v12.2\SynplifyPro\bin64\m_generic.exe  -mp  4  -prjfile  D:\FPGA\H13D\rev_1\scratchproject.prs  -implementation  rev_1  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\FPGA\H13D\rev_1   -part MPF300T  -package FCG1152  -grade STD    -async_globalthreshold 800 -continue_on_error -seqshift_to_uram 1 -rom_map_logic 1 -polarfire_ram_init 1 -overilog "proj_1.vm" -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -retiming -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -RWCheckOnRam 0 -summaryfile D:\FPGA\H13D\rev_1\synlog\report\proj_1_premap.xml -merge_inferred_clocks 0  -ovm  D:\FPGA\H13D\rev_1\proj_1.vm  -conchk_prepass  D:\FPGA\H13D\rev_1\proj_1_cck.rpt   -freq 500.000   D:\FPGA\H13D\rev_1\synwork\proj_1_mult.srs  -tcl  D:\FPGA\H13D\rev_1\proj_1_fsm.sdc  -flow prepass  -gcc_prepass  -osrd  D:\FPGA\H13D\rev_1\synwork\proj_1_prem.srd  -qsap  D:\FPGA\H13D\rev_1\proj_1.sap  -devicelib  C:\Microsemi\Libero_SoC_v12.2\SynplifyPro\lib\generic\acg5.v  -ologparam  D:\FPGA\H13D\rev_1\syntmp\proj_1.plg  -osyn  D:\FPGA\H13D\rev_1\synwork\proj_1_prem.srd  -prjdir  D:\FPGA\H13D\  -prjname  proj_1  -log  D:\FPGA\H13D\rev_1\synlog\proj_1_premap.srr  -sn  2018.09  -jobname  "premap" 
relcom:C:\Microsemi\Libero_SoC_v12.2\SynplifyPro\bin64\m_generic.exe -mp 4 -prjfile ..\scratchproject.prs -implementation rev_1 -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_1 -part MPF300T -package FCG1152 -grade STD -async_globalthreshold 800 -continue_on_error -seqshift_to_uram 1 -rom_map_logic 1 -polarfire_ram_init 1 -overilog "proj_1.vm" -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -retiming -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -RWCheckOnRam 0 -summaryfile ..\synlog\report\proj_1_premap.xml -merge_inferred_clocks 0 -ovm ..\proj_1.vm -conchk_prepass ..\proj_1_cck.rpt -freq 500.000 ..\synwork\proj_1_mult.srs -tcl ..\proj_1_fsm.sdc -flow prepass -gcc_prepass -osrd ..\synwork\proj_1_prem.srd -qsap ..\proj_1.sap -devicelib C:\Microsemi\Libero_SoC_v12.2\SynplifyPro\lib\generic\acg5.v -ologparam proj_1.plg -osyn ..\synwork\proj_1_prem.srd -prjdir ..\..\ -prjname proj_1 -log ..\synlog\proj_1_premap.srr -sn 2018.09 -jobname "premap"
rc:1 success:1 runtime:1
file:..\scratchproject.prs|io:o|time:1580215627|size:2475|exec:0|csum:
file:..\proj_1.vm|io:o|time:1580149742|size:690639|exec:0|csum:
file:..\proj_1_cck.rpt|io:o|time:1580215644|size:2334|exec:0|csum:
file:..\synwork\proj_1_mult.srs|io:i|time:1580215643|size:7942|exec:0|csum:5D6775EC4632B42B90AC1D21434524BE
file:..\proj_1_fsm.sdc|io:i|time:1579198288|size:0|exec:0|csum:D41D8CD98F00B204E9800998ECF8427E
file:..\synwork\proj_1_prem.srd|io:o|time:1580215644|size:196833|exec:0|csum:
file:..\proj_1.sap|io:o|time:1580215644|size:1362|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v12.2\SynplifyPro\lib\generic\acg5.v|io:i|time:1562075649|size:43688|exec:0|csum:6F5FCBFDAEA5BCE24BA1D3268399A45A
file:proj_1.plg|io:o|time:1580215643|size:0|exec:0|csum:
file:..\synwork\proj_1_prem.srd|io:o|time:1580215644|size:196833|exec:0|csum:
file:..\synlog\proj_1_premap.srr|io:o|time:1580215644|size:13070|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v12.2\SynplifyPro\bin64\m_generic.exe|io:i|time:1562075633|size:38000640|exec:1|csum:A6C484326238892E1A273F6F2DDDDE7F
