Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec 20 13:29:29 2024
| Host         : dani running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   161 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |    23 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            4 |
| No           | No                    | Yes                    |              17 |           14 |
| No           | Yes                   | No                     |               6 |            6 |
| Yes          | No                    | No                     |               4 |            4 |
| Yes          | No                    | Yes                    |              34 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------------------------------+------------------+----------------+--------------+
|                                Clock Signal                               |                      Enable Signal                      |                             Set/Reset Signal                             | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG                                                            |                                                         | inst_FSM/piso_actual_reg[1]_LDC_i_2_n_0                                  |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                            |                                                         | inst_FSM/piso_actual_reg[0]_LDC_i_2_n_0                                  |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                            |                                                         | inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                            |                                                         | inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_LDC_i_1__0_n_0 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                            |                                                         | inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_LDC_i_2__0_n_0 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                            |                                                         | inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                            |                                                         | inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_LDC_i_1__2_n_0 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                            |                                                         | inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_LDC_i_2__1_n_0 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                            |                                                         | inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_LDC_i_2__2_n_0 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                            |                                                         | inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_LDC_i_1__1_n_0 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                            | inst_FSM/piso_actual                                    | inst_FSM/piso_actual_reg[1]_LDC_i_1_n_0                                  |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                            | inst_FSM/piso_actual                                    | inst_FSM/piso_actual_reg[0]_LDC_i_1_n_0                                  |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                            | inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_prev0 |                                                                          |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                            | inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_prev0 |                                                                          |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                            | inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_prev0 |                                                                          |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                            | inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_prev0 |                                                                          |                1 |              1 |         1.00 |
|  inst_FSM/piso_actual_reg[1]_LDC_i_1_n_0                                  |                                                         | inst_FSM/piso_actual_reg[1]_LDC_i_2_n_0                                  |                1 |              1 |         1.00 |
|  inst_FSM/piso_actual_reg[0]_LDC_i_1_n_0                                  |                                                         | inst_FSM/piso_actual_reg[0]_LDC_i_2_n_0                                  |                1 |              1 |         1.00 |
|  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC_i_1_n_0    |                                                         | inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_LDC_i_1__0_n_0 |                                                         | inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_LDC_i_2__0_n_0 |                1 |              1 |         1.00 |
|  inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_LDC_i_1__2_n_0 |                                                         | inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_LDC_i_2__2_n_0 |                1 |              1 |         1.00 |
|  inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_LDC_i_1__1_n_0 |                                                         | inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_LDC_i_2__1_n_0 |                1 |              1 |         1.00 |
|  inst_FSM/TEMPORIZADOR_INST/E[0]                                          |                                                         |                                                                          |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG                                                            |                                                         | inst_FSM/TEMPORIZADOR_INST/RST                                           |                4 |              7 |         1.75 |
|  CLK_IBUF_BUFG                                                            |                                                         |                                                                          |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG                                                            | inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1_n_0           | inst_FSM/TEMPORIZADOR_INST/RST                                           |                8 |             32 |         4.00 |
+---------------------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------------------------------+------------------+----------------+--------------+


