
STM32Lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002cb8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002dc4  08002dc4  00012dc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002de8  08002de8  00020020  2**0
                  CONTENTS
  4 .ARM          00000000  08002de8  08002de8  00020020  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002de8  08002de8  00020020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002de8  08002de8  00012de8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002dec  08002dec  00012dec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000020  20000000  08002df0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000144  20000020  08002e10  00020020  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000164  08002e10  00020164  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000980e  00000000  00000000  00020049  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c76  00000000  00000000  00029857  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ad0  00000000  00000000  0002b4d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009b8  00000000  00000000  0002bfa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016f95  00000000  00000000  0002c958  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c1ee  00000000  00000000  000438ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000827fd  00000000  00000000  0004fadb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d22d8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a64  00000000  00000000  000d232c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000020 	.word	0x20000020
 8000128:	00000000 	.word	0x00000000
 800012c:	08002dac 	.word	0x08002dac

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000024 	.word	0x20000024
 8000148:	08002dac 	.word	0x08002dac

0800014c <clear7Seg>:
#include "7seg.h"

int currentEN = 0;
int timer_buffer[NUM_OF_7SEG_LED] = {0};

void clear7Seg(){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, EN0_Pin, GPIO_PIN_SET);
 8000150:	2201      	movs	r2, #1
 8000152:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000156:	4808      	ldr	r0, [pc, #32]	; (8000178 <clear7Seg+0x2c>)
 8000158:	f001 fe2b 	bl	8001db2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, EN1_Pin, GPIO_PIN_SET);
 800015c:	2201      	movs	r2, #1
 800015e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000162:	4805      	ldr	r0, [pc, #20]	; (8000178 <clear7Seg+0x2c>)
 8000164:	f001 fe25 	bl	8001db2 <HAL_GPIO_WritePin>
	displayDigit1(10);
 8000168:	200a      	movs	r0, #10
 800016a:	f000 f897 	bl	800029c <displayDigit1>
	displayDigit2(10);
 800016e:	200a      	movs	r0, #10
 8000170:	f000 fa46 	bl	8000600 <displayDigit2>
}
 8000174:	bf00      	nop
 8000176:	bd80      	pop	{r7, pc}
 8000178:	40010c00 	.word	0x40010c00

0800017c <display7SegLed>:

void display7SegLed(){
 800017c:	b580      	push	{r7, lr}
 800017e:	af00      	add	r7, sp, #0
	if (currentEN == 0){
 8000180:	4b1c      	ldr	r3, [pc, #112]	; (80001f4 <display7SegLed+0x78>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	2b00      	cmp	r3, #0
 8000186:	d119      	bne.n	80001bc <display7SegLed+0x40>
		displayDigit1(timer_buffer[0]);
 8000188:	4b1b      	ldr	r3, [pc, #108]	; (80001f8 <display7SegLed+0x7c>)
 800018a:	681b      	ldr	r3, [r3, #0]
 800018c:	4618      	mov	r0, r3
 800018e:	f000 f885 	bl	800029c <displayDigit1>
		displayDigit2(timer_buffer[1]);
 8000192:	4b19      	ldr	r3, [pc, #100]	; (80001f8 <display7SegLed+0x7c>)
 8000194:	685b      	ldr	r3, [r3, #4]
 8000196:	4618      	mov	r0, r3
 8000198:	f000 fa32 	bl	8000600 <displayDigit2>
		HAL_GPIO_WritePin(GPIOB, EN0_Pin, GPIO_PIN_RESET);
 800019c:	2200      	movs	r2, #0
 800019e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80001a2:	4816      	ldr	r0, [pc, #88]	; (80001fc <display7SegLed+0x80>)
 80001a4:	f001 fe05 	bl	8001db2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, EN1_Pin, GPIO_PIN_SET);
 80001a8:	2201      	movs	r2, #1
 80001aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80001ae:	4813      	ldr	r0, [pc, #76]	; (80001fc <display7SegLed+0x80>)
 80001b0:	f001 fdff 	bl	8001db2 <HAL_GPIO_WritePin>
		currentEN = 1;
 80001b4:	4b0f      	ldr	r3, [pc, #60]	; (80001f4 <display7SegLed+0x78>)
 80001b6:	2201      	movs	r2, #1
 80001b8:	601a      	str	r2, [r3, #0]
		displayDigit2(timer_buffer[3]);
		HAL_GPIO_WritePin(GPIOB, EN0_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOB, EN1_Pin, GPIO_PIN_RESET);
		currentEN = 0;
	}
}
 80001ba:	e018      	b.n	80001ee <display7SegLed+0x72>
		displayDigit1(timer_buffer[2]);
 80001bc:	4b0e      	ldr	r3, [pc, #56]	; (80001f8 <display7SegLed+0x7c>)
 80001be:	689b      	ldr	r3, [r3, #8]
 80001c0:	4618      	mov	r0, r3
 80001c2:	f000 f86b 	bl	800029c <displayDigit1>
		displayDigit2(timer_buffer[3]);
 80001c6:	4b0c      	ldr	r3, [pc, #48]	; (80001f8 <display7SegLed+0x7c>)
 80001c8:	68db      	ldr	r3, [r3, #12]
 80001ca:	4618      	mov	r0, r3
 80001cc:	f000 fa18 	bl	8000600 <displayDigit2>
		HAL_GPIO_WritePin(GPIOB, EN0_Pin, GPIO_PIN_SET);
 80001d0:	2201      	movs	r2, #1
 80001d2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80001d6:	4809      	ldr	r0, [pc, #36]	; (80001fc <display7SegLed+0x80>)
 80001d8:	f001 fdeb 	bl	8001db2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, EN1_Pin, GPIO_PIN_RESET);
 80001dc:	2200      	movs	r2, #0
 80001de:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80001e2:	4806      	ldr	r0, [pc, #24]	; (80001fc <display7SegLed+0x80>)
 80001e4:	f001 fde5 	bl	8001db2 <HAL_GPIO_WritePin>
		currentEN = 0;
 80001e8:	4b02      	ldr	r3, [pc, #8]	; (80001f4 <display7SegLed+0x78>)
 80001ea:	2200      	movs	r2, #0
 80001ec:	601a      	str	r2, [r3, #0]
}
 80001ee:	bf00      	nop
 80001f0:	bd80      	pop	{r7, pc}
 80001f2:	bf00      	nop
 80001f4:	2000003c 	.word	0x2000003c
 80001f8:	20000040 	.word	0x20000040
 80001fc:	40010c00 	.word	0x40010c00

08000200 <updateTimerBuffer>:

void updateTimerBuffer(int counter1, int counter2){
 8000200:	b480      	push	{r7}
 8000202:	b085      	sub	sp, #20
 8000204:	af00      	add	r7, sp, #0
 8000206:	6078      	str	r0, [r7, #4]
 8000208:	6039      	str	r1, [r7, #0]
	int sec1 = counter1 / 100;
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	4a20      	ldr	r2, [pc, #128]	; (8000290 <updateTimerBuffer+0x90>)
 800020e:	fb82 1203 	smull	r1, r2, r2, r3
 8000212:	1152      	asrs	r2, r2, #5
 8000214:	17db      	asrs	r3, r3, #31
 8000216:	1ad3      	subs	r3, r2, r3
 8000218:	60fb      	str	r3, [r7, #12]
	int sec2 = counter2 / 100;
 800021a:	683b      	ldr	r3, [r7, #0]
 800021c:	4a1c      	ldr	r2, [pc, #112]	; (8000290 <updateTimerBuffer+0x90>)
 800021e:	fb82 1203 	smull	r1, r2, r2, r3
 8000222:	1152      	asrs	r2, r2, #5
 8000224:	17db      	asrs	r3, r3, #31
 8000226:	1ad3      	subs	r3, r2, r3
 8000228:	60bb      	str	r3, [r7, #8]
	timer_buffer[0] = sec1 / 10;
 800022a:	68fb      	ldr	r3, [r7, #12]
 800022c:	4a19      	ldr	r2, [pc, #100]	; (8000294 <updateTimerBuffer+0x94>)
 800022e:	fb82 1203 	smull	r1, r2, r2, r3
 8000232:	1092      	asrs	r2, r2, #2
 8000234:	17db      	asrs	r3, r3, #31
 8000236:	1ad3      	subs	r3, r2, r3
 8000238:	4a17      	ldr	r2, [pc, #92]	; (8000298 <updateTimerBuffer+0x98>)
 800023a:	6013      	str	r3, [r2, #0]
	timer_buffer[1] = sec1 % 10;
 800023c:	68f9      	ldr	r1, [r7, #12]
 800023e:	4b15      	ldr	r3, [pc, #84]	; (8000294 <updateTimerBuffer+0x94>)
 8000240:	fb83 2301 	smull	r2, r3, r3, r1
 8000244:	109a      	asrs	r2, r3, #2
 8000246:	17cb      	asrs	r3, r1, #31
 8000248:	1ad2      	subs	r2, r2, r3
 800024a:	4613      	mov	r3, r2
 800024c:	009b      	lsls	r3, r3, #2
 800024e:	4413      	add	r3, r2
 8000250:	005b      	lsls	r3, r3, #1
 8000252:	1aca      	subs	r2, r1, r3
 8000254:	4b10      	ldr	r3, [pc, #64]	; (8000298 <updateTimerBuffer+0x98>)
 8000256:	605a      	str	r2, [r3, #4]
	timer_buffer[2] = sec2 / 10;
 8000258:	68bb      	ldr	r3, [r7, #8]
 800025a:	4a0e      	ldr	r2, [pc, #56]	; (8000294 <updateTimerBuffer+0x94>)
 800025c:	fb82 1203 	smull	r1, r2, r2, r3
 8000260:	1092      	asrs	r2, r2, #2
 8000262:	17db      	asrs	r3, r3, #31
 8000264:	1ad3      	subs	r3, r2, r3
 8000266:	4a0c      	ldr	r2, [pc, #48]	; (8000298 <updateTimerBuffer+0x98>)
 8000268:	6093      	str	r3, [r2, #8]
	timer_buffer[3] = sec2 % 10;
 800026a:	68b9      	ldr	r1, [r7, #8]
 800026c:	4b09      	ldr	r3, [pc, #36]	; (8000294 <updateTimerBuffer+0x94>)
 800026e:	fb83 2301 	smull	r2, r3, r3, r1
 8000272:	109a      	asrs	r2, r3, #2
 8000274:	17cb      	asrs	r3, r1, #31
 8000276:	1ad2      	subs	r2, r2, r3
 8000278:	4613      	mov	r3, r2
 800027a:	009b      	lsls	r3, r3, #2
 800027c:	4413      	add	r3, r2
 800027e:	005b      	lsls	r3, r3, #1
 8000280:	1aca      	subs	r2, r1, r3
 8000282:	4b05      	ldr	r3, [pc, #20]	; (8000298 <updateTimerBuffer+0x98>)
 8000284:	60da      	str	r2, [r3, #12]
}
 8000286:	bf00      	nop
 8000288:	3714      	adds	r7, #20
 800028a:	46bd      	mov	sp, r7
 800028c:	bc80      	pop	{r7}
 800028e:	4770      	bx	lr
 8000290:	51eb851f 	.word	0x51eb851f
 8000294:	66666667 	.word	0x66666667
 8000298:	20000040 	.word	0x20000040

0800029c <displayDigit1>:


//ham hien led 7 doan
void displayDigit1 (int num) {
 800029c:	b580      	push	{r7, lr}
 800029e:	b082      	sub	sp, #8
 80002a0:	af00      	add	r7, sp, #0
 80002a2:	6078      	str	r0, [r7, #4]
 80002a4:	687b      	ldr	r3, [r7, #4]
 80002a6:	2b09      	cmp	r3, #9
 80002a8:	f200 8180 	bhi.w	80005ac <displayDigit1+0x310>
 80002ac:	a201      	add	r2, pc, #4	; (adr r2, 80002b4 <displayDigit1+0x18>)
 80002ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002b2:	bf00      	nop
 80002b4:	080002dd 	.word	0x080002dd
 80002b8:	08000325 	.word	0x08000325
 80002bc:	0800036d 	.word	0x0800036d
 80002c0:	080003b5 	.word	0x080003b5
 80002c4:	080003fd 	.word	0x080003fd
 80002c8:	08000445 	.word	0x08000445
 80002cc:	0800048d 	.word	0x0800048d
 80002d0:	080004d5 	.word	0x080004d5
 80002d4:	0800051d 	.word	0x0800051d
 80002d8:	08000565 	.word	0x08000565
    switch (num) {
        case 0:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 80002dc:	2200      	movs	r2, #0
 80002de:	2101      	movs	r1, #1
 80002e0:	48c6      	ldr	r0, [pc, #792]	; (80005fc <displayDigit1+0x360>)
 80002e2:	f001 fd66 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 80002e6:	2200      	movs	r2, #0
 80002e8:	2102      	movs	r1, #2
 80002ea:	48c4      	ldr	r0, [pc, #784]	; (80005fc <displayDigit1+0x360>)
 80002ec:	f001 fd61 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 80002f0:	2200      	movs	r2, #0
 80002f2:	2104      	movs	r1, #4
 80002f4:	48c1      	ldr	r0, [pc, #772]	; (80005fc <displayDigit1+0x360>)
 80002f6:	f001 fd5c 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_RESET);
 80002fa:	2200      	movs	r2, #0
 80002fc:	2108      	movs	r1, #8
 80002fe:	48bf      	ldr	r0, [pc, #764]	; (80005fc <displayDigit1+0x360>)
 8000300:	f001 fd57 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_RESET);
 8000304:	2200      	movs	r2, #0
 8000306:	2110      	movs	r1, #16
 8000308:	48bc      	ldr	r0, [pc, #752]	; (80005fc <displayDigit1+0x360>)
 800030a:	f001 fd52 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_RESET);
 800030e:	2200      	movs	r2, #0
 8000310:	2120      	movs	r1, #32
 8000312:	48ba      	ldr	r0, [pc, #744]	; (80005fc <displayDigit1+0x360>)
 8000314:	f001 fd4d 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_SET);
 8000318:	2201      	movs	r2, #1
 800031a:	2140      	movs	r1, #64	; 0x40
 800031c:	48b7      	ldr	r0, [pc, #732]	; (80005fc <displayDigit1+0x360>)
 800031e:	f001 fd48 	bl	8001db2 <HAL_GPIO_WritePin>
            break;
 8000322:	e167      	b.n	80005f4 <displayDigit1+0x358>
        case 1:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_SET);
 8000324:	2201      	movs	r2, #1
 8000326:	2101      	movs	r1, #1
 8000328:	48b4      	ldr	r0, [pc, #720]	; (80005fc <displayDigit1+0x360>)
 800032a:	f001 fd42 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 800032e:	2200      	movs	r2, #0
 8000330:	2102      	movs	r1, #2
 8000332:	48b2      	ldr	r0, [pc, #712]	; (80005fc <displayDigit1+0x360>)
 8000334:	f001 fd3d 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 8000338:	2200      	movs	r2, #0
 800033a:	2104      	movs	r1, #4
 800033c:	48af      	ldr	r0, [pc, #700]	; (80005fc <displayDigit1+0x360>)
 800033e:	f001 fd38 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_SET);
 8000342:	2201      	movs	r2, #1
 8000344:	2108      	movs	r1, #8
 8000346:	48ad      	ldr	r0, [pc, #692]	; (80005fc <displayDigit1+0x360>)
 8000348:	f001 fd33 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
 800034c:	2201      	movs	r2, #1
 800034e:	2110      	movs	r1, #16
 8000350:	48aa      	ldr	r0, [pc, #680]	; (80005fc <displayDigit1+0x360>)
 8000352:	f001 fd2e 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_SET);
 8000356:	2201      	movs	r2, #1
 8000358:	2120      	movs	r1, #32
 800035a:	48a8      	ldr	r0, [pc, #672]	; (80005fc <displayDigit1+0x360>)
 800035c:	f001 fd29 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_SET);
 8000360:	2201      	movs	r2, #1
 8000362:	2140      	movs	r1, #64	; 0x40
 8000364:	48a5      	ldr	r0, [pc, #660]	; (80005fc <displayDigit1+0x360>)
 8000366:	f001 fd24 	bl	8001db2 <HAL_GPIO_WritePin>
            break;
 800036a:	e143      	b.n	80005f4 <displayDigit1+0x358>
        case 2:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 800036c:	2200      	movs	r2, #0
 800036e:	2101      	movs	r1, #1
 8000370:	48a2      	ldr	r0, [pc, #648]	; (80005fc <displayDigit1+0x360>)
 8000372:	f001 fd1e 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 8000376:	2200      	movs	r2, #0
 8000378:	2102      	movs	r1, #2
 800037a:	48a0      	ldr	r0, [pc, #640]	; (80005fc <displayDigit1+0x360>)
 800037c:	f001 fd19 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_SET);
 8000380:	2201      	movs	r2, #1
 8000382:	2104      	movs	r1, #4
 8000384:	489d      	ldr	r0, [pc, #628]	; (80005fc <displayDigit1+0x360>)
 8000386:	f001 fd14 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_RESET);
 800038a:	2200      	movs	r2, #0
 800038c:	2108      	movs	r1, #8
 800038e:	489b      	ldr	r0, [pc, #620]	; (80005fc <displayDigit1+0x360>)
 8000390:	f001 fd0f 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_RESET);
 8000394:	2200      	movs	r2, #0
 8000396:	2110      	movs	r1, #16
 8000398:	4898      	ldr	r0, [pc, #608]	; (80005fc <displayDigit1+0x360>)
 800039a:	f001 fd0a 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_SET);
 800039e:	2201      	movs	r2, #1
 80003a0:	2120      	movs	r1, #32
 80003a2:	4896      	ldr	r0, [pc, #600]	; (80005fc <displayDigit1+0x360>)
 80003a4:	f001 fd05 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_RESET);
 80003a8:	2200      	movs	r2, #0
 80003aa:	2140      	movs	r1, #64	; 0x40
 80003ac:	4893      	ldr	r0, [pc, #588]	; (80005fc <displayDigit1+0x360>)
 80003ae:	f001 fd00 	bl	8001db2 <HAL_GPIO_WritePin>
            break;
 80003b2:	e11f      	b.n	80005f4 <displayDigit1+0x358>
        case 3:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 80003b4:	2200      	movs	r2, #0
 80003b6:	2101      	movs	r1, #1
 80003b8:	4890      	ldr	r0, [pc, #576]	; (80005fc <displayDigit1+0x360>)
 80003ba:	f001 fcfa 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 80003be:	2200      	movs	r2, #0
 80003c0:	2102      	movs	r1, #2
 80003c2:	488e      	ldr	r0, [pc, #568]	; (80005fc <displayDigit1+0x360>)
 80003c4:	f001 fcf5 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 80003c8:	2200      	movs	r2, #0
 80003ca:	2104      	movs	r1, #4
 80003cc:	488b      	ldr	r0, [pc, #556]	; (80005fc <displayDigit1+0x360>)
 80003ce:	f001 fcf0 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_RESET);
 80003d2:	2200      	movs	r2, #0
 80003d4:	2108      	movs	r1, #8
 80003d6:	4889      	ldr	r0, [pc, #548]	; (80005fc <displayDigit1+0x360>)
 80003d8:	f001 fceb 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
 80003dc:	2201      	movs	r2, #1
 80003de:	2110      	movs	r1, #16
 80003e0:	4886      	ldr	r0, [pc, #536]	; (80005fc <displayDigit1+0x360>)
 80003e2:	f001 fce6 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_SET);
 80003e6:	2201      	movs	r2, #1
 80003e8:	2120      	movs	r1, #32
 80003ea:	4884      	ldr	r0, [pc, #528]	; (80005fc <displayDigit1+0x360>)
 80003ec:	f001 fce1 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_RESET);
 80003f0:	2200      	movs	r2, #0
 80003f2:	2140      	movs	r1, #64	; 0x40
 80003f4:	4881      	ldr	r0, [pc, #516]	; (80005fc <displayDigit1+0x360>)
 80003f6:	f001 fcdc 	bl	8001db2 <HAL_GPIO_WritePin>
            break;
 80003fa:	e0fb      	b.n	80005f4 <displayDigit1+0x358>
        case 4:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_SET);
 80003fc:	2201      	movs	r2, #1
 80003fe:	2101      	movs	r1, #1
 8000400:	487e      	ldr	r0, [pc, #504]	; (80005fc <displayDigit1+0x360>)
 8000402:	f001 fcd6 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 8000406:	2200      	movs	r2, #0
 8000408:	2102      	movs	r1, #2
 800040a:	487c      	ldr	r0, [pc, #496]	; (80005fc <displayDigit1+0x360>)
 800040c:	f001 fcd1 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 8000410:	2200      	movs	r2, #0
 8000412:	2104      	movs	r1, #4
 8000414:	4879      	ldr	r0, [pc, #484]	; (80005fc <displayDigit1+0x360>)
 8000416:	f001 fccc 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_SET);
 800041a:	2201      	movs	r2, #1
 800041c:	2108      	movs	r1, #8
 800041e:	4877      	ldr	r0, [pc, #476]	; (80005fc <displayDigit1+0x360>)
 8000420:	f001 fcc7 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
 8000424:	2201      	movs	r2, #1
 8000426:	2110      	movs	r1, #16
 8000428:	4874      	ldr	r0, [pc, #464]	; (80005fc <displayDigit1+0x360>)
 800042a:	f001 fcc2 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_RESET);
 800042e:	2200      	movs	r2, #0
 8000430:	2120      	movs	r1, #32
 8000432:	4872      	ldr	r0, [pc, #456]	; (80005fc <displayDigit1+0x360>)
 8000434:	f001 fcbd 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_RESET);
 8000438:	2200      	movs	r2, #0
 800043a:	2140      	movs	r1, #64	; 0x40
 800043c:	486f      	ldr	r0, [pc, #444]	; (80005fc <displayDigit1+0x360>)
 800043e:	f001 fcb8 	bl	8001db2 <HAL_GPIO_WritePin>
            break;
 8000442:	e0d7      	b.n	80005f4 <displayDigit1+0x358>
        case 5:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 8000444:	2200      	movs	r2, #0
 8000446:	2101      	movs	r1, #1
 8000448:	486c      	ldr	r0, [pc, #432]	; (80005fc <displayDigit1+0x360>)
 800044a:	f001 fcb2 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_SET);
 800044e:	2201      	movs	r2, #1
 8000450:	2102      	movs	r1, #2
 8000452:	486a      	ldr	r0, [pc, #424]	; (80005fc <displayDigit1+0x360>)
 8000454:	f001 fcad 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 8000458:	2200      	movs	r2, #0
 800045a:	2104      	movs	r1, #4
 800045c:	4867      	ldr	r0, [pc, #412]	; (80005fc <displayDigit1+0x360>)
 800045e:	f001 fca8 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_RESET);
 8000462:	2200      	movs	r2, #0
 8000464:	2108      	movs	r1, #8
 8000466:	4865      	ldr	r0, [pc, #404]	; (80005fc <displayDigit1+0x360>)
 8000468:	f001 fca3 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
 800046c:	2201      	movs	r2, #1
 800046e:	2110      	movs	r1, #16
 8000470:	4862      	ldr	r0, [pc, #392]	; (80005fc <displayDigit1+0x360>)
 8000472:	f001 fc9e 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_RESET);
 8000476:	2200      	movs	r2, #0
 8000478:	2120      	movs	r1, #32
 800047a:	4860      	ldr	r0, [pc, #384]	; (80005fc <displayDigit1+0x360>)
 800047c:	f001 fc99 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_RESET);
 8000480:	2200      	movs	r2, #0
 8000482:	2140      	movs	r1, #64	; 0x40
 8000484:	485d      	ldr	r0, [pc, #372]	; (80005fc <displayDigit1+0x360>)
 8000486:	f001 fc94 	bl	8001db2 <HAL_GPIO_WritePin>
        	break;
 800048a:	e0b3      	b.n	80005f4 <displayDigit1+0x358>
        case 6:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 800048c:	2200      	movs	r2, #0
 800048e:	2101      	movs	r1, #1
 8000490:	485a      	ldr	r0, [pc, #360]	; (80005fc <displayDigit1+0x360>)
 8000492:	f001 fc8e 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_SET);
 8000496:	2201      	movs	r2, #1
 8000498:	2102      	movs	r1, #2
 800049a:	4858      	ldr	r0, [pc, #352]	; (80005fc <displayDigit1+0x360>)
 800049c:	f001 fc89 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 80004a0:	2200      	movs	r2, #0
 80004a2:	2104      	movs	r1, #4
 80004a4:	4855      	ldr	r0, [pc, #340]	; (80005fc <displayDigit1+0x360>)
 80004a6:	f001 fc84 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_RESET);
 80004aa:	2200      	movs	r2, #0
 80004ac:	2108      	movs	r1, #8
 80004ae:	4853      	ldr	r0, [pc, #332]	; (80005fc <displayDigit1+0x360>)
 80004b0:	f001 fc7f 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_RESET);
 80004b4:	2200      	movs	r2, #0
 80004b6:	2110      	movs	r1, #16
 80004b8:	4850      	ldr	r0, [pc, #320]	; (80005fc <displayDigit1+0x360>)
 80004ba:	f001 fc7a 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_RESET);
 80004be:	2200      	movs	r2, #0
 80004c0:	2120      	movs	r1, #32
 80004c2:	484e      	ldr	r0, [pc, #312]	; (80005fc <displayDigit1+0x360>)
 80004c4:	f001 fc75 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_RESET);
 80004c8:	2200      	movs	r2, #0
 80004ca:	2140      	movs	r1, #64	; 0x40
 80004cc:	484b      	ldr	r0, [pc, #300]	; (80005fc <displayDigit1+0x360>)
 80004ce:	f001 fc70 	bl	8001db2 <HAL_GPIO_WritePin>
            break;
 80004d2:	e08f      	b.n	80005f4 <displayDigit1+0x358>
        case 7:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 80004d4:	2200      	movs	r2, #0
 80004d6:	2101      	movs	r1, #1
 80004d8:	4848      	ldr	r0, [pc, #288]	; (80005fc <displayDigit1+0x360>)
 80004da:	f001 fc6a 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 80004de:	2200      	movs	r2, #0
 80004e0:	2102      	movs	r1, #2
 80004e2:	4846      	ldr	r0, [pc, #280]	; (80005fc <displayDigit1+0x360>)
 80004e4:	f001 fc65 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 80004e8:	2200      	movs	r2, #0
 80004ea:	2104      	movs	r1, #4
 80004ec:	4843      	ldr	r0, [pc, #268]	; (80005fc <displayDigit1+0x360>)
 80004ee:	f001 fc60 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_SET);
 80004f2:	2201      	movs	r2, #1
 80004f4:	2108      	movs	r1, #8
 80004f6:	4841      	ldr	r0, [pc, #260]	; (80005fc <displayDigit1+0x360>)
 80004f8:	f001 fc5b 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
 80004fc:	2201      	movs	r2, #1
 80004fe:	2110      	movs	r1, #16
 8000500:	483e      	ldr	r0, [pc, #248]	; (80005fc <displayDigit1+0x360>)
 8000502:	f001 fc56 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_SET);
 8000506:	2201      	movs	r2, #1
 8000508:	2120      	movs	r1, #32
 800050a:	483c      	ldr	r0, [pc, #240]	; (80005fc <displayDigit1+0x360>)
 800050c:	f001 fc51 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_SET);
 8000510:	2201      	movs	r2, #1
 8000512:	2140      	movs	r1, #64	; 0x40
 8000514:	4839      	ldr	r0, [pc, #228]	; (80005fc <displayDigit1+0x360>)
 8000516:	f001 fc4c 	bl	8001db2 <HAL_GPIO_WritePin>
            break;
 800051a:	e06b      	b.n	80005f4 <displayDigit1+0x358>
        case 8:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 800051c:	2200      	movs	r2, #0
 800051e:	2101      	movs	r1, #1
 8000520:	4836      	ldr	r0, [pc, #216]	; (80005fc <displayDigit1+0x360>)
 8000522:	f001 fc46 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 8000526:	2200      	movs	r2, #0
 8000528:	2102      	movs	r1, #2
 800052a:	4834      	ldr	r0, [pc, #208]	; (80005fc <displayDigit1+0x360>)
 800052c:	f001 fc41 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 8000530:	2200      	movs	r2, #0
 8000532:	2104      	movs	r1, #4
 8000534:	4831      	ldr	r0, [pc, #196]	; (80005fc <displayDigit1+0x360>)
 8000536:	f001 fc3c 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_RESET);
 800053a:	2200      	movs	r2, #0
 800053c:	2108      	movs	r1, #8
 800053e:	482f      	ldr	r0, [pc, #188]	; (80005fc <displayDigit1+0x360>)
 8000540:	f001 fc37 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_RESET);
 8000544:	2200      	movs	r2, #0
 8000546:	2110      	movs	r1, #16
 8000548:	482c      	ldr	r0, [pc, #176]	; (80005fc <displayDigit1+0x360>)
 800054a:	f001 fc32 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_RESET);
 800054e:	2200      	movs	r2, #0
 8000550:	2120      	movs	r1, #32
 8000552:	482a      	ldr	r0, [pc, #168]	; (80005fc <displayDigit1+0x360>)
 8000554:	f001 fc2d 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_RESET);
 8000558:	2200      	movs	r2, #0
 800055a:	2140      	movs	r1, #64	; 0x40
 800055c:	4827      	ldr	r0, [pc, #156]	; (80005fc <displayDigit1+0x360>)
 800055e:	f001 fc28 	bl	8001db2 <HAL_GPIO_WritePin>
            break;
 8000562:	e047      	b.n	80005f4 <displayDigit1+0x358>
        case 9:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 8000564:	2200      	movs	r2, #0
 8000566:	2101      	movs	r1, #1
 8000568:	4824      	ldr	r0, [pc, #144]	; (80005fc <displayDigit1+0x360>)
 800056a:	f001 fc22 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 800056e:	2200      	movs	r2, #0
 8000570:	2102      	movs	r1, #2
 8000572:	4822      	ldr	r0, [pc, #136]	; (80005fc <displayDigit1+0x360>)
 8000574:	f001 fc1d 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 8000578:	2200      	movs	r2, #0
 800057a:	2104      	movs	r1, #4
 800057c:	481f      	ldr	r0, [pc, #124]	; (80005fc <displayDigit1+0x360>)
 800057e:	f001 fc18 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_RESET);
 8000582:	2200      	movs	r2, #0
 8000584:	2108      	movs	r1, #8
 8000586:	481d      	ldr	r0, [pc, #116]	; (80005fc <displayDigit1+0x360>)
 8000588:	f001 fc13 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
 800058c:	2201      	movs	r2, #1
 800058e:	2110      	movs	r1, #16
 8000590:	481a      	ldr	r0, [pc, #104]	; (80005fc <displayDigit1+0x360>)
 8000592:	f001 fc0e 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_RESET);
 8000596:	2200      	movs	r2, #0
 8000598:	2120      	movs	r1, #32
 800059a:	4818      	ldr	r0, [pc, #96]	; (80005fc <displayDigit1+0x360>)
 800059c:	f001 fc09 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_RESET);
 80005a0:	2200      	movs	r2, #0
 80005a2:	2140      	movs	r1, #64	; 0x40
 80005a4:	4815      	ldr	r0, [pc, #84]	; (80005fc <displayDigit1+0x360>)
 80005a6:	f001 fc04 	bl	8001db2 <HAL_GPIO_WritePin>
            break;
 80005aa:	e023      	b.n	80005f4 <displayDigit1+0x358>
        default:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_SET);
 80005ac:	2201      	movs	r2, #1
 80005ae:	2101      	movs	r1, #1
 80005b0:	4812      	ldr	r0, [pc, #72]	; (80005fc <displayDigit1+0x360>)
 80005b2:	f001 fbfe 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_SET);
 80005b6:	2201      	movs	r2, #1
 80005b8:	2102      	movs	r1, #2
 80005ba:	4810      	ldr	r0, [pc, #64]	; (80005fc <displayDigit1+0x360>)
 80005bc:	f001 fbf9 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_SET);
 80005c0:	2201      	movs	r2, #1
 80005c2:	2104      	movs	r1, #4
 80005c4:	480d      	ldr	r0, [pc, #52]	; (80005fc <displayDigit1+0x360>)
 80005c6:	f001 fbf4 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_SET);
 80005ca:	2201      	movs	r2, #1
 80005cc:	2108      	movs	r1, #8
 80005ce:	480b      	ldr	r0, [pc, #44]	; (80005fc <displayDigit1+0x360>)
 80005d0:	f001 fbef 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
 80005d4:	2201      	movs	r2, #1
 80005d6:	2110      	movs	r1, #16
 80005d8:	4808      	ldr	r0, [pc, #32]	; (80005fc <displayDigit1+0x360>)
 80005da:	f001 fbea 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_SET);
 80005de:	2201      	movs	r2, #1
 80005e0:	2120      	movs	r1, #32
 80005e2:	4806      	ldr	r0, [pc, #24]	; (80005fc <displayDigit1+0x360>)
 80005e4:	f001 fbe5 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_SET);
 80005e8:	2201      	movs	r2, #1
 80005ea:	2140      	movs	r1, #64	; 0x40
 80005ec:	4803      	ldr	r0, [pc, #12]	; (80005fc <displayDigit1+0x360>)
 80005ee:	f001 fbe0 	bl	8001db2 <HAL_GPIO_WritePin>
            break;
 80005f2:	bf00      	nop
    }
}
 80005f4:	bf00      	nop
 80005f6:	3708      	adds	r7, #8
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	40010c00 	.word	0x40010c00

08000600 <displayDigit2>:

void displayDigit2 (int num) {
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	2b09      	cmp	r3, #9
 800060c:	f200 81be 	bhi.w	800098c <displayDigit2+0x38c>
 8000610:	a201      	add	r2, pc, #4	; (adr r2, 8000618 <displayDigit2+0x18>)
 8000612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000616:	bf00      	nop
 8000618:	08000641 	.word	0x08000641
 800061c:	08000695 	.word	0x08000695
 8000620:	080006e9 	.word	0x080006e9
 8000624:	0800073d 	.word	0x0800073d
 8000628:	08000791 	.word	0x08000791
 800062c:	080007e5 	.word	0x080007e5
 8000630:	08000839 	.word	0x08000839
 8000634:	0800088d 	.word	0x0800088d
 8000638:	080008e1 	.word	0x080008e1
 800063c:	08000935 	.word	0x08000935
    switch (num) {
        case 0:
            HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, GPIO_PIN_RESET);
 8000640:	2200      	movs	r2, #0
 8000642:	2180      	movs	r1, #128	; 0x80
 8000644:	48d0      	ldr	r0, [pc, #832]	; (8000988 <displayDigit2+0x388>)
 8000646:	f001 fbb4 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, GPIO_PIN_RESET);
 800064a:	2200      	movs	r2, #0
 800064c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000650:	48cd      	ldr	r0, [pc, #820]	; (8000988 <displayDigit2+0x388>)
 8000652:	f001 fbae 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, GPIO_PIN_RESET);
 8000656:	2200      	movs	r2, #0
 8000658:	f44f 7100 	mov.w	r1, #512	; 0x200
 800065c:	48ca      	ldr	r0, [pc, #808]	; (8000988 <displayDigit2+0x388>)
 800065e:	f001 fba8 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_RESET);
 8000662:	2200      	movs	r2, #0
 8000664:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000668:	48c7      	ldr	r0, [pc, #796]	; (8000988 <displayDigit2+0x388>)
 800066a:	f001 fba2 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E1_GPIO_Port, E1_Pin, GPIO_PIN_RESET);
 800066e:	2200      	movs	r2, #0
 8000670:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000674:	48c4      	ldr	r0, [pc, #784]	; (8000988 <displayDigit2+0x388>)
 8000676:	f001 fb9c 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_RESET);
 800067a:	2200      	movs	r2, #0
 800067c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000680:	48c1      	ldr	r0, [pc, #772]	; (8000988 <displayDigit2+0x388>)
 8000682:	f001 fb96 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_SET);
 8000686:	2201      	movs	r2, #1
 8000688:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800068c:	48be      	ldr	r0, [pc, #760]	; (8000988 <displayDigit2+0x388>)
 800068e:	f001 fb90 	bl	8001db2 <HAL_GPIO_WritePin>
            break;
 8000692:	e1a5      	b.n	80009e0 <displayDigit2+0x3e0>
        case 1:
            HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, GPIO_PIN_SET);
 8000694:	2201      	movs	r2, #1
 8000696:	2180      	movs	r1, #128	; 0x80
 8000698:	48bb      	ldr	r0, [pc, #748]	; (8000988 <displayDigit2+0x388>)
 800069a:	f001 fb8a 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, GPIO_PIN_RESET);
 800069e:	2200      	movs	r2, #0
 80006a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006a4:	48b8      	ldr	r0, [pc, #736]	; (8000988 <displayDigit2+0x388>)
 80006a6:	f001 fb84 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, GPIO_PIN_RESET);
 80006aa:	2200      	movs	r2, #0
 80006ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006b0:	48b5      	ldr	r0, [pc, #724]	; (8000988 <displayDigit2+0x388>)
 80006b2:	f001 fb7e 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_SET);
 80006b6:	2201      	movs	r2, #1
 80006b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006bc:	48b2      	ldr	r0, [pc, #712]	; (8000988 <displayDigit2+0x388>)
 80006be:	f001 fb78 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E1_GPIO_Port, E1_Pin, GPIO_PIN_SET);
 80006c2:	2201      	movs	r2, #1
 80006c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006c8:	48af      	ldr	r0, [pc, #700]	; (8000988 <displayDigit2+0x388>)
 80006ca:	f001 fb72 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_SET);
 80006ce:	2201      	movs	r2, #1
 80006d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006d4:	48ac      	ldr	r0, [pc, #688]	; (8000988 <displayDigit2+0x388>)
 80006d6:	f001 fb6c 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_SET);
 80006da:	2201      	movs	r2, #1
 80006dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006e0:	48a9      	ldr	r0, [pc, #676]	; (8000988 <displayDigit2+0x388>)
 80006e2:	f001 fb66 	bl	8001db2 <HAL_GPIO_WritePin>
            break;
 80006e6:	e17b      	b.n	80009e0 <displayDigit2+0x3e0>
        case 2:
            HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, GPIO_PIN_RESET);
 80006e8:	2200      	movs	r2, #0
 80006ea:	2180      	movs	r1, #128	; 0x80
 80006ec:	48a6      	ldr	r0, [pc, #664]	; (8000988 <displayDigit2+0x388>)
 80006ee:	f001 fb60 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, GPIO_PIN_RESET);
 80006f2:	2200      	movs	r2, #0
 80006f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006f8:	48a3      	ldr	r0, [pc, #652]	; (8000988 <displayDigit2+0x388>)
 80006fa:	f001 fb5a 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, GPIO_PIN_SET);
 80006fe:	2201      	movs	r2, #1
 8000700:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000704:	48a0      	ldr	r0, [pc, #640]	; (8000988 <displayDigit2+0x388>)
 8000706:	f001 fb54 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_RESET);
 800070a:	2200      	movs	r2, #0
 800070c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000710:	489d      	ldr	r0, [pc, #628]	; (8000988 <displayDigit2+0x388>)
 8000712:	f001 fb4e 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E1_GPIO_Port, E1_Pin, GPIO_PIN_RESET);
 8000716:	2200      	movs	r2, #0
 8000718:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800071c:	489a      	ldr	r0, [pc, #616]	; (8000988 <displayDigit2+0x388>)
 800071e:	f001 fb48 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_SET);
 8000722:	2201      	movs	r2, #1
 8000724:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000728:	4897      	ldr	r0, [pc, #604]	; (8000988 <displayDigit2+0x388>)
 800072a:	f001 fb42 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_RESET);
 800072e:	2200      	movs	r2, #0
 8000730:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000734:	4894      	ldr	r0, [pc, #592]	; (8000988 <displayDigit2+0x388>)
 8000736:	f001 fb3c 	bl	8001db2 <HAL_GPIO_WritePin>
            break;
 800073a:	e151      	b.n	80009e0 <displayDigit2+0x3e0>
        case 3:
            HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, GPIO_PIN_RESET);
 800073c:	2200      	movs	r2, #0
 800073e:	2180      	movs	r1, #128	; 0x80
 8000740:	4891      	ldr	r0, [pc, #580]	; (8000988 <displayDigit2+0x388>)
 8000742:	f001 fb36 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, GPIO_PIN_RESET);
 8000746:	2200      	movs	r2, #0
 8000748:	f44f 7180 	mov.w	r1, #256	; 0x100
 800074c:	488e      	ldr	r0, [pc, #568]	; (8000988 <displayDigit2+0x388>)
 800074e:	f001 fb30 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, GPIO_PIN_RESET);
 8000752:	2200      	movs	r2, #0
 8000754:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000758:	488b      	ldr	r0, [pc, #556]	; (8000988 <displayDigit2+0x388>)
 800075a:	f001 fb2a 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_RESET);
 800075e:	2200      	movs	r2, #0
 8000760:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000764:	4888      	ldr	r0, [pc, #544]	; (8000988 <displayDigit2+0x388>)
 8000766:	f001 fb24 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E1_GPIO_Port, E1_Pin, GPIO_PIN_SET);
 800076a:	2201      	movs	r2, #1
 800076c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000770:	4885      	ldr	r0, [pc, #532]	; (8000988 <displayDigit2+0x388>)
 8000772:	f001 fb1e 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_SET);
 8000776:	2201      	movs	r2, #1
 8000778:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800077c:	4882      	ldr	r0, [pc, #520]	; (8000988 <displayDigit2+0x388>)
 800077e:	f001 fb18 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_RESET);
 8000782:	2200      	movs	r2, #0
 8000784:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000788:	487f      	ldr	r0, [pc, #508]	; (8000988 <displayDigit2+0x388>)
 800078a:	f001 fb12 	bl	8001db2 <HAL_GPIO_WritePin>
            break;
 800078e:	e127      	b.n	80009e0 <displayDigit2+0x3e0>
        case 4:
            HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, GPIO_PIN_SET);
 8000790:	2201      	movs	r2, #1
 8000792:	2180      	movs	r1, #128	; 0x80
 8000794:	487c      	ldr	r0, [pc, #496]	; (8000988 <displayDigit2+0x388>)
 8000796:	f001 fb0c 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, GPIO_PIN_RESET);
 800079a:	2200      	movs	r2, #0
 800079c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007a0:	4879      	ldr	r0, [pc, #484]	; (8000988 <displayDigit2+0x388>)
 80007a2:	f001 fb06 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, GPIO_PIN_RESET);
 80007a6:	2200      	movs	r2, #0
 80007a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007ac:	4876      	ldr	r0, [pc, #472]	; (8000988 <displayDigit2+0x388>)
 80007ae:	f001 fb00 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_SET);
 80007b2:	2201      	movs	r2, #1
 80007b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007b8:	4873      	ldr	r0, [pc, #460]	; (8000988 <displayDigit2+0x388>)
 80007ba:	f001 fafa 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E1_GPIO_Port, E1_Pin, GPIO_PIN_SET);
 80007be:	2201      	movs	r2, #1
 80007c0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007c4:	4870      	ldr	r0, [pc, #448]	; (8000988 <displayDigit2+0x388>)
 80007c6:	f001 faf4 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_RESET);
 80007ca:	2200      	movs	r2, #0
 80007cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007d0:	486d      	ldr	r0, [pc, #436]	; (8000988 <displayDigit2+0x388>)
 80007d2:	f001 faee 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_RESET);
 80007d6:	2200      	movs	r2, #0
 80007d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007dc:	486a      	ldr	r0, [pc, #424]	; (8000988 <displayDigit2+0x388>)
 80007de:	f001 fae8 	bl	8001db2 <HAL_GPIO_WritePin>
            break;
 80007e2:	e0fd      	b.n	80009e0 <displayDigit2+0x3e0>
        case 5:
            HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, GPIO_PIN_RESET);
 80007e4:	2200      	movs	r2, #0
 80007e6:	2180      	movs	r1, #128	; 0x80
 80007e8:	4867      	ldr	r0, [pc, #412]	; (8000988 <displayDigit2+0x388>)
 80007ea:	f001 fae2 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, GPIO_PIN_SET);
 80007ee:	2201      	movs	r2, #1
 80007f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007f4:	4864      	ldr	r0, [pc, #400]	; (8000988 <displayDigit2+0x388>)
 80007f6:	f001 fadc 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, GPIO_PIN_RESET);
 80007fa:	2200      	movs	r2, #0
 80007fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000800:	4861      	ldr	r0, [pc, #388]	; (8000988 <displayDigit2+0x388>)
 8000802:	f001 fad6 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_RESET);
 8000806:	2200      	movs	r2, #0
 8000808:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800080c:	485e      	ldr	r0, [pc, #376]	; (8000988 <displayDigit2+0x388>)
 800080e:	f001 fad0 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E1_GPIO_Port, E1_Pin, GPIO_PIN_SET);
 8000812:	2201      	movs	r2, #1
 8000814:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000818:	485b      	ldr	r0, [pc, #364]	; (8000988 <displayDigit2+0x388>)
 800081a:	f001 faca 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_RESET);
 800081e:	2200      	movs	r2, #0
 8000820:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000824:	4858      	ldr	r0, [pc, #352]	; (8000988 <displayDigit2+0x388>)
 8000826:	f001 fac4 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_RESET);
 800082a:	2200      	movs	r2, #0
 800082c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000830:	4855      	ldr	r0, [pc, #340]	; (8000988 <displayDigit2+0x388>)
 8000832:	f001 fabe 	bl	8001db2 <HAL_GPIO_WritePin>
        	break;
 8000836:	e0d3      	b.n	80009e0 <displayDigit2+0x3e0>
        case 6:
            HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, GPIO_PIN_RESET);
 8000838:	2200      	movs	r2, #0
 800083a:	2180      	movs	r1, #128	; 0x80
 800083c:	4852      	ldr	r0, [pc, #328]	; (8000988 <displayDigit2+0x388>)
 800083e:	f001 fab8 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, GPIO_PIN_SET);
 8000842:	2201      	movs	r2, #1
 8000844:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000848:	484f      	ldr	r0, [pc, #316]	; (8000988 <displayDigit2+0x388>)
 800084a:	f001 fab2 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, GPIO_PIN_RESET);
 800084e:	2200      	movs	r2, #0
 8000850:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000854:	484c      	ldr	r0, [pc, #304]	; (8000988 <displayDigit2+0x388>)
 8000856:	f001 faac 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_RESET);
 800085a:	2200      	movs	r2, #0
 800085c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000860:	4849      	ldr	r0, [pc, #292]	; (8000988 <displayDigit2+0x388>)
 8000862:	f001 faa6 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E1_GPIO_Port, E1_Pin, GPIO_PIN_RESET);
 8000866:	2200      	movs	r2, #0
 8000868:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800086c:	4846      	ldr	r0, [pc, #280]	; (8000988 <displayDigit2+0x388>)
 800086e:	f001 faa0 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_RESET);
 8000872:	2200      	movs	r2, #0
 8000874:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000878:	4843      	ldr	r0, [pc, #268]	; (8000988 <displayDigit2+0x388>)
 800087a:	f001 fa9a 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_RESET);
 800087e:	2200      	movs	r2, #0
 8000880:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000884:	4840      	ldr	r0, [pc, #256]	; (8000988 <displayDigit2+0x388>)
 8000886:	f001 fa94 	bl	8001db2 <HAL_GPIO_WritePin>
            break;
 800088a:	e0a9      	b.n	80009e0 <displayDigit2+0x3e0>
        case 7:
            HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, GPIO_PIN_RESET);
 800088c:	2200      	movs	r2, #0
 800088e:	2180      	movs	r1, #128	; 0x80
 8000890:	483d      	ldr	r0, [pc, #244]	; (8000988 <displayDigit2+0x388>)
 8000892:	f001 fa8e 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, GPIO_PIN_RESET);
 8000896:	2200      	movs	r2, #0
 8000898:	f44f 7180 	mov.w	r1, #256	; 0x100
 800089c:	483a      	ldr	r0, [pc, #232]	; (8000988 <displayDigit2+0x388>)
 800089e:	f001 fa88 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, GPIO_PIN_RESET);
 80008a2:	2200      	movs	r2, #0
 80008a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008a8:	4837      	ldr	r0, [pc, #220]	; (8000988 <displayDigit2+0x388>)
 80008aa:	f001 fa82 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_SET);
 80008ae:	2201      	movs	r2, #1
 80008b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008b4:	4834      	ldr	r0, [pc, #208]	; (8000988 <displayDigit2+0x388>)
 80008b6:	f001 fa7c 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E1_GPIO_Port, E1_Pin, GPIO_PIN_SET);
 80008ba:	2201      	movs	r2, #1
 80008bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008c0:	4831      	ldr	r0, [pc, #196]	; (8000988 <displayDigit2+0x388>)
 80008c2:	f001 fa76 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_SET);
 80008c6:	2201      	movs	r2, #1
 80008c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008cc:	482e      	ldr	r0, [pc, #184]	; (8000988 <displayDigit2+0x388>)
 80008ce:	f001 fa70 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_SET);
 80008d2:	2201      	movs	r2, #1
 80008d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008d8:	482b      	ldr	r0, [pc, #172]	; (8000988 <displayDigit2+0x388>)
 80008da:	f001 fa6a 	bl	8001db2 <HAL_GPIO_WritePin>
            break;
 80008de:	e07f      	b.n	80009e0 <displayDigit2+0x3e0>
        case 8:
            HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, GPIO_PIN_RESET);
 80008e0:	2200      	movs	r2, #0
 80008e2:	2180      	movs	r1, #128	; 0x80
 80008e4:	4828      	ldr	r0, [pc, #160]	; (8000988 <displayDigit2+0x388>)
 80008e6:	f001 fa64 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, GPIO_PIN_RESET);
 80008ea:	2200      	movs	r2, #0
 80008ec:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008f0:	4825      	ldr	r0, [pc, #148]	; (8000988 <displayDigit2+0x388>)
 80008f2:	f001 fa5e 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, GPIO_PIN_RESET);
 80008f6:	2200      	movs	r2, #0
 80008f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008fc:	4822      	ldr	r0, [pc, #136]	; (8000988 <displayDigit2+0x388>)
 80008fe:	f001 fa58 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_RESET);
 8000902:	2200      	movs	r2, #0
 8000904:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000908:	481f      	ldr	r0, [pc, #124]	; (8000988 <displayDigit2+0x388>)
 800090a:	f001 fa52 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E1_GPIO_Port, E1_Pin, GPIO_PIN_RESET);
 800090e:	2200      	movs	r2, #0
 8000910:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000914:	481c      	ldr	r0, [pc, #112]	; (8000988 <displayDigit2+0x388>)
 8000916:	f001 fa4c 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_RESET);
 800091a:	2200      	movs	r2, #0
 800091c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000920:	4819      	ldr	r0, [pc, #100]	; (8000988 <displayDigit2+0x388>)
 8000922:	f001 fa46 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_RESET);
 8000926:	2200      	movs	r2, #0
 8000928:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800092c:	4816      	ldr	r0, [pc, #88]	; (8000988 <displayDigit2+0x388>)
 800092e:	f001 fa40 	bl	8001db2 <HAL_GPIO_WritePin>
            break;
 8000932:	e055      	b.n	80009e0 <displayDigit2+0x3e0>
        case 9:
            HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, GPIO_PIN_RESET);
 8000934:	2200      	movs	r2, #0
 8000936:	2180      	movs	r1, #128	; 0x80
 8000938:	4813      	ldr	r0, [pc, #76]	; (8000988 <displayDigit2+0x388>)
 800093a:	f001 fa3a 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, GPIO_PIN_RESET);
 800093e:	2200      	movs	r2, #0
 8000940:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000944:	4810      	ldr	r0, [pc, #64]	; (8000988 <displayDigit2+0x388>)
 8000946:	f001 fa34 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, GPIO_PIN_RESET);
 800094a:	2200      	movs	r2, #0
 800094c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000950:	480d      	ldr	r0, [pc, #52]	; (8000988 <displayDigit2+0x388>)
 8000952:	f001 fa2e 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_RESET);
 8000956:	2200      	movs	r2, #0
 8000958:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800095c:	480a      	ldr	r0, [pc, #40]	; (8000988 <displayDigit2+0x388>)
 800095e:	f001 fa28 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E1_GPIO_Port, E1_Pin, GPIO_PIN_SET);
 8000962:	2201      	movs	r2, #1
 8000964:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000968:	4807      	ldr	r0, [pc, #28]	; (8000988 <displayDigit2+0x388>)
 800096a:	f001 fa22 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_RESET);
 800096e:	2200      	movs	r2, #0
 8000970:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000974:	4804      	ldr	r0, [pc, #16]	; (8000988 <displayDigit2+0x388>)
 8000976:	f001 fa1c 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_RESET);
 800097a:	2200      	movs	r2, #0
 800097c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000980:	4801      	ldr	r0, [pc, #4]	; (8000988 <displayDigit2+0x388>)
 8000982:	f001 fa16 	bl	8001db2 <HAL_GPIO_WritePin>
            break;
 8000986:	e02b      	b.n	80009e0 <displayDigit2+0x3e0>
 8000988:	40010c00 	.word	0x40010c00
        default:
            HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, GPIO_PIN_SET);
 800098c:	2201      	movs	r2, #1
 800098e:	2180      	movs	r1, #128	; 0x80
 8000990:	4815      	ldr	r0, [pc, #84]	; (80009e8 <displayDigit2+0x3e8>)
 8000992:	f001 fa0e 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, GPIO_PIN_SET);
 8000996:	2201      	movs	r2, #1
 8000998:	f44f 7180 	mov.w	r1, #256	; 0x100
 800099c:	4812      	ldr	r0, [pc, #72]	; (80009e8 <displayDigit2+0x3e8>)
 800099e:	f001 fa08 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, GPIO_PIN_SET);
 80009a2:	2201      	movs	r2, #1
 80009a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009a8:	480f      	ldr	r0, [pc, #60]	; (80009e8 <displayDigit2+0x3e8>)
 80009aa:	f001 fa02 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_SET);
 80009ae:	2201      	movs	r2, #1
 80009b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009b4:	480c      	ldr	r0, [pc, #48]	; (80009e8 <displayDigit2+0x3e8>)
 80009b6:	f001 f9fc 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E1_GPIO_Port, E1_Pin, GPIO_PIN_SET);
 80009ba:	2201      	movs	r2, #1
 80009bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009c0:	4809      	ldr	r0, [pc, #36]	; (80009e8 <displayDigit2+0x3e8>)
 80009c2:	f001 f9f6 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_SET);
 80009c6:	2201      	movs	r2, #1
 80009c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009cc:	4806      	ldr	r0, [pc, #24]	; (80009e8 <displayDigit2+0x3e8>)
 80009ce:	f001 f9f0 	bl	8001db2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_SET);
 80009d2:	2201      	movs	r2, #1
 80009d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009d8:	4803      	ldr	r0, [pc, #12]	; (80009e8 <displayDigit2+0x3e8>)
 80009da:	f001 f9ea 	bl	8001db2 <HAL_GPIO_WritePin>
            break;
 80009de:	bf00      	nop
    }
}
 80009e0:	bf00      	nop
 80009e2:	3708      	adds	r7, #8
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	40010c00 	.word	0x40010c00

080009ec <button_init>:
static int button_doubleClick_flag[MAX_BUTTONS];
static int button_click_count[MAX_BUTTONS];
static int doubleClickTimer[MAX_BUTTONS];


void button_init(void) {
 80009ec:	b480      	push	{r7}
 80009ee:	b083      	sub	sp, #12
 80009f0:	af00      	add	r7, sp, #0
    for (int i = 0; i < MAX_BUTTONS; i++) {
 80009f2:	2300      	movs	r3, #0
 80009f4:	607b      	str	r3, [r7, #4]
 80009f6:	e03f      	b.n	8000a78 <button_init+0x8c>
        KeyReg0[i] = KeyReg1[i] = KeyReg2[i] = NORMAL_STATE;
 80009f8:	4a24      	ldr	r2, [pc, #144]	; (8000a8c <button_init+0xa0>)
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	2101      	movs	r1, #1
 80009fe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000a02:	4a22      	ldr	r2, [pc, #136]	; (8000a8c <button_init+0xa0>)
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a0a:	4921      	ldr	r1, [pc, #132]	; (8000a90 <button_init+0xa4>)
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000a12:	4a1f      	ldr	r2, [pc, #124]	; (8000a90 <button_init+0xa4>)
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a1a:	491e      	ldr	r1, [pc, #120]	; (8000a94 <button_init+0xa8>)
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        KeyReg3[i] = NORMAL_STATE;
 8000a22:	4a1d      	ldr	r2, [pc, #116]	; (8000a98 <button_init+0xac>)
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	2101      	movs	r1, #1
 8000a28:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        TimerForKeyPress[i] = 0;
 8000a2c:	4a1b      	ldr	r2, [pc, #108]	; (8000a9c <button_init+0xb0>)
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	2100      	movs	r1, #0
 8000a32:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        button_flag[i] = 0;
 8000a36:	4a1a      	ldr	r2, [pc, #104]	; (8000aa0 <button_init+0xb4>)
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        button_longPress_flag[i] = 0;
 8000a40:	4a18      	ldr	r2, [pc, #96]	; (8000aa4 <button_init+0xb8>)
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	2100      	movs	r1, #0
 8000a46:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        button_release_flag[i] = 0;
 8000a4a:	4a17      	ldr	r2, [pc, #92]	; (8000aa8 <button_init+0xbc>)
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	2100      	movs	r1, #0
 8000a50:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        button_doubleClick_flag[i] = 0;
 8000a54:	4a15      	ldr	r2, [pc, #84]	; (8000aac <button_init+0xc0>)
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	2100      	movs	r1, #0
 8000a5a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        button_click_count[i] = 0;
 8000a5e:	4a14      	ldr	r2, [pc, #80]	; (8000ab0 <button_init+0xc4>)
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	2100      	movs	r1, #0
 8000a64:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        doubleClickTimer[i] = 0;
 8000a68:	4a12      	ldr	r2, [pc, #72]	; (8000ab4 <button_init+0xc8>)
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	2100      	movs	r1, #0
 8000a6e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < MAX_BUTTONS; i++) {
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	3301      	adds	r3, #1
 8000a76:	607b      	str	r3, [r7, #4]
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	2b02      	cmp	r3, #2
 8000a7c:	ddbc      	ble.n	80009f8 <button_init+0xc>
    }
}
 8000a7e:	bf00      	nop
 8000a80:	bf00      	nop
 8000a82:	370c      	adds	r7, #12
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bc80      	pop	{r7}
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	20000068 	.word	0x20000068
 8000a90:	2000005c 	.word	0x2000005c
 8000a94:	20000050 	.word	0x20000050
 8000a98:	20000074 	.word	0x20000074
 8000a9c:	20000080 	.word	0x20000080
 8000aa0:	2000008c 	.word	0x2000008c
 8000aa4:	20000098 	.word	0x20000098
 8000aa8:	200000a4 	.word	0x200000a4
 8000aac:	200000b0 	.word	0x200000b0
 8000ab0:	200000bc 	.word	0x200000bc
 8000ab4:	200000c8 	.word	0x200000c8

08000ab8 <getKeyInput>:

// =============================
// Hm gi nh k mi TIMER_CYCLE (v d 10 ms)
// =============================
void getKeyInput(void) {
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0
    for (int i = 0; i < MAX_BUTTONS; i++) {
 8000abe:	2300      	movs	r3, #0
 8000ac0:	607b      	str	r3, [r7, #4]
 8000ac2:	e0dd      	b.n	8000c80 <getKeyInput+0x1c8>
        KeyReg0[i] = KeyReg1[i];
 8000ac4:	4a73      	ldr	r2, [pc, #460]	; (8000c94 <getKeyInput+0x1dc>)
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000acc:	4972      	ldr	r1, [pc, #456]	; (8000c98 <getKeyInput+0x1e0>)
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        KeyReg1[i] = KeyReg2[i];
 8000ad4:	4a71      	ldr	r2, [pc, #452]	; (8000c9c <getKeyInput+0x1e4>)
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000adc:	496d      	ldr	r1, [pc, #436]	; (8000c94 <getKeyInput+0x1dc>)
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        KeyReg2[i] = HAL_GPIO_ReadPin(buttonPorts[i], buttonPins[i]);
 8000ae4:	4a6e      	ldr	r2, [pc, #440]	; (8000ca0 <getKeyInput+0x1e8>)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000aec:	496d      	ldr	r1, [pc, #436]	; (8000ca4 <getKeyInput+0x1ec>)
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000af4:	4619      	mov	r1, r3
 8000af6:	4610      	mov	r0, r2
 8000af8:	f001 f944 	bl	8001d84 <HAL_GPIO_ReadPin>
 8000afc:	4603      	mov	r3, r0
 8000afe:	4619      	mov	r1, r3
 8000b00:	4a66      	ldr	r2, [pc, #408]	; (8000c9c <getKeyInput+0x1e4>)
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

        if ((KeyReg0[i] == KeyReg1[i]) && (KeyReg1[i] == KeyReg2[i])) {
 8000b08:	4a63      	ldr	r2, [pc, #396]	; (8000c98 <getKeyInput+0x1e0>)
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b10:	4960      	ldr	r1, [pc, #384]	; (8000c94 <getKeyInput+0x1dc>)
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b18:	429a      	cmp	r2, r3
 8000b1a:	f040 80ae 	bne.w	8000c7a <getKeyInput+0x1c2>
 8000b1e:	4a5d      	ldr	r2, [pc, #372]	; (8000c94 <getKeyInput+0x1dc>)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b26:	495d      	ldr	r1, [pc, #372]	; (8000c9c <getKeyInput+0x1e4>)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b2e:	429a      	cmp	r2, r3
 8000b30:	f040 80a3 	bne.w	8000c7a <getKeyInput+0x1c2>
            if (KeyReg3[i] != KeyReg2[i]) {
 8000b34:	4a5c      	ldr	r2, [pc, #368]	; (8000ca8 <getKeyInput+0x1f0>)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b3c:	4957      	ldr	r1, [pc, #348]	; (8000c9c <getKeyInput+0x1e4>)
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b44:	429a      	cmp	r2, r3
 8000b46:	d04e      	beq.n	8000be6 <getKeyInput+0x12e>
            	//nu nt mi c th
            	if (KeyReg3[i] == PRESSED_STATE && KeyReg2[i] == NORMAL_STATE){
 8000b48:	4a57      	ldr	r2, [pc, #348]	; (8000ca8 <getKeyInput+0x1f0>)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d134      	bne.n	8000bbe <getKeyInput+0x106>
 8000b54:	4a51      	ldr	r2, [pc, #324]	; (8000c9c <getKeyInput+0x1e4>)
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b5c:	2b01      	cmp	r3, #1
 8000b5e:	d12e      	bne.n	8000bbe <getKeyInput+0x106>
            		button_release_flag[i] = 1;
 8000b60:	4a52      	ldr	r2, [pc, #328]	; (8000cac <getKeyInput+0x1f4>)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	2101      	movs	r1, #1
 8000b66:	f842 1023 	str.w	r1, [r2, r3, lsl #2]


            	//x l double click
            		button_click_count[i]++;
 8000b6a:	4a51      	ldr	r2, [pc, #324]	; (8000cb0 <getKeyInput+0x1f8>)
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b72:	1c5a      	adds	r2, r3, #1
 8000b74:	494e      	ldr	r1, [pc, #312]	; (8000cb0 <getKeyInput+0x1f8>)
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            		if (button_click_count[i] == 1) {
 8000b7c:	4a4c      	ldr	r2, [pc, #304]	; (8000cb0 <getKeyInput+0x1f8>)
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b84:	2b01      	cmp	r3, #1
 8000b86:	d105      	bne.n	8000b94 <getKeyInput+0xdc>
            		    doubleClickTimer[i] = DOUBLE_CLICK_INTERVAL;
 8000b88:	4a4a      	ldr	r2, [pc, #296]	; (8000cb4 <getKeyInput+0x1fc>)
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	2128      	movs	r1, #40	; 0x28
 8000b8e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000b92:	e014      	b.n	8000bbe <getKeyInput+0x106>
            		} else if (button_click_count[i] == 2) {
 8000b94:	4a46      	ldr	r2, [pc, #280]	; (8000cb0 <getKeyInput+0x1f8>)
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b9c:	2b02      	cmp	r3, #2
 8000b9e:	d10e      	bne.n	8000bbe <getKeyInput+0x106>
            		    button_doubleClick_flag[i] = 1;
 8000ba0:	4a45      	ldr	r2, [pc, #276]	; (8000cb8 <getKeyInput+0x200>)
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	2101      	movs	r1, #1
 8000ba6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            		    button_click_count[i] = 0;
 8000baa:	4a41      	ldr	r2, [pc, #260]	; (8000cb0 <getKeyInput+0x1f8>)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	2100      	movs	r1, #0
 8000bb0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            	        doubleClickTimer[i] = 0;
 8000bb4:	4a3f      	ldr	r2, [pc, #252]	; (8000cb4 <getKeyInput+0x1fc>)
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	2100      	movs	r1, #0
 8000bba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            		}
            	}


                //x l nhn n nhng khng set flag v cha bit c nhn p hay khng
                KeyReg3[i] = KeyReg2[i];
 8000bbe:	4a37      	ldr	r2, [pc, #220]	; (8000c9c <getKeyInput+0x1e4>)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000bc6:	4938      	ldr	r1, [pc, #224]	; (8000ca8 <getKeyInput+0x1f0>)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if (KeyReg2[i] == PRESSED_STATE) {
 8000bce:	4a33      	ldr	r2, [pc, #204]	; (8000c9c <getKeyInput+0x1e4>)
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d12a      	bne.n	8000c30 <getKeyInput+0x178>
                    TimerForKeyPress[i] = DURATION_FOR_AUTO_INCREASING;
 8000bda:	4a38      	ldr	r2, [pc, #224]	; (8000cbc <getKeyInput+0x204>)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	2164      	movs	r1, #100	; 0x64
 8000be0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000be4:	e024      	b.n	8000c30 <getKeyInput+0x178>
                }
            } else {
                // Nu nt ang c gi
                if (KeyReg2[i] == PRESSED_STATE ) {
 8000be6:	4a2d      	ldr	r2, [pc, #180]	; (8000c9c <getKeyInput+0x1e4>)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d11e      	bne.n	8000c30 <getKeyInput+0x178>
                    if (TimerForKeyPress[i] > 0) {
 8000bf2:	4a32      	ldr	r2, [pc, #200]	; (8000cbc <getKeyInput+0x204>)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	dd18      	ble.n	8000c30 <getKeyInput+0x178>
                        TimerForKeyPress[i]--;
 8000bfe:	4a2f      	ldr	r2, [pc, #188]	; (8000cbc <getKeyInput+0x204>)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c06:	1e5a      	subs	r2, r3, #1
 8000c08:	492c      	ldr	r1, [pc, #176]	; (8000cbc <getKeyInput+0x204>)
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                        if (TimerForKeyPress[i] <= 0) {
 8000c10:	4a2a      	ldr	r2, [pc, #168]	; (8000cbc <getKeyInput+0x204>)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	dc09      	bgt.n	8000c30 <getKeyInput+0x178>
                            button_longPress_flag[i] = 1; // bo nhn gi lu
 8000c1c:	4a28      	ldr	r2, [pc, #160]	; (8000cc0 <getKeyInput+0x208>)
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	2101      	movs	r1, #1
 8000c22:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                            TimerForKeyPress[i] = DURATION_FOR_AUTO_INCREASING / 2;
 8000c26:	4a25      	ldr	r2, [pc, #148]	; (8000cbc <getKeyInput+0x204>)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	2132      	movs	r1, #50	; 0x32
 8000c2c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    }
                }
            }

            // m ngc double click timer
            if (doubleClickTimer[i] > 0) {
 8000c30:	4a20      	ldr	r2, [pc, #128]	; (8000cb4 <getKeyInput+0x1fc>)
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	dd1e      	ble.n	8000c7a <getKeyInput+0x1c2>
                doubleClickTimer[i]--;
 8000c3c:	4a1d      	ldr	r2, [pc, #116]	; (8000cb4 <getKeyInput+0x1fc>)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c44:	1e5a      	subs	r2, r3, #1
 8000c46:	491b      	ldr	r1, [pc, #108]	; (8000cb4 <getKeyInput+0x1fc>)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if (doubleClickTimer[i] == 0) {
 8000c4e:	4a19      	ldr	r2, [pc, #100]	; (8000cb4 <getKeyInput+0x1fc>)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d10f      	bne.n	8000c7a <getKeyInput+0x1c2>
                    // Nu ht thi gian m cha c nhn th 2 -> ch l single click
                	if (button_click_count[i] == 1) {
 8000c5a:	4a15      	ldr	r2, [pc, #84]	; (8000cb0 <getKeyInput+0x1f8>)
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c62:	2b01      	cmp	r3, #1
 8000c64:	d104      	bne.n	8000c70 <getKeyInput+0x1b8>
                	    button_flag[i] = 1;
 8000c66:	4a17      	ldr	r2, [pc, #92]	; (8000cc4 <getKeyInput+0x20c>)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	2101      	movs	r1, #1
 8000c6c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                	}
                    button_click_count[i] = 0;
 8000c70:	4a0f      	ldr	r2, [pc, #60]	; (8000cb0 <getKeyInput+0x1f8>)
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	2100      	movs	r1, #0
 8000c76:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < MAX_BUTTONS; i++) {
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	3301      	adds	r3, #1
 8000c7e:	607b      	str	r3, [r7, #4]
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	2b02      	cmp	r3, #2
 8000c84:	f77f af1e 	ble.w	8000ac4 <getKeyInput+0xc>
                }
            }
        }
    }
}
 8000c88:	bf00      	nop
 8000c8a:	bf00      	nop
 8000c8c:	3708      	adds	r7, #8
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	2000005c 	.word	0x2000005c
 8000c98:	20000050 	.word	0x20000050
 8000c9c:	20000068 	.word	0x20000068
 8000ca0:	20000000 	.word	0x20000000
 8000ca4:	2000000c 	.word	0x2000000c
 8000ca8:	20000074 	.word	0x20000074
 8000cac:	200000a4 	.word	0x200000a4
 8000cb0:	200000bc 	.word	0x200000bc
 8000cb4:	200000c8 	.word	0x200000c8
 8000cb8:	200000b0 	.word	0x200000b0
 8000cbc:	20000080 	.word	0x20000080
 8000cc0:	20000098 	.word	0x20000098
 8000cc4:	2000008c 	.word	0x2000008c

08000cc8 <isButtonPressed>:

// =============================
// Kim tra nt c nhn 1 ln (rising edge)
// =============================
int isButtonPressed(int index) {
 8000cc8:	b480      	push	{r7}
 8000cca:	b083      	sub	sp, #12
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
    if (index < 0 || index >= MAX_BUTTONS) return 0;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	db02      	blt.n	8000cdc <isButtonPressed+0x14>
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	2b02      	cmp	r3, #2
 8000cda:	dd01      	ble.n	8000ce0 <isButtonPressed+0x18>
 8000cdc:	2300      	movs	r3, #0
 8000cde:	e00d      	b.n	8000cfc <isButtonPressed+0x34>
    if (button_flag[index] == 1) {
 8000ce0:	4a09      	ldr	r2, [pc, #36]	; (8000d08 <isButtonPressed+0x40>)
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ce8:	2b01      	cmp	r3, #1
 8000cea:	d106      	bne.n	8000cfa <isButtonPressed+0x32>
        button_flag[index] = 0;
 8000cec:	4a06      	ldr	r2, [pc, #24]	; (8000d08 <isButtonPressed+0x40>)
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        return 1;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	e000      	b.n	8000cfc <isButtonPressed+0x34>
    }
    return 0;
 8000cfa:	2300      	movs	r3, #0
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bc80      	pop	{r7}
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	2000008c 	.word	0x2000008c

08000d0c <fsm_automatic_run>:
 *      Author: ngoqu
 */

#include "fsm_automatic.h"

void fsm_automatic_run(){
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
	traffic_light_run(GREEN_TIME + YELLOW_TIME, YELLOW_TIME, GREEN_TIME);
 8000d10:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8000d14:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000d18:	f241 3088 	movw	r0, #5000	; 0x1388
 8000d1c:	f000 fc06 	bl	800152c <traffic_light_run>
}
 8000d20:	bf00      	nop
 8000d22:	bd80      	pop	{r7, pc}

08000d24 <doEntry>:
 */

#include "fsm_menu.h"


static void doEntry(int state) {
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b082      	sub	sp, #8
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	3b01      	subs	r3, #1
 8000d30:	2b03      	cmp	r3, #3
 8000d32:	d810      	bhi.n	8000d56 <doEntry+0x32>
 8000d34:	a201      	add	r2, pc, #4	; (adr r2, 8000d3c <doEntry+0x18>)
 8000d36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d3a:	bf00      	nop
 8000d3c:	08000d4d 	.word	0x08000d4d
 8000d40:	08000d57 	.word	0x08000d57
 8000d44:	08000d57 	.word	0x08000d57
 8000d48:	08000d57 	.word	0x08000d57
    switch(state) {
        case INIT:
            clearAllLed();
 8000d4c:	f000 fafe 	bl	800134c <clearAllLed>
            clear7Seg();
 8000d50:	f7ff f9fc 	bl	800014c <clear7Seg>
            break;
 8000d54:	e000      	b.n	8000d58 <doEntry+0x34>
            break;
        case MANUAL:
            break;
        case CONFIG:
            break;
        default: break;
 8000d56:	bf00      	nop
    }
}
 8000d58:	bf00      	nop
 8000d5a:	3708      	adds	r7, #8
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <doAction>:

static void doAction(int state) {
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b082      	sub	sp, #8
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	3b01      	subs	r3, #1
 8000d6c:	2b03      	cmp	r3, #3
 8000d6e:	d80e      	bhi.n	8000d8e <doAction+0x2e>
 8000d70:	a201      	add	r2, pc, #4	; (adr r2, 8000d78 <doAction+0x18>)
 8000d72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d76:	bf00      	nop
 8000d78:	08000d8f 	.word	0x08000d8f
 8000d7c:	08000d89 	.word	0x08000d89
 8000d80:	08000d8f 	.word	0x08000d8f
 8000d84:	08000d8f 	.word	0x08000d8f
    switch (state) {
        case INIT:
            break;
        case AUTO:
        	fsm_automatic_run();
 8000d88:	f7ff ffc0 	bl	8000d0c <fsm_automatic_run>
            break;
 8000d8c:	e000      	b.n	8000d90 <doAction+0x30>
        case MANUAL:
            break;
        case CONFIG:
            break;
        default: break;
 8000d8e:	bf00      	nop
    }
}
 8000d90:	bf00      	nop
 8000d92:	3708      	adds	r7, #8
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}

08000d98 <fsm_menu_run>:

void fsm_menu_run() {
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
    static int previousState = 0;

    // Entry logic
    if (previousState != status) {
 8000d9c:	4b10      	ldr	r3, [pc, #64]	; (8000de0 <fsm_menu_run+0x48>)
 8000d9e:	681a      	ldr	r2, [r3, #0]
 8000da0:	4b10      	ldr	r3, [pc, #64]	; (8000de4 <fsm_menu_run+0x4c>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	429a      	cmp	r2, r3
 8000da6:	d008      	beq.n	8000dba <fsm_menu_run+0x22>
        doEntry(status);
 8000da8:	4b0e      	ldr	r3, [pc, #56]	; (8000de4 <fsm_menu_run+0x4c>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4618      	mov	r0, r3
 8000dae:	f7ff ffb9 	bl	8000d24 <doEntry>
        previousState = status;
 8000db2:	4b0c      	ldr	r3, [pc, #48]	; (8000de4 <fsm_menu_run+0x4c>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	4a0a      	ldr	r2, [pc, #40]	; (8000de0 <fsm_menu_run+0x48>)
 8000db8:	6013      	str	r3, [r2, #0]
    }

    // Action logic
    doAction(status);
 8000dba:	4b0a      	ldr	r3, [pc, #40]	; (8000de4 <fsm_menu_run+0x4c>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f7ff ffce 	bl	8000d60 <doAction>

    // Transition logic
    if (flagMenuChange) {
 8000dc4:	4b08      	ldr	r3, [pc, #32]	; (8000de8 <fsm_menu_run+0x50>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d006      	beq.n	8000dda <fsm_menu_run+0x42>
        status = nextMenuState;
 8000dcc:	4b07      	ldr	r3, [pc, #28]	; (8000dec <fsm_menu_run+0x54>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a04      	ldr	r2, [pc, #16]	; (8000de4 <fsm_menu_run+0x4c>)
 8000dd2:	6013      	str	r3, [r2, #0]
        flagMenuChange = 0;
 8000dd4:	4b04      	ldr	r3, [pc, #16]	; (8000de8 <fsm_menu_run+0x50>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	601a      	str	r2, [r3, #0]
    }
}
 8000dda:	bf00      	nop
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	200000d4 	.word	0x200000d4
 8000de4:	200000d8 	.word	0x200000d8
 8000de8:	200000e0 	.word	0x200000e0
 8000dec:	200000dc 	.word	0x200000dc

08000df0 <buttonScan>:

void buttonScan() {
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
    if (isButtonPressed(0)) {
 8000df4:	2000      	movs	r0, #0
 8000df6:	f7ff ff67 	bl	8000cc8 <isButtonPressed>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d023      	beq.n	8000e48 <buttonScan+0x58>
        flagMenuChange = 1;
 8000e00:	4b13      	ldr	r3, [pc, #76]	; (8000e50 <buttonScan+0x60>)
 8000e02:	2201      	movs	r2, #1
 8000e04:	601a      	str	r2, [r3, #0]
        switch (status) {
 8000e06:	4b13      	ldr	r3, [pc, #76]	; (8000e54 <buttonScan+0x64>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	3b01      	subs	r3, #1
 8000e0c:	2b03      	cmp	r3, #3
 8000e0e:	d81c      	bhi.n	8000e4a <buttonScan+0x5a>
 8000e10:	a201      	add	r2, pc, #4	; (adr r2, 8000e18 <buttonScan+0x28>)
 8000e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e16:	bf00      	nop
 8000e18:	08000e29 	.word	0x08000e29
 8000e1c:	08000e31 	.word	0x08000e31
 8000e20:	08000e39 	.word	0x08000e39
 8000e24:	08000e41 	.word	0x08000e41
            case INIT:
                nextMenuState = AUTO;
 8000e28:	4b0b      	ldr	r3, [pc, #44]	; (8000e58 <buttonScan+0x68>)
 8000e2a:	2202      	movs	r2, #2
 8000e2c:	601a      	str	r2, [r3, #0]
                break;
 8000e2e:	e00c      	b.n	8000e4a <buttonScan+0x5a>
            case AUTO:
                nextMenuState = MANUAL;
 8000e30:	4b09      	ldr	r3, [pc, #36]	; (8000e58 <buttonScan+0x68>)
 8000e32:	2203      	movs	r2, #3
 8000e34:	601a      	str	r2, [r3, #0]
                break;
 8000e36:	e008      	b.n	8000e4a <buttonScan+0x5a>
            case MANUAL:
                nextMenuState = CONFIG;
 8000e38:	4b07      	ldr	r3, [pc, #28]	; (8000e58 <buttonScan+0x68>)
 8000e3a:	2204      	movs	r2, #4
 8000e3c:	601a      	str	r2, [r3, #0]
                break;
 8000e3e:	e004      	b.n	8000e4a <buttonScan+0x5a>
            case CONFIG:
                nextMenuState = INIT;
 8000e40:	4b05      	ldr	r3, [pc, #20]	; (8000e58 <buttonScan+0x68>)
 8000e42:	2201      	movs	r2, #1
 8000e44:	601a      	str	r2, [r3, #0]
                break;
 8000e46:	e000      	b.n	8000e4a <buttonScan+0x5a>
        }
    }
 8000e48:	bf00      	nop
}
 8000e4a:	bf00      	nop
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	200000e0 	.word	0x200000e0
 8000e54:	200000d8 	.word	0x200000d8
 8000e58:	200000dc 	.word	0x200000dc

08000e5c <doInit>:
int status = 0;
int nextMenuState = 0;
int flagMenuChange = 0;


void doInit(){
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
	status = INIT;
 8000e60:	4b06      	ldr	r3, [pc, #24]	; (8000e7c <doInit+0x20>)
 8000e62:	2201      	movs	r2, #1
 8000e64:	601a      	str	r2, [r3, #0]
	nextMenuState = INIT;
 8000e66:	4b06      	ldr	r3, [pc, #24]	; (8000e80 <doInit+0x24>)
 8000e68:	2201      	movs	r2, #1
 8000e6a:	601a      	str	r2, [r3, #0]
	button_init();
 8000e6c:	f7ff fdbe 	bl	80009ec <button_init>
	setTimers(100);
 8000e70:	2064      	movs	r0, #100	; 0x64
 8000e72:	f000 f929 	bl	80010c8 <setTimers>
}
 8000e76:	bf00      	nop
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	200000d8 	.word	0x200000d8
 8000e80:	200000dc 	.word	0x200000dc

08000e84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e88:	f000 fc92 	bl	80017b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e8c:	f000 f80e 	bl	8000eac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e90:	f000 f894 	bl	8000fbc <MX_GPIO_Init>
  MX_TIM2_Init();
 8000e94:	f000 f846 	bl	8000f24 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000e98:	4803      	ldr	r0, [pc, #12]	; (8000ea8 <main+0x24>)
 8000e9a:	f001 fbcf 	bl	800263c <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */
  doInit();
 8000e9e:	f7ff ffdd 	bl	8000e5c <doInit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  fsm_menu_run();
 8000ea2:	f7ff ff79 	bl	8000d98 <fsm_menu_run>
 8000ea6:	e7fc      	b.n	8000ea2 <main+0x1e>
 8000ea8:	20000118 	.word	0x20000118

08000eac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b090      	sub	sp, #64	; 0x40
 8000eb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000eb2:	f107 0318 	add.w	r3, r7, #24
 8000eb6:	2228      	movs	r2, #40	; 0x28
 8000eb8:	2100      	movs	r1, #0
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f001 ff6e 	bl	8002d9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ec0:	1d3b      	adds	r3, r7, #4
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	601a      	str	r2, [r3, #0]
 8000ec6:	605a      	str	r2, [r3, #4]
 8000ec8:	609a      	str	r2, [r3, #8]
 8000eca:	60da      	str	r2, [r3, #12]
 8000ecc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ece:	2302      	movs	r3, #2
 8000ed0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ed6:	2310      	movs	r3, #16
 8000ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000eda:	2300      	movs	r3, #0
 8000edc:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ede:	f107 0318 	add.w	r3, r7, #24
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f000 ff7e 	bl	8001de4 <HAL_RCC_OscConfig>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000eee:	f000 f8e5 	bl	80010bc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ef2:	230f      	movs	r3, #15
 8000ef4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000efa:	2300      	movs	r3, #0
 8000efc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000efe:	2300      	movs	r3, #0
 8000f00:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f02:	2300      	movs	r3, #0
 8000f04:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f06:	1d3b      	adds	r3, r7, #4
 8000f08:	2100      	movs	r1, #0
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f001 f9ea 	bl	80022e4 <HAL_RCC_ClockConfig>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000f16:	f000 f8d1 	bl	80010bc <Error_Handler>
  }
}
 8000f1a:	bf00      	nop
 8000f1c:	3740      	adds	r7, #64	; 0x40
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
	...

08000f24 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b086      	sub	sp, #24
 8000f28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f2a:	f107 0308 	add.w	r3, r7, #8
 8000f2e:	2200      	movs	r2, #0
 8000f30:	601a      	str	r2, [r3, #0]
 8000f32:	605a      	str	r2, [r3, #4]
 8000f34:	609a      	str	r2, [r3, #8]
 8000f36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f38:	463b      	mov	r3, r7
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	601a      	str	r2, [r3, #0]
 8000f3e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f40:	4b1d      	ldr	r3, [pc, #116]	; (8000fb8 <MX_TIM2_Init+0x94>)
 8000f42:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f46:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000f48:	4b1b      	ldr	r3, [pc, #108]	; (8000fb8 <MX_TIM2_Init+0x94>)
 8000f4a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000f4e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f50:	4b19      	ldr	r3, [pc, #100]	; (8000fb8 <MX_TIM2_Init+0x94>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000f56:	4b18      	ldr	r3, [pc, #96]	; (8000fb8 <MX_TIM2_Init+0x94>)
 8000f58:	2209      	movs	r2, #9
 8000f5a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f5c:	4b16      	ldr	r3, [pc, #88]	; (8000fb8 <MX_TIM2_Init+0x94>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f62:	4b15      	ldr	r3, [pc, #84]	; (8000fb8 <MX_TIM2_Init+0x94>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f68:	4813      	ldr	r0, [pc, #76]	; (8000fb8 <MX_TIM2_Init+0x94>)
 8000f6a:	f001 fb17 	bl	800259c <HAL_TIM_Base_Init>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000f74:	f000 f8a2 	bl	80010bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f7c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f7e:	f107 0308 	add.w	r3, r7, #8
 8000f82:	4619      	mov	r1, r3
 8000f84:	480c      	ldr	r0, [pc, #48]	; (8000fb8 <MX_TIM2_Init+0x94>)
 8000f86:	f001 fc95 	bl	80028b4 <HAL_TIM_ConfigClockSource>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000f90:	f000 f894 	bl	80010bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f94:	2300      	movs	r3, #0
 8000f96:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f9c:	463b      	mov	r3, r7
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	4805      	ldr	r0, [pc, #20]	; (8000fb8 <MX_TIM2_Init+0x94>)
 8000fa2:	f001 fe6d 	bl	8002c80 <HAL_TIMEx_MasterConfigSynchronization>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d001      	beq.n	8000fb0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000fac:	f000 f886 	bl	80010bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000fb0:	bf00      	nop
 8000fb2:	3718      	adds	r7, #24
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	20000118 	.word	0x20000118

08000fbc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b088      	sub	sp, #32
 8000fc0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc2:	f107 0310 	add.w	r3, r7, #16
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	601a      	str	r2, [r3, #0]
 8000fca:	605a      	str	r2, [r3, #4]
 8000fcc:	609a      	str	r2, [r3, #8]
 8000fce:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fd0:	4b2f      	ldr	r3, [pc, #188]	; (8001090 <MX_GPIO_Init+0xd4>)
 8000fd2:	699b      	ldr	r3, [r3, #24]
 8000fd4:	4a2e      	ldr	r2, [pc, #184]	; (8001090 <MX_GPIO_Init+0xd4>)
 8000fd6:	f043 0310 	orr.w	r3, r3, #16
 8000fda:	6193      	str	r3, [r2, #24]
 8000fdc:	4b2c      	ldr	r3, [pc, #176]	; (8001090 <MX_GPIO_Init+0xd4>)
 8000fde:	699b      	ldr	r3, [r3, #24]
 8000fe0:	f003 0310 	and.w	r3, r3, #16
 8000fe4:	60fb      	str	r3, [r7, #12]
 8000fe6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fe8:	4b29      	ldr	r3, [pc, #164]	; (8001090 <MX_GPIO_Init+0xd4>)
 8000fea:	699b      	ldr	r3, [r3, #24]
 8000fec:	4a28      	ldr	r2, [pc, #160]	; (8001090 <MX_GPIO_Init+0xd4>)
 8000fee:	f043 0304 	orr.w	r3, r3, #4
 8000ff2:	6193      	str	r3, [r2, #24]
 8000ff4:	4b26      	ldr	r3, [pc, #152]	; (8001090 <MX_GPIO_Init+0xd4>)
 8000ff6:	699b      	ldr	r3, [r3, #24]
 8000ff8:	f003 0304 	and.w	r3, r3, #4
 8000ffc:	60bb      	str	r3, [r7, #8]
 8000ffe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001000:	4b23      	ldr	r3, [pc, #140]	; (8001090 <MX_GPIO_Init+0xd4>)
 8001002:	699b      	ldr	r3, [r3, #24]
 8001004:	4a22      	ldr	r2, [pc, #136]	; (8001090 <MX_GPIO_Init+0xd4>)
 8001006:	f043 0308 	orr.w	r3, r3, #8
 800100a:	6193      	str	r3, [r2, #24]
 800100c:	4b20      	ldr	r3, [pc, #128]	; (8001090 <MX_GPIO_Init+0xd4>)
 800100e:	699b      	ldr	r3, [r3, #24]
 8001010:	f003 0308 	and.w	r3, r3, #8
 8001014:	607b      	str	r3, [r7, #4]
 8001016:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_R_A_Pin|LED_Y_A_Pin|LED_G_A_Pin|LED_R_B_Pin
 8001018:	2200      	movs	r2, #0
 800101a:	f643 71fe 	movw	r1, #16382	; 0x3ffe
 800101e:	481d      	ldr	r0, [pc, #116]	; (8001094 <MX_GPIO_Init+0xd8>)
 8001020:	f000 fec7 	bl	8001db2 <HAL_GPIO_WritePin>
                          |LED_BLINK_Pin|LED_Y_B_Pin|LED_G_B_Pin|LED_R_C_Pin
                          |LED_Y_C_Pin|LED_G_C_Pin|LED_R_D_Pin|LED_Y_D_Pin
                          |LED_G_D_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, A_Pin|B_Pin|C_Pin|D1_Pin
 8001024:	2200      	movs	r2, #0
 8001026:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800102a:	481b      	ldr	r0, [pc, #108]	; (8001098 <MX_GPIO_Init+0xdc>)
 800102c:	f000 fec1 	bl	8001db2 <HAL_GPIO_WritePin>
                          |E1_Pin|F1_Pin|G1_Pin|EN0_Pin
                          |EN1_Pin|D_Pin|E_Pin|F_Pin
                          |G_Pin|A1_Pin|B1_Pin|C1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin;
 8001030:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001034:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001036:	2300      	movs	r3, #0
 8001038:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800103a:	2301      	movs	r3, #1
 800103c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800103e:	f107 0310 	add.w	r3, r7, #16
 8001042:	4619      	mov	r1, r3
 8001044:	4815      	ldr	r0, [pc, #84]	; (800109c <MX_GPIO_Init+0xe0>)
 8001046:	f000 fd23 	bl	8001a90 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_R_A_Pin LED_Y_A_Pin LED_G_A_Pin LED_R_B_Pin
                           LED_BLINK_Pin LED_Y_B_Pin LED_G_B_Pin LED_R_C_Pin
                           LED_Y_C_Pin LED_G_C_Pin LED_R_D_Pin LED_Y_D_Pin
                           LED_G_D_Pin */
  GPIO_InitStruct.Pin = LED_R_A_Pin|LED_Y_A_Pin|LED_G_A_Pin|LED_R_B_Pin
 800104a:	f643 73fe 	movw	r3, #16382	; 0x3ffe
 800104e:	613b      	str	r3, [r7, #16]
                          |LED_BLINK_Pin|LED_Y_B_Pin|LED_G_B_Pin|LED_R_C_Pin
                          |LED_Y_C_Pin|LED_G_C_Pin|LED_R_D_Pin|LED_Y_D_Pin
                          |LED_G_D_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001050:	2301      	movs	r3, #1
 8001052:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001054:	2300      	movs	r3, #0
 8001056:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001058:	2302      	movs	r3, #2
 800105a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800105c:	f107 0310 	add.w	r3, r7, #16
 8001060:	4619      	mov	r1, r3
 8001062:	480c      	ldr	r0, [pc, #48]	; (8001094 <MX_GPIO_Init+0xd8>)
 8001064:	f000 fd14 	bl	8001a90 <HAL_GPIO_Init>

  /*Configure GPIO pins : A_Pin B_Pin C_Pin D1_Pin
                           E1_Pin F1_Pin G1_Pin EN0_Pin
                           EN1_Pin D_Pin E_Pin F_Pin
                           G_Pin A1_Pin B1_Pin C1_Pin */
  GPIO_InitStruct.Pin = A_Pin|B_Pin|C_Pin|D1_Pin
 8001068:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800106c:	613b      	str	r3, [r7, #16]
                          |E1_Pin|F1_Pin|G1_Pin|EN0_Pin
                          |EN1_Pin|D_Pin|E_Pin|F_Pin
                          |G_Pin|A1_Pin|B1_Pin|C1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800106e:	2301      	movs	r3, #1
 8001070:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001072:	2300      	movs	r3, #0
 8001074:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001076:	2302      	movs	r3, #2
 8001078:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800107a:	f107 0310 	add.w	r3, r7, #16
 800107e:	4619      	mov	r1, r3
 8001080:	4805      	ldr	r0, [pc, #20]	; (8001098 <MX_GPIO_Init+0xdc>)
 8001082:	f000 fd05 	bl	8001a90 <HAL_GPIO_Init>

}
 8001086:	bf00      	nop
 8001088:	3720      	adds	r7, #32
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	40021000 	.word	0x40021000
 8001094:	40010800 	.word	0x40010800
 8001098:	40010c00 	.word	0x40010c00
 800109c:	40011000 	.word	0x40011000

080010a0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
	timer_run();
 80010a8:	f000 f862 	bl	8001170 <timer_run>
	getKeyInput();
 80010ac:	f7ff fd04 	bl	8000ab8 <getKeyInput>
	buttonScan();
 80010b0:	f7ff fe9e 	bl	8000df0 <buttonScan>
}
 80010b4:	bf00      	nop
 80010b6:	3708      	adds	r7, #8
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}

080010bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010c0:	b672      	cpsid	i
}
 80010c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010c4:	e7fe      	b.n	80010c4 <Error_Handler+0x8>
	...

080010c8 <setTimers>:

int timer_counter[TIMER_SIZE] = {0};
int timer_flag[TIMER_SIZE] = {0};


void setTimers(int duration) {
 80010c8:	b480      	push	{r7}
 80010ca:	b085      	sub	sp, #20
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
    int ticks = duration / TICK;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	4a10      	ldr	r2, [pc, #64]	; (8001114 <setTimers+0x4c>)
 80010d4:	fb82 1203 	smull	r1, r2, r2, r3
 80010d8:	1092      	asrs	r2, r2, #2
 80010da:	17db      	asrs	r3, r3, #31
 80010dc:	1ad3      	subs	r3, r2, r3
 80010de:	60bb      	str	r3, [r7, #8]
    for (int i = 0; i < TIMER_SIZE; ++i) {
 80010e0:	2300      	movs	r3, #0
 80010e2:	60fb      	str	r3, [r7, #12]
 80010e4:	e00c      	b.n	8001100 <setTimers+0x38>
        timer_counter[i] = ticks;
 80010e6:	490c      	ldr	r1, [pc, #48]	; (8001118 <setTimers+0x50>)
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	68ba      	ldr	r2, [r7, #8]
 80010ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        timer_flag[i] = 0;
 80010f0:	4a0a      	ldr	r2, [pc, #40]	; (800111c <setTimers+0x54>)
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	2100      	movs	r1, #0
 80010f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < TIMER_SIZE; ++i) {
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	3301      	adds	r3, #1
 80010fe:	60fb      	str	r3, [r7, #12]
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	2b05      	cmp	r3, #5
 8001104:	ddef      	ble.n	80010e6 <setTimers+0x1e>
    }
}
 8001106:	bf00      	nop
 8001108:	bf00      	nop
 800110a:	3714      	adds	r7, #20
 800110c:	46bd      	mov	sp, r7
 800110e:	bc80      	pop	{r7}
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	66666667 	.word	0x66666667
 8001118:	200000e4 	.word	0x200000e4
 800111c:	200000fc 	.word	0x200000fc

08001120 <setTimer>:



void setTimer(int index, int duration) {
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	6039      	str	r1, [r7, #0]
    if (index < 0 || index >= TIMER_SIZE) return;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2b00      	cmp	r3, #0
 800112e:	db13      	blt.n	8001158 <setTimer+0x38>
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2b05      	cmp	r3, #5
 8001134:	dc10      	bgt.n	8001158 <setTimer+0x38>
    timer_counter[index] = duration / TICK;
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	4a0a      	ldr	r2, [pc, #40]	; (8001164 <setTimer+0x44>)
 800113a:	fb82 1203 	smull	r1, r2, r2, r3
 800113e:	1092      	asrs	r2, r2, #2
 8001140:	17db      	asrs	r3, r3, #31
 8001142:	1ad2      	subs	r2, r2, r3
 8001144:	4908      	ldr	r1, [pc, #32]	; (8001168 <setTimer+0x48>)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    timer_flag[index] = 0;
 800114c:	4a07      	ldr	r2, [pc, #28]	; (800116c <setTimer+0x4c>)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2100      	movs	r1, #0
 8001152:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8001156:	e000      	b.n	800115a <setTimer+0x3a>
    if (index < 0 || index >= TIMER_SIZE) return;
 8001158:	bf00      	nop
}
 800115a:	370c      	adds	r7, #12
 800115c:	46bd      	mov	sp, r7
 800115e:	bc80      	pop	{r7}
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	66666667 	.word	0x66666667
 8001168:	200000e4 	.word	0x200000e4
 800116c:	200000fc 	.word	0x200000fc

08001170 <timer_run>:


void timer_run(void) {
 8001170:	b480      	push	{r7}
 8001172:	b083      	sub	sp, #12
 8001174:	af00      	add	r7, sp, #0
    for (int i = 0; i < TIMER_SIZE; ++i) {
 8001176:	2300      	movs	r3, #0
 8001178:	607b      	str	r3, [r7, #4]
 800117a:	e01c      	b.n	80011b6 <timer_run+0x46>
        if (timer_counter[i] > 0) {
 800117c:	4a12      	ldr	r2, [pc, #72]	; (80011c8 <timer_run+0x58>)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001184:	2b00      	cmp	r3, #0
 8001186:	dd13      	ble.n	80011b0 <timer_run+0x40>
            timer_counter[i]--;
 8001188:	4a0f      	ldr	r2, [pc, #60]	; (80011c8 <timer_run+0x58>)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001190:	1e5a      	subs	r2, r3, #1
 8001192:	490d      	ldr	r1, [pc, #52]	; (80011c8 <timer_run+0x58>)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            if (timer_counter[i] <= 0) {
 800119a:	4a0b      	ldr	r2, [pc, #44]	; (80011c8 <timer_run+0x58>)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	dc04      	bgt.n	80011b0 <timer_run+0x40>
                timer_flag[i] = 1;
 80011a6:	4a09      	ldr	r2, [pc, #36]	; (80011cc <timer_run+0x5c>)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2101      	movs	r1, #1
 80011ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < TIMER_SIZE; ++i) {
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	3301      	adds	r3, #1
 80011b4:	607b      	str	r3, [r7, #4]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	2b05      	cmp	r3, #5
 80011ba:	dddf      	ble.n	800117c <timer_run+0xc>
            }
        }
    }
}
 80011bc:	bf00      	nop
 80011be:	bf00      	nop
 80011c0:	370c      	adds	r7, #12
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bc80      	pop	{r7}
 80011c6:	4770      	bx	lr
 80011c8:	200000e4 	.word	0x200000e4
 80011cc:	200000fc 	.word	0x200000fc

080011d0 <isTimerExpired>:



int isTimerExpired(int index) {
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
    if (index < 0 || index >= TIMER_SIZE) return 0;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	db02      	blt.n	80011e4 <isTimerExpired+0x14>
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	2b05      	cmp	r3, #5
 80011e2:	dd01      	ble.n	80011e8 <isTimerExpired+0x18>
 80011e4:	2300      	movs	r3, #0
 80011e6:	e003      	b.n	80011f0 <isTimerExpired+0x20>
    return timer_flag[index];
 80011e8:	4a04      	ldr	r2, [pc, #16]	; (80011fc <isTimerExpired+0x2c>)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	370c      	adds	r7, #12
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bc80      	pop	{r7}
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	200000fc 	.word	0x200000fc

08001200 <getTimerCounter>:
    if (index < 0 || index >= TIMER_SIZE) return;
    timer_flag[index] = 0;
}


int getTimerCounter(int index){
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
    if (index < 0 || index >= TIMER_SIZE) return 0;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2b00      	cmp	r3, #0
 800120c:	db02      	blt.n	8001214 <getTimerCounter+0x14>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	2b05      	cmp	r3, #5
 8001212:	dd01      	ble.n	8001218 <getTimerCounter+0x18>
 8001214:	2300      	movs	r3, #0
 8001216:	e003      	b.n	8001220 <getTimerCounter+0x20>
    return timer_counter[index];
 8001218:	4a04      	ldr	r2, [pc, #16]	; (800122c <getTimerCounter+0x2c>)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8001220:	4618      	mov	r0, r3
 8001222:	370c      	adds	r7, #12
 8001224:	46bd      	mov	sp, r7
 8001226:	bc80      	pop	{r7}
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	200000e4 	.word	0x200000e4

08001230 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001230:	b480      	push	{r7}
 8001232:	b085      	sub	sp, #20
 8001234:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001236:	4b15      	ldr	r3, [pc, #84]	; (800128c <HAL_MspInit+0x5c>)
 8001238:	699b      	ldr	r3, [r3, #24]
 800123a:	4a14      	ldr	r2, [pc, #80]	; (800128c <HAL_MspInit+0x5c>)
 800123c:	f043 0301 	orr.w	r3, r3, #1
 8001240:	6193      	str	r3, [r2, #24]
 8001242:	4b12      	ldr	r3, [pc, #72]	; (800128c <HAL_MspInit+0x5c>)
 8001244:	699b      	ldr	r3, [r3, #24]
 8001246:	f003 0301 	and.w	r3, r3, #1
 800124a:	60bb      	str	r3, [r7, #8]
 800124c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800124e:	4b0f      	ldr	r3, [pc, #60]	; (800128c <HAL_MspInit+0x5c>)
 8001250:	69db      	ldr	r3, [r3, #28]
 8001252:	4a0e      	ldr	r2, [pc, #56]	; (800128c <HAL_MspInit+0x5c>)
 8001254:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001258:	61d3      	str	r3, [r2, #28]
 800125a:	4b0c      	ldr	r3, [pc, #48]	; (800128c <HAL_MspInit+0x5c>)
 800125c:	69db      	ldr	r3, [r3, #28]
 800125e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001262:	607b      	str	r3, [r7, #4]
 8001264:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001266:	4b0a      	ldr	r3, [pc, #40]	; (8001290 <HAL_MspInit+0x60>)
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	60fb      	str	r3, [r7, #12]
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001272:	60fb      	str	r3, [r7, #12]
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800127a:	60fb      	str	r3, [r7, #12]
 800127c:	4a04      	ldr	r2, [pc, #16]	; (8001290 <HAL_MspInit+0x60>)
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001282:	bf00      	nop
 8001284:	3714      	adds	r7, #20
 8001286:	46bd      	mov	sp, r7
 8001288:	bc80      	pop	{r7}
 800128a:	4770      	bx	lr
 800128c:	40021000 	.word	0x40021000
 8001290:	40010000 	.word	0x40010000

08001294 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b084      	sub	sp, #16
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012a4:	d113      	bne.n	80012ce <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80012a6:	4b0c      	ldr	r3, [pc, #48]	; (80012d8 <HAL_TIM_Base_MspInit+0x44>)
 80012a8:	69db      	ldr	r3, [r3, #28]
 80012aa:	4a0b      	ldr	r2, [pc, #44]	; (80012d8 <HAL_TIM_Base_MspInit+0x44>)
 80012ac:	f043 0301 	orr.w	r3, r3, #1
 80012b0:	61d3      	str	r3, [r2, #28]
 80012b2:	4b09      	ldr	r3, [pc, #36]	; (80012d8 <HAL_TIM_Base_MspInit+0x44>)
 80012b4:	69db      	ldr	r3, [r3, #28]
 80012b6:	f003 0301 	and.w	r3, r3, #1
 80012ba:	60fb      	str	r3, [r7, #12]
 80012bc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80012be:	2200      	movs	r2, #0
 80012c0:	2100      	movs	r1, #0
 80012c2:	201c      	movs	r0, #28
 80012c4:	f000 fbad 	bl	8001a22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80012c8:	201c      	movs	r0, #28
 80012ca:	f000 fbc6 	bl	8001a5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80012ce:	bf00      	nop
 80012d0:	3710      	adds	r7, #16
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	40021000 	.word	0x40021000

080012dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012e0:	e7fe      	b.n	80012e0 <NMI_Handler+0x4>

080012e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012e2:	b480      	push	{r7}
 80012e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012e6:	e7fe      	b.n	80012e6 <HardFault_Handler+0x4>

080012e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012ec:	e7fe      	b.n	80012ec <MemManage_Handler+0x4>

080012ee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012ee:	b480      	push	{r7}
 80012f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012f2:	e7fe      	b.n	80012f2 <BusFault_Handler+0x4>

080012f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012f8:	e7fe      	b.n	80012f8 <UsageFault_Handler+0x4>

080012fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012fa:	b480      	push	{r7}
 80012fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012fe:	bf00      	nop
 8001300:	46bd      	mov	sp, r7
 8001302:	bc80      	pop	{r7}
 8001304:	4770      	bx	lr

08001306 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001306:	b480      	push	{r7}
 8001308:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800130a:	bf00      	nop
 800130c:	46bd      	mov	sp, r7
 800130e:	bc80      	pop	{r7}
 8001310:	4770      	bx	lr

08001312 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001312:	b480      	push	{r7}
 8001314:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001316:	bf00      	nop
 8001318:	46bd      	mov	sp, r7
 800131a:	bc80      	pop	{r7}
 800131c:	4770      	bx	lr

0800131e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800131e:	b580      	push	{r7, lr}
 8001320:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001322:	f000 fa8b 	bl	800183c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001326:	bf00      	nop
 8001328:	bd80      	pop	{r7, pc}
	...

0800132c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001330:	4802      	ldr	r0, [pc, #8]	; (800133c <TIM2_IRQHandler+0x10>)
 8001332:	f001 f9cf 	bl	80026d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001336:	bf00      	nop
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	20000118 	.word	0x20000118

08001340 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001344:	bf00      	nop
 8001346:	46bd      	mov	sp, r7
 8001348:	bc80      	pop	{r7}
 800134a:	4770      	bx	lr

0800134c <clearAllLed>:

#include "traffic_light.h"

traffic_state trafState = START;

void clearAllLed(){
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_R_A_GPIO_Port,   LED_R_A_Pin,     GPIO_PIN_SET);
 8001350:	2201      	movs	r2, #1
 8001352:	2102      	movs	r1, #2
 8001354:	4820      	ldr	r0, [pc, #128]	; (80013d8 <clearAllLed+0x8c>)
 8001356:	f000 fd2c 	bl	8001db2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_Y_A_GPIO_Port,   LED_Y_A_Pin,  	GPIO_PIN_SET);
 800135a:	2201      	movs	r2, #1
 800135c:	2104      	movs	r1, #4
 800135e:	481e      	ldr	r0, [pc, #120]	; (80013d8 <clearAllLed+0x8c>)
 8001360:	f000 fd27 	bl	8001db2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_G_A_GPIO_Port,   LED_G_A_Pin,     GPIO_PIN_SET);
 8001364:	2201      	movs	r2, #1
 8001366:	2108      	movs	r1, #8
 8001368:	481b      	ldr	r0, [pc, #108]	; (80013d8 <clearAllLed+0x8c>)
 800136a:	f000 fd22 	bl	8001db2 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_R_B_GPIO_Port,   LED_R_B_Pin,     GPIO_PIN_SET);
 800136e:	2201      	movs	r2, #1
 8001370:	2110      	movs	r1, #16
 8001372:	4819      	ldr	r0, [pc, #100]	; (80013d8 <clearAllLed+0x8c>)
 8001374:	f000 fd1d 	bl	8001db2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_Y_B_GPIO_Port,   LED_Y_B_Pin,  	GPIO_PIN_SET);
 8001378:	2201      	movs	r2, #1
 800137a:	2140      	movs	r1, #64	; 0x40
 800137c:	4816      	ldr	r0, [pc, #88]	; (80013d8 <clearAllLed+0x8c>)
 800137e:	f000 fd18 	bl	8001db2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_G_B_GPIO_Port,   LED_G_B_Pin,     GPIO_PIN_SET);
 8001382:	2201      	movs	r2, #1
 8001384:	2180      	movs	r1, #128	; 0x80
 8001386:	4814      	ldr	r0, [pc, #80]	; (80013d8 <clearAllLed+0x8c>)
 8001388:	f000 fd13 	bl	8001db2 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_R_C_GPIO_Port,   LED_R_C_Pin,     GPIO_PIN_SET);
 800138c:	2201      	movs	r2, #1
 800138e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001392:	4811      	ldr	r0, [pc, #68]	; (80013d8 <clearAllLed+0x8c>)
 8001394:	f000 fd0d 	bl	8001db2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_Y_C_GPIO_Port,   LED_Y_C_Pin,  	GPIO_PIN_SET);
 8001398:	2201      	movs	r2, #1
 800139a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800139e:	480e      	ldr	r0, [pc, #56]	; (80013d8 <clearAllLed+0x8c>)
 80013a0:	f000 fd07 	bl	8001db2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_G_C_GPIO_Port,   LED_G_C_Pin,     GPIO_PIN_SET);
 80013a4:	2201      	movs	r2, #1
 80013a6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013aa:	480b      	ldr	r0, [pc, #44]	; (80013d8 <clearAllLed+0x8c>)
 80013ac:	f000 fd01 	bl	8001db2 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_R_D_GPIO_Port,   LED_R_D_Pin,     GPIO_PIN_SET);
 80013b0:	2201      	movs	r2, #1
 80013b2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013b6:	4808      	ldr	r0, [pc, #32]	; (80013d8 <clearAllLed+0x8c>)
 80013b8:	f000 fcfb 	bl	8001db2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_Y_D_GPIO_Port,   LED_Y_D_Pin,  	GPIO_PIN_SET);
 80013bc:	2201      	movs	r2, #1
 80013be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013c2:	4805      	ldr	r0, [pc, #20]	; (80013d8 <clearAllLed+0x8c>)
 80013c4:	f000 fcf5 	bl	8001db2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_G_D_GPIO_Port,   LED_G_D_Pin,     GPIO_PIN_SET);
 80013c8:	2201      	movs	r2, #1
 80013ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013ce:	4802      	ldr	r0, [pc, #8]	; (80013d8 <clearAllLed+0x8c>)
 80013d0:	f000 fcef 	bl	8001db2 <HAL_GPIO_WritePin>
}
 80013d4:	bf00      	nop
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	40010800 	.word	0x40010800

080013dc <YellowToRed1>:

/* Ham chuyen den duong 1*/
void YellowToRed1(){
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, LED_R_A_Pin, GPIO_PIN_RESET);
 80013e0:	2200      	movs	r2, #0
 80013e2:	2102      	movs	r1, #2
 80013e4:	480a      	ldr	r0, [pc, #40]	; (8001410 <YellowToRed1+0x34>)
 80013e6:	f000 fce4 	bl	8001db2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_Y_A_Pin, GPIO_PIN_SET);
 80013ea:	2201      	movs	r2, #1
 80013ec:	2104      	movs	r1, #4
 80013ee:	4808      	ldr	r0, [pc, #32]	; (8001410 <YellowToRed1+0x34>)
 80013f0:	f000 fcdf 	bl	8001db2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_R_C_Pin, GPIO_PIN_RESET);
 80013f4:	2200      	movs	r2, #0
 80013f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013fa:	4805      	ldr	r0, [pc, #20]	; (8001410 <YellowToRed1+0x34>)
 80013fc:	f000 fcd9 	bl	8001db2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_Y_C_Pin, GPIO_PIN_SET);
 8001400:	2201      	movs	r2, #1
 8001402:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001406:	4802      	ldr	r0, [pc, #8]	; (8001410 <YellowToRed1+0x34>)
 8001408:	f000 fcd3 	bl	8001db2 <HAL_GPIO_WritePin>
}
 800140c:	bf00      	nop
 800140e:	bd80      	pop	{r7, pc}
 8001410:	40010800 	.word	0x40010800

08001414 <RedToGreen1>:
void RedToGreen1(){
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, LED_R_A_Pin, GPIO_PIN_SET);
 8001418:	2201      	movs	r2, #1
 800141a:	2102      	movs	r1, #2
 800141c:	480a      	ldr	r0, [pc, #40]	; (8001448 <RedToGreen1+0x34>)
 800141e:	f000 fcc8 	bl	8001db2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_G_A_Pin, GPIO_PIN_RESET);
 8001422:	2200      	movs	r2, #0
 8001424:	2108      	movs	r1, #8
 8001426:	4808      	ldr	r0, [pc, #32]	; (8001448 <RedToGreen1+0x34>)
 8001428:	f000 fcc3 	bl	8001db2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_R_C_Pin, GPIO_PIN_SET);
 800142c:	2201      	movs	r2, #1
 800142e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001432:	4805      	ldr	r0, [pc, #20]	; (8001448 <RedToGreen1+0x34>)
 8001434:	f000 fcbd 	bl	8001db2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_G_C_Pin, GPIO_PIN_RESET);
 8001438:	2200      	movs	r2, #0
 800143a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800143e:	4802      	ldr	r0, [pc, #8]	; (8001448 <RedToGreen1+0x34>)
 8001440:	f000 fcb7 	bl	8001db2 <HAL_GPIO_WritePin>
}
 8001444:	bf00      	nop
 8001446:	bd80      	pop	{r7, pc}
 8001448:	40010800 	.word	0x40010800

0800144c <GreenToYellow1>:
void GreenToYellow1(){
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, LED_G_A_Pin, GPIO_PIN_SET);
 8001450:	2201      	movs	r2, #1
 8001452:	2108      	movs	r1, #8
 8001454:	480a      	ldr	r0, [pc, #40]	; (8001480 <GreenToYellow1+0x34>)
 8001456:	f000 fcac 	bl	8001db2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_Y_A_Pin, GPIO_PIN_RESET);
 800145a:	2200      	movs	r2, #0
 800145c:	2104      	movs	r1, #4
 800145e:	4808      	ldr	r0, [pc, #32]	; (8001480 <GreenToYellow1+0x34>)
 8001460:	f000 fca7 	bl	8001db2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_G_C_Pin, GPIO_PIN_SET);
 8001464:	2201      	movs	r2, #1
 8001466:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800146a:	4805      	ldr	r0, [pc, #20]	; (8001480 <GreenToYellow1+0x34>)
 800146c:	f000 fca1 	bl	8001db2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_Y_C_Pin, GPIO_PIN_RESET);
 8001470:	2200      	movs	r2, #0
 8001472:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001476:	4802      	ldr	r0, [pc, #8]	; (8001480 <GreenToYellow1+0x34>)
 8001478:	f000 fc9b 	bl	8001db2 <HAL_GPIO_WritePin>
}
 800147c:	bf00      	nop
 800147e:	bd80      	pop	{r7, pc}
 8001480:	40010800 	.word	0x40010800

08001484 <YellowToRed2>:

/* Ham chuyen den duong 2*/
void YellowToRed2(){
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, LED_R_B_Pin, GPIO_PIN_RESET);
 8001488:	2200      	movs	r2, #0
 800148a:	2110      	movs	r1, #16
 800148c:	480a      	ldr	r0, [pc, #40]	; (80014b8 <YellowToRed2+0x34>)
 800148e:	f000 fc90 	bl	8001db2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_Y_B_Pin, GPIO_PIN_SET);
 8001492:	2201      	movs	r2, #1
 8001494:	2140      	movs	r1, #64	; 0x40
 8001496:	4808      	ldr	r0, [pc, #32]	; (80014b8 <YellowToRed2+0x34>)
 8001498:	f000 fc8b 	bl	8001db2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_R_D_Pin, GPIO_PIN_RESET);
 800149c:	2200      	movs	r2, #0
 800149e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014a2:	4805      	ldr	r0, [pc, #20]	; (80014b8 <YellowToRed2+0x34>)
 80014a4:	f000 fc85 	bl	8001db2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_Y_D_Pin, GPIO_PIN_SET);
 80014a8:	2201      	movs	r2, #1
 80014aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014ae:	4802      	ldr	r0, [pc, #8]	; (80014b8 <YellowToRed2+0x34>)
 80014b0:	f000 fc7f 	bl	8001db2 <HAL_GPIO_WritePin>
}
 80014b4:	bf00      	nop
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	40010800 	.word	0x40010800

080014bc <RedToGreen2>:
void RedToGreen2(){
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, LED_R_B_Pin, GPIO_PIN_SET);
 80014c0:	2201      	movs	r2, #1
 80014c2:	2110      	movs	r1, #16
 80014c4:	480a      	ldr	r0, [pc, #40]	; (80014f0 <RedToGreen2+0x34>)
 80014c6:	f000 fc74 	bl	8001db2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_G_B_Pin, GPIO_PIN_RESET);
 80014ca:	2200      	movs	r2, #0
 80014cc:	2180      	movs	r1, #128	; 0x80
 80014ce:	4808      	ldr	r0, [pc, #32]	; (80014f0 <RedToGreen2+0x34>)
 80014d0:	f000 fc6f 	bl	8001db2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_R_D_Pin, GPIO_PIN_SET);
 80014d4:	2201      	movs	r2, #1
 80014d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014da:	4805      	ldr	r0, [pc, #20]	; (80014f0 <RedToGreen2+0x34>)
 80014dc:	f000 fc69 	bl	8001db2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_G_D_Pin, GPIO_PIN_RESET);
 80014e0:	2200      	movs	r2, #0
 80014e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014e6:	4802      	ldr	r0, [pc, #8]	; (80014f0 <RedToGreen2+0x34>)
 80014e8:	f000 fc63 	bl	8001db2 <HAL_GPIO_WritePin>
}
 80014ec:	bf00      	nop
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	40010800 	.word	0x40010800

080014f4 <GreenToYellow2>:
void GreenToYellow2(){
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, LED_G_B_Pin, GPIO_PIN_SET);
 80014f8:	2201      	movs	r2, #1
 80014fa:	2180      	movs	r1, #128	; 0x80
 80014fc:	480a      	ldr	r0, [pc, #40]	; (8001528 <GreenToYellow2+0x34>)
 80014fe:	f000 fc58 	bl	8001db2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_Y_B_Pin, GPIO_PIN_RESET);
 8001502:	2200      	movs	r2, #0
 8001504:	2140      	movs	r1, #64	; 0x40
 8001506:	4808      	ldr	r0, [pc, #32]	; (8001528 <GreenToYellow2+0x34>)
 8001508:	f000 fc53 	bl	8001db2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_G_D_Pin, GPIO_PIN_SET);
 800150c:	2201      	movs	r2, #1
 800150e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001512:	4805      	ldr	r0, [pc, #20]	; (8001528 <GreenToYellow2+0x34>)
 8001514:	f000 fc4d 	bl	8001db2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_Y_D_Pin, GPIO_PIN_RESET);
 8001518:	2200      	movs	r2, #0
 800151a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800151e:	4802      	ldr	r0, [pc, #8]	; (8001528 <GreenToYellow2+0x34>)
 8001520:	f000 fc47 	bl	8001db2 <HAL_GPIO_WritePin>
}
 8001524:	bf00      	nop
 8001526:	bd80      	pop	{r7, pc}
 8001528:	40010800 	.word	0x40010800

0800152c <traffic_light_run>:

void traffic_light_run(int redtime, int yellowtime, int greentime){
 800152c:	b590      	push	{r4, r7, lr}
 800152e:	b085      	sub	sp, #20
 8001530:	af00      	add	r7, sp, #0
 8001532:	60f8      	str	r0, [r7, #12]
 8001534:	60b9      	str	r1, [r7, #8]
 8001536:	607a      	str	r2, [r7, #4]
	switch (trafState){
 8001538:	4b88      	ldr	r3, [pc, #544]	; (800175c <traffic_light_run+0x230>)
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	2b04      	cmp	r3, #4
 800153e:	f200 8100 	bhi.w	8001742 <traffic_light_run+0x216>
 8001542:	a201      	add	r2, pc, #4	; (adr r2, 8001548 <traffic_light_run+0x1c>)
 8001544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001548:	0800155d 	.word	0x0800155d
 800154c:	08001591 	.word	0x08001591
 8001550:	080015fd 	.word	0x080015fd
 8001554:	0800166b 	.word	0x0800166b
 8001558:	080016d5 	.word	0x080016d5
		case START:
			HAL_GPIO_WritePin(GPIOA, LED_Y_A_Pin|LED_Y_B_Pin|LED_Y_C_Pin|LED_Y_D_Pin, GPIO_PIN_SET);
 800155c:	2201      	movs	r2, #1
 800155e:	f241 2144 	movw	r1, #4676	; 0x1244
 8001562:	487f      	ldr	r0, [pc, #508]	; (8001760 <traffic_light_run+0x234>)
 8001564:	f000 fc25 	bl	8001db2 <HAL_GPIO_WritePin>
			trafState = RED_GREEN;
 8001568:	4b7c      	ldr	r3, [pc, #496]	; (800175c <traffic_light_run+0x230>)
 800156a:	2201      	movs	r2, #1
 800156c:	701a      	strb	r2, [r3, #0]
			setTimer(1, redtime);
 800156e:	68f9      	ldr	r1, [r7, #12]
 8001570:	2001      	movs	r0, #1
 8001572:	f7ff fdd5 	bl	8001120 <setTimer>
			setTimer(2, greentime);
 8001576:	6879      	ldr	r1, [r7, #4]
 8001578:	2002      	movs	r0, #2
 800157a:	f7ff fdd1 	bl	8001120 <setTimer>
			setTimer(4, 10);
 800157e:	210a      	movs	r1, #10
 8001580:	2004      	movs	r0, #4
 8001582:	f7ff fdcd 	bl	8001120 <setTimer>
			setTimer(5, 10);
 8001586:	210a      	movs	r1, #10
 8001588:	2005      	movs	r0, #5
 800158a:	f7ff fdc9 	bl	8001120 <setTimer>
			break;
 800158e:	e0e1      	b.n	8001754 <traffic_light_run+0x228>
		case RED_GREEN:
			YellowToRed1();
 8001590:	f7ff ff24 	bl	80013dc <YellowToRed1>
			RedToGreen2();
 8001594:	f7ff ff92 	bl	80014bc <RedToGreen2>
			if (isTimerExpired(5)){
 8001598:	2005      	movs	r0, #5
 800159a:	f7ff fe19 	bl	80011d0 <isTimerExpired>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d010      	beq.n	80015c6 <traffic_light_run+0x9a>
				updateTimerBuffer(getTimerCounter(1), getTimerCounter(2));
 80015a4:	2001      	movs	r0, #1
 80015a6:	f7ff fe2b 	bl	8001200 <getTimerCounter>
 80015aa:	4604      	mov	r4, r0
 80015ac:	2002      	movs	r0, #2
 80015ae:	f7ff fe27 	bl	8001200 <getTimerCounter>
 80015b2:	4603      	mov	r3, r0
 80015b4:	4619      	mov	r1, r3
 80015b6:	4620      	mov	r0, r4
 80015b8:	f7fe fe22 	bl	8000200 <updateTimerBuffer>
				setTimer(5, PREIOD_UPDATE_TIME_BUFFER);
 80015bc:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80015c0:	2005      	movs	r0, #5
 80015c2:	f7ff fdad 	bl	8001120 <setTimer>
			}
			if (isTimerExpired(4)){
 80015c6:	2004      	movs	r0, #4
 80015c8:	f7ff fe02 	bl	80011d0 <isTimerExpired>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d005      	beq.n	80015de <traffic_light_run+0xb2>
				display7SegLed();
 80015d2:	f7fe fdd3 	bl	800017c <display7SegLed>
				setTimer(4, PREIOD_SCAN_7SEG_LED);
 80015d6:	2150      	movs	r1, #80	; 0x50
 80015d8:	2004      	movs	r0, #4
 80015da:	f7ff fda1 	bl	8001120 <setTimer>
			}
			if (isTimerExpired(2)){
 80015de:	2002      	movs	r0, #2
 80015e0:	f7ff fdf6 	bl	80011d0 <isTimerExpired>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	f000 80ad 	beq.w	8001746 <traffic_light_run+0x21a>
				trafState = RED_YELLOW;
 80015ec:	4b5b      	ldr	r3, [pc, #364]	; (800175c <traffic_light_run+0x230>)
 80015ee:	2202      	movs	r2, #2
 80015f0:	701a      	strb	r2, [r3, #0]
				setTimer(2, yellowtime);
 80015f2:	68b9      	ldr	r1, [r7, #8]
 80015f4:	2002      	movs	r0, #2
 80015f6:	f7ff fd93 	bl	8001120 <setTimer>
			}
			break;
 80015fa:	e0a4      	b.n	8001746 <traffic_light_run+0x21a>
		case RED_YELLOW:
			GreenToYellow2();
 80015fc:	f7ff ff7a 	bl	80014f4 <GreenToYellow2>
			if (isTimerExpired(5)){
 8001600:	2005      	movs	r0, #5
 8001602:	f7ff fde5 	bl	80011d0 <isTimerExpired>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d010      	beq.n	800162e <traffic_light_run+0x102>
				updateTimerBuffer(getTimerCounter(1), getTimerCounter(2));
 800160c:	2001      	movs	r0, #1
 800160e:	f7ff fdf7 	bl	8001200 <getTimerCounter>
 8001612:	4604      	mov	r4, r0
 8001614:	2002      	movs	r0, #2
 8001616:	f7ff fdf3 	bl	8001200 <getTimerCounter>
 800161a:	4603      	mov	r3, r0
 800161c:	4619      	mov	r1, r3
 800161e:	4620      	mov	r0, r4
 8001620:	f7fe fdee 	bl	8000200 <updateTimerBuffer>
				setTimer(5, PREIOD_UPDATE_TIME_BUFFER);
 8001624:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001628:	2005      	movs	r0, #5
 800162a:	f7ff fd79 	bl	8001120 <setTimer>
			}
			if (isTimerExpired(4)){
 800162e:	2004      	movs	r0, #4
 8001630:	f7ff fdce 	bl	80011d0 <isTimerExpired>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d005      	beq.n	8001646 <traffic_light_run+0x11a>
				display7SegLed();
 800163a:	f7fe fd9f 	bl	800017c <display7SegLed>
				setTimer(4, PREIOD_SCAN_7SEG_LED);
 800163e:	2150      	movs	r1, #80	; 0x50
 8001640:	2004      	movs	r0, #4
 8001642:	f7ff fd6d 	bl	8001120 <setTimer>
			}
			if (isTimerExpired(1)){
 8001646:	2001      	movs	r0, #1
 8001648:	f7ff fdc2 	bl	80011d0 <isTimerExpired>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d07b      	beq.n	800174a <traffic_light_run+0x21e>
				trafState = GREEN_RED;
 8001652:	4b42      	ldr	r3, [pc, #264]	; (800175c <traffic_light_run+0x230>)
 8001654:	2203      	movs	r2, #3
 8001656:	701a      	strb	r2, [r3, #0]
				setTimer(1, greentime);
 8001658:	6879      	ldr	r1, [r7, #4]
 800165a:	2001      	movs	r0, #1
 800165c:	f7ff fd60 	bl	8001120 <setTimer>
				setTimer(2, redtime);
 8001660:	68f9      	ldr	r1, [r7, #12]
 8001662:	2002      	movs	r0, #2
 8001664:	f7ff fd5c 	bl	8001120 <setTimer>
			}
			break;
 8001668:	e06f      	b.n	800174a <traffic_light_run+0x21e>
		case GREEN_RED:
			RedToGreen1();
 800166a:	f7ff fed3 	bl	8001414 <RedToGreen1>
			YellowToRed2();
 800166e:	f7ff ff09 	bl	8001484 <YellowToRed2>
			if (isTimerExpired(5)){
 8001672:	2005      	movs	r0, #5
 8001674:	f7ff fdac 	bl	80011d0 <isTimerExpired>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d010      	beq.n	80016a0 <traffic_light_run+0x174>
				updateTimerBuffer(getTimerCounter(1), getTimerCounter(2));
 800167e:	2001      	movs	r0, #1
 8001680:	f7ff fdbe 	bl	8001200 <getTimerCounter>
 8001684:	4604      	mov	r4, r0
 8001686:	2002      	movs	r0, #2
 8001688:	f7ff fdba 	bl	8001200 <getTimerCounter>
 800168c:	4603      	mov	r3, r0
 800168e:	4619      	mov	r1, r3
 8001690:	4620      	mov	r0, r4
 8001692:	f7fe fdb5 	bl	8000200 <updateTimerBuffer>
				setTimer(5, PREIOD_UPDATE_TIME_BUFFER);
 8001696:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800169a:	2005      	movs	r0, #5
 800169c:	f7ff fd40 	bl	8001120 <setTimer>
			}
			if (isTimerExpired(4)){
 80016a0:	2004      	movs	r0, #4
 80016a2:	f7ff fd95 	bl	80011d0 <isTimerExpired>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d005      	beq.n	80016b8 <traffic_light_run+0x18c>
				display7SegLed();
 80016ac:	f7fe fd66 	bl	800017c <display7SegLed>
				setTimer(4, PREIOD_SCAN_7SEG_LED);
 80016b0:	2150      	movs	r1, #80	; 0x50
 80016b2:	2004      	movs	r0, #4
 80016b4:	f7ff fd34 	bl	8001120 <setTimer>
			}
			if (isTimerExpired(1)){
 80016b8:	2001      	movs	r0, #1
 80016ba:	f7ff fd89 	bl	80011d0 <isTimerExpired>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d044      	beq.n	800174e <traffic_light_run+0x222>
				trafState = YELLOW_RED;
 80016c4:	4b25      	ldr	r3, [pc, #148]	; (800175c <traffic_light_run+0x230>)
 80016c6:	2204      	movs	r2, #4
 80016c8:	701a      	strb	r2, [r3, #0]
				setTimer(1, yellowtime);
 80016ca:	68b9      	ldr	r1, [r7, #8]
 80016cc:	2001      	movs	r0, #1
 80016ce:	f7ff fd27 	bl	8001120 <setTimer>
			}
			break;
 80016d2:	e03c      	b.n	800174e <traffic_light_run+0x222>
		case YELLOW_RED:
			GreenToYellow1();
 80016d4:	f7ff feba 	bl	800144c <GreenToYellow1>
			if (isTimerExpired(5)){
 80016d8:	2005      	movs	r0, #5
 80016da:	f7ff fd79 	bl	80011d0 <isTimerExpired>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d010      	beq.n	8001706 <traffic_light_run+0x1da>
				updateTimerBuffer(getTimerCounter(1), getTimerCounter(2));
 80016e4:	2001      	movs	r0, #1
 80016e6:	f7ff fd8b 	bl	8001200 <getTimerCounter>
 80016ea:	4604      	mov	r4, r0
 80016ec:	2002      	movs	r0, #2
 80016ee:	f7ff fd87 	bl	8001200 <getTimerCounter>
 80016f2:	4603      	mov	r3, r0
 80016f4:	4619      	mov	r1, r3
 80016f6:	4620      	mov	r0, r4
 80016f8:	f7fe fd82 	bl	8000200 <updateTimerBuffer>
				setTimer(5, PREIOD_UPDATE_TIME_BUFFER);
 80016fc:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001700:	2005      	movs	r0, #5
 8001702:	f7ff fd0d 	bl	8001120 <setTimer>
			}
			if (isTimerExpired(4)){
 8001706:	2004      	movs	r0, #4
 8001708:	f7ff fd62 	bl	80011d0 <isTimerExpired>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d005      	beq.n	800171e <traffic_light_run+0x1f2>
				display7SegLed();
 8001712:	f7fe fd33 	bl	800017c <display7SegLed>
				setTimer(4, PREIOD_SCAN_7SEG_LED);
 8001716:	2150      	movs	r1, #80	; 0x50
 8001718:	2004      	movs	r0, #4
 800171a:	f7ff fd01 	bl	8001120 <setTimer>
			}
			if (isTimerExpired(1)){
 800171e:	2001      	movs	r0, #1
 8001720:	f7ff fd56 	bl	80011d0 <isTimerExpired>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d013      	beq.n	8001752 <traffic_light_run+0x226>
				trafState = RED_GREEN;
 800172a:	4b0c      	ldr	r3, [pc, #48]	; (800175c <traffic_light_run+0x230>)
 800172c:	2201      	movs	r2, #1
 800172e:	701a      	strb	r2, [r3, #0]
				setTimer(1, redtime);
 8001730:	68f9      	ldr	r1, [r7, #12]
 8001732:	2001      	movs	r0, #1
 8001734:	f7ff fcf4 	bl	8001120 <setTimer>
				setTimer(2, greentime);
 8001738:	6879      	ldr	r1, [r7, #4]
 800173a:	2002      	movs	r0, #2
 800173c:	f7ff fcf0 	bl	8001120 <setTimer>
			}
			break;
 8001740:	e007      	b.n	8001752 <traffic_light_run+0x226>
		default:
			break;
 8001742:	bf00      	nop
 8001744:	e006      	b.n	8001754 <traffic_light_run+0x228>
			break;
 8001746:	bf00      	nop
 8001748:	e004      	b.n	8001754 <traffic_light_run+0x228>
			break;
 800174a:	bf00      	nop
 800174c:	e002      	b.n	8001754 <traffic_light_run+0x228>
			break;
 800174e:	bf00      	nop
 8001750:	e000      	b.n	8001754 <traffic_light_run+0x228>
			break;
 8001752:	bf00      	nop
		}
}
 8001754:	bf00      	nop
 8001756:	3714      	adds	r7, #20
 8001758:	46bd      	mov	sp, r7
 800175a:	bd90      	pop	{r4, r7, pc}
 800175c:	20000114 	.word	0x20000114
 8001760:	40010800 	.word	0x40010800

08001764 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001764:	f7ff fdec 	bl	8001340 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001768:	480b      	ldr	r0, [pc, #44]	; (8001798 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800176a:	490c      	ldr	r1, [pc, #48]	; (800179c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800176c:	4a0c      	ldr	r2, [pc, #48]	; (80017a0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800176e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001770:	e002      	b.n	8001778 <LoopCopyDataInit>

08001772 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001772:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001774:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001776:	3304      	adds	r3, #4

08001778 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001778:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800177a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800177c:	d3f9      	bcc.n	8001772 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800177e:	4a09      	ldr	r2, [pc, #36]	; (80017a4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001780:	4c09      	ldr	r4, [pc, #36]	; (80017a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001782:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001784:	e001      	b.n	800178a <LoopFillZerobss>

08001786 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001786:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001788:	3204      	adds	r2, #4

0800178a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800178a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800178c:	d3fb      	bcc.n	8001786 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800178e:	f001 fae1 	bl	8002d54 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001792:	f7ff fb77 	bl	8000e84 <main>
  bx lr
 8001796:	4770      	bx	lr
  ldr r0, =_sdata
 8001798:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800179c:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 80017a0:	08002df0 	.word	0x08002df0
  ldr r2, =_sbss
 80017a4:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 80017a8:	20000164 	.word	0x20000164

080017ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017ac:	e7fe      	b.n	80017ac <ADC1_2_IRQHandler>
	...

080017b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017b4:	4b08      	ldr	r3, [pc, #32]	; (80017d8 <HAL_Init+0x28>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a07      	ldr	r2, [pc, #28]	; (80017d8 <HAL_Init+0x28>)
 80017ba:	f043 0310 	orr.w	r3, r3, #16
 80017be:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017c0:	2003      	movs	r0, #3
 80017c2:	f000 f923 	bl	8001a0c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017c6:	200f      	movs	r0, #15
 80017c8:	f000 f808 	bl	80017dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017cc:	f7ff fd30 	bl	8001230 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017d0:	2300      	movs	r3, #0
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	40022000 	.word	0x40022000

080017dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017e4:	4b12      	ldr	r3, [pc, #72]	; (8001830 <HAL_InitTick+0x54>)
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	4b12      	ldr	r3, [pc, #72]	; (8001834 <HAL_InitTick+0x58>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	4619      	mov	r1, r3
 80017ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80017f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80017fa:	4618      	mov	r0, r3
 80017fc:	f000 f93b 	bl	8001a76 <HAL_SYSTICK_Config>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e00e      	b.n	8001828 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2b0f      	cmp	r3, #15
 800180e:	d80a      	bhi.n	8001826 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001810:	2200      	movs	r2, #0
 8001812:	6879      	ldr	r1, [r7, #4]
 8001814:	f04f 30ff 	mov.w	r0, #4294967295
 8001818:	f000 f903 	bl	8001a22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800181c:	4a06      	ldr	r2, [pc, #24]	; (8001838 <HAL_InitTick+0x5c>)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001822:	2300      	movs	r3, #0
 8001824:	e000      	b.n	8001828 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
}
 8001828:	4618      	mov	r0, r3
 800182a:	3708      	adds	r7, #8
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	20000014 	.word	0x20000014
 8001834:	2000001c 	.word	0x2000001c
 8001838:	20000018 	.word	0x20000018

0800183c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001840:	4b05      	ldr	r3, [pc, #20]	; (8001858 <HAL_IncTick+0x1c>)
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	461a      	mov	r2, r3
 8001846:	4b05      	ldr	r3, [pc, #20]	; (800185c <HAL_IncTick+0x20>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4413      	add	r3, r2
 800184c:	4a03      	ldr	r2, [pc, #12]	; (800185c <HAL_IncTick+0x20>)
 800184e:	6013      	str	r3, [r2, #0]
}
 8001850:	bf00      	nop
 8001852:	46bd      	mov	sp, r7
 8001854:	bc80      	pop	{r7}
 8001856:	4770      	bx	lr
 8001858:	2000001c 	.word	0x2000001c
 800185c:	20000160 	.word	0x20000160

08001860 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  return uwTick;
 8001864:	4b02      	ldr	r3, [pc, #8]	; (8001870 <HAL_GetTick+0x10>)
 8001866:	681b      	ldr	r3, [r3, #0]
}
 8001868:	4618      	mov	r0, r3
 800186a:	46bd      	mov	sp, r7
 800186c:	bc80      	pop	{r7}
 800186e:	4770      	bx	lr
 8001870:	20000160 	.word	0x20000160

08001874 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001874:	b480      	push	{r7}
 8001876:	b085      	sub	sp, #20
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f003 0307 	and.w	r3, r3, #7
 8001882:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001884:	4b0c      	ldr	r3, [pc, #48]	; (80018b8 <__NVIC_SetPriorityGrouping+0x44>)
 8001886:	68db      	ldr	r3, [r3, #12]
 8001888:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800188a:	68ba      	ldr	r2, [r7, #8]
 800188c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001890:	4013      	ands	r3, r2
 8001892:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800189c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018a6:	4a04      	ldr	r2, [pc, #16]	; (80018b8 <__NVIC_SetPriorityGrouping+0x44>)
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	60d3      	str	r3, [r2, #12]
}
 80018ac:	bf00      	nop
 80018ae:	3714      	adds	r7, #20
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bc80      	pop	{r7}
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	e000ed00 	.word	0xe000ed00

080018bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018c0:	4b04      	ldr	r3, [pc, #16]	; (80018d4 <__NVIC_GetPriorityGrouping+0x18>)
 80018c2:	68db      	ldr	r3, [r3, #12]
 80018c4:	0a1b      	lsrs	r3, r3, #8
 80018c6:	f003 0307 	and.w	r3, r3, #7
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bc80      	pop	{r7}
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	e000ed00 	.word	0xe000ed00

080018d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018d8:	b480      	push	{r7}
 80018da:	b083      	sub	sp, #12
 80018dc:	af00      	add	r7, sp, #0
 80018de:	4603      	mov	r3, r0
 80018e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	db0b      	blt.n	8001902 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018ea:	79fb      	ldrb	r3, [r7, #7]
 80018ec:	f003 021f 	and.w	r2, r3, #31
 80018f0:	4906      	ldr	r1, [pc, #24]	; (800190c <__NVIC_EnableIRQ+0x34>)
 80018f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018f6:	095b      	lsrs	r3, r3, #5
 80018f8:	2001      	movs	r0, #1
 80018fa:	fa00 f202 	lsl.w	r2, r0, r2
 80018fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001902:	bf00      	nop
 8001904:	370c      	adds	r7, #12
 8001906:	46bd      	mov	sp, r7
 8001908:	bc80      	pop	{r7}
 800190a:	4770      	bx	lr
 800190c:	e000e100 	.word	0xe000e100

08001910 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
 8001916:	4603      	mov	r3, r0
 8001918:	6039      	str	r1, [r7, #0]
 800191a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800191c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001920:	2b00      	cmp	r3, #0
 8001922:	db0a      	blt.n	800193a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	b2da      	uxtb	r2, r3
 8001928:	490c      	ldr	r1, [pc, #48]	; (800195c <__NVIC_SetPriority+0x4c>)
 800192a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800192e:	0112      	lsls	r2, r2, #4
 8001930:	b2d2      	uxtb	r2, r2
 8001932:	440b      	add	r3, r1
 8001934:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001938:	e00a      	b.n	8001950 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	b2da      	uxtb	r2, r3
 800193e:	4908      	ldr	r1, [pc, #32]	; (8001960 <__NVIC_SetPriority+0x50>)
 8001940:	79fb      	ldrb	r3, [r7, #7]
 8001942:	f003 030f 	and.w	r3, r3, #15
 8001946:	3b04      	subs	r3, #4
 8001948:	0112      	lsls	r2, r2, #4
 800194a:	b2d2      	uxtb	r2, r2
 800194c:	440b      	add	r3, r1
 800194e:	761a      	strb	r2, [r3, #24]
}
 8001950:	bf00      	nop
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	bc80      	pop	{r7}
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	e000e100 	.word	0xe000e100
 8001960:	e000ed00 	.word	0xe000ed00

08001964 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001964:	b480      	push	{r7}
 8001966:	b089      	sub	sp, #36	; 0x24
 8001968:	af00      	add	r7, sp, #0
 800196a:	60f8      	str	r0, [r7, #12]
 800196c:	60b9      	str	r1, [r7, #8]
 800196e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	f003 0307 	and.w	r3, r3, #7
 8001976:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	f1c3 0307 	rsb	r3, r3, #7
 800197e:	2b04      	cmp	r3, #4
 8001980:	bf28      	it	cs
 8001982:	2304      	movcs	r3, #4
 8001984:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001986:	69fb      	ldr	r3, [r7, #28]
 8001988:	3304      	adds	r3, #4
 800198a:	2b06      	cmp	r3, #6
 800198c:	d902      	bls.n	8001994 <NVIC_EncodePriority+0x30>
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	3b03      	subs	r3, #3
 8001992:	e000      	b.n	8001996 <NVIC_EncodePriority+0x32>
 8001994:	2300      	movs	r3, #0
 8001996:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001998:	f04f 32ff 	mov.w	r2, #4294967295
 800199c:	69bb      	ldr	r3, [r7, #24]
 800199e:	fa02 f303 	lsl.w	r3, r2, r3
 80019a2:	43da      	mvns	r2, r3
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	401a      	ands	r2, r3
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019ac:	f04f 31ff 	mov.w	r1, #4294967295
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	fa01 f303 	lsl.w	r3, r1, r3
 80019b6:	43d9      	mvns	r1, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019bc:	4313      	orrs	r3, r2
         );
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3724      	adds	r7, #36	; 0x24
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bc80      	pop	{r7}
 80019c6:	4770      	bx	lr

080019c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	3b01      	subs	r3, #1
 80019d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019d8:	d301      	bcc.n	80019de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019da:	2301      	movs	r3, #1
 80019dc:	e00f      	b.n	80019fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019de:	4a0a      	ldr	r2, [pc, #40]	; (8001a08 <SysTick_Config+0x40>)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	3b01      	subs	r3, #1
 80019e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019e6:	210f      	movs	r1, #15
 80019e8:	f04f 30ff 	mov.w	r0, #4294967295
 80019ec:	f7ff ff90 	bl	8001910 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019f0:	4b05      	ldr	r3, [pc, #20]	; (8001a08 <SysTick_Config+0x40>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019f6:	4b04      	ldr	r3, [pc, #16]	; (8001a08 <SysTick_Config+0x40>)
 80019f8:	2207      	movs	r2, #7
 80019fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019fc:	2300      	movs	r3, #0
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	3708      	adds	r7, #8
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	e000e010 	.word	0xe000e010

08001a0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a14:	6878      	ldr	r0, [r7, #4]
 8001a16:	f7ff ff2d 	bl	8001874 <__NVIC_SetPriorityGrouping>
}
 8001a1a:	bf00      	nop
 8001a1c:	3708      	adds	r7, #8
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}

08001a22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a22:	b580      	push	{r7, lr}
 8001a24:	b086      	sub	sp, #24
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	4603      	mov	r3, r0
 8001a2a:	60b9      	str	r1, [r7, #8]
 8001a2c:	607a      	str	r2, [r7, #4]
 8001a2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a30:	2300      	movs	r3, #0
 8001a32:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a34:	f7ff ff42 	bl	80018bc <__NVIC_GetPriorityGrouping>
 8001a38:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a3a:	687a      	ldr	r2, [r7, #4]
 8001a3c:	68b9      	ldr	r1, [r7, #8]
 8001a3e:	6978      	ldr	r0, [r7, #20]
 8001a40:	f7ff ff90 	bl	8001964 <NVIC_EncodePriority>
 8001a44:	4602      	mov	r2, r0
 8001a46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a4a:	4611      	mov	r1, r2
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f7ff ff5f 	bl	8001910 <__NVIC_SetPriority>
}
 8001a52:	bf00      	nop
 8001a54:	3718      	adds	r7, #24
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}

08001a5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a5a:	b580      	push	{r7, lr}
 8001a5c:	b082      	sub	sp, #8
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	4603      	mov	r3, r0
 8001a62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f7ff ff35 	bl	80018d8 <__NVIC_EnableIRQ>
}
 8001a6e:	bf00      	nop
 8001a70:	3708      	adds	r7, #8
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}

08001a76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a76:	b580      	push	{r7, lr}
 8001a78:	b082      	sub	sp, #8
 8001a7a:	af00      	add	r7, sp, #0
 8001a7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a7e:	6878      	ldr	r0, [r7, #4]
 8001a80:	f7ff ffa2 	bl	80019c8 <SysTick_Config>
 8001a84:	4603      	mov	r3, r0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3708      	adds	r7, #8
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
	...

08001a90 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b08b      	sub	sp, #44	; 0x2c
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001aa2:	e148      	b.n	8001d36 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aac:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	69fa      	ldr	r2, [r7, #28]
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ab8:	69ba      	ldr	r2, [r7, #24]
 8001aba:	69fb      	ldr	r3, [r7, #28]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	f040 8137 	bne.w	8001d30 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	4aa3      	ldr	r2, [pc, #652]	; (8001d54 <HAL_GPIO_Init+0x2c4>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d05e      	beq.n	8001b8a <HAL_GPIO_Init+0xfa>
 8001acc:	4aa1      	ldr	r2, [pc, #644]	; (8001d54 <HAL_GPIO_Init+0x2c4>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d875      	bhi.n	8001bbe <HAL_GPIO_Init+0x12e>
 8001ad2:	4aa1      	ldr	r2, [pc, #644]	; (8001d58 <HAL_GPIO_Init+0x2c8>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d058      	beq.n	8001b8a <HAL_GPIO_Init+0xfa>
 8001ad8:	4a9f      	ldr	r2, [pc, #636]	; (8001d58 <HAL_GPIO_Init+0x2c8>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d86f      	bhi.n	8001bbe <HAL_GPIO_Init+0x12e>
 8001ade:	4a9f      	ldr	r2, [pc, #636]	; (8001d5c <HAL_GPIO_Init+0x2cc>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d052      	beq.n	8001b8a <HAL_GPIO_Init+0xfa>
 8001ae4:	4a9d      	ldr	r2, [pc, #628]	; (8001d5c <HAL_GPIO_Init+0x2cc>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d869      	bhi.n	8001bbe <HAL_GPIO_Init+0x12e>
 8001aea:	4a9d      	ldr	r2, [pc, #628]	; (8001d60 <HAL_GPIO_Init+0x2d0>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d04c      	beq.n	8001b8a <HAL_GPIO_Init+0xfa>
 8001af0:	4a9b      	ldr	r2, [pc, #620]	; (8001d60 <HAL_GPIO_Init+0x2d0>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d863      	bhi.n	8001bbe <HAL_GPIO_Init+0x12e>
 8001af6:	4a9b      	ldr	r2, [pc, #620]	; (8001d64 <HAL_GPIO_Init+0x2d4>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d046      	beq.n	8001b8a <HAL_GPIO_Init+0xfa>
 8001afc:	4a99      	ldr	r2, [pc, #612]	; (8001d64 <HAL_GPIO_Init+0x2d4>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d85d      	bhi.n	8001bbe <HAL_GPIO_Init+0x12e>
 8001b02:	2b12      	cmp	r3, #18
 8001b04:	d82a      	bhi.n	8001b5c <HAL_GPIO_Init+0xcc>
 8001b06:	2b12      	cmp	r3, #18
 8001b08:	d859      	bhi.n	8001bbe <HAL_GPIO_Init+0x12e>
 8001b0a:	a201      	add	r2, pc, #4	; (adr r2, 8001b10 <HAL_GPIO_Init+0x80>)
 8001b0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b10:	08001b8b 	.word	0x08001b8b
 8001b14:	08001b65 	.word	0x08001b65
 8001b18:	08001b77 	.word	0x08001b77
 8001b1c:	08001bb9 	.word	0x08001bb9
 8001b20:	08001bbf 	.word	0x08001bbf
 8001b24:	08001bbf 	.word	0x08001bbf
 8001b28:	08001bbf 	.word	0x08001bbf
 8001b2c:	08001bbf 	.word	0x08001bbf
 8001b30:	08001bbf 	.word	0x08001bbf
 8001b34:	08001bbf 	.word	0x08001bbf
 8001b38:	08001bbf 	.word	0x08001bbf
 8001b3c:	08001bbf 	.word	0x08001bbf
 8001b40:	08001bbf 	.word	0x08001bbf
 8001b44:	08001bbf 	.word	0x08001bbf
 8001b48:	08001bbf 	.word	0x08001bbf
 8001b4c:	08001bbf 	.word	0x08001bbf
 8001b50:	08001bbf 	.word	0x08001bbf
 8001b54:	08001b6d 	.word	0x08001b6d
 8001b58:	08001b81 	.word	0x08001b81
 8001b5c:	4a82      	ldr	r2, [pc, #520]	; (8001d68 <HAL_GPIO_Init+0x2d8>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d013      	beq.n	8001b8a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b62:	e02c      	b.n	8001bbe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	623b      	str	r3, [r7, #32]
          break;
 8001b6a:	e029      	b.n	8001bc0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	68db      	ldr	r3, [r3, #12]
 8001b70:	3304      	adds	r3, #4
 8001b72:	623b      	str	r3, [r7, #32]
          break;
 8001b74:	e024      	b.n	8001bc0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	68db      	ldr	r3, [r3, #12]
 8001b7a:	3308      	adds	r3, #8
 8001b7c:	623b      	str	r3, [r7, #32]
          break;
 8001b7e:	e01f      	b.n	8001bc0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	68db      	ldr	r3, [r3, #12]
 8001b84:	330c      	adds	r3, #12
 8001b86:	623b      	str	r3, [r7, #32]
          break;
 8001b88:	e01a      	b.n	8001bc0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d102      	bne.n	8001b98 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b92:	2304      	movs	r3, #4
 8001b94:	623b      	str	r3, [r7, #32]
          break;
 8001b96:	e013      	b.n	8001bc0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	689b      	ldr	r3, [r3, #8]
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	d105      	bne.n	8001bac <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ba0:	2308      	movs	r3, #8
 8001ba2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	69fa      	ldr	r2, [r7, #28]
 8001ba8:	611a      	str	r2, [r3, #16]
          break;
 8001baa:	e009      	b.n	8001bc0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bac:	2308      	movs	r3, #8
 8001bae:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	69fa      	ldr	r2, [r7, #28]
 8001bb4:	615a      	str	r2, [r3, #20]
          break;
 8001bb6:	e003      	b.n	8001bc0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	623b      	str	r3, [r7, #32]
          break;
 8001bbc:	e000      	b.n	8001bc0 <HAL_GPIO_Init+0x130>
          break;
 8001bbe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001bc0:	69bb      	ldr	r3, [r7, #24]
 8001bc2:	2bff      	cmp	r3, #255	; 0xff
 8001bc4:	d801      	bhi.n	8001bca <HAL_GPIO_Init+0x13a>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	e001      	b.n	8001bce <HAL_GPIO_Init+0x13e>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	3304      	adds	r3, #4
 8001bce:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001bd0:	69bb      	ldr	r3, [r7, #24]
 8001bd2:	2bff      	cmp	r3, #255	; 0xff
 8001bd4:	d802      	bhi.n	8001bdc <HAL_GPIO_Init+0x14c>
 8001bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd8:	009b      	lsls	r3, r3, #2
 8001bda:	e002      	b.n	8001be2 <HAL_GPIO_Init+0x152>
 8001bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bde:	3b08      	subs	r3, #8
 8001be0:	009b      	lsls	r3, r3, #2
 8001be2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	210f      	movs	r1, #15
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	fa01 f303 	lsl.w	r3, r1, r3
 8001bf0:	43db      	mvns	r3, r3
 8001bf2:	401a      	ands	r2, r3
 8001bf4:	6a39      	ldr	r1, [r7, #32]
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bfc:	431a      	orrs	r2, r3
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	f000 8090 	beq.w	8001d30 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c10:	4b56      	ldr	r3, [pc, #344]	; (8001d6c <HAL_GPIO_Init+0x2dc>)
 8001c12:	699b      	ldr	r3, [r3, #24]
 8001c14:	4a55      	ldr	r2, [pc, #340]	; (8001d6c <HAL_GPIO_Init+0x2dc>)
 8001c16:	f043 0301 	orr.w	r3, r3, #1
 8001c1a:	6193      	str	r3, [r2, #24]
 8001c1c:	4b53      	ldr	r3, [pc, #332]	; (8001d6c <HAL_GPIO_Init+0x2dc>)
 8001c1e:	699b      	ldr	r3, [r3, #24]
 8001c20:	f003 0301 	and.w	r3, r3, #1
 8001c24:	60bb      	str	r3, [r7, #8]
 8001c26:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c28:	4a51      	ldr	r2, [pc, #324]	; (8001d70 <HAL_GPIO_Init+0x2e0>)
 8001c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c2c:	089b      	lsrs	r3, r3, #2
 8001c2e:	3302      	adds	r3, #2
 8001c30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c34:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c38:	f003 0303 	and.w	r3, r3, #3
 8001c3c:	009b      	lsls	r3, r3, #2
 8001c3e:	220f      	movs	r2, #15
 8001c40:	fa02 f303 	lsl.w	r3, r2, r3
 8001c44:	43db      	mvns	r3, r3
 8001c46:	68fa      	ldr	r2, [r7, #12]
 8001c48:	4013      	ands	r3, r2
 8001c4a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	4a49      	ldr	r2, [pc, #292]	; (8001d74 <HAL_GPIO_Init+0x2e4>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d00d      	beq.n	8001c70 <HAL_GPIO_Init+0x1e0>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	4a48      	ldr	r2, [pc, #288]	; (8001d78 <HAL_GPIO_Init+0x2e8>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d007      	beq.n	8001c6c <HAL_GPIO_Init+0x1dc>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	4a47      	ldr	r2, [pc, #284]	; (8001d7c <HAL_GPIO_Init+0x2ec>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d101      	bne.n	8001c68 <HAL_GPIO_Init+0x1d8>
 8001c64:	2302      	movs	r3, #2
 8001c66:	e004      	b.n	8001c72 <HAL_GPIO_Init+0x1e2>
 8001c68:	2303      	movs	r3, #3
 8001c6a:	e002      	b.n	8001c72 <HAL_GPIO_Init+0x1e2>
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	e000      	b.n	8001c72 <HAL_GPIO_Init+0x1e2>
 8001c70:	2300      	movs	r3, #0
 8001c72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c74:	f002 0203 	and.w	r2, r2, #3
 8001c78:	0092      	lsls	r2, r2, #2
 8001c7a:	4093      	lsls	r3, r2
 8001c7c:	68fa      	ldr	r2, [r7, #12]
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c82:	493b      	ldr	r1, [pc, #236]	; (8001d70 <HAL_GPIO_Init+0x2e0>)
 8001c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c86:	089b      	lsrs	r3, r3, #2
 8001c88:	3302      	adds	r3, #2
 8001c8a:	68fa      	ldr	r2, [r7, #12]
 8001c8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d006      	beq.n	8001caa <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c9c:	4b38      	ldr	r3, [pc, #224]	; (8001d80 <HAL_GPIO_Init+0x2f0>)
 8001c9e:	689a      	ldr	r2, [r3, #8]
 8001ca0:	4937      	ldr	r1, [pc, #220]	; (8001d80 <HAL_GPIO_Init+0x2f0>)
 8001ca2:	69bb      	ldr	r3, [r7, #24]
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	608b      	str	r3, [r1, #8]
 8001ca8:	e006      	b.n	8001cb8 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001caa:	4b35      	ldr	r3, [pc, #212]	; (8001d80 <HAL_GPIO_Init+0x2f0>)
 8001cac:	689a      	ldr	r2, [r3, #8]
 8001cae:	69bb      	ldr	r3, [r7, #24]
 8001cb0:	43db      	mvns	r3, r3
 8001cb2:	4933      	ldr	r1, [pc, #204]	; (8001d80 <HAL_GPIO_Init+0x2f0>)
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d006      	beq.n	8001cd2 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001cc4:	4b2e      	ldr	r3, [pc, #184]	; (8001d80 <HAL_GPIO_Init+0x2f0>)
 8001cc6:	68da      	ldr	r2, [r3, #12]
 8001cc8:	492d      	ldr	r1, [pc, #180]	; (8001d80 <HAL_GPIO_Init+0x2f0>)
 8001cca:	69bb      	ldr	r3, [r7, #24]
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	60cb      	str	r3, [r1, #12]
 8001cd0:	e006      	b.n	8001ce0 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001cd2:	4b2b      	ldr	r3, [pc, #172]	; (8001d80 <HAL_GPIO_Init+0x2f0>)
 8001cd4:	68da      	ldr	r2, [r3, #12]
 8001cd6:	69bb      	ldr	r3, [r7, #24]
 8001cd8:	43db      	mvns	r3, r3
 8001cda:	4929      	ldr	r1, [pc, #164]	; (8001d80 <HAL_GPIO_Init+0x2f0>)
 8001cdc:	4013      	ands	r3, r2
 8001cde:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d006      	beq.n	8001cfa <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001cec:	4b24      	ldr	r3, [pc, #144]	; (8001d80 <HAL_GPIO_Init+0x2f0>)
 8001cee:	685a      	ldr	r2, [r3, #4]
 8001cf0:	4923      	ldr	r1, [pc, #140]	; (8001d80 <HAL_GPIO_Init+0x2f0>)
 8001cf2:	69bb      	ldr	r3, [r7, #24]
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	604b      	str	r3, [r1, #4]
 8001cf8:	e006      	b.n	8001d08 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001cfa:	4b21      	ldr	r3, [pc, #132]	; (8001d80 <HAL_GPIO_Init+0x2f0>)
 8001cfc:	685a      	ldr	r2, [r3, #4]
 8001cfe:	69bb      	ldr	r3, [r7, #24]
 8001d00:	43db      	mvns	r3, r3
 8001d02:	491f      	ldr	r1, [pc, #124]	; (8001d80 <HAL_GPIO_Init+0x2f0>)
 8001d04:	4013      	ands	r3, r2
 8001d06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d006      	beq.n	8001d22 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d14:	4b1a      	ldr	r3, [pc, #104]	; (8001d80 <HAL_GPIO_Init+0x2f0>)
 8001d16:	681a      	ldr	r2, [r3, #0]
 8001d18:	4919      	ldr	r1, [pc, #100]	; (8001d80 <HAL_GPIO_Init+0x2f0>)
 8001d1a:	69bb      	ldr	r3, [r7, #24]
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	600b      	str	r3, [r1, #0]
 8001d20:	e006      	b.n	8001d30 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d22:	4b17      	ldr	r3, [pc, #92]	; (8001d80 <HAL_GPIO_Init+0x2f0>)
 8001d24:	681a      	ldr	r2, [r3, #0]
 8001d26:	69bb      	ldr	r3, [r7, #24]
 8001d28:	43db      	mvns	r3, r3
 8001d2a:	4915      	ldr	r1, [pc, #84]	; (8001d80 <HAL_GPIO_Init+0x2f0>)
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d32:	3301      	adds	r3, #1
 8001d34:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d3c:	fa22 f303 	lsr.w	r3, r2, r3
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	f47f aeaf 	bne.w	8001aa4 <HAL_GPIO_Init+0x14>
  }
}
 8001d46:	bf00      	nop
 8001d48:	bf00      	nop
 8001d4a:	372c      	adds	r7, #44	; 0x2c
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bc80      	pop	{r7}
 8001d50:	4770      	bx	lr
 8001d52:	bf00      	nop
 8001d54:	10320000 	.word	0x10320000
 8001d58:	10310000 	.word	0x10310000
 8001d5c:	10220000 	.word	0x10220000
 8001d60:	10210000 	.word	0x10210000
 8001d64:	10120000 	.word	0x10120000
 8001d68:	10110000 	.word	0x10110000
 8001d6c:	40021000 	.word	0x40021000
 8001d70:	40010000 	.word	0x40010000
 8001d74:	40010800 	.word	0x40010800
 8001d78:	40010c00 	.word	0x40010c00
 8001d7c:	40011000 	.word	0x40011000
 8001d80:	40010400 	.word	0x40010400

08001d84 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b085      	sub	sp, #20
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
 8001d8c:	460b      	mov	r3, r1
 8001d8e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	689a      	ldr	r2, [r3, #8]
 8001d94:	887b      	ldrh	r3, [r7, #2]
 8001d96:	4013      	ands	r3, r2
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d002      	beq.n	8001da2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	73fb      	strb	r3, [r7, #15]
 8001da0:	e001      	b.n	8001da6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001da2:	2300      	movs	r3, #0
 8001da4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001da6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	3714      	adds	r7, #20
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bc80      	pop	{r7}
 8001db0:	4770      	bx	lr

08001db2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001db2:	b480      	push	{r7}
 8001db4:	b083      	sub	sp, #12
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	6078      	str	r0, [r7, #4]
 8001dba:	460b      	mov	r3, r1
 8001dbc:	807b      	strh	r3, [r7, #2]
 8001dbe:	4613      	mov	r3, r2
 8001dc0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001dc2:	787b      	ldrb	r3, [r7, #1]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d003      	beq.n	8001dd0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001dc8:	887a      	ldrh	r2, [r7, #2]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001dce:	e003      	b.n	8001dd8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001dd0:	887b      	ldrh	r3, [r7, #2]
 8001dd2:	041a      	lsls	r2, r3, #16
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	611a      	str	r2, [r3, #16]
}
 8001dd8:	bf00      	nop
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bc80      	pop	{r7}
 8001de0:	4770      	bx	lr
	...

08001de4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b086      	sub	sp, #24
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d101      	bne.n	8001df6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	e26c      	b.n	80022d0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f003 0301 	and.w	r3, r3, #1
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	f000 8087 	beq.w	8001f12 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e04:	4b92      	ldr	r3, [pc, #584]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f003 030c 	and.w	r3, r3, #12
 8001e0c:	2b04      	cmp	r3, #4
 8001e0e:	d00c      	beq.n	8001e2a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e10:	4b8f      	ldr	r3, [pc, #572]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f003 030c 	and.w	r3, r3, #12
 8001e18:	2b08      	cmp	r3, #8
 8001e1a:	d112      	bne.n	8001e42 <HAL_RCC_OscConfig+0x5e>
 8001e1c:	4b8c      	ldr	r3, [pc, #560]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e28:	d10b      	bne.n	8001e42 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e2a:	4b89      	ldr	r3, [pc, #548]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d06c      	beq.n	8001f10 <HAL_RCC_OscConfig+0x12c>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d168      	bne.n	8001f10 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e246      	b.n	80022d0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e4a:	d106      	bne.n	8001e5a <HAL_RCC_OscConfig+0x76>
 8001e4c:	4b80      	ldr	r3, [pc, #512]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a7f      	ldr	r2, [pc, #508]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001e52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e56:	6013      	str	r3, [r2, #0]
 8001e58:	e02e      	b.n	8001eb8 <HAL_RCC_OscConfig+0xd4>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d10c      	bne.n	8001e7c <HAL_RCC_OscConfig+0x98>
 8001e62:	4b7b      	ldr	r3, [pc, #492]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a7a      	ldr	r2, [pc, #488]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001e68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e6c:	6013      	str	r3, [r2, #0]
 8001e6e:	4b78      	ldr	r3, [pc, #480]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4a77      	ldr	r2, [pc, #476]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001e74:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e78:	6013      	str	r3, [r2, #0]
 8001e7a:	e01d      	b.n	8001eb8 <HAL_RCC_OscConfig+0xd4>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e84:	d10c      	bne.n	8001ea0 <HAL_RCC_OscConfig+0xbc>
 8001e86:	4b72      	ldr	r3, [pc, #456]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a71      	ldr	r2, [pc, #452]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001e8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e90:	6013      	str	r3, [r2, #0]
 8001e92:	4b6f      	ldr	r3, [pc, #444]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4a6e      	ldr	r2, [pc, #440]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001e98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e9c:	6013      	str	r3, [r2, #0]
 8001e9e:	e00b      	b.n	8001eb8 <HAL_RCC_OscConfig+0xd4>
 8001ea0:	4b6b      	ldr	r3, [pc, #428]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a6a      	ldr	r2, [pc, #424]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001ea6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001eaa:	6013      	str	r3, [r2, #0]
 8001eac:	4b68      	ldr	r3, [pc, #416]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a67      	ldr	r2, [pc, #412]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001eb2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001eb6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d013      	beq.n	8001ee8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ec0:	f7ff fcce 	bl	8001860 <HAL_GetTick>
 8001ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ec6:	e008      	b.n	8001eda <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ec8:	f7ff fcca 	bl	8001860 <HAL_GetTick>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	693b      	ldr	r3, [r7, #16]
 8001ed0:	1ad3      	subs	r3, r2, r3
 8001ed2:	2b64      	cmp	r3, #100	; 0x64
 8001ed4:	d901      	bls.n	8001eda <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	e1fa      	b.n	80022d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eda:	4b5d      	ldr	r3, [pc, #372]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d0f0      	beq.n	8001ec8 <HAL_RCC_OscConfig+0xe4>
 8001ee6:	e014      	b.n	8001f12 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee8:	f7ff fcba 	bl	8001860 <HAL_GetTick>
 8001eec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001eee:	e008      	b.n	8001f02 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ef0:	f7ff fcb6 	bl	8001860 <HAL_GetTick>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	693b      	ldr	r3, [r7, #16]
 8001ef8:	1ad3      	subs	r3, r2, r3
 8001efa:	2b64      	cmp	r3, #100	; 0x64
 8001efc:	d901      	bls.n	8001f02 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001efe:	2303      	movs	r3, #3
 8001f00:	e1e6      	b.n	80022d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f02:	4b53      	ldr	r3, [pc, #332]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d1f0      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x10c>
 8001f0e:	e000      	b.n	8001f12 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 0302 	and.w	r3, r3, #2
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d063      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f1e:	4b4c      	ldr	r3, [pc, #304]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	f003 030c 	and.w	r3, r3, #12
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d00b      	beq.n	8001f42 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f2a:	4b49      	ldr	r3, [pc, #292]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	f003 030c 	and.w	r3, r3, #12
 8001f32:	2b08      	cmp	r3, #8
 8001f34:	d11c      	bne.n	8001f70 <HAL_RCC_OscConfig+0x18c>
 8001f36:	4b46      	ldr	r3, [pc, #280]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d116      	bne.n	8001f70 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f42:	4b43      	ldr	r3, [pc, #268]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 0302 	and.w	r3, r3, #2
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d005      	beq.n	8001f5a <HAL_RCC_OscConfig+0x176>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	691b      	ldr	r3, [r3, #16]
 8001f52:	2b01      	cmp	r3, #1
 8001f54:	d001      	beq.n	8001f5a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	e1ba      	b.n	80022d0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f5a:	4b3d      	ldr	r3, [pc, #244]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	695b      	ldr	r3, [r3, #20]
 8001f66:	00db      	lsls	r3, r3, #3
 8001f68:	4939      	ldr	r1, [pc, #228]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f6e:	e03a      	b.n	8001fe6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	691b      	ldr	r3, [r3, #16]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d020      	beq.n	8001fba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f78:	4b36      	ldr	r3, [pc, #216]	; (8002054 <HAL_RCC_OscConfig+0x270>)
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f7e:	f7ff fc6f 	bl	8001860 <HAL_GetTick>
 8001f82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f84:	e008      	b.n	8001f98 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f86:	f7ff fc6b 	bl	8001860 <HAL_GetTick>
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	1ad3      	subs	r3, r2, r3
 8001f90:	2b02      	cmp	r3, #2
 8001f92:	d901      	bls.n	8001f98 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001f94:	2303      	movs	r3, #3
 8001f96:	e19b      	b.n	80022d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f98:	4b2d      	ldr	r3, [pc, #180]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f003 0302 	and.w	r3, r3, #2
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d0f0      	beq.n	8001f86 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fa4:	4b2a      	ldr	r3, [pc, #168]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	695b      	ldr	r3, [r3, #20]
 8001fb0:	00db      	lsls	r3, r3, #3
 8001fb2:	4927      	ldr	r1, [pc, #156]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	600b      	str	r3, [r1, #0]
 8001fb8:	e015      	b.n	8001fe6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fba:	4b26      	ldr	r3, [pc, #152]	; (8002054 <HAL_RCC_OscConfig+0x270>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fc0:	f7ff fc4e 	bl	8001860 <HAL_GetTick>
 8001fc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fc6:	e008      	b.n	8001fda <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fc8:	f7ff fc4a 	bl	8001860 <HAL_GetTick>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d901      	bls.n	8001fda <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	e17a      	b.n	80022d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fda:	4b1d      	ldr	r3, [pc, #116]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f003 0302 	and.w	r3, r3, #2
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d1f0      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 0308 	and.w	r3, r3, #8
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d03a      	beq.n	8002068 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	699b      	ldr	r3, [r3, #24]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d019      	beq.n	800202e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ffa:	4b17      	ldr	r3, [pc, #92]	; (8002058 <HAL_RCC_OscConfig+0x274>)
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002000:	f7ff fc2e 	bl	8001860 <HAL_GetTick>
 8002004:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002006:	e008      	b.n	800201a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002008:	f7ff fc2a 	bl	8001860 <HAL_GetTick>
 800200c:	4602      	mov	r2, r0
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	2b02      	cmp	r3, #2
 8002014:	d901      	bls.n	800201a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002016:	2303      	movs	r3, #3
 8002018:	e15a      	b.n	80022d0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800201a:	4b0d      	ldr	r3, [pc, #52]	; (8002050 <HAL_RCC_OscConfig+0x26c>)
 800201c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800201e:	f003 0302 	and.w	r3, r3, #2
 8002022:	2b00      	cmp	r3, #0
 8002024:	d0f0      	beq.n	8002008 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002026:	2001      	movs	r0, #1
 8002028:	f000 fa9a 	bl	8002560 <RCC_Delay>
 800202c:	e01c      	b.n	8002068 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800202e:	4b0a      	ldr	r3, [pc, #40]	; (8002058 <HAL_RCC_OscConfig+0x274>)
 8002030:	2200      	movs	r2, #0
 8002032:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002034:	f7ff fc14 	bl	8001860 <HAL_GetTick>
 8002038:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800203a:	e00f      	b.n	800205c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800203c:	f7ff fc10 	bl	8001860 <HAL_GetTick>
 8002040:	4602      	mov	r2, r0
 8002042:	693b      	ldr	r3, [r7, #16]
 8002044:	1ad3      	subs	r3, r2, r3
 8002046:	2b02      	cmp	r3, #2
 8002048:	d908      	bls.n	800205c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800204a:	2303      	movs	r3, #3
 800204c:	e140      	b.n	80022d0 <HAL_RCC_OscConfig+0x4ec>
 800204e:	bf00      	nop
 8002050:	40021000 	.word	0x40021000
 8002054:	42420000 	.word	0x42420000
 8002058:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800205c:	4b9e      	ldr	r3, [pc, #632]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 800205e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002060:	f003 0302 	and.w	r3, r3, #2
 8002064:	2b00      	cmp	r3, #0
 8002066:	d1e9      	bne.n	800203c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f003 0304 	and.w	r3, r3, #4
 8002070:	2b00      	cmp	r3, #0
 8002072:	f000 80a6 	beq.w	80021c2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002076:	2300      	movs	r3, #0
 8002078:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800207a:	4b97      	ldr	r3, [pc, #604]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 800207c:	69db      	ldr	r3, [r3, #28]
 800207e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002082:	2b00      	cmp	r3, #0
 8002084:	d10d      	bne.n	80020a2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002086:	4b94      	ldr	r3, [pc, #592]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 8002088:	69db      	ldr	r3, [r3, #28]
 800208a:	4a93      	ldr	r2, [pc, #588]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 800208c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002090:	61d3      	str	r3, [r2, #28]
 8002092:	4b91      	ldr	r3, [pc, #580]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 8002094:	69db      	ldr	r3, [r3, #28]
 8002096:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800209a:	60bb      	str	r3, [r7, #8]
 800209c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800209e:	2301      	movs	r3, #1
 80020a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020a2:	4b8e      	ldr	r3, [pc, #568]	; (80022dc <HAL_RCC_OscConfig+0x4f8>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d118      	bne.n	80020e0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020ae:	4b8b      	ldr	r3, [pc, #556]	; (80022dc <HAL_RCC_OscConfig+0x4f8>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a8a      	ldr	r2, [pc, #552]	; (80022dc <HAL_RCC_OscConfig+0x4f8>)
 80020b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020ba:	f7ff fbd1 	bl	8001860 <HAL_GetTick>
 80020be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020c0:	e008      	b.n	80020d4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020c2:	f7ff fbcd 	bl	8001860 <HAL_GetTick>
 80020c6:	4602      	mov	r2, r0
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	1ad3      	subs	r3, r2, r3
 80020cc:	2b64      	cmp	r3, #100	; 0x64
 80020ce:	d901      	bls.n	80020d4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80020d0:	2303      	movs	r3, #3
 80020d2:	e0fd      	b.n	80022d0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020d4:	4b81      	ldr	r3, [pc, #516]	; (80022dc <HAL_RCC_OscConfig+0x4f8>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d0f0      	beq.n	80020c2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d106      	bne.n	80020f6 <HAL_RCC_OscConfig+0x312>
 80020e8:	4b7b      	ldr	r3, [pc, #492]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 80020ea:	6a1b      	ldr	r3, [r3, #32]
 80020ec:	4a7a      	ldr	r2, [pc, #488]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 80020ee:	f043 0301 	orr.w	r3, r3, #1
 80020f2:	6213      	str	r3, [r2, #32]
 80020f4:	e02d      	b.n	8002152 <HAL_RCC_OscConfig+0x36e>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	68db      	ldr	r3, [r3, #12]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d10c      	bne.n	8002118 <HAL_RCC_OscConfig+0x334>
 80020fe:	4b76      	ldr	r3, [pc, #472]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 8002100:	6a1b      	ldr	r3, [r3, #32]
 8002102:	4a75      	ldr	r2, [pc, #468]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 8002104:	f023 0301 	bic.w	r3, r3, #1
 8002108:	6213      	str	r3, [r2, #32]
 800210a:	4b73      	ldr	r3, [pc, #460]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 800210c:	6a1b      	ldr	r3, [r3, #32]
 800210e:	4a72      	ldr	r2, [pc, #456]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 8002110:	f023 0304 	bic.w	r3, r3, #4
 8002114:	6213      	str	r3, [r2, #32]
 8002116:	e01c      	b.n	8002152 <HAL_RCC_OscConfig+0x36e>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	2b05      	cmp	r3, #5
 800211e:	d10c      	bne.n	800213a <HAL_RCC_OscConfig+0x356>
 8002120:	4b6d      	ldr	r3, [pc, #436]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 8002122:	6a1b      	ldr	r3, [r3, #32]
 8002124:	4a6c      	ldr	r2, [pc, #432]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 8002126:	f043 0304 	orr.w	r3, r3, #4
 800212a:	6213      	str	r3, [r2, #32]
 800212c:	4b6a      	ldr	r3, [pc, #424]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 800212e:	6a1b      	ldr	r3, [r3, #32]
 8002130:	4a69      	ldr	r2, [pc, #420]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 8002132:	f043 0301 	orr.w	r3, r3, #1
 8002136:	6213      	str	r3, [r2, #32]
 8002138:	e00b      	b.n	8002152 <HAL_RCC_OscConfig+0x36e>
 800213a:	4b67      	ldr	r3, [pc, #412]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 800213c:	6a1b      	ldr	r3, [r3, #32]
 800213e:	4a66      	ldr	r2, [pc, #408]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 8002140:	f023 0301 	bic.w	r3, r3, #1
 8002144:	6213      	str	r3, [r2, #32]
 8002146:	4b64      	ldr	r3, [pc, #400]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 8002148:	6a1b      	ldr	r3, [r3, #32]
 800214a:	4a63      	ldr	r2, [pc, #396]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 800214c:	f023 0304 	bic.w	r3, r3, #4
 8002150:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	68db      	ldr	r3, [r3, #12]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d015      	beq.n	8002186 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800215a:	f7ff fb81 	bl	8001860 <HAL_GetTick>
 800215e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002160:	e00a      	b.n	8002178 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002162:	f7ff fb7d 	bl	8001860 <HAL_GetTick>
 8002166:	4602      	mov	r2, r0
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	1ad3      	subs	r3, r2, r3
 800216c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002170:	4293      	cmp	r3, r2
 8002172:	d901      	bls.n	8002178 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002174:	2303      	movs	r3, #3
 8002176:	e0ab      	b.n	80022d0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002178:	4b57      	ldr	r3, [pc, #348]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 800217a:	6a1b      	ldr	r3, [r3, #32]
 800217c:	f003 0302 	and.w	r3, r3, #2
 8002180:	2b00      	cmp	r3, #0
 8002182:	d0ee      	beq.n	8002162 <HAL_RCC_OscConfig+0x37e>
 8002184:	e014      	b.n	80021b0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002186:	f7ff fb6b 	bl	8001860 <HAL_GetTick>
 800218a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800218c:	e00a      	b.n	80021a4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800218e:	f7ff fb67 	bl	8001860 <HAL_GetTick>
 8002192:	4602      	mov	r2, r0
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	f241 3288 	movw	r2, #5000	; 0x1388
 800219c:	4293      	cmp	r3, r2
 800219e:	d901      	bls.n	80021a4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80021a0:	2303      	movs	r3, #3
 80021a2:	e095      	b.n	80022d0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021a4:	4b4c      	ldr	r3, [pc, #304]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 80021a6:	6a1b      	ldr	r3, [r3, #32]
 80021a8:	f003 0302 	and.w	r3, r3, #2
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d1ee      	bne.n	800218e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80021b0:	7dfb      	ldrb	r3, [r7, #23]
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d105      	bne.n	80021c2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021b6:	4b48      	ldr	r3, [pc, #288]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 80021b8:	69db      	ldr	r3, [r3, #28]
 80021ba:	4a47      	ldr	r2, [pc, #284]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 80021bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021c0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	69db      	ldr	r3, [r3, #28]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	f000 8081 	beq.w	80022ce <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021cc:	4b42      	ldr	r3, [pc, #264]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	f003 030c 	and.w	r3, r3, #12
 80021d4:	2b08      	cmp	r3, #8
 80021d6:	d061      	beq.n	800229c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	69db      	ldr	r3, [r3, #28]
 80021dc:	2b02      	cmp	r3, #2
 80021de:	d146      	bne.n	800226e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021e0:	4b3f      	ldr	r3, [pc, #252]	; (80022e0 <HAL_RCC_OscConfig+0x4fc>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021e6:	f7ff fb3b 	bl	8001860 <HAL_GetTick>
 80021ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021ec:	e008      	b.n	8002200 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021ee:	f7ff fb37 	bl	8001860 <HAL_GetTick>
 80021f2:	4602      	mov	r2, r0
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	2b02      	cmp	r3, #2
 80021fa:	d901      	bls.n	8002200 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80021fc:	2303      	movs	r3, #3
 80021fe:	e067      	b.n	80022d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002200:	4b35      	ldr	r3, [pc, #212]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002208:	2b00      	cmp	r3, #0
 800220a:	d1f0      	bne.n	80021ee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6a1b      	ldr	r3, [r3, #32]
 8002210:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002214:	d108      	bne.n	8002228 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002216:	4b30      	ldr	r3, [pc, #192]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	492d      	ldr	r1, [pc, #180]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 8002224:	4313      	orrs	r3, r2
 8002226:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002228:	4b2b      	ldr	r3, [pc, #172]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a19      	ldr	r1, [r3, #32]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002238:	430b      	orrs	r3, r1
 800223a:	4927      	ldr	r1, [pc, #156]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 800223c:	4313      	orrs	r3, r2
 800223e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002240:	4b27      	ldr	r3, [pc, #156]	; (80022e0 <HAL_RCC_OscConfig+0x4fc>)
 8002242:	2201      	movs	r2, #1
 8002244:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002246:	f7ff fb0b 	bl	8001860 <HAL_GetTick>
 800224a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800224c:	e008      	b.n	8002260 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800224e:	f7ff fb07 	bl	8001860 <HAL_GetTick>
 8002252:	4602      	mov	r2, r0
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	1ad3      	subs	r3, r2, r3
 8002258:	2b02      	cmp	r3, #2
 800225a:	d901      	bls.n	8002260 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800225c:	2303      	movs	r3, #3
 800225e:	e037      	b.n	80022d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002260:	4b1d      	ldr	r3, [pc, #116]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002268:	2b00      	cmp	r3, #0
 800226a:	d0f0      	beq.n	800224e <HAL_RCC_OscConfig+0x46a>
 800226c:	e02f      	b.n	80022ce <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800226e:	4b1c      	ldr	r3, [pc, #112]	; (80022e0 <HAL_RCC_OscConfig+0x4fc>)
 8002270:	2200      	movs	r2, #0
 8002272:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002274:	f7ff faf4 	bl	8001860 <HAL_GetTick>
 8002278:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800227a:	e008      	b.n	800228e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800227c:	f7ff faf0 	bl	8001860 <HAL_GetTick>
 8002280:	4602      	mov	r2, r0
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	2b02      	cmp	r3, #2
 8002288:	d901      	bls.n	800228e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800228a:	2303      	movs	r3, #3
 800228c:	e020      	b.n	80022d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800228e:	4b12      	ldr	r3, [pc, #72]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002296:	2b00      	cmp	r3, #0
 8002298:	d1f0      	bne.n	800227c <HAL_RCC_OscConfig+0x498>
 800229a:	e018      	b.n	80022ce <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	69db      	ldr	r3, [r3, #28]
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	d101      	bne.n	80022a8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	e013      	b.n	80022d0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80022a8:	4b0b      	ldr	r3, [pc, #44]	; (80022d8 <HAL_RCC_OscConfig+0x4f4>)
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6a1b      	ldr	r3, [r3, #32]
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d106      	bne.n	80022ca <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d001      	beq.n	80022ce <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e000      	b.n	80022d0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80022ce:	2300      	movs	r3, #0
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	3718      	adds	r7, #24
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	40021000 	.word	0x40021000
 80022dc:	40007000 	.word	0x40007000
 80022e0:	42420060 	.word	0x42420060

080022e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b084      	sub	sp, #16
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
 80022ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d101      	bne.n	80022f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022f4:	2301      	movs	r3, #1
 80022f6:	e0d0      	b.n	800249a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022f8:	4b6a      	ldr	r3, [pc, #424]	; (80024a4 <HAL_RCC_ClockConfig+0x1c0>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f003 0307 	and.w	r3, r3, #7
 8002300:	683a      	ldr	r2, [r7, #0]
 8002302:	429a      	cmp	r2, r3
 8002304:	d910      	bls.n	8002328 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002306:	4b67      	ldr	r3, [pc, #412]	; (80024a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f023 0207 	bic.w	r2, r3, #7
 800230e:	4965      	ldr	r1, [pc, #404]	; (80024a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	4313      	orrs	r3, r2
 8002314:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002316:	4b63      	ldr	r3, [pc, #396]	; (80024a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f003 0307 	and.w	r3, r3, #7
 800231e:	683a      	ldr	r2, [r7, #0]
 8002320:	429a      	cmp	r2, r3
 8002322:	d001      	beq.n	8002328 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	e0b8      	b.n	800249a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 0302 	and.w	r3, r3, #2
 8002330:	2b00      	cmp	r3, #0
 8002332:	d020      	beq.n	8002376 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 0304 	and.w	r3, r3, #4
 800233c:	2b00      	cmp	r3, #0
 800233e:	d005      	beq.n	800234c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002340:	4b59      	ldr	r3, [pc, #356]	; (80024a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	4a58      	ldr	r2, [pc, #352]	; (80024a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002346:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800234a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f003 0308 	and.w	r3, r3, #8
 8002354:	2b00      	cmp	r3, #0
 8002356:	d005      	beq.n	8002364 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002358:	4b53      	ldr	r3, [pc, #332]	; (80024a8 <HAL_RCC_ClockConfig+0x1c4>)
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	4a52      	ldr	r2, [pc, #328]	; (80024a8 <HAL_RCC_ClockConfig+0x1c4>)
 800235e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002362:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002364:	4b50      	ldr	r3, [pc, #320]	; (80024a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	494d      	ldr	r1, [pc, #308]	; (80024a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002372:	4313      	orrs	r3, r2
 8002374:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0301 	and.w	r3, r3, #1
 800237e:	2b00      	cmp	r3, #0
 8002380:	d040      	beq.n	8002404 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	2b01      	cmp	r3, #1
 8002388:	d107      	bne.n	800239a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800238a:	4b47      	ldr	r3, [pc, #284]	; (80024a8 <HAL_RCC_ClockConfig+0x1c4>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002392:	2b00      	cmp	r3, #0
 8002394:	d115      	bne.n	80023c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e07f      	b.n	800249a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	2b02      	cmp	r3, #2
 80023a0:	d107      	bne.n	80023b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023a2:	4b41      	ldr	r3, [pc, #260]	; (80024a8 <HAL_RCC_ClockConfig+0x1c4>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d109      	bne.n	80023c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e073      	b.n	800249a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023b2:	4b3d      	ldr	r3, [pc, #244]	; (80024a8 <HAL_RCC_ClockConfig+0x1c4>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f003 0302 	and.w	r3, r3, #2
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d101      	bne.n	80023c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	e06b      	b.n	800249a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023c2:	4b39      	ldr	r3, [pc, #228]	; (80024a8 <HAL_RCC_ClockConfig+0x1c4>)
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	f023 0203 	bic.w	r2, r3, #3
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	4936      	ldr	r1, [pc, #216]	; (80024a8 <HAL_RCC_ClockConfig+0x1c4>)
 80023d0:	4313      	orrs	r3, r2
 80023d2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023d4:	f7ff fa44 	bl	8001860 <HAL_GetTick>
 80023d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023da:	e00a      	b.n	80023f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023dc:	f7ff fa40 	bl	8001860 <HAL_GetTick>
 80023e0:	4602      	mov	r2, r0
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d901      	bls.n	80023f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023ee:	2303      	movs	r3, #3
 80023f0:	e053      	b.n	800249a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023f2:	4b2d      	ldr	r3, [pc, #180]	; (80024a8 <HAL_RCC_ClockConfig+0x1c4>)
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	f003 020c 	and.w	r2, r3, #12
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	429a      	cmp	r2, r3
 8002402:	d1eb      	bne.n	80023dc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002404:	4b27      	ldr	r3, [pc, #156]	; (80024a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 0307 	and.w	r3, r3, #7
 800240c:	683a      	ldr	r2, [r7, #0]
 800240e:	429a      	cmp	r2, r3
 8002410:	d210      	bcs.n	8002434 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002412:	4b24      	ldr	r3, [pc, #144]	; (80024a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f023 0207 	bic.w	r2, r3, #7
 800241a:	4922      	ldr	r1, [pc, #136]	; (80024a4 <HAL_RCC_ClockConfig+0x1c0>)
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	4313      	orrs	r3, r2
 8002420:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002422:	4b20      	ldr	r3, [pc, #128]	; (80024a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 0307 	and.w	r3, r3, #7
 800242a:	683a      	ldr	r2, [r7, #0]
 800242c:	429a      	cmp	r2, r3
 800242e:	d001      	beq.n	8002434 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	e032      	b.n	800249a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f003 0304 	and.w	r3, r3, #4
 800243c:	2b00      	cmp	r3, #0
 800243e:	d008      	beq.n	8002452 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002440:	4b19      	ldr	r3, [pc, #100]	; (80024a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	4916      	ldr	r1, [pc, #88]	; (80024a8 <HAL_RCC_ClockConfig+0x1c4>)
 800244e:	4313      	orrs	r3, r2
 8002450:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0308 	and.w	r3, r3, #8
 800245a:	2b00      	cmp	r3, #0
 800245c:	d009      	beq.n	8002472 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800245e:	4b12      	ldr	r3, [pc, #72]	; (80024a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	691b      	ldr	r3, [r3, #16]
 800246a:	00db      	lsls	r3, r3, #3
 800246c:	490e      	ldr	r1, [pc, #56]	; (80024a8 <HAL_RCC_ClockConfig+0x1c4>)
 800246e:	4313      	orrs	r3, r2
 8002470:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002472:	f000 f821 	bl	80024b8 <HAL_RCC_GetSysClockFreq>
 8002476:	4602      	mov	r2, r0
 8002478:	4b0b      	ldr	r3, [pc, #44]	; (80024a8 <HAL_RCC_ClockConfig+0x1c4>)
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	091b      	lsrs	r3, r3, #4
 800247e:	f003 030f 	and.w	r3, r3, #15
 8002482:	490a      	ldr	r1, [pc, #40]	; (80024ac <HAL_RCC_ClockConfig+0x1c8>)
 8002484:	5ccb      	ldrb	r3, [r1, r3]
 8002486:	fa22 f303 	lsr.w	r3, r2, r3
 800248a:	4a09      	ldr	r2, [pc, #36]	; (80024b0 <HAL_RCC_ClockConfig+0x1cc>)
 800248c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800248e:	4b09      	ldr	r3, [pc, #36]	; (80024b4 <HAL_RCC_ClockConfig+0x1d0>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4618      	mov	r0, r3
 8002494:	f7ff f9a2 	bl	80017dc <HAL_InitTick>

  return HAL_OK;
 8002498:	2300      	movs	r3, #0
}
 800249a:	4618      	mov	r0, r3
 800249c:	3710      	adds	r7, #16
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	40022000 	.word	0x40022000
 80024a8:	40021000 	.word	0x40021000
 80024ac:	08002dc4 	.word	0x08002dc4
 80024b0:	20000014 	.word	0x20000014
 80024b4:	20000018 	.word	0x20000018

080024b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b087      	sub	sp, #28
 80024bc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024be:	2300      	movs	r3, #0
 80024c0:	60fb      	str	r3, [r7, #12]
 80024c2:	2300      	movs	r3, #0
 80024c4:	60bb      	str	r3, [r7, #8]
 80024c6:	2300      	movs	r3, #0
 80024c8:	617b      	str	r3, [r7, #20]
 80024ca:	2300      	movs	r3, #0
 80024cc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80024ce:	2300      	movs	r3, #0
 80024d0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80024d2:	4b1e      	ldr	r3, [pc, #120]	; (800254c <HAL_RCC_GetSysClockFreq+0x94>)
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	f003 030c 	and.w	r3, r3, #12
 80024de:	2b04      	cmp	r3, #4
 80024e0:	d002      	beq.n	80024e8 <HAL_RCC_GetSysClockFreq+0x30>
 80024e2:	2b08      	cmp	r3, #8
 80024e4:	d003      	beq.n	80024ee <HAL_RCC_GetSysClockFreq+0x36>
 80024e6:	e027      	b.n	8002538 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024e8:	4b19      	ldr	r3, [pc, #100]	; (8002550 <HAL_RCC_GetSysClockFreq+0x98>)
 80024ea:	613b      	str	r3, [r7, #16]
      break;
 80024ec:	e027      	b.n	800253e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	0c9b      	lsrs	r3, r3, #18
 80024f2:	f003 030f 	and.w	r3, r3, #15
 80024f6:	4a17      	ldr	r2, [pc, #92]	; (8002554 <HAL_RCC_GetSysClockFreq+0x9c>)
 80024f8:	5cd3      	ldrb	r3, [r2, r3]
 80024fa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002502:	2b00      	cmp	r3, #0
 8002504:	d010      	beq.n	8002528 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002506:	4b11      	ldr	r3, [pc, #68]	; (800254c <HAL_RCC_GetSysClockFreq+0x94>)
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	0c5b      	lsrs	r3, r3, #17
 800250c:	f003 0301 	and.w	r3, r3, #1
 8002510:	4a11      	ldr	r2, [pc, #68]	; (8002558 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002512:	5cd3      	ldrb	r3, [r2, r3]
 8002514:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4a0d      	ldr	r2, [pc, #52]	; (8002550 <HAL_RCC_GetSysClockFreq+0x98>)
 800251a:	fb02 f203 	mul.w	r2, r2, r3
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	fbb2 f3f3 	udiv	r3, r2, r3
 8002524:	617b      	str	r3, [r7, #20]
 8002526:	e004      	b.n	8002532 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	4a0c      	ldr	r2, [pc, #48]	; (800255c <HAL_RCC_GetSysClockFreq+0xa4>)
 800252c:	fb02 f303 	mul.w	r3, r2, r3
 8002530:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	613b      	str	r3, [r7, #16]
      break;
 8002536:	e002      	b.n	800253e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002538:	4b05      	ldr	r3, [pc, #20]	; (8002550 <HAL_RCC_GetSysClockFreq+0x98>)
 800253a:	613b      	str	r3, [r7, #16]
      break;
 800253c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800253e:	693b      	ldr	r3, [r7, #16]
}
 8002540:	4618      	mov	r0, r3
 8002542:	371c      	adds	r7, #28
 8002544:	46bd      	mov	sp, r7
 8002546:	bc80      	pop	{r7}
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop
 800254c:	40021000 	.word	0x40021000
 8002550:	007a1200 	.word	0x007a1200
 8002554:	08002dd4 	.word	0x08002dd4
 8002558:	08002de4 	.word	0x08002de4
 800255c:	003d0900 	.word	0x003d0900

08002560 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002560:	b480      	push	{r7}
 8002562:	b085      	sub	sp, #20
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002568:	4b0a      	ldr	r3, [pc, #40]	; (8002594 <RCC_Delay+0x34>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a0a      	ldr	r2, [pc, #40]	; (8002598 <RCC_Delay+0x38>)
 800256e:	fba2 2303 	umull	r2, r3, r2, r3
 8002572:	0a5b      	lsrs	r3, r3, #9
 8002574:	687a      	ldr	r2, [r7, #4]
 8002576:	fb02 f303 	mul.w	r3, r2, r3
 800257a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800257c:	bf00      	nop
  }
  while (Delay --);
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	1e5a      	subs	r2, r3, #1
 8002582:	60fa      	str	r2, [r7, #12]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d1f9      	bne.n	800257c <RCC_Delay+0x1c>
}
 8002588:	bf00      	nop
 800258a:	bf00      	nop
 800258c:	3714      	adds	r7, #20
 800258e:	46bd      	mov	sp, r7
 8002590:	bc80      	pop	{r7}
 8002592:	4770      	bx	lr
 8002594:	20000014 	.word	0x20000014
 8002598:	10624dd3 	.word	0x10624dd3

0800259c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b082      	sub	sp, #8
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d101      	bne.n	80025ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80025aa:	2301      	movs	r3, #1
 80025ac:	e041      	b.n	8002632 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d106      	bne.n	80025c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2200      	movs	r2, #0
 80025be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f7fe fe66 	bl	8001294 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2202      	movs	r2, #2
 80025cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	3304      	adds	r3, #4
 80025d8:	4619      	mov	r1, r3
 80025da:	4610      	mov	r0, r2
 80025dc:	f000 fa56 	bl	8002a8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2201      	movs	r2, #1
 80025e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2201      	movs	r2, #1
 80025ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2201      	movs	r2, #1
 80025f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2201      	movs	r2, #1
 80025fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2201      	movs	r2, #1
 8002604:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2201      	movs	r2, #1
 800260c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2201      	movs	r2, #1
 8002614:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2201      	movs	r2, #1
 800261c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2201      	movs	r2, #1
 8002624:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2201      	movs	r2, #1
 800262c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002630:	2300      	movs	r3, #0
}
 8002632:	4618      	mov	r0, r3
 8002634:	3708      	adds	r7, #8
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
	...

0800263c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800263c:	b480      	push	{r7}
 800263e:	b085      	sub	sp, #20
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800264a:	b2db      	uxtb	r3, r3
 800264c:	2b01      	cmp	r3, #1
 800264e:	d001      	beq.n	8002654 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002650:	2301      	movs	r3, #1
 8002652:	e035      	b.n	80026c0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2202      	movs	r2, #2
 8002658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	68da      	ldr	r2, [r3, #12]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f042 0201 	orr.w	r2, r2, #1
 800266a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a16      	ldr	r2, [pc, #88]	; (80026cc <HAL_TIM_Base_Start_IT+0x90>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d009      	beq.n	800268a <HAL_TIM_Base_Start_IT+0x4e>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800267e:	d004      	beq.n	800268a <HAL_TIM_Base_Start_IT+0x4e>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a12      	ldr	r2, [pc, #72]	; (80026d0 <HAL_TIM_Base_Start_IT+0x94>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d111      	bne.n	80026ae <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	f003 0307 	and.w	r3, r3, #7
 8002694:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	2b06      	cmp	r3, #6
 800269a:	d010      	beq.n	80026be <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f042 0201 	orr.w	r2, r2, #1
 80026aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026ac:	e007      	b.n	80026be <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f042 0201 	orr.w	r2, r2, #1
 80026bc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80026be:	2300      	movs	r3, #0
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3714      	adds	r7, #20
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bc80      	pop	{r7}
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	40012c00 	.word	0x40012c00
 80026d0:	40000400 	.word	0x40000400

080026d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b084      	sub	sp, #16
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	68db      	ldr	r3, [r3, #12]
 80026e2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	691b      	ldr	r3, [r3, #16]
 80026ea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	f003 0302 	and.w	r3, r3, #2
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d020      	beq.n	8002738 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	f003 0302 	and.w	r3, r3, #2
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d01b      	beq.n	8002738 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f06f 0202 	mvn.w	r2, #2
 8002708:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2201      	movs	r2, #1
 800270e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	699b      	ldr	r3, [r3, #24]
 8002716:	f003 0303 	and.w	r3, r3, #3
 800271a:	2b00      	cmp	r3, #0
 800271c:	d003      	beq.n	8002726 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800271e:	6878      	ldr	r0, [r7, #4]
 8002720:	f000 f998 	bl	8002a54 <HAL_TIM_IC_CaptureCallback>
 8002724:	e005      	b.n	8002732 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f000 f98b 	bl	8002a42 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800272c:	6878      	ldr	r0, [r7, #4]
 800272e:	f000 f99a 	bl	8002a66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2200      	movs	r2, #0
 8002736:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	f003 0304 	and.w	r3, r3, #4
 800273e:	2b00      	cmp	r3, #0
 8002740:	d020      	beq.n	8002784 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	f003 0304 	and.w	r3, r3, #4
 8002748:	2b00      	cmp	r3, #0
 800274a:	d01b      	beq.n	8002784 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f06f 0204 	mvn.w	r2, #4
 8002754:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2202      	movs	r2, #2
 800275a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	699b      	ldr	r3, [r3, #24]
 8002762:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002766:	2b00      	cmp	r3, #0
 8002768:	d003      	beq.n	8002772 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800276a:	6878      	ldr	r0, [r7, #4]
 800276c:	f000 f972 	bl	8002a54 <HAL_TIM_IC_CaptureCallback>
 8002770:	e005      	b.n	800277e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f000 f965 	bl	8002a42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002778:	6878      	ldr	r0, [r7, #4]
 800277a:	f000 f974 	bl	8002a66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2200      	movs	r2, #0
 8002782:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	f003 0308 	and.w	r3, r3, #8
 800278a:	2b00      	cmp	r3, #0
 800278c:	d020      	beq.n	80027d0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	f003 0308 	and.w	r3, r3, #8
 8002794:	2b00      	cmp	r3, #0
 8002796:	d01b      	beq.n	80027d0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f06f 0208 	mvn.w	r2, #8
 80027a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2204      	movs	r2, #4
 80027a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	69db      	ldr	r3, [r3, #28]
 80027ae:	f003 0303 	and.w	r3, r3, #3
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d003      	beq.n	80027be <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	f000 f94c 	bl	8002a54 <HAL_TIM_IC_CaptureCallback>
 80027bc:	e005      	b.n	80027ca <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	f000 f93f 	bl	8002a42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027c4:	6878      	ldr	r0, [r7, #4]
 80027c6:	f000 f94e 	bl	8002a66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2200      	movs	r2, #0
 80027ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	f003 0310 	and.w	r3, r3, #16
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d020      	beq.n	800281c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	f003 0310 	and.w	r3, r3, #16
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d01b      	beq.n	800281c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f06f 0210 	mvn.w	r2, #16
 80027ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2208      	movs	r2, #8
 80027f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	69db      	ldr	r3, [r3, #28]
 80027fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d003      	beq.n	800280a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002802:	6878      	ldr	r0, [r7, #4]
 8002804:	f000 f926 	bl	8002a54 <HAL_TIM_IC_CaptureCallback>
 8002808:	e005      	b.n	8002816 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	f000 f919 	bl	8002a42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002810:	6878      	ldr	r0, [r7, #4]
 8002812:	f000 f928 	bl	8002a66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2200      	movs	r2, #0
 800281a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	f003 0301 	and.w	r3, r3, #1
 8002822:	2b00      	cmp	r3, #0
 8002824:	d00c      	beq.n	8002840 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	f003 0301 	and.w	r3, r3, #1
 800282c:	2b00      	cmp	r3, #0
 800282e:	d007      	beq.n	8002840 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f06f 0201 	mvn.w	r2, #1
 8002838:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f7fe fc30 	bl	80010a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002846:	2b00      	cmp	r3, #0
 8002848:	d00c      	beq.n	8002864 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002850:	2b00      	cmp	r3, #0
 8002852:	d007      	beq.n	8002864 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800285c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	f000 fa6f 	bl	8002d42 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800286a:	2b00      	cmp	r3, #0
 800286c:	d00c      	beq.n	8002888 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002874:	2b00      	cmp	r3, #0
 8002876:	d007      	beq.n	8002888 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002880:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f000 f8f8 	bl	8002a78 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	f003 0320 	and.w	r3, r3, #32
 800288e:	2b00      	cmp	r3, #0
 8002890:	d00c      	beq.n	80028ac <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	f003 0320 	and.w	r3, r3, #32
 8002898:	2b00      	cmp	r3, #0
 800289a:	d007      	beq.n	80028ac <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f06f 0220 	mvn.w	r2, #32
 80028a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80028a6:	6878      	ldr	r0, [r7, #4]
 80028a8:	f000 fa42 	bl	8002d30 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80028ac:	bf00      	nop
 80028ae:	3710      	adds	r7, #16
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}

080028b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b084      	sub	sp, #16
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
 80028bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028be:	2300      	movs	r3, #0
 80028c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d101      	bne.n	80028d0 <HAL_TIM_ConfigClockSource+0x1c>
 80028cc:	2302      	movs	r3, #2
 80028ce:	e0b4      	b.n	8002a3a <HAL_TIM_ConfigClockSource+0x186>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2201      	movs	r2, #1
 80028d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2202      	movs	r2, #2
 80028dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80028ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80028f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	68ba      	ldr	r2, [r7, #8]
 80028fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002908:	d03e      	beq.n	8002988 <HAL_TIM_ConfigClockSource+0xd4>
 800290a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800290e:	f200 8087 	bhi.w	8002a20 <HAL_TIM_ConfigClockSource+0x16c>
 8002912:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002916:	f000 8086 	beq.w	8002a26 <HAL_TIM_ConfigClockSource+0x172>
 800291a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800291e:	d87f      	bhi.n	8002a20 <HAL_TIM_ConfigClockSource+0x16c>
 8002920:	2b70      	cmp	r3, #112	; 0x70
 8002922:	d01a      	beq.n	800295a <HAL_TIM_ConfigClockSource+0xa6>
 8002924:	2b70      	cmp	r3, #112	; 0x70
 8002926:	d87b      	bhi.n	8002a20 <HAL_TIM_ConfigClockSource+0x16c>
 8002928:	2b60      	cmp	r3, #96	; 0x60
 800292a:	d050      	beq.n	80029ce <HAL_TIM_ConfigClockSource+0x11a>
 800292c:	2b60      	cmp	r3, #96	; 0x60
 800292e:	d877      	bhi.n	8002a20 <HAL_TIM_ConfigClockSource+0x16c>
 8002930:	2b50      	cmp	r3, #80	; 0x50
 8002932:	d03c      	beq.n	80029ae <HAL_TIM_ConfigClockSource+0xfa>
 8002934:	2b50      	cmp	r3, #80	; 0x50
 8002936:	d873      	bhi.n	8002a20 <HAL_TIM_ConfigClockSource+0x16c>
 8002938:	2b40      	cmp	r3, #64	; 0x40
 800293a:	d058      	beq.n	80029ee <HAL_TIM_ConfigClockSource+0x13a>
 800293c:	2b40      	cmp	r3, #64	; 0x40
 800293e:	d86f      	bhi.n	8002a20 <HAL_TIM_ConfigClockSource+0x16c>
 8002940:	2b30      	cmp	r3, #48	; 0x30
 8002942:	d064      	beq.n	8002a0e <HAL_TIM_ConfigClockSource+0x15a>
 8002944:	2b30      	cmp	r3, #48	; 0x30
 8002946:	d86b      	bhi.n	8002a20 <HAL_TIM_ConfigClockSource+0x16c>
 8002948:	2b20      	cmp	r3, #32
 800294a:	d060      	beq.n	8002a0e <HAL_TIM_ConfigClockSource+0x15a>
 800294c:	2b20      	cmp	r3, #32
 800294e:	d867      	bhi.n	8002a20 <HAL_TIM_ConfigClockSource+0x16c>
 8002950:	2b00      	cmp	r3, #0
 8002952:	d05c      	beq.n	8002a0e <HAL_TIM_ConfigClockSource+0x15a>
 8002954:	2b10      	cmp	r3, #16
 8002956:	d05a      	beq.n	8002a0e <HAL_TIM_ConfigClockSource+0x15a>
 8002958:	e062      	b.n	8002a20 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6818      	ldr	r0, [r3, #0]
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	6899      	ldr	r1, [r3, #8]
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	685a      	ldr	r2, [r3, #4]
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	68db      	ldr	r3, [r3, #12]
 800296a:	f000 f96a 	bl	8002c42 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800297c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	68ba      	ldr	r2, [r7, #8]
 8002984:	609a      	str	r2, [r3, #8]
      break;
 8002986:	e04f      	b.n	8002a28 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6818      	ldr	r0, [r3, #0]
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	6899      	ldr	r1, [r3, #8]
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	685a      	ldr	r2, [r3, #4]
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	f000 f953 	bl	8002c42 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	689a      	ldr	r2, [r3, #8]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80029aa:	609a      	str	r2, [r3, #8]
      break;
 80029ac:	e03c      	b.n	8002a28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6818      	ldr	r0, [r3, #0]
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	6859      	ldr	r1, [r3, #4]
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	68db      	ldr	r3, [r3, #12]
 80029ba:	461a      	mov	r2, r3
 80029bc:	f000 f8ca 	bl	8002b54 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	2150      	movs	r1, #80	; 0x50
 80029c6:	4618      	mov	r0, r3
 80029c8:	f000 f921 	bl	8002c0e <TIM_ITRx_SetConfig>
      break;
 80029cc:	e02c      	b.n	8002a28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6818      	ldr	r0, [r3, #0]
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	6859      	ldr	r1, [r3, #4]
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	68db      	ldr	r3, [r3, #12]
 80029da:	461a      	mov	r2, r3
 80029dc:	f000 f8e8 	bl	8002bb0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	2160      	movs	r1, #96	; 0x60
 80029e6:	4618      	mov	r0, r3
 80029e8:	f000 f911 	bl	8002c0e <TIM_ITRx_SetConfig>
      break;
 80029ec:	e01c      	b.n	8002a28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6818      	ldr	r0, [r3, #0]
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	6859      	ldr	r1, [r3, #4]
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	68db      	ldr	r3, [r3, #12]
 80029fa:	461a      	mov	r2, r3
 80029fc:	f000 f8aa 	bl	8002b54 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2140      	movs	r1, #64	; 0x40
 8002a06:	4618      	mov	r0, r3
 8002a08:	f000 f901 	bl	8002c0e <TIM_ITRx_SetConfig>
      break;
 8002a0c:	e00c      	b.n	8002a28 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4619      	mov	r1, r3
 8002a18:	4610      	mov	r0, r2
 8002a1a:	f000 f8f8 	bl	8002c0e <TIM_ITRx_SetConfig>
      break;
 8002a1e:	e003      	b.n	8002a28 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	73fb      	strb	r3, [r7, #15]
      break;
 8002a24:	e000      	b.n	8002a28 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002a26:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2200      	movs	r2, #0
 8002a34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002a38:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3710      	adds	r7, #16
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}

08002a42 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a42:	b480      	push	{r7}
 8002a44:	b083      	sub	sp, #12
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a4a:	bf00      	nop
 8002a4c:	370c      	adds	r7, #12
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bc80      	pop	{r7}
 8002a52:	4770      	bx	lr

08002a54 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b083      	sub	sp, #12
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002a5c:	bf00      	nop
 8002a5e:	370c      	adds	r7, #12
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bc80      	pop	{r7}
 8002a64:	4770      	bx	lr

08002a66 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002a66:	b480      	push	{r7}
 8002a68:	b083      	sub	sp, #12
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002a6e:	bf00      	nop
 8002a70:	370c      	adds	r7, #12
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bc80      	pop	{r7}
 8002a76:	4770      	bx	lr

08002a78 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002a80:	bf00      	nop
 8002a82:	370c      	adds	r7, #12
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bc80      	pop	{r7}
 8002a88:	4770      	bx	lr
	...

08002a8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b085      	sub	sp, #20
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	4a2b      	ldr	r2, [pc, #172]	; (8002b4c <TIM_Base_SetConfig+0xc0>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d007      	beq.n	8002ab4 <TIM_Base_SetConfig+0x28>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002aaa:	d003      	beq.n	8002ab4 <TIM_Base_SetConfig+0x28>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	4a28      	ldr	r2, [pc, #160]	; (8002b50 <TIM_Base_SetConfig+0xc4>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d108      	bne.n	8002ac6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002aba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	68fa      	ldr	r2, [r7, #12]
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	4a20      	ldr	r2, [pc, #128]	; (8002b4c <TIM_Base_SetConfig+0xc0>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d007      	beq.n	8002ade <TIM_Base_SetConfig+0x52>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ad4:	d003      	beq.n	8002ade <TIM_Base_SetConfig+0x52>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	4a1d      	ldr	r2, [pc, #116]	; (8002b50 <TIM_Base_SetConfig+0xc4>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d108      	bne.n	8002af0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ae4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	68fa      	ldr	r2, [r7, #12]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	695b      	ldr	r3, [r3, #20]
 8002afa:	4313      	orrs	r3, r2
 8002afc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	68fa      	ldr	r2, [r7, #12]
 8002b02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	689a      	ldr	r2, [r3, #8]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	4a0d      	ldr	r2, [pc, #52]	; (8002b4c <TIM_Base_SetConfig+0xc0>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d103      	bne.n	8002b24 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	691a      	ldr	r2, [r3, #16]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2201      	movs	r2, #1
 8002b28:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	691b      	ldr	r3, [r3, #16]
 8002b2e:	f003 0301 	and.w	r3, r3, #1
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d005      	beq.n	8002b42 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	691b      	ldr	r3, [r3, #16]
 8002b3a:	f023 0201 	bic.w	r2, r3, #1
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	611a      	str	r2, [r3, #16]
  }
}
 8002b42:	bf00      	nop
 8002b44:	3714      	adds	r7, #20
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bc80      	pop	{r7}
 8002b4a:	4770      	bx	lr
 8002b4c:	40012c00 	.word	0x40012c00
 8002b50:	40000400 	.word	0x40000400

08002b54 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b087      	sub	sp, #28
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	60f8      	str	r0, [r7, #12]
 8002b5c:	60b9      	str	r1, [r7, #8]
 8002b5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	6a1b      	ldr	r3, [r3, #32]
 8002b64:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	6a1b      	ldr	r3, [r3, #32]
 8002b6a:	f023 0201 	bic.w	r2, r3, #1
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	699b      	ldr	r3, [r3, #24]
 8002b76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002b7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	011b      	lsls	r3, r3, #4
 8002b84:	693a      	ldr	r2, [r7, #16]
 8002b86:	4313      	orrs	r3, r2
 8002b88:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	f023 030a 	bic.w	r3, r3, #10
 8002b90:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002b92:	697a      	ldr	r2, [r7, #20]
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	4313      	orrs	r3, r2
 8002b98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	693a      	ldr	r2, [r7, #16]
 8002b9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	697a      	ldr	r2, [r7, #20]
 8002ba4:	621a      	str	r2, [r3, #32]
}
 8002ba6:	bf00      	nop
 8002ba8:	371c      	adds	r7, #28
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bc80      	pop	{r7}
 8002bae:	4770      	bx	lr

08002bb0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b087      	sub	sp, #28
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	60f8      	str	r0, [r7, #12]
 8002bb8:	60b9      	str	r1, [r7, #8]
 8002bba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	6a1b      	ldr	r3, [r3, #32]
 8002bc0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	6a1b      	ldr	r3, [r3, #32]
 8002bc6:	f023 0210 	bic.w	r2, r3, #16
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	699b      	ldr	r3, [r3, #24]
 8002bd2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002bda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	031b      	lsls	r3, r3, #12
 8002be0:	693a      	ldr	r2, [r7, #16]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002bec:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	011b      	lsls	r3, r3, #4
 8002bf2:	697a      	ldr	r2, [r7, #20]
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	693a      	ldr	r2, [r7, #16]
 8002bfc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	697a      	ldr	r2, [r7, #20]
 8002c02:	621a      	str	r2, [r3, #32]
}
 8002c04:	bf00      	nop
 8002c06:	371c      	adds	r7, #28
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bc80      	pop	{r7}
 8002c0c:	4770      	bx	lr

08002c0e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002c0e:	b480      	push	{r7}
 8002c10:	b085      	sub	sp, #20
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	6078      	str	r0, [r7, #4]
 8002c16:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c24:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002c26:	683a      	ldr	r2, [r7, #0]
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	f043 0307 	orr.w	r3, r3, #7
 8002c30:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	68fa      	ldr	r2, [r7, #12]
 8002c36:	609a      	str	r2, [r3, #8]
}
 8002c38:	bf00      	nop
 8002c3a:	3714      	adds	r7, #20
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bc80      	pop	{r7}
 8002c40:	4770      	bx	lr

08002c42 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002c42:	b480      	push	{r7}
 8002c44:	b087      	sub	sp, #28
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	60f8      	str	r0, [r7, #12]
 8002c4a:	60b9      	str	r1, [r7, #8]
 8002c4c:	607a      	str	r2, [r7, #4]
 8002c4e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c5c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	021a      	lsls	r2, r3, #8
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	431a      	orrs	r2, r3
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	697a      	ldr	r2, [r7, #20]
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	697a      	ldr	r2, [r7, #20]
 8002c74:	609a      	str	r2, [r3, #8]
}
 8002c76:	bf00      	nop
 8002c78:	371c      	adds	r7, #28
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bc80      	pop	{r7}
 8002c7e:	4770      	bx	lr

08002c80 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b085      	sub	sp, #20
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
 8002c88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d101      	bne.n	8002c98 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002c94:	2302      	movs	r3, #2
 8002c96:	e041      	b.n	8002d1c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2202      	movs	r2, #2
 8002ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cbe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	68fa      	ldr	r2, [r7, #12]
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	68fa      	ldr	r2, [r7, #12]
 8002cd0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a14      	ldr	r2, [pc, #80]	; (8002d28 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d009      	beq.n	8002cf0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ce4:	d004      	beq.n	8002cf0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a10      	ldr	r2, [pc, #64]	; (8002d2c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d10c      	bne.n	8002d0a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002cf6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	68ba      	ldr	r2, [r7, #8]
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	68ba      	ldr	r2, [r7, #8]
 8002d08:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2200      	movs	r2, #0
 8002d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002d1a:	2300      	movs	r3, #0
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3714      	adds	r7, #20
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bc80      	pop	{r7}
 8002d24:	4770      	bx	lr
 8002d26:	bf00      	nop
 8002d28:	40012c00 	.word	0x40012c00
 8002d2c:	40000400 	.word	0x40000400

08002d30 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002d38:	bf00      	nop
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bc80      	pop	{r7}
 8002d40:	4770      	bx	lr

08002d42 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002d42:	b480      	push	{r7}
 8002d44:	b083      	sub	sp, #12
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002d4a:	bf00      	nop
 8002d4c:	370c      	adds	r7, #12
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bc80      	pop	{r7}
 8002d52:	4770      	bx	lr

08002d54 <__libc_init_array>:
 8002d54:	b570      	push	{r4, r5, r6, lr}
 8002d56:	2600      	movs	r6, #0
 8002d58:	4d0c      	ldr	r5, [pc, #48]	; (8002d8c <__libc_init_array+0x38>)
 8002d5a:	4c0d      	ldr	r4, [pc, #52]	; (8002d90 <__libc_init_array+0x3c>)
 8002d5c:	1b64      	subs	r4, r4, r5
 8002d5e:	10a4      	asrs	r4, r4, #2
 8002d60:	42a6      	cmp	r6, r4
 8002d62:	d109      	bne.n	8002d78 <__libc_init_array+0x24>
 8002d64:	f000 f822 	bl	8002dac <_init>
 8002d68:	2600      	movs	r6, #0
 8002d6a:	4d0a      	ldr	r5, [pc, #40]	; (8002d94 <__libc_init_array+0x40>)
 8002d6c:	4c0a      	ldr	r4, [pc, #40]	; (8002d98 <__libc_init_array+0x44>)
 8002d6e:	1b64      	subs	r4, r4, r5
 8002d70:	10a4      	asrs	r4, r4, #2
 8002d72:	42a6      	cmp	r6, r4
 8002d74:	d105      	bne.n	8002d82 <__libc_init_array+0x2e>
 8002d76:	bd70      	pop	{r4, r5, r6, pc}
 8002d78:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d7c:	4798      	blx	r3
 8002d7e:	3601      	adds	r6, #1
 8002d80:	e7ee      	b.n	8002d60 <__libc_init_array+0xc>
 8002d82:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d86:	4798      	blx	r3
 8002d88:	3601      	adds	r6, #1
 8002d8a:	e7f2      	b.n	8002d72 <__libc_init_array+0x1e>
 8002d8c:	08002de8 	.word	0x08002de8
 8002d90:	08002de8 	.word	0x08002de8
 8002d94:	08002de8 	.word	0x08002de8
 8002d98:	08002dec 	.word	0x08002dec

08002d9c <memset>:
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	4402      	add	r2, r0
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d100      	bne.n	8002da6 <memset+0xa>
 8002da4:	4770      	bx	lr
 8002da6:	f803 1b01 	strb.w	r1, [r3], #1
 8002daa:	e7f9      	b.n	8002da0 <memset+0x4>

08002dac <_init>:
 8002dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dae:	bf00      	nop
 8002db0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002db2:	bc08      	pop	{r3}
 8002db4:	469e      	mov	lr, r3
 8002db6:	4770      	bx	lr

08002db8 <_fini>:
 8002db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dba:	bf00      	nop
 8002dbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dbe:	bc08      	pop	{r3}
 8002dc0:	469e      	mov	lr, r3
 8002dc2:	4770      	bx	lr
