current_design Vortex

set clk_name clk
set clk_port_name clk
set clk_period 3.0
set clk_io_pct 0.1

set clk_port [get_ports $clk_name]

create_clock -name $clk_name -period $clk_period $clk_port

set non_clock_inputs [lsearch -inline -all -not -exact [all_inputs] $clk_port]

set_input_delay  [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs
set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs]

set_false_path -from [get_ports reset]
set_false_path -from [get_ports dcr_wr_valid]
set_false_path -from [get_ports dcr_wr_addr]
set_false_path -from [get_ports dcr_wr_data]

# DESIGN-WIDE max fanout: matches asap7 budget; without this, synthesis
# leaves internal nets with 400+ sinks unbuffered.
set_max_fanout 32 [current_design]
