initSidebarItems({"mod":[["ia32_a_pmc0","ia32_a_pmc0."],["ia32_a_pmc1","ia32_a_pmc1."],["ia32_a_pmc2","ia32_a_pmc2."],["ia32_a_pmc3","ia32_a_pmc3."],["ia32_a_pmc4","ia32_a_pmc4."],["ia32_a_pmc5","ia32_a_pmc5."],["ia32_a_pmc6","ia32_a_pmc6."],["ia32_a_pmc7","ia32_a_pmc7."],["ia32_aperf","ia32_aperf."],["ia32_bios_sign_id","ia32_bios_sign_id."],["ia32_bios_updt_trig","ia32_bios_updt_trig."],["ia32_bndcfgs","ia32_bndcfgs."],["ia32_clock_modulation","ia32_clock_modulation."],["ia32_cpu_dca_cap","ia32_cpu_dca_cap."],["ia32_cstar","ia32_cstar."],["ia32_dca_0_cap","ia32_dca_0_cap."],["ia32_debug_interface","ia32_debug_interface."],["ia32_debugctl","ia32_debugctl."],["ia32_ds_area","ia32_ds_area."],["ia32_efer","ia32_efer."],["ia32_energy_perf_bias","ia32_energy_perf_bias."],["ia32_feature_control","ia32_feature_control."],["ia32_fixed_ctr0","ia32_fixed_ctr0."],["ia32_fixed_ctr1","ia32_fixed_ctr1."],["ia32_fixed_ctr2","ia32_fixed_ctr2."],["ia32_fixed_ctr_ctrl","ia32_fixed_ctr_ctrl."],["ia32_fmask","ia32_fmask."],["ia32_fs_base","ia32_fs_base."],["ia32_gs_base","ia32_gs_base."],["ia32_hwp_capabilities","ia32_hwp_capabilities."],["ia32_hwp_interrupt","ia32_hwp_interrupt."],["ia32_hwp_request","ia32_hwp_request."],["ia32_hwp_request_pkg","ia32_hwp_request_pkg."],["ia32_hwp_status","ia32_hwp_status."],["ia32_kernel_gs_base","ia32_kernel_gs_base."],["ia32_l3_qos_cfg","ia32_l3_qos_cfg."],["ia32_lstar","ia32_lstar."],["ia32_mc0_addr","ia32_mc0_addr."],["ia32_mc0_ctl","ia32_mc0_ctl."],["ia32_mc0_ctl2","ia32_mc0_ctl2."],["ia32_mc0_misc","ia32_mc0_misc."],["ia32_mc0_status","ia32_mc0_status."],["ia32_mc10_addr","ia32_mc10_addr."],["ia32_mc10_ctl","ia32_mc10_ctl."],["ia32_mc10_ctl2","ia32_mc10_ctl2."],["ia32_mc10_misc","ia32_mc10_misc."],["ia32_mc10_status","ia32_mc10_status."],["ia32_mc11_addr","ia32_mc11_addr."],["ia32_mc11_ctl","ia32_mc11_ctl."],["ia32_mc11_ctl2","ia32_mc11_ctl2."],["ia32_mc11_misc","ia32_mc11_misc."],["ia32_mc11_status","ia32_mc11_status."],["ia32_mc12_addr","ia32_mc12_addr."],["ia32_mc12_ctl","ia32_mc12_ctl."],["ia32_mc12_ctl2","ia32_mc12_ctl2."],["ia32_mc12_misc","ia32_mc12_misc."],["ia32_mc12_status","ia32_mc12_status."],["ia32_mc13_addr","ia32_mc13_addr."],["ia32_mc13_ctl","ia32_mc13_ctl."],["ia32_mc13_ctl2","ia32_mc13_ctl2."],["ia32_mc13_misc","ia32_mc13_misc."],["ia32_mc13_status","ia32_mc13_status."],["ia32_mc14_addr","ia32_mc14_addr."],["ia32_mc14_ctl","ia32_mc14_ctl."],["ia32_mc14_ctl2","ia32_mc14_ctl2."],["ia32_mc14_misc","ia32_mc14_misc."],["ia32_mc14_status","ia32_mc14_status."],["ia32_mc15_addr","ia32_mc15_addr."],["ia32_mc15_ctl","ia32_mc15_ctl."],["ia32_mc15_ctl2","ia32_mc15_ctl2."],["ia32_mc15_misc","ia32_mc15_misc."],["ia32_mc15_status","ia32_mc15_status."],["ia32_mc16_addr","ia32_mc16_addr."],["ia32_mc16_ctl","ia32_mc16_ctl."],["ia32_mc16_ctl2","ia32_mc16_ctl2."],["ia32_mc16_misc","ia32_mc16_misc."],["ia32_mc16_status","ia32_mc16_status."],["ia32_mc17_addr","ia32_mc17_addr."],["ia32_mc17_ctl","ia32_mc17_ctl."],["ia32_mc17_ctl2","ia32_mc17_ctl2."],["ia32_mc17_misc","ia32_mc17_misc."],["ia32_mc17_status","ia32_mc17_status."],["ia32_mc18_addr","ia32_mc18_addr."],["ia32_mc18_ctl","ia32_mc18_ctl."],["ia32_mc18_ctl2","ia32_mc18_ctl2."],["ia32_mc18_misc","ia32_mc18_misc."],["ia32_mc18_status","ia32_mc18_status."],["ia32_mc19_addr","ia32_mc19_addr."],["ia32_mc19_ctl","ia32_mc19_ctl."],["ia32_mc19_ctl2","ia32_mc19_ctl2."],["ia32_mc19_misc","ia32_mc19_misc."],["ia32_mc19_status","ia32_mc19_status."],["ia32_mc1_addr","ia32_mc1_addr."],["ia32_mc1_ctl","ia32_mc1_ctl."],["ia32_mc1_ctl2","ia32_mc1_ctl2."],["ia32_mc1_misc","ia32_mc1_misc."],["ia32_mc1_status","ia32_mc1_status."],["ia32_mc20_addr","ia32_mc20_addr."],["ia32_mc20_ctl","ia32_mc20_ctl."],["ia32_mc20_ctl2","ia32_mc20_ctl2."],["ia32_mc20_misc","ia32_mc20_misc."],["ia32_mc20_status","ia32_mc20_status."],["ia32_mc21_addr","ia32_mc21_addr."],["ia32_mc21_ctl","ia32_mc21_ctl."],["ia32_mc21_ctl2","ia32_mc21_ctl2."],["ia32_mc21_misc","ia32_mc21_misc."],["ia32_mc21_status","ia32_mc21_status."],["ia32_mc22_addr","ia32_mc22_addr."],["ia32_mc22_ctl","ia32_mc22_ctl."],["ia32_mc22_ctl2","ia32_mc22_ctl2."],["ia32_mc22_misc","ia32_mc22_misc."],["ia32_mc22_status","ia32_mc22_status."],["ia32_mc23_addr","ia32_mc23_addr."],["ia32_mc23_ctl","ia32_mc23_ctl."],["ia32_mc23_ctl2","ia32_mc23_ctl2."],["ia32_mc23_misc","ia32_mc23_misc."],["ia32_mc23_status","ia32_mc23_status."],["ia32_mc24_addr","ia32_mc24_addr."],["ia32_mc24_ctl","ia32_mc24_ctl."],["ia32_mc24_ctl2","ia32_mc24_ctl2."],["ia32_mc24_misc","ia32_mc24_misc."],["ia32_mc24_status","ia32_mc24_status."],["ia32_mc25_addr","ia32_mc25_addr."],["ia32_mc25_ctl","ia32_mc25_ctl."],["ia32_mc25_ctl2","ia32_mc25_ctl2."],["ia32_mc25_misc","ia32_mc25_misc."],["ia32_mc25_status","ia32_mc25_status."],["ia32_mc26_addr","ia32_mc26_addr."],["ia32_mc26_ctl","ia32_mc26_ctl."],["ia32_mc26_ctl2","ia32_mc26_ctl2."],["ia32_mc26_misc","ia32_mc26_misc."],["ia32_mc26_status","ia32_mc26_status."],["ia32_mc27_addr","ia32_mc27_addr."],["ia32_mc27_ctl","ia32_mc27_ctl."],["ia32_mc27_ctl2","ia32_mc27_ctl2."],["ia32_mc27_misc","ia32_mc27_misc."],["ia32_mc27_status","ia32_mc27_status."],["ia32_mc28_addr","ia32_mc28_addr."],["ia32_mc28_ctl","ia32_mc28_ctl."],["ia32_mc28_ctl2","ia32_mc28_ctl2."],["ia32_mc28_misc","ia32_mc28_misc."],["ia32_mc28_status","ia32_mc28_status."],["ia32_mc29_ctl2","ia32_mc29_ctl2."],["ia32_mc2_addr","ia32_mc2_addr."],["ia32_mc2_ctl","ia32_mc2_ctl."],["ia32_mc2_ctl2","ia32_mc2_ctl2."],["ia32_mc2_misc","ia32_mc2_misc."],["ia32_mc2_status","ia32_mc2_status."],["ia32_mc30_ctl2","ia32_mc30_ctl2."],["ia32_mc31_ctl2","ia32_mc31_ctl2."],["ia32_mc3_addr","ia32_mc3_addr."],["ia32_mc3_ctl","ia32_mc3_ctl."],["ia32_mc3_ctl2","ia32_mc3_ctl2."],["ia32_mc3_misc","ia32_mc3_misc."],["ia32_mc3_status","ia32_mc3_status."],["ia32_mc4_addr","ia32_mc4_addr."],["ia32_mc4_ctl","ia32_mc4_ctl."],["ia32_mc4_ctl2","ia32_mc4_ctl2."],["ia32_mc4_misc","ia32_mc4_misc."],["ia32_mc4_status","ia32_mc4_status."],["ia32_mc5_addr","ia32_mc5_addr."],["ia32_mc5_ctl","ia32_mc5_ctl."],["ia32_mc5_ctl2","ia32_mc5_ctl2."],["ia32_mc5_misc","ia32_mc5_misc."],["ia32_mc5_status","ia32_mc5_status."],["ia32_mc6_addr","ia32_mc6_addr."],["ia32_mc6_ctl","ia32_mc6_ctl."],["ia32_mc6_ctl2","ia32_mc6_ctl2."],["ia32_mc6_misc","ia32_mc6_misc."],["ia32_mc6_status","ia32_mc6_status."],["ia32_mc7_addr","ia32_mc7_addr."],["ia32_mc7_ctl","ia32_mc7_ctl."],["ia32_mc7_ctl2","ia32_mc7_ctl2."],["ia32_mc7_misc","ia32_mc7_misc."],["ia32_mc7_status","ia32_mc7_status."],["ia32_mc8_addr","ia32_mc8_addr."],["ia32_mc8_ctl","ia32_mc8_ctl."],["ia32_mc8_ctl2","ia32_mc8_ctl2."],["ia32_mc8_misc","ia32_mc8_misc."],["ia32_mc8_status","ia32_mc8_status."],["ia32_mc9_addr","ia32_mc9_addr."],["ia32_mc9_ctl","ia32_mc9_ctl."],["ia32_mc9_ctl2","ia32_mc9_ctl2."],["ia32_mc9_misc","ia32_mc9_misc."],["ia32_mc9_status","ia32_mc9_status."],["ia32_mcg_cap","ia32_mcg_cap."],["ia32_mcg_ctl","ia32_mcg_ctl."],["ia32_mcg_ext_ctl","ia32_mcg_ext_ctl."],["ia32_mcg_status","ia32_mcg_status."],["ia32_misc_enable","ia32_misc_enable."],["ia32_monitor_filter_size","ia32_monitor_filter_size."],["ia32_mperf","ia32_mperf."],["ia32_mtrr_def_type","ia32_mtrr_def_type."],["ia32_mtrr_fix16k_80000","ia32_mtrr_fix16k_80000."],["ia32_mtrr_fix16k_a0000","ia32_mtrr_fix16k_A0000."],["ia32_mtrr_fix4k_c0000","ia32_mtrr_fix4k_C0000."],["ia32_mtrr_fix4k_c8000","ia32_mtrr_fix4k_C8000."],["ia32_mtrr_fix4k_d0000","ia32_mtrr_fix4k_D0000."],["ia32_mtrr_fix4k_d8000","ia32_mtrr_fix4k_D8000."],["ia32_mtrr_fix4k_e0000","ia32_mtrr_fix4k_E0000."],["ia32_mtrr_fix4k_e8000","ia32_mtrr_fix4k_E8000."],["ia32_mtrr_fix4k_f0000","ia32_mtrr_fix4k_F0000."],["ia32_mtrr_fix4k_f8000","ia32_mtrr_fix4k_F8000."],["ia32_mtrr_fix64k_00000","ia32_mtrr_fix64k_00000."],["ia32_mtrr_physbase","ia32_mtrr_physbase0."],["ia32_mtrr_physmask","ia32_mtrr_physmask0."],["ia32_mtrrcap","ia32_mtrrcap."],["ia32_p5_mc_addr","ia32_p5_mc_addr."],["ia32_p5_mc_type","ia32_p5_mc_type."],["ia32_package_therm_interrupt","ia32_energy_perf_bias."],["ia32_package_therm_status","ia32_package_therm_status."],["ia32_pat","ia32_pat."],["ia32_pebs_enable","ia32_pebs_enable."],["ia32_perf_capabilities","ia32_perf_capabilities."],["ia32_perf_ctl","ia32_perf_ctl."],["ia32_perf_global_ctrl","ia32_perf_global_ctrl."],["ia32_perf_global_inuse","ia32_perf_global_inuse."],["ia32_perf_global_ovf_ctrl","ia32_perf_global_ovf_ctrl."],["ia32_perf_global_status","ia32_perf_global_status."],["ia32_perf_global_status_set","ia32_perf_global_status_set."],["ia32_perf_status","ia32_perf_status."],["ia32_perfevtsel0","ia32_perfevtsel0."],["ia32_perfevtsel1","ia32_perfevtsel1."],["ia32_perfevtsel2","ia32_perfevtsel2."],["ia32_perfevtsel3","ia32_perfevtsel3."],["ia32_pkg_hdc_ctl","ia32_pkg_hdc_ctl."],["ia32_platform_dca_cap","ia32_platform_dca_cap."],["ia32_platform_id","ia32_platform_id."],["ia32_platform_info","platform_info."],["ia32_pm_ctl1","ia32_pm_ctl1."],["ia32_pm_enable","ia32_pm_enable."],["ia32_pmc0","ia32_pmc0."],["ia32_pmc1","ia32_pmc1."],["ia32_pmc2","ia32_pmc2."],["ia32_pmc3","ia32_pmc3."],["ia32_pmc4","ia32_pmc4."],["ia32_pmc5","ia32_pmc5."],["ia32_pmc6","ia32_pmc6."],["ia32_pmc7","ia32_pmc7."],["ia32_pqr_assoc","ia32_pqr_assoc."],["ia32_qm_ctr","ia32_qm_ctr."],["ia32_qm_evtsel","ia32_qm_evtsel."],["ia32_rtit_addr0_a","ia32_rtit_addr0_a."],["ia32_rtit_addr0_b","ia32_rtit_addr0_b."],["ia32_rtit_addr1_a","ia32_rtit_addr1_a."],["ia32_rtit_addr1_b","ia32_rtit_addr1_b."],["ia32_rtit_addr2_a","ia32_rtit_addr2_a."],["ia32_rtit_addr2_b","ia32_rtit_addr2_b."],["ia32_rtit_addr3_a","ia32_rtit_addr3_a."],["ia32_rtit_addr3_b","ia32_rtit_addr3_b."],["ia32_rtit_cr3_match","ia32_rtit_cr3_match."],["ia32_rtit_ctl","ia32_rtit_ctl."],["ia32_rtit_output_base","ia32_rtit_output_base."],["ia32_rtit_output_mask_ptrs","ia32_rtit_output_mask_ptrs."],["ia32_rtit_status","ia32_rtit_status."],["ia32_sgx_svn_sinit","ia32_sgx_svn_sinit."],["ia32_sgxlepubkeyhash0","ia32_sgxlepubkeyhash0."],["ia32_sgxlepubkeyhash1","ia32_sgxlepubkeyhash1."],["ia32_sgxlepubkeyhash2","ia32_sgxlepubkeyhash2."],["ia32_sgxlepubkeyhash3","ia32_sgxlepubkeyhash3."],["ia32_smbase","ia32_smbase."],["ia32_smm_monitor_ctl","ia32_smm_monitor_ctl."],["ia32_smrr_physbase","ia32_smrr_physbase."],["ia32_smrr_physmask","ia32_smrr_physmask."],["ia32_star","ia32_fs_base."],["ia32_sysenter_cs","ia32_sysenter_cs."],["ia32_sysenter_eip","ia32_sysenter_eip."],["ia32_sysenter_esp","ia32_sysenter_esp."],["ia32_therm_interrupt","ia32_therm_interrupt."],["ia32_therm_status","ia32_therm_status."],["ia32_thread_stall","ia32_thread_stall."],["ia32_tsc","ia32_tsc."],["ia32_tsc_adjust","ia32_tsc_adjust."],["ia32_tsc_aux","ia32_tsc_aux."],["ia32_tsc_deadline","ia32_tsc_deadline."],["ia32_vmx_basic","ia32_vmx_basic."],["ia32_vmx_cr0_fixed0","ia32_vmx_cr0_fixed0."],["ia32_vmx_cr0_fixed1","ia32_vmx_cr0_fixed1."],["ia32_vmx_cr4_fixed0","ia32_vmx_cr4_fixed0."],["ia32_vmx_cr4_fixed1","ia32_vmx_cr4_fixed1."],["ia32_vmx_entry_ctls","ia32_vmx_entry_ctls."],["ia32_vmx_ept_vpid_cap","ia32_vmx_ept_vpid_cap."],["ia32_vmx_exit_ctls","ia32_vmx_exit_ctls."],["ia32_vmx_misc","ia32_vmx_misc."],["ia32_vmx_pinbased_ctls","ia32_vmx_pinbased_ctls."],["ia32_vmx_procbased_ctls","ia32_vmx_procbased_ctls."],["ia32_vmx_procbased_ctls2","ia32_vmx_procbased_ctls2."],["ia32_vmx_true_entry_ctls","ia32_vmx_true_entry_ctls."],["ia32_vmx_true_exit_ctls","ia32_vmx_true_exit_ctls."],["ia32_vmx_true_pinbased_ctls","ia32_vmx_true_pinbased_ctls."],["ia32_vmx_true_procbased_ctls","ia32_vmx_true_procbased_ctls."],["ia32_vmx_vmcs_enum","ia32_vmx_vmcs_enum."],["ia32_vmx_vmfunc","ia32_vmx_vmfunc."],["ia32_xss","ia32_xss."]]});