--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu_instructor_copy.twx cpu_instructor_copy.ncd -o
cpu_instructor_copy.twr cpu_instructor_copy.pcf -ucf mojo.ucf

Design file:              cpu_instructor_copy.ncd
Physical constraint file: cpu_instructor_copy.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 276 paths analyzed, 73 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.814ns.
--------------------------------------------------------------------------------

Paths for end point cpu_clock (SLICE_X9Y24.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_4 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.770ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.143 - 0.152)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_4 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.AQ       Tcko                  0.447   clock_divider.counter<7>
                                                       clock_divider.counter_4
    SLICE_X9Y24.D4       net (fanout=2)        0.889   clock_divider.counter<4>
    SLICE_X9Y24.D        Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[21]_equal_134_o<21>1
    SLICE_X9Y24.A3       net (fanout=1)        0.291   GND_6_o_clock_divider.counter[21]_equal_134_o<21>
    SLICE_X9Y24.A        Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[21]_equal_134_o<21>5
    SLICE_X9Y24.CE       net (fanout=1)        0.285   GND_6_o_clock_divider.counter[21]_equal_134_o
    SLICE_X9Y24.CLK      Tceck                 0.340   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (1.305ns logic, 1.465ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_19 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.624ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.143 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_19 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.DQ       Tcko                  0.447   clock_divider.counter<19>
                                                       clock_divider.counter_19
    SLICE_X9Y24.B1       net (fanout=2)        0.847   clock_divider.counter<19>
    SLICE_X9Y24.B        Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[21]_equal_134_o<21>4
    SLICE_X9Y24.A5       net (fanout=1)        0.187   GND_6_o_clock_divider.counter[21]_equal_134_o<21>3
    SLICE_X9Y24.A        Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[21]_equal_134_o<21>5
    SLICE_X9Y24.CE       net (fanout=1)        0.285   GND_6_o_clock_divider.counter[21]_equal_134_o
    SLICE_X9Y24.CLK      Tceck                 0.340   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.624ns (1.305ns logic, 1.319ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_20 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.621ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.143 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_20 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.447   clock_divider.counter<21>
                                                       clock_divider.counter_20
    SLICE_X9Y24.B4       net (fanout=2)        0.844   clock_divider.counter<20>
    SLICE_X9Y24.B        Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[21]_equal_134_o<21>4
    SLICE_X9Y24.A5       net (fanout=1)        0.187   GND_6_o_clock_divider.counter[21]_equal_134_o<21>3
    SLICE_X9Y24.A        Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[21]_equal_134_o<21>5
    SLICE_X9Y24.CE       net (fanout=1)        0.285   GND_6_o_clock_divider.counter[21]_equal_134_o
    SLICE_X9Y24.CLK      Tceck                 0.340   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.305ns logic, 1.316ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_21 (SLICE_X8Y28.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_4 (FF)
  Destination:          clock_divider.counter_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.453ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_4 to clock_divider.counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.AQ       Tcko                  0.447   clock_divider.counter<7>
                                                       clock_divider.counter_4
    SLICE_X8Y24.A2       net (fanout=2)        1.083   clock_divider.counter<4>
    SLICE_X8Y24.COUT     Topcya                0.379   clock_divider.counter<7>
                                                       clock_divider.counter<4>_rt
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y25.COUT     Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y26.COUT     Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y27.COUT     Tbyp                  0.076   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<19>
    SLICE_X8Y28.CLK      Tcinck                0.304   clock_divider.counter<21>
                                                       Mcount_clock_divider.counter_xor<21>
                                                       clock_divider.counter_21
    -------------------------------------------------  ---------------------------
    Total                                      2.453ns (1.358ns logic, 1.095ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_0 (FF)
  Destination:          clock_divider.counter_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.269 - 0.274)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_0 to clock_divider.counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.AQ       Tcko                  0.447   clock_divider.counter<3>
                                                       clock_divider.counter_0
    SLICE_X8Y23.A5       net (fanout=2)        0.395   clock_divider.counter<0>
    SLICE_X8Y23.COUT     Topcya                0.379   clock_divider.counter<3>
                                                       Mcount_clock_divider.counter_lut<0>_INV_0
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   Mcount_clock_divider.counter_cy<3>
    SLICE_X8Y24.COUT     Tbyp                  0.076   clock_divider.counter<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y25.COUT     Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y26.COUT     Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y27.COUT     Tbyp                  0.076   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<19>
    SLICE_X8Y28.CLK      Tcinck                0.304   clock_divider.counter<21>
                                                       Mcount_clock_divider.counter_xor<21>
                                                       clock_divider.counter_21
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.434ns logic, 0.489ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_3 (FF)
  Destination:          clock_divider.counter_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.778ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.269 - 0.274)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_3 to clock_divider.counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.DQ       Tcko                  0.447   clock_divider.counter<3>
                                                       clock_divider.counter_3
    SLICE_X8Y23.D5       net (fanout=2)        0.368   clock_divider.counter<3>
    SLICE_X8Y23.COUT     Topcyd                0.261   clock_divider.counter<3>
                                                       clock_divider.counter<3>_rt
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   Mcount_clock_divider.counter_cy<3>
    SLICE_X8Y24.COUT     Tbyp                  0.076   clock_divider.counter<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y25.COUT     Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y26.COUT     Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y27.COUT     Tbyp                  0.076   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<19>
    SLICE_X8Y28.CLK      Tcinck                0.304   clock_divider.counter<21>
                                                       Mcount_clock_divider.counter_xor<21>
                                                       clock_divider.counter_21
    -------------------------------------------------  ---------------------------
    Total                                      1.778ns (1.316ns logic, 0.462ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_19 (SLICE_X8Y27.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_4 (FF)
  Destination:          clock_divider.counter_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.384ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.150 - 0.152)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_4 to clock_divider.counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.AQ       Tcko                  0.447   clock_divider.counter<7>
                                                       clock_divider.counter_4
    SLICE_X8Y24.A2       net (fanout=2)        1.083   clock_divider.counter<4>
    SLICE_X8Y24.COUT     Topcya                0.379   clock_divider.counter<7>
                                                       clock_divider.counter<4>_rt
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y25.COUT     Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y26.COUT     Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y27.CLK      Tcinck                0.314   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
                                                       clock_divider.counter_19
    -------------------------------------------------  ---------------------------
    Total                                      2.384ns (1.292ns logic, 1.092ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_0 (FF)
  Destination:          clock_divider.counter_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.854ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.267 - 0.274)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_0 to clock_divider.counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.AQ       Tcko                  0.447   clock_divider.counter<3>
                                                       clock_divider.counter_0
    SLICE_X8Y23.A5       net (fanout=2)        0.395   clock_divider.counter<0>
    SLICE_X8Y23.COUT     Topcya                0.379   clock_divider.counter<3>
                                                       Mcount_clock_divider.counter_lut<0>_INV_0
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   Mcount_clock_divider.counter_cy<3>
    SLICE_X8Y24.COUT     Tbyp                  0.076   clock_divider.counter<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y25.COUT     Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y26.COUT     Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y27.CLK      Tcinck                0.314   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
                                                       clock_divider.counter_19
    -------------------------------------------------  ---------------------------
    Total                                      1.854ns (1.368ns logic, 0.486ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_3 (FF)
  Destination:          clock_divider.counter_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.709ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.267 - 0.274)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_3 to clock_divider.counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.DQ       Tcko                  0.447   clock_divider.counter<3>
                                                       clock_divider.counter_3
    SLICE_X8Y23.D5       net (fanout=2)        0.368   clock_divider.counter<3>
    SLICE_X8Y23.COUT     Topcyd                0.261   clock_divider.counter<3>
                                                       clock_divider.counter<3>_rt
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   Mcount_clock_divider.counter_cy<3>
    SLICE_X8Y24.COUT     Tbyp                  0.076   clock_divider.counter<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y25.COUT     Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y26.COUT     Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y27.CLK      Tcinck                0.314   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
                                                       clock_divider.counter_19
    -------------------------------------------------  ---------------------------
    Total                                      1.709ns (1.250ns logic, 0.459ns route)
                                                       (73.1% logic, 26.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cpu_clock (SLICE_X9Y24.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_clock (FF)
  Destination:          cpu_clock (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu_clock to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CQ       Tcko                  0.198   cpu_clock
                                                       cpu_clock
    SLICE_X9Y24.C5       net (fanout=13)       0.080   cpu_clock
    SLICE_X9Y24.CLK      Tah         (-Th)    -0.215   cpu_clock
                                                       cpu_clock_INV_45_o1_INV_0
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.413ns logic, 0.080ns route)
                                                       (83.8% logic, 16.2% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_1 (SLICE_X8Y23.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_1 (FF)
  Destination:          clock_divider.counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_1 to clock_divider.counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.234   clock_divider.counter<3>
                                                       clock_divider.counter_1
    SLICE_X8Y23.B5       net (fanout=2)        0.063   clock_divider.counter<1>
    SLICE_X8Y23.CLK      Tah         (-Th)    -0.237   clock_divider.counter<3>
                                                       clock_divider.counter<1>_rt
                                                       Mcount_clock_divider.counter_cy<3>
                                                       clock_divider.counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.471ns logic, 0.063ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_17 (SLICE_X8Y27.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_17 (FF)
  Destination:          clock_divider.counter_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_17 to clock_divider.counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.BQ       Tcko                  0.234   clock_divider.counter<19>
                                                       clock_divider.counter_17
    SLICE_X8Y27.B5       net (fanout=2)        0.063   clock_divider.counter<17>
    SLICE_X8Y27.CLK      Tah         (-Th)    -0.237   clock_divider.counter<19>
                                                       clock_divider.counter<17>_rt
                                                       Mcount_clock_divider.counter_cy<19>
                                                       clock_divider.counter_17
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.471ns logic, 0.063ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: clock_divider.counter<3>/SR
  Logical resource: clock_divider.counter_0/SR
  Location pin: SLICE_X8Y23.SR
  Clock network: rst_inv
--------------------------------------------------------------------------------
Slack: 19.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: clock_divider.counter<3>/SR
  Logical resource: clock_divider.counter_1/SR
  Location pin: SLICE_X8Y23.SR
  Clock network: rst_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.814|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 276 paths, 0 nets, and 63 connections

Design statistics:
   Minimum period:   2.814ns{1}   (Maximum frequency: 355.366MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov  2 12:33:22 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



