---
layout: page
title: UART Communication System Implementation on FPGA using Verilog
description: implemented and tested a UART communication system on an FPGA using Verilog, leveraging existing modules with custom modifications
img: https://github.com/PrabathBK/FPGA_UART/raw/main/FPGA.jpg
importance: 4
category: work
---

## ğŸ” Project Overview

Successfully implemented and tested a UART communication system on an FPGA using Verilog, leveraging existing modules with custom modifications. Utilized Quartus Lite for FPGA development and integrated Raspberry Pi for data input.

## ğŸ”§ Key Responsibilities

- ğŸ“š Research and Selection: Identified and reviewed existing Verilog RTL for UART transceivers, selecting a suitable design for modification and implementation.
- ğŸ’» Implementation: Modified existing UART transmitter and receiver modules to meet project specifications, ensuring compatibility with the FPGA architecture.
- ğŸ› ï¸ Testbench Development: Created a comprehensive Verilog testbench to simulate and validate the functionality of both transmitter and receiver modules under various conditions.
- ğŸ”— Integration: Connected the UART system with a Raspberry Pi for data transmission, ensuring seamless communication.
- ğŸ”„ Simulation and Verification: Conducted extensive simulations to verify UART operation, addressing edge cases.
- ğŸš€ FPGA Deployment: Synthesized, placed, routed, and programmed the design onto the FPGA, validating the final implementation with real-world data transmission.

## ğŸ› ï¸ Tools and Technologies

- Verilog HDL
- Quartus Lite
- ModelSim for simulation
- Raspberry Pi

### Here is a video demonstrating the project:

<div class="text-center">
    <div class="caption text-end">
        <h4>Demo Video</h4>
    </div>
    <div class="row justify-content-center">
        <div class="col-sm mt-3 mt-md-0">
            <a href="https://youtu.be/CayM7fCQ5rc" target="_blank" rel="noopener noreferrer">
                <img src="{{ site.baseurl }}/assets/img/uart1.jpeg" alt="UART communication Simulation" class="img-fluid rounded z-depth-1" width="400" height="300">
            </a>
        </div>
    </div>
</div>

**Project Repository:** [Project Repository](https://github.com/PrabathBK/FPGA_UART)

<div class="row">
    <div class="col-sm mt-3 mt-md-0">
        {% include figure.liquid loading="eager" path="assets/img/uart1.jpeg" title="example image" class="img-fluid rounded z-depth-1" %}
    </div>
    <div class="col-sm mt-3 mt-md-0">
        {% include figure.liquid loading="eager" path="assets/img/uart2.jpeg" title="example image" class="img-fluid rounded z-depth-1" %}
    </div>
    <div class="col-sm mt-3 mt-md-0">
        {% include figure.liquid loading="eager" path="assets/img/uart3.jpeg" title="example image" class="img-fluid rounded z-depth-1" %}
    </div>
</div>
