

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_boundary_wrapper_0_x1'
================================================================
* Date:           Sun Sep 18 13:55:36 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.417 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3985|     3985|  13.282 us|  13.282 us|  3985|  3985|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                             Loop Name                                            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_1_D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_2   |     3984|     3984|       166|          -|          -|    24|        no|
        | + D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_3_D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_4  |      129|      129|         3|          1|          1|   128|       yes|
        | + D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_7                                                 |       32|       32|         3|          2|          2|    16|       yes|
        +--------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 2, D = 3, States = { 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 10 8 
8 --> 9 
9 --> 7 
10 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x1176, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_3_0_x1144, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x1176, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_3_0_x1144, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.20ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:25313]   --->   Operation 15 'alloca' 'local_D_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln25313 = specmemcore void @_ssdm_op_SpecMemCore, i128 %local_D_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:25313]   --->   Operation 16 'specmemcore' 'specmemcore_ln25313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%br_ln25316 = br void" [./dut.cpp:25316]   --->   Operation 17 'br' 'br_ln25316' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i5 0, void, i5 %add_ln890, void %.loopexit381"   --->   Operation 18 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.70ns)   --->   "%add_ln890 = add i5 %indvar_flatten7, i5 1"   --->   Operation 19 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten7, i5 24"   --->   Operation 20 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split17, void"   --->   Operation 21 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_1_D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_2_str"   --->   Operation 22 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_846"   --->   Operation 24 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.38ns)   --->   "%br_ln25325 = br void" [./dut.cpp:25325]   --->   Operation 25 'br' 'br_ln25325' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln25369 = ret" [./dut.cpp:25369]   --->   Operation 26 'ret' 'ret_ln25369' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void %.split17, i8 %add_ln890_95, void %.split74"   --->   Operation 27 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%c7_V = phi i4 0, void %.split17, i4 %select_ln890_63, void %.split74"   --->   Operation 28 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%c8_V = phi i5 0, void %.split17, i5 %add_ln691_976, void %.split74"   --->   Operation 29 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.70ns)   --->   "%add_ln890_95 = add i8 %indvar_flatten, i8 1"   --->   Operation 30 'add' 'add_ln890_95' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.58ns)   --->   "%icmp_ln890_923 = icmp_eq  i8 %indvar_flatten, i8 128"   --->   Operation 31 'icmp' 'icmp_ln890_923' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_923, void %.split9, void %.preheader.preheader"   --->   Operation 32 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c7_V, i4 1"   --->   Operation 33 'add' 'add_ln691' <Predicate = (!icmp_ln890_923)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.63ns)   --->   "%icmp_ln890_924 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 34 'icmp' 'icmp_ln890_924' <Predicate = (!icmp_ln890_923)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln890_924, i5 0, i5 %c8_V"   --->   Operation 35 'select' 'select_ln890' <Predicate = (!icmp_ln890_923)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.35ns)   --->   "%select_ln890_63 = select i1 %icmp_ln890_924, i4 %add_ln691, i4 %c7_V"   --->   Operation 36 'select' 'select_ln890_63' <Predicate = (!icmp_ln890_923)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_544 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln890_63, i32 2"   --->   Operation 37 'bitselect' 'tmp_544' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln890 = trunc i4 %select_ln890_63"   --->   Operation 38 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln890, i1 %tmp_544" [./dut.cpp:25335]   --->   Operation 39 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln25335 = zext i6 %tmp" [./dut.cpp:25335]   --->   Operation 40 'zext' 'zext_ln25335' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln25335" [./dut.cpp:25335]   --->   Operation 41 'getelementptr' 'local_D_V_addr' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:25335]   --->   Operation 42 'load' 'out_data_V' <Predicate = (!icmp_ln890_923)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_3 : Operation 43 [1/1] (0.70ns)   --->   "%add_ln691_976 = add i5 %select_ln890, i5 1"   --->   Operation 43 'add' 'add_ln691_976' <Predicate = (!icmp_ln890_923)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_3_D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_4_str"   --->   Operation 44 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln25327 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:25327]   --->   Operation 46 'specpipeline' 'specpipeline_ln25327' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln25327 = specloopname void @_ssdm_op_SpecLoopName, void @empty_793" [./dut.cpp:25327]   --->   Operation 47 'specloopname' 'specloopname_ln25327' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.21ns)   --->   "%data_split_V_0_63 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_3_0_x1144" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'read' 'data_split_V_0_63' <Predicate = (!icmp_ln890_923)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 49 [1/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:25335]   --->   Operation 49 'load' 'out_data_V' <Predicate = (!icmp_ln890_923)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%data_split_V_0 = trunc i128 %out_data_V"   --->   Operation 50 'trunc' 'data_split_V_0' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%data_split_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 32, i32 63"   --->   Operation 51 'partselect' 'data_split_V_1' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%data_split_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 64, i32 95"   --->   Operation 52 'partselect' 'data_split_V_2' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%data_split_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 96, i32 127"   --->   Operation 53 'partselect' 'data_split_V_3' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.65ns)   --->   "%switch_ln25345 = switch i2 %trunc_ln890, void %branch3, i2 0, void %.split74, i2 1, void %branch1, i2 2, void %branch2" [./dut.cpp:25345]   --->   Operation 54 'switch' 'switch_ln25345' <Predicate = (!icmp_ln890_923)> <Delay = 0.65>
ST_4 : Operation 55 [1/1] (0.38ns)   --->   "%br_ln25345 = br void %.split74" [./dut.cpp:25345]   --->   Operation 55 'br' 'br_ln25345' <Predicate = (!icmp_ln890_923 & trunc_ln890 == 2)> <Delay = 0.38>
ST_4 : Operation 56 [1/1] (0.38ns)   --->   "%br_ln25345 = br void %.split74" [./dut.cpp:25345]   --->   Operation 56 'br' 'br_ln25345' <Predicate = (!icmp_ln890_923 & trunc_ln890 == 1)> <Delay = 0.38>
ST_4 : Operation 57 [1/1] (0.38ns)   --->   "%br_ln25345 = br void %.split74" [./dut.cpp:25345]   --->   Operation 57 'br' 'br_ln25345' <Predicate = (!icmp_ln890_923 & trunc_ln890 == 3)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%v1_V = phi i32 %data_split_V_0_63, void %branch3, i32 %data_split_V_3, void %branch2, i32 %data_split_V_3, void %branch1, i32 %data_split_V_3, void %.split9"   --->   Operation 58 'phi' 'v1_V' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%v2_V_1854 = phi i32 %data_split_V_2, void %branch3, i32 %data_split_V_0_63, void %branch2, i32 %data_split_V_2, void %branch1, i32 %data_split_V_2, void %.split9"   --->   Operation 59 'phi' 'v2_V_1854' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%v2_V_1853 = phi i32 %data_split_V_1, void %branch3, i32 %data_split_V_1, void %branch2, i32 %data_split_V_0_63, void %branch1, i32 %data_split_V_1, void %.split9"   --->   Operation 60 'phi' 'v2_V_1853' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%v2_V = phi i32 %data_split_V_0, void %branch3, i32 %data_split_V_0, void %branch2, i32 %data_split_V_0, void %branch1, i32 %data_split_V_0_63, void %.split9"   --->   Operation 61 'phi' 'v2_V' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1854, i32 %v2_V_1853, i32 %v2_V"   --->   Operation 62 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.20ns)   --->   "%store_ln25347 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:25347]   --->   Operation 63 'store' 'store_ln25347' <Predicate = (!icmp_ln890_923)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 64 'br' 'br_ln0' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.38>
ST_6 : Operation 65 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 65 'br' 'br_ln890' <Predicate = true> <Delay = 0.38>

State 7 <SV = 4> <Delay = 1.20>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_975, void %.split13, i5 0, void %.preheader.preheader"   --->   Operation 66 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.70ns)   --->   "%add_ln691_975 = add i5 %c5_V, i5 1"   --->   Operation 67 'add' 'add_ln691_975' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.63ns)   --->   "%icmp_ln890_925 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 68 'icmp' 'icmp_ln890_925' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln25354 = br i1 %icmp_ln890_925, void %.split13, void %.loopexit381" [./dut.cpp:25354]   --->   Operation 70 'br' 'br_ln25354' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c5_V, i1 0" [./dut.cpp:25361]   --->   Operation 71 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890_925)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln25361 = zext i6 %tmp_s" [./dut.cpp:25361]   --->   Operation 72 'zext' 'zext_ln25361' <Predicate = (!icmp_ln890_925)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%local_D_V_addr_125 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln25361" [./dut.cpp:25361]   --->   Operation 73 'getelementptr' 'local_D_V_addr_125' <Predicate = (!icmp_ln890_925)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln25361 = or i6 %tmp_s, i6 1" [./dut.cpp:25361]   --->   Operation 74 'or' 'or_ln25361' <Predicate = (!icmp_ln890_925)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_117 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 0, i6 %or_ln25361" [./dut.cpp:25361]   --->   Operation 75 'bitconcatenate' 'tmp_117' <Predicate = (!icmp_ln890_925)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%local_D_V_addr_126 = getelementptr i128 %local_D_V, i64 0, i64 %tmp_117" [./dut.cpp:25361]   --->   Operation 76 'getelementptr' 'local_D_V_addr_126' <Predicate = (!icmp_ln890_925)> <Delay = 0.00>
ST_7 : Operation 77 [2/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_125" [./dut.cpp:25361]   --->   Operation 77 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_925)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_7 : Operation 78 [2/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_126" [./dut.cpp:25361]   --->   Operation 78 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_925)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 8 <SV = 5> <Delay = 2.41>
ST_8 : Operation 79 [1/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_125" [./dut.cpp:25361]   --->   Operation 79 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_925)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_8 : Operation 80 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x1176, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 80 'write' 'write_ln174' <Predicate = (!icmp_ln890_925)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_8 : Operation 81 [1/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_126" [./dut.cpp:25361]   --->   Operation 81 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_925)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 9 <SV = 6> <Delay = 1.21>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln25354 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:25354]   --->   Operation 82 'specpipeline' 'specpipeline_ln25354' <Predicate = (!icmp_ln890_925)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln25354 = specloopname void @_ssdm_op_SpecLoopName, void @empty_829" [./dut.cpp:25354]   --->   Operation 83 'specloopname' 'specloopname_ln25354' <Predicate = (!icmp_ln890_925)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x1176, i128 %local_D_V_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 84 'write' 'write_ln174' <Predicate = (!icmp_ln890_925)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 85 'br' 'br_ln0' <Predicate = (!icmp_ln890_925)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 86 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_0_3_x1176]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_PE_3_0_x1144]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 00000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
local_D_V             (alloca           ) [ 00111111111]
specmemcore_ln25313   (specmemcore      ) [ 00000000000]
br_ln25316            (br               ) [ 01111111111]
indvar_flatten7       (phi              ) [ 00100000000]
add_ln890             (add              ) [ 01111111111]
icmp_ln890            (icmp             ) [ 00111111111]
br_ln890              (br               ) [ 00000000000]
specloopname_ln0      (specloopname     ) [ 00000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
specloopname_ln1461   (specloopname     ) [ 00000000000]
br_ln25325            (br               ) [ 00111111111]
ret_ln25369           (ret              ) [ 00000000000]
indvar_flatten        (phi              ) [ 00010000000]
c7_V                  (phi              ) [ 00010000000]
c8_V                  (phi              ) [ 00010000000]
add_ln890_95          (add              ) [ 00111111111]
icmp_ln890_923        (icmp             ) [ 00111111111]
br_ln890              (br               ) [ 00000000000]
add_ln691             (add              ) [ 00000000000]
icmp_ln890_924        (icmp             ) [ 00000000000]
select_ln890          (select           ) [ 00000000000]
select_ln890_63       (select           ) [ 00111111111]
tmp_544               (bitselect        ) [ 00000000000]
trunc_ln890           (trunc            ) [ 00011100000]
tmp                   (bitconcatenate   ) [ 00000000000]
zext_ln25335          (zext             ) [ 00000000000]
local_D_V_addr        (getelementptr    ) [ 00011100000]
add_ln691_976         (add              ) [ 00111111111]
specloopname_ln0      (specloopname     ) [ 00000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
specpipeline_ln25327  (specpipeline     ) [ 00000000000]
specloopname_ln25327  (specloopname     ) [ 00000000000]
data_split_V_0_63     (read             ) [ 00111111111]
out_data_V            (load             ) [ 00000000000]
data_split_V_0        (trunc            ) [ 00111111111]
data_split_V_1        (partselect       ) [ 00111111111]
data_split_V_2        (partselect       ) [ 00111111111]
data_split_V_3        (partselect       ) [ 00111111111]
switch_ln25345        (switch           ) [ 00111111111]
br_ln25345            (br               ) [ 00111111111]
br_ln25345            (br               ) [ 00111111111]
br_ln25345            (br               ) [ 00111111111]
v1_V                  (phi              ) [ 00010100000]
v2_V_1854             (phi              ) [ 00010100000]
v2_V_1853             (phi              ) [ 00010100000]
v2_V                  (phi              ) [ 00010100000]
p_Result_s            (bitconcatenate   ) [ 00000000000]
store_ln25347         (store            ) [ 00000000000]
br_ln0                (br               ) [ 00111111111]
br_ln890              (br               ) [ 00111111111]
c5_V                  (phi              ) [ 00000001000]
add_ln691_975         (add              ) [ 00111111111]
icmp_ln890_925        (icmp             ) [ 00111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
br_ln25354            (br               ) [ 00000000000]
tmp_s                 (bitconcatenate   ) [ 00000000000]
zext_ln25361          (zext             ) [ 00000000000]
local_D_V_addr_125    (getelementptr    ) [ 00000000100]
or_ln25361            (or               ) [ 00000000000]
tmp_117               (bitconcatenate   ) [ 00000000000]
local_D_V_addr_126    (getelementptr    ) [ 00000000100]
local_D_V_load        (load             ) [ 00000000000]
write_ln174           (write            ) [ 00000000000]
local_D_V_load_1      (load             ) [ 00000001010]
specpipeline_ln25354  (specpipeline     ) [ 00000000000]
specloopname_ln25354  (specloopname     ) [ 00000000000]
write_ln174           (write            ) [ 00000000000]
br_ln0                (br               ) [ 00111111111]
br_ln0                (br               ) [ 01111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_0_3_x1176">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_0_3_x1176"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_PE_3_0_x1144">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_PE_3_0_x1144"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1310"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_536"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_1_D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_2_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_846"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_3_D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_4_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_793"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i58.i6"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_829"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="local_D_V_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_D_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="data_split_V_0_63_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_split_V_0_63/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="128" slack="0"/>
<pin id="121" dir="0" index="2" bw="128" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/8 write_ln174/9 "/>
</bind>
</comp>

<comp id="125" class="1004" name="local_D_V_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="6" slack="0"/>
<pin id="129" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="0"/>
<pin id="133" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="0"/>
<pin id="137" dir="0" index="4" bw="5" slack="0"/>
<pin id="138" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="139" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="128" slack="0"/>
<pin id="140" dir="1" index="7" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="out_data_V/3 store_ln25347/5 local_D_V_load/7 local_D_V_load_1/7 "/>
</bind>
</comp>

<comp id="141" class="1004" name="local_D_V_addr_125_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="6" slack="0"/>
<pin id="145" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_125/7 "/>
</bind>
</comp>

<comp id="147" class="1004" name="local_D_V_addr_126_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="64" slack="0"/>
<pin id="151" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_126/7 "/>
</bind>
</comp>

<comp id="156" class="1005" name="indvar_flatten7_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="1"/>
<pin id="158" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="indvar_flatten7_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="5" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/2 "/>
</bind>
</comp>

<comp id="167" class="1005" name="indvar_flatten_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="1"/>
<pin id="169" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="indvar_flatten_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="8" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="178" class="1005" name="c7_V_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="1"/>
<pin id="180" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="c7_V_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/3 "/>
</bind>
</comp>

<comp id="189" class="1005" name="c8_V_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="1"/>
<pin id="191" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c8_V (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="c8_V_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="5" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c8_V/3 "/>
</bind>
</comp>

<comp id="200" class="1005" name="v1_V_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="202" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v1_V (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="v1_V_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="32" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="4" bw="32" slack="1"/>
<pin id="209" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="6" bw="32" slack="1"/>
<pin id="211" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v1_V/5 "/>
</bind>
</comp>

<comp id="213" class="1005" name="v2_V_1854_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="215" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V_1854 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="v2_V_1854_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="32" slack="1"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="4" bw="32" slack="1"/>
<pin id="222" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="6" bw="32" slack="1"/>
<pin id="224" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_1854/5 "/>
</bind>
</comp>

<comp id="226" class="1005" name="v2_V_1853_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="228" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V_1853 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="v2_V_1853_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="32" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="4" bw="32" slack="1"/>
<pin id="235" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="6" bw="32" slack="1"/>
<pin id="237" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_1853/5 "/>
</bind>
</comp>

<comp id="239" class="1005" name="v2_V_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="241" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="v2_V_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="32" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="4" bw="32" slack="1"/>
<pin id="248" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="6" bw="32" slack="1"/>
<pin id="250" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V/5 "/>
</bind>
</comp>

<comp id="252" class="1005" name="c5_V_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="1"/>
<pin id="254" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="c5_V_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="0"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="1" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/7 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln890_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln890_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="0"/>
<pin id="271" dir="0" index="1" bw="4" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln890_95_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_95/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln890_923_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_923/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln691_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln890_924_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="0"/>
<pin id="295" dir="0" index="1" bw="5" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_924/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="select_ln890_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="5" slack="0"/>
<pin id="303" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="select_ln890_63_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="4" slack="0"/>
<pin id="310" dir="0" index="2" bw="4" slack="0"/>
<pin id="311" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_63/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_544_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="4" slack="0"/>
<pin id="318" dir="0" index="2" bw="3" slack="0"/>
<pin id="319" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_544/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="trunc_ln890_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln890/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="0"/>
<pin id="329" dir="0" index="1" bw="5" slack="0"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln25335_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="6" slack="0"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25335/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln691_976_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_976/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="data_split_V_0_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="128" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data_split_V_0/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="data_split_V_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="128" slack="0"/>
<pin id="353" dir="0" index="2" bw="7" slack="0"/>
<pin id="354" dir="0" index="3" bw="7" slack="0"/>
<pin id="355" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_1/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="data_split_V_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="128" slack="0"/>
<pin id="363" dir="0" index="2" bw="8" slack="0"/>
<pin id="364" dir="0" index="3" bw="8" slack="0"/>
<pin id="365" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_2/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="data_split_V_3_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="128" slack="0"/>
<pin id="373" dir="0" index="2" bw="8" slack="0"/>
<pin id="374" dir="0" index="3" bw="8" slack="0"/>
<pin id="375" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_3/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="p_Result_s_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="128" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="0" index="2" bw="32" slack="0"/>
<pin id="384" dir="0" index="3" bw="32" slack="0"/>
<pin id="385" dir="0" index="4" bw="32" slack="0"/>
<pin id="386" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln691_975_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="5" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_975/7 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln890_925_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="0"/>
<pin id="401" dir="0" index="1" bw="5" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_925/7 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_s_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="6" slack="0"/>
<pin id="407" dir="0" index="1" bw="5" slack="0"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln25361_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="6" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25361/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="or_ln25361_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="6" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25361/7 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_117_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="6" slack="0"/>
<pin id="428" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_117/7 "/>
</bind>
</comp>

<comp id="433" class="1005" name="add_ln890_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="5" slack="0"/>
<pin id="435" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="438" class="1005" name="icmp_ln890_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="442" class="1005" name="add_ln890_95_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_95 "/>
</bind>
</comp>

<comp id="447" class="1005" name="icmp_ln890_923_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_923 "/>
</bind>
</comp>

<comp id="451" class="1005" name="select_ln890_63_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="0"/>
<pin id="453" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_63 "/>
</bind>
</comp>

<comp id="456" class="1005" name="trunc_ln890_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="1"/>
<pin id="458" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln890 "/>
</bind>
</comp>

<comp id="460" class="1005" name="local_D_V_addr_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="5" slack="1"/>
<pin id="462" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr "/>
</bind>
</comp>

<comp id="466" class="1005" name="add_ln691_976_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="0"/>
<pin id="468" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_976 "/>
</bind>
</comp>

<comp id="471" class="1005" name="data_split_V_0_63_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_0_63 "/>
</bind>
</comp>

<comp id="479" class="1005" name="data_split_V_0_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_0 "/>
</bind>
</comp>

<comp id="486" class="1005" name="data_split_V_1_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_1 "/>
</bind>
</comp>

<comp id="493" class="1005" name="data_split_V_2_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_2 "/>
</bind>
</comp>

<comp id="500" class="1005" name="data_split_V_3_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_3 "/>
</bind>
</comp>

<comp id="507" class="1005" name="add_ln691_975_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="5" slack="0"/>
<pin id="509" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_975 "/>
</bind>
</comp>

<comp id="512" class="1005" name="icmp_ln890_925_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_925 "/>
</bind>
</comp>

<comp id="516" class="1005" name="local_D_V_addr_125_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="5" slack="1"/>
<pin id="518" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_125 "/>
</bind>
</comp>

<comp id="521" class="1005" name="local_D_V_addr_126_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="1"/>
<pin id="523" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_126 "/>
</bind>
</comp>

<comp id="526" class="1005" name="local_D_V_load_1_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="128" slack="1"/>
<pin id="528" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="70" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="104" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="58" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="125" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="146"><net_src comp="58" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="58" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="153"><net_src comp="131" pin="7"/><net_sink comp="118" pin=2"/></net>

<net id="154"><net_src comp="141" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="155"><net_src comp="147" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="42" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="255"><net_src comp="24" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="267"><net_src comp="160" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="26" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="160" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="28" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="171" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="44" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="171" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="46" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="182" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="48" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="193" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="50" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="24" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="193" pin="4"/><net_sink comp="299" pin=2"/></net>

<net id="312"><net_src comp="293" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="287" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="182" pin="4"/><net_sink comp="307" pin=2"/></net>

<net id="320"><net_src comp="52" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="307" pin="3"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="54" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="326"><net_src comp="307" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="56" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="299" pin="3"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="315" pin="3"/><net_sink comp="327" pin=2"/></net>

<net id="338"><net_src comp="327" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="344"><net_src comp="299" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="26" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="131" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="72" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="131" pin="3"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="74" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="76" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="366"><net_src comp="72" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="131" pin="3"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="78" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="80" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="376"><net_src comp="72" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="131" pin="3"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="82" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="84" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="387"><net_src comp="92" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="203" pin="8"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="216" pin="8"/><net_sink comp="380" pin=2"/></net>

<net id="390"><net_src comp="229" pin="8"/><net_sink comp="380" pin=3"/></net>

<net id="391"><net_src comp="242" pin="8"/><net_sink comp="380" pin=4"/></net>

<net id="392"><net_src comp="380" pin="5"/><net_sink comp="131" pin=4"/></net>

<net id="397"><net_src comp="256" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="26" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="256" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="50" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="410"><net_src comp="56" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="256" pin="4"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="96" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="405" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="422"><net_src comp="405" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="98" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="100" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="102" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="418" pin="2"/><net_sink comp="424" pin=2"/></net>

<net id="432"><net_src comp="424" pin="3"/><net_sink comp="147" pin=2"/></net>

<net id="436"><net_src comp="263" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="441"><net_src comp="269" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="275" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="450"><net_src comp="281" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="307" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="459"><net_src comp="323" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="125" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="469"><net_src comp="340" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="474"><net_src comp="112" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="477"><net_src comp="471" pin="1"/><net_sink comp="229" pin=4"/></net>

<net id="478"><net_src comp="471" pin="1"/><net_sink comp="242" pin=6"/></net>

<net id="482"><net_src comp="346" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="485"><net_src comp="479" pin="1"/><net_sink comp="242" pin=4"/></net>

<net id="489"><net_src comp="350" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="492"><net_src comp="486" pin="1"/><net_sink comp="229" pin=6"/></net>

<net id="496"><net_src comp="360" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="216" pin=4"/></net>

<net id="499"><net_src comp="493" pin="1"/><net_sink comp="216" pin=6"/></net>

<net id="503"><net_src comp="370" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="203" pin=4"/></net>

<net id="506"><net_src comp="500" pin="1"/><net_sink comp="203" pin=6"/></net>

<net id="510"><net_src comp="393" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="515"><net_src comp="399" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="141" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="524"><net_src comp="147" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="529"><net_src comp="131" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="118" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L1_out_0_3_x1176 | {8 9 }
 - Input state : 
	Port: D_drain_IO_L1_out_boundary_wrapper_0_x1 : fifo_D_drain_PE_3_0_x1144 | {4 }
  - Chain level:
	State 1
		specmemcore_ln25313 : 1
	State 2
		add_ln890 : 1
		icmp_ln890 : 1
		br_ln890 : 2
	State 3
		add_ln890_95 : 1
		icmp_ln890_923 : 1
		br_ln890 : 2
		add_ln691 : 1
		icmp_ln890_924 : 1
		select_ln890 : 2
		select_ln890_63 : 2
		tmp_544 : 3
		trunc_ln890 : 3
		tmp : 4
		zext_ln25335 : 5
		local_D_V_addr : 6
		out_data_V : 7
		add_ln691_976 : 3
	State 4
		data_split_V_0 : 1
		data_split_V_1 : 1
		data_split_V_2 : 1
		data_split_V_3 : 1
	State 5
		p_Result_s : 1
		store_ln25347 : 2
	State 6
	State 7
		add_ln691_975 : 1
		icmp_ln890_925 : 1
		br_ln25354 : 2
		tmp_s : 1
		zext_ln25361 : 2
		local_D_V_addr_125 : 3
		or_ln25361 : 2
		tmp_117 : 2
		local_D_V_addr_126 : 3
		local_D_V_load : 4
		local_D_V_load_1 : 4
	State 8
		write_ln174 : 1
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln890_fu_263       |    0    |    12   |
|          |      add_ln890_95_fu_275      |    0    |    15   |
|    add   |        add_ln691_fu_287       |    0    |    12   |
|          |      add_ln691_976_fu_340     |    0    |    12   |
|          |      add_ln691_975_fu_393     |    0    |    12   |
|----------|-------------------------------|---------|---------|
|          |       icmp_ln890_fu_269       |    0    |    9    |
|   icmp   |     icmp_ln890_923_fu_281     |    0    |    11   |
|          |     icmp_ln890_924_fu_293     |    0    |    9    |
|          |     icmp_ln890_925_fu_399     |    0    |    9    |
|----------|-------------------------------|---------|---------|
|  select  |      select_ln890_fu_299      |    0    |    5    |
|          |     select_ln890_63_fu_307    |    0    |    4    |
|----------|-------------------------------|---------|---------|
|   read   | data_split_V_0_63_read_fu_112 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_118       |    0    |    0    |
|----------|-------------------------------|---------|---------|
| bitselect|         tmp_544_fu_315        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln890_fu_323      |    0    |    0    |
|          |     data_split_V_0_fu_346     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           tmp_fu_327          |    0    |    0    |
|bitconcatenate|       p_Result_s_fu_380       |    0    |    0    |
|          |          tmp_s_fu_405         |    0    |    0    |
|          |         tmp_117_fu_424        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |      zext_ln25335_fu_335      |    0    |    0    |
|          |      zext_ln25361_fu_413      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |     data_split_V_1_fu_350     |    0    |    0    |
|partselect|     data_split_V_2_fu_360     |    0    |    0    |
|          |     data_split_V_3_fu_370     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|    or    |       or_ln25361_fu_418       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   110   |
|----------|-------------------------------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|local_D_V|    4   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    4   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   add_ln691_975_reg_507  |    5   |
|   add_ln691_976_reg_466  |    5   |
|   add_ln890_95_reg_442   |    8   |
|     add_ln890_reg_433    |    5   |
|       c5_V_reg_252       |    5   |
|       c7_V_reg_178       |    4   |
|       c8_V_reg_189       |    5   |
| data_split_V_0_63_reg_471|   32   |
|  data_split_V_0_reg_479  |   32   |
|  data_split_V_1_reg_486  |   32   |
|  data_split_V_2_reg_493  |   32   |
|  data_split_V_3_reg_500  |   32   |
|  icmp_ln890_923_reg_447  |    1   |
|  icmp_ln890_925_reg_512  |    1   |
|    icmp_ln890_reg_438    |    1   |
|  indvar_flatten7_reg_156 |    5   |
|  indvar_flatten_reg_167  |    8   |
|local_D_V_addr_125_reg_516|    5   |
|local_D_V_addr_126_reg_521|    5   |
|  local_D_V_addr_reg_460  |    5   |
| local_D_V_load_1_reg_526 |   128  |
|  select_ln890_63_reg_451 |    4   |
|    trunc_ln890_reg_456   |    2   |
|       v1_V_reg_200       |   32   |
|     v2_V_1853_reg_226    |   32   |
|     v2_V_1854_reg_213    |   32   |
|       v2_V_reg_239       |   32   |
+--------------------------+--------+
|           Total          |   490  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_118 |  p2  |   2  |  128 |   256  ||    9    |
| grp_access_fu_131 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_131 |  p2  |   3  |   0  |    0   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   276  || 1.25957 ||    43   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   110  |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |   43   |
|  Register |    -   |    -   |   490  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   490  |   153  |
+-----------+--------+--------+--------+--------+
