\t (00:00:02) allegro 16.6 S025 (v16-6-112BW) Windows 32
\t (00:00:02)     Journal start - Tue Oct 17 08:49:34 2017
\t (00:00:02)         Host=WYU User=wyu08 Pid=32 CPUs=4
\t (00:00:02) CmdLine= D:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe
\t (00:00:02) 
   (00:00:03) Loading axlcore.cxt 
\t (00:00:04) Starting new design...
\i (00:00:07) trapsize 641
\i (00:00:07) trapsize 629
\i (00:00:07) trapsize 643
\i (00:00:07) trapsize 648
\i (00:00:08) trapsize 660
\i (00:00:08) trapsize 1059
\i (00:00:09) generaledit 
\i (00:00:19) opencd D:/MyProject/SDHCAL_DAQ/PCB&Schematic/SDHCalFEB/Allegro/SDHCalFEB.brd 
\t (00:00:19) Opening existing design...
\t (00:00:20) Grids are drawn 2.000, 2.000 apart for enhanced viewability.
\i (00:00:20) trapsize 2202
\t (00:00:20)     Journal end - Tue Oct 17 08:49:52 2017
