

;; DO NOT EDIT: This file is automatically generated by CGEN.
;; Any changes you make will be discarded when it is next regenerated.


(define_predicate "cgen_h_sint_12a1_immediate"
  (and (match_code "const_int")
        (match_test "(INTVAL (op) & 0) == 0
                   && INTVAL (op) >= -2048
                   && INTVAL (op) < 2048")))

(define_predicate "cgen_h_uint_20a1_immediate"
  (and (match_code "const_int")
        (match_test "(INTVAL (op) & 0) == 0
                   && INTVAL (op) >= 0
                   && INTVAL (op) < 1048576")))

(define_predicate "cgen_h_uint_7a1_immediate"
  (and (match_code "const_int")
        (match_test "(INTVAL (op) & 0) == 0
                   && INTVAL (op) >= 0
                   && INTVAL (op) < 128")))

(define_predicate "cgen_h_uint_6a2_immediate"
  (and (match_code "const_int")
        (match_test "(INTVAL (op) & 1) == 0
                   && INTVAL (op) >= 0
                   && INTVAL (op) < 128")))

(define_predicate "cgen_h_uint_22a4_immediate"
  (and (match_code "const_int")
        (match_test "(INTVAL (op) & 3) == 0
                   && INTVAL (op) >= 0
                   && INTVAL (op) < 33554432")))

(define_predicate "cgen_h_sint_2a1_immediate"
  (and (match_code "const_int")
        (match_test "(INTVAL (op) & 0) == 0
                   && INTVAL (op) >= -2
                   && INTVAL (op) < 2")))

(define_predicate "cgen_h_uint_24a1_immediate"
  (and (match_code "const_int")
        (match_test "(INTVAL (op) & 0) == 0
                   && INTVAL (op) >= 0
                   && INTVAL (op) < 16777216")))

(define_predicate "cgen_h_sint_6a1_immediate"
  (and (match_code "const_int")
        (match_test "(INTVAL (op) & 0) == 0
                   && INTVAL (op) >= -32
                   && INTVAL (op) < 32")))

(define_predicate "cgen_h_uint_5a4_immediate"
  (and (match_code "const_int")
        (match_test "(INTVAL (op) & 3) == 0
                   && INTVAL (op) >= 0
                   && INTVAL (op) < 256")))

(define_predicate "cgen_h_uint_2a1_immediate"
  (and (match_code "const_int")
        (match_test "(INTVAL (op) & 0) == 0
                   && INTVAL (op) >= 0
                   && INTVAL (op) < 4")))

(define_predicate "cgen_h_sint_10a1_immediate"
  (and (match_code "const_int")
        (match_test "(INTVAL (op) & 0) == 0
                   && INTVAL (op) >= -512
                   && INTVAL (op) < 512")))

(define_predicate "cgen_h_uint_4a1_immediate"
  (and (match_code "const_int")
        (match_test "(INTVAL (op) & 0) == 0
                   && INTVAL (op) >= 0
                   && INTVAL (op) < 16")))

(define_predicate "cgen_h_uint_6a1_immediate"
  (and (match_code "const_int")
        (match_test "(INTVAL (op) & 0) == 0
                   && INTVAL (op) >= 0
                   && INTVAL (op) < 64")))

(define_predicate "cgen_h_uint_16a1_immediate"
  (and (match_code "const_int")
        (match_test "(INTVAL (op) & 0) == 0
                   && INTVAL (op) >= 0
                   && INTVAL (op) < 65536")))

(define_predicate "cgen_h_uint_8a1_immediate"
  (and (match_code "const_int")
        (match_test "(INTVAL (op) & 0) == 0
                   && INTVAL (op) >= 0
                   && INTVAL (op) < 256")))

(define_predicate "cgen_h_sint_16a1_immediate"
  (and (match_code "const_int")
        (match_test "(INTVAL (op) & 0) == 0
                   && INTVAL (op) >= -32768
                   && INTVAL (op) < 32768")))

(define_predicate "cgen_h_uint_5a1_immediate"
  (and (match_code "const_int")
        (match_test "(INTVAL (op) & 0) == 0
                   && INTVAL (op) >= 0
                   && INTVAL (op) < 32")))

(define_predicate "cgen_h_sint_8a1_immediate"
  (and (match_code "const_int")
        (match_test "(INTVAL (op) & 0) == 0
                   && INTVAL (op) >= -128
                   && INTVAL (op) < 128")))

(define_predicate "cgen_h_uint_3a1_immediate"
  (and (match_code "const_int")
        (match_test "(INTVAL (op) & 0) == 0
                   && INTVAL (op) >= 0
                   && INTVAL (op) < 8")))



(define_insn "cgen_intrinsic_cpsmsbslla1_w_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2198))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2199))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2200))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2201))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2202))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2203))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2204))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2205))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2206))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2207))]
  "CGEN_ENABLE_INSN_P (0)"
  "cpsmsbslla1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmsbslla1_w_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2198))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2199))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2200))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2201))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2202))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2203))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2204))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2205))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2206))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2207))]
  "CGEN_ENABLE_INSN_P (1)"
  "cpsmsbslla1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmsbslua1_w_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2208))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2209))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2210))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2211))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2212))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2213))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2214))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2215))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2216))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2217))]
  "CGEN_ENABLE_INSN_P (2)"
  "cpsmsbslua1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmsbslua1_w_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2208))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2209))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2210))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2211))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2212))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2213))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2214))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2215))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2216))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2217))]
  "CGEN_ENABLE_INSN_P (3)"
  "cpsmsbslua1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmsbslla1_h_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2218))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2219))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2220))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2221))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2222))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2223))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2224))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2225))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2226))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2227))]
  "CGEN_ENABLE_INSN_P (4)"
  "cpsmsbslla1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmsbslla1_h_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2218))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2219))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2220))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2221))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2222))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2223))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2224))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2225))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2226))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2227))]
  "CGEN_ENABLE_INSN_P (5)"
  "cpsmsbslla1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmsbslua1_h_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2228))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2229))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2230))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2231))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2232))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2233))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2234))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2235))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2236))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2237))]
  "CGEN_ENABLE_INSN_P (6)"
  "cpsmsbslua1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmsbslua1_h_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2228))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2229))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2230))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2231))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2232))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2233))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2234))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2235))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2236))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2237))]
  "CGEN_ENABLE_INSN_P (7)"
  "cpsmsbslua1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmadslla1_w_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2238))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2239))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2240))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2241))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2242))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2243))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2244))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2245))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2246))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2247))]
  "CGEN_ENABLE_INSN_P (8)"
  "cpsmadslla1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmadslla1_w_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2238))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2239))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2240))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2241))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2242))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2243))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2244))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2245))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2246))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2247))]
  "CGEN_ENABLE_INSN_P (9)"
  "cpsmadslla1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmadslua1_w_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2248))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2249))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2250))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2251))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2252))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2253))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2254))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2255))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2256))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2257))]
  "CGEN_ENABLE_INSN_P (10)"
  "cpsmadslua1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmadslua1_w_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2248))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2249))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2250))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2251))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2252))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2253))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2254))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2255))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2256))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2257))]
  "CGEN_ENABLE_INSN_P (11)"
  "cpsmadslua1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmadslla1_h_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2258))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2259))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2260))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2261))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2262))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2263))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2264))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2265))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2266))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2267))]
  "CGEN_ENABLE_INSN_P (12)"
  "cpsmadslla1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmadslla1_h_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2258))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2259))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2260))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2261))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2262))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2263))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2264))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2265))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2266))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2267))]
  "CGEN_ENABLE_INSN_P (13)"
  "cpsmadslla1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmadslua1_h_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2268))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2269))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2270))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2271))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2272))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2273))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2274))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2275))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2276))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2277))]
  "CGEN_ENABLE_INSN_P (14)"
  "cpsmadslua1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmadslua1_h_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2268))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2269))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2270))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2271))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2272))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2273))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2274))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2275))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2276))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2277))]
  "CGEN_ENABLE_INSN_P (15)"
  "cpsmadslua1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmulslla1_w_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2278))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2279))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2280))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2281))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2282))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2283))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2284))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2285))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2286))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2287))]
  "CGEN_ENABLE_INSN_P (16)"
  "cpmulslla1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmulslla1_w_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2278))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2279))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2280))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2281))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2282))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2283))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2284))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2285))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2286))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2287))]
  "CGEN_ENABLE_INSN_P (17)"
  "cpmulslla1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmulslua1_w_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2288))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2289))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2290))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2291))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2292))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2293))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2294))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2295))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2296))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2297))]
  "CGEN_ENABLE_INSN_P (18)"
  "cpmulslua1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmulslua1_w_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2288))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2289))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2290))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2291))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2292))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2293))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2294))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2295))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2296))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2297))]
  "CGEN_ENABLE_INSN_P (19)"
  "cpmulslua1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmulslla1_h_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2298))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2299))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2300))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2301))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2302))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2303))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2304))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2305))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2306))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2307))]
  "CGEN_ENABLE_INSN_P (20)"
  "cpmulslla1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmulslla1_h_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2298))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2299))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2300))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2301))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2302))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2303))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2304))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2305))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2306))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2307))]
  "CGEN_ENABLE_INSN_P (21)"
  "cpmulslla1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmulslua1_h_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2308))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2309))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2310))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2311))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2312))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2313))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2314))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2315))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2316))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2317))]
  "CGEN_ENABLE_INSN_P (22)"
  "cpmulslua1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmulslua1_h_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2308))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2309))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2310))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2311))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2312))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2313))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2314))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2315))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2316))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2317))]
  "CGEN_ENABLE_INSN_P (23)"
  "cpmulslua1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmsbla1_w_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2318))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2319))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2320))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2321))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2322))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2323))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2324))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2325))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2326))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2327))]
  "CGEN_ENABLE_INSN_P (24)"
  "cpsmsbla1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmsbla1_w_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2318))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2319))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2320))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2321))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2322))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2323))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2324))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2325))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2326))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2327))]
  "CGEN_ENABLE_INSN_P (25)"
  "cpsmsbla1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmsbua1_w_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2328))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2329))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2330))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2331))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2332))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2333))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2334))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2335))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2336))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2337))]
  "CGEN_ENABLE_INSN_P (26)"
  "cpsmsbua1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmsbua1_w_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2328))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2329))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2330))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2331))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2332))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2333))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2334))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2335))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2336))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2337))]
  "CGEN_ENABLE_INSN_P (27)"
  "cpsmsbua1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmsbla1_h_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2338))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2339))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2340))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2341))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2342))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2343))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2344))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2345))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2346))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2347))]
  "CGEN_ENABLE_INSN_P (28)"
  "cpsmsbla1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmsbla1_h_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2338))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2339))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2340))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2341))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2342))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2343))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2344))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2345))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2346))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2347))]
  "CGEN_ENABLE_INSN_P (29)"
  "cpsmsbla1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmsbua1_h_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2348))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2349))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2350))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2351))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2352))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2353))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2354))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2355))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2356))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2357))]
  "CGEN_ENABLE_INSN_P (30)"
  "cpsmsbua1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmsbua1_h_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2348))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2349))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2350))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2351))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2352))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2353))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2354))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2355))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2356))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2357))]
  "CGEN_ENABLE_INSN_P (31)"
  "cpsmsbua1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmadla1_w_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2358))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2359))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2360))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2361))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2362))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2363))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2364))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2365))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2366))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2367))]
  "CGEN_ENABLE_INSN_P (32)"
  "cpsmadla1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmadla1_w_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2358))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2359))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2360))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2361))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2362))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2363))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2364))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2365))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2366))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2367))]
  "CGEN_ENABLE_INSN_P (33)"
  "cpsmadla1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmadua1_w_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2368))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2369))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2370))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2371))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2372))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2373))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2374))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2375))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2376))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2377))]
  "CGEN_ENABLE_INSN_P (34)"
  "cpsmadua1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmadua1_w_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2368))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2369))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2370))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2371))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2372))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2373))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2374))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2375))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2376))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2377))]
  "CGEN_ENABLE_INSN_P (35)"
  "cpsmadua1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmadla1_h_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2378))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2379))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2380))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2381))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2382))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2383))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2384))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2385))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2386))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2387))]
  "CGEN_ENABLE_INSN_P (36)"
  "cpsmadla1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmadla1_h_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2378))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2379))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2380))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2381))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2382))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2383))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2384))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2385))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2386))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2387))]
  "CGEN_ENABLE_INSN_P (37)"
  "cpsmadla1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmadua1_h_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2388))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2389))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2390))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2391))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2392))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2393))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2394))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2395))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2396))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2397))]
  "CGEN_ENABLE_INSN_P (38)"
  "cpsmadua1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsmadua1_h_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2388))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2389))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2390))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2391))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2392))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2393))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2394))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2395))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2396))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2397))]
  "CGEN_ENABLE_INSN_P (39)"
  "cpsmadua1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmsbla1_w_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2398))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2399))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2400))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2401))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2402))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2403))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2404))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2405))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2406))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2407))]
  "CGEN_ENABLE_INSN_P (40)"
  "cpmsbla1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmsbla1_w_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2398))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2399))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2400))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2401))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2402))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2403))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2404))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2405))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2406))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2407))]
  "CGEN_ENABLE_INSN_P (41)"
  "cpmsbla1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmsbua1_w_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2408))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2409))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2410))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2411))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2412))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2413))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2414))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2415))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2416))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2417))]
  "CGEN_ENABLE_INSN_P (42)"
  "cpmsbua1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmsbua1_w_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2408))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2409))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2410))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2411))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2412))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2413))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2414))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2415))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2416))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2417))]
  "CGEN_ENABLE_INSN_P (43)"
  "cpmsbua1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmsbla1u_w_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2418))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2419))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2420))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2421))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2422))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2423))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2424))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2425))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2426))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2427))]
  "CGEN_ENABLE_INSN_P (44)"
  "cpmsbla1u.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmsbla1u_w_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2418))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2419))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2420))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2421))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2422))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2423))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2424))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2425))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2426))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2427))]
  "CGEN_ENABLE_INSN_P (45)"
  "cpmsbla1u.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmsbua1u_w_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2428))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2429))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2430))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2431))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2432))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2433))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2434))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2435))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2436))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2437))]
  "CGEN_ENABLE_INSN_P (46)"
  "cpmsbua1u.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmsbua1u_w_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2428))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2429))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2430))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2431))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2432))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2433))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2434))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2435))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2436))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2437))]
  "CGEN_ENABLE_INSN_P (47)"
  "cpmsbua1u.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmsbla1_h_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2438))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2439))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2440))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2441))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2442))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2443))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2444))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2445))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2446))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2447))]
  "CGEN_ENABLE_INSN_P (48)"
  "cpmsbla1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmsbla1_h_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2438))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2439))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2440))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2441))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2442))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2443))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2444))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2445))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2446))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2447))]
  "CGEN_ENABLE_INSN_P (49)"
  "cpmsbla1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmsbua1_h_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2448))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2449))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2450))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2451))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2452))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2453))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2454))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2455))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2456))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2457))]
  "CGEN_ENABLE_INSN_P (50)"
  "cpmsbua1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmsbua1_h_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2448))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2449))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2450))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2451))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2452))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2453))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2454))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2455))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2456))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2457))]
  "CGEN_ENABLE_INSN_P (51)"
  "cpmsbua1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmadla1_w_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2458))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2459))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2460))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2461))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2462))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2463))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2464))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2465))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2466))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2467))]
  "CGEN_ENABLE_INSN_P (52)"
  "cpmadla1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmadla1_w_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2458))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2459))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2460))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2461))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2462))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2463))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2464))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2465))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2466))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2467))]
  "CGEN_ENABLE_INSN_P (53)"
  "cpmadla1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmadua1_w_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2468))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2469))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2470))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2471))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2472))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2473))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2474))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2475))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2476))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2477))]
  "CGEN_ENABLE_INSN_P (54)"
  "cpmadua1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmadua1_w_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2468))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2469))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2470))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2471))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2472))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2473))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2474))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2475))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2476))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2477))]
  "CGEN_ENABLE_INSN_P (55)"
  "cpmadua1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmadla1u_w_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2478))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2479))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2480))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2481))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2482))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2483))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2484))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2485))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2486))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2487))]
  "CGEN_ENABLE_INSN_P (56)"
  "cpmadla1u.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmadla1u_w_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2478))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2479))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2480))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2481))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2482))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2483))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2484))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2485))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2486))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2487))]
  "CGEN_ENABLE_INSN_P (57)"
  "cpmadla1u.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmadua1u_w_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2488))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2489))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2490))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2491))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2492))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2493))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2494))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2495))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2496))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2497))]
  "CGEN_ENABLE_INSN_P (58)"
  "cpmadua1u.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmadua1u_w_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2488))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2489))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2490))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2491))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2492))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2493))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2494))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2495))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2496))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2497))]
  "CGEN_ENABLE_INSN_P (59)"
  "cpmadua1u.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmadla1_h_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2498))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2499))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2500))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2501))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2502))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2503))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2504))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2505))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2506))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2507))]
  "CGEN_ENABLE_INSN_P (60)"
  "cpmadla1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmadla1_h_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2498))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2499))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2500))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2501))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2502))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2503))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2504))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2505))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2506))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2507))]
  "CGEN_ENABLE_INSN_P (61)"
  "cpmadla1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmadua1_h_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2508))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2509))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2510))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2511))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2512))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2513))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2514))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2515))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2516))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2517))]
  "CGEN_ENABLE_INSN_P (62)"
  "cpmadua1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmadua1_h_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2508))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2509))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2510))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2511))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2512))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2513))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2514))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2515))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2516))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2517))]
  "CGEN_ENABLE_INSN_P (63)"
  "cpmadua1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmada1_b_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2518))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2519))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2520))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2521))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2522))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2523))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2524))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2525))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2526))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2527))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2528))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2529))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2530))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2531))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2532))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2533))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2534))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2535))]
  "CGEN_ENABLE_INSN_P (64)"
  "cpmada1.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmada1_b_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2518))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2519))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2520))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2521))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2522))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2523))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2524))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2525))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2526))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2527))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2528))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2529))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2530))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2531))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2532))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2533))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2534))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2535))]
  "CGEN_ENABLE_INSN_P (65)"
  "cpmada1.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmada1u_b_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2536))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2537))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2538))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2539))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2540))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2541))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2542))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2543))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2544))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2545))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2546))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2547))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2548))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2549))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2550))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2551))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2552))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2553))]
  "CGEN_ENABLE_INSN_P (66)"
  "cpmada1u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmada1u_b_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2536))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2537))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2538))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2539))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2540))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2541))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2542))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2543))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2544))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2545))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2546))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2547))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2548))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2549))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2550))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2551))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2552))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2553))]
  "CGEN_ENABLE_INSN_P (67)"
  "cpmada1u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmulla1_w_C3"
  [(set (reg:SI 107)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2554))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2555))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2556))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2557))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2558))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2559))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2560))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2561))]
  "CGEN_ENABLE_INSN_P (68)"
  "cpmulla1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmulla1_w_P1"
  [(set (reg:SI 107)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2554))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2555))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2556))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2557))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2558))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2559))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2560))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2561))]
  "CGEN_ENABLE_INSN_P (69)"
  "cpmulla1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmulua1_w_C3"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2562))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2563))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2564))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2565))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2566))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2567))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2568))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2569))]
  "CGEN_ENABLE_INSN_P (70)"
  "cpmulua1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmulua1_w_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2562))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2563))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2564))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2565))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2566))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2567))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2568))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2569))]
  "CGEN_ENABLE_INSN_P (71)"
  "cpmulua1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmulla1u_w_C3"
  [(set (reg:SI 107)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2570))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2571))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2572))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2573))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2574))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2575))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2576))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2577))]
  "CGEN_ENABLE_INSN_P (72)"
  "cpmulla1u.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmulla1u_w_P1"
  [(set (reg:SI 107)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2570))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2571))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2572))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2573))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2574))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2575))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2576))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2577))]
  "CGEN_ENABLE_INSN_P (73)"
  "cpmulla1u.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmulua1u_w_C3"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2578))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2579))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2580))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2581))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2582))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2583))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2584))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2585))]
  "CGEN_ENABLE_INSN_P (74)"
  "cpmulua1u.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmulua1u_w_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2578))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2579))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2580))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2581))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2582))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2583))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2584))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2585))]
  "CGEN_ENABLE_INSN_P (75)"
  "cpmulua1u.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmulla1_h_C3"
  [(set (reg:SI 107)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2586))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2587))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2588))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2589))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2590))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2591))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2592))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2593))]
  "CGEN_ENABLE_INSN_P (76)"
  "cpmulla1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmulla1_h_P1"
  [(set (reg:SI 107)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2586))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2587))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2588))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2589))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2590))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2591))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2592))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2593))]
  "CGEN_ENABLE_INSN_P (77)"
  "cpmulla1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmulua1_h_C3"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2594))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2595))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2596))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2597))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2598))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2599))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2600))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2601))]
  "CGEN_ENABLE_INSN_P (78)"
  "cpmulua1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmulua1_h_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2594))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2595))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2596))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2597))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2598))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2599))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2600))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2601))]
  "CGEN_ENABLE_INSN_P (79)"
  "cpmulua1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmula1_b_C3"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2602))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2603))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2604))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2605))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2606))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2607))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2608))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2609))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2610))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2611))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2612))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2613))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2614))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2615))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2616))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2617))]
  "CGEN_ENABLE_INSN_P (80)"
  "cpmula1.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmula1_b_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2602))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2603))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2604))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2605))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2606))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2607))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2608))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2609))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2610))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2611))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2612))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2613))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2614))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2615))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2616))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2617))]
  "CGEN_ENABLE_INSN_P (81)"
  "cpmula1.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmula1u_b_C3"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2618))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2619))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2620))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2621))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2622))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2623))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2624))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2625))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2626))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2627))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2628))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2629))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2630))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2631))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2632))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2633))]
  "CGEN_ENABLE_INSN_P (82)"
  "cpmula1u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmula1u_b_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2618))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2619))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2620))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2621))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2622))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2623))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2624))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2625))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2626))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2627))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2628))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2629))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2630))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2631))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2632))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2633))]
  "CGEN_ENABLE_INSN_P (83)"
  "cpmula1u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssda1_b_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2634))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2635))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2636))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2637))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2638))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2639))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2640))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2641))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2642))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2643))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2644))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2645))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2646))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2647))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2648))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2649))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2650))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2651))]
  "CGEN_ENABLE_INSN_P (84)"
  "cpssda1.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssda1_b_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2634))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2635))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2636))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2637))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2638))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2639))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2640))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2641))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2642))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2643))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2644))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2645))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2646))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2647))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2648))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2649))]
  "CGEN_ENABLE_INSN_P (85)"
  "cpssda1.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssda1u_b_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2650))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2651))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2652))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2653))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2654))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2655))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2656))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2657))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2658))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2659))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2660))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2661))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2662))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2663))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2664))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2665))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2666))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2667))]
  "CGEN_ENABLE_INSN_P (86)"
  "cpssda1u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssda1u_b_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2650))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2651))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2652))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2653))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2654))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2655))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2656))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2657))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2658))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2659))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2660))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2661))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2662))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2663))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2664))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2665))]
  "CGEN_ENABLE_INSN_P (87)"
  "cpssda1u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssqa1_b_C3"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2666))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2667))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2668))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2669))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2670))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2671))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2672))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2673))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2674))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2675))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2676))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2677))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2678))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2679))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2680))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2681))]
  "CGEN_ENABLE_INSN_P (88)"
  "cpssqa1.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssqa1_b_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2666))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2667))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2668))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2669))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2670))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2671))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2672))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2673))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2674))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2675))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2676))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2677))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2678))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2679))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2680))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2681))]
  "CGEN_ENABLE_INSN_P (89)"
  "cpssqa1.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssqa1u_b_C3"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2682))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2683))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2684))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2685))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2686))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2687))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2688))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2689))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2690))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2691))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2692))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2693))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2694))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2695))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2696))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2697))]
  "CGEN_ENABLE_INSN_P (90)"
  "cpssqa1u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssqa1u_b_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2682))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2683))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2684))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2685))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2686))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2687))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2688))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2689))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2690))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2691))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2692))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2693))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2694))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2695))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2696))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2697))]
  "CGEN_ENABLE_INSN_P (91)"
  "cpssqa1u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfmadila1_h_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_uint_3a1_immediate" "")
          (match_operand:SI 3 "cgen_h_sint_8a1_immediate" "")
        ] 1000))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1001))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1002))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1003))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1004))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1005))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1006))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1007))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1008))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1009))]
  "CGEN_ENABLE_INSN_P (92)"
  "cpfmadila1.h\\t%0,%1,%2,%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfmadiua1_h_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_uint_3a1_immediate" "")
          (match_operand:SI 3 "cgen_h_sint_8a1_immediate" "")
        ] 1010))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1011))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1012))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1013))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1014))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1015))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1016))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1017))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1018))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1019))]
  "CGEN_ENABLE_INSN_P (93)"
  "cpfmadiua1.h\\t%0,%1,%2,%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfmadia1_b_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_uint_3a1_immediate" "")
          (match_operand:SI 3 "cgen_h_sint_8a1_immediate" "")
        ] 1020))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1021))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1022))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1023))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1024))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1025))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1026))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1027))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1028))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1029))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1030))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1031))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1032))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1033))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1034))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1035))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1036))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1037))]
  "CGEN_ENABLE_INSN_P (94)"
  "cpfmadia1.b\\t%0,%1,%2,%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfmadia1u_b_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_uint_3a1_immediate" "")
          (match_operand:SI 3 "cgen_h_sint_8a1_immediate" "")
        ] 1038))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1039))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1040))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1041))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1042))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1043))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1044))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1045))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1046))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1047))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1048))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1049))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1050))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1051))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1052))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1053))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1054))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1055))]
  "CGEN_ENABLE_INSN_P (95)"
  "cpfmadia1u.b\\t%0,%1,%2,%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfmulila1_h_P1"
  [(set (reg:SI 107)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_uint_3a1_immediate" "")
          (match_operand:SI 3 "cgen_h_sint_8a1_immediate" "")
        ] 1056))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1057))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1058))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1059))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1060))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1061))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1062))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1063))]
  "CGEN_ENABLE_INSN_P (96)"
  "cpfmulila1.h\\t%0,%1,%2,%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfmuliua1_h_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_uint_3a1_immediate" "")
          (match_operand:SI 3 "cgen_h_sint_8a1_immediate" "")
        ] 1064))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1065))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1066))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1067))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1068))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1069))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1070))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1071))]
  "CGEN_ENABLE_INSN_P (97)"
  "cpfmuliua1.h\\t%0,%1,%2,%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfmulia1_b_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_uint_3a1_immediate" "")
          (match_operand:SI 3 "cgen_h_sint_8a1_immediate" "")
        ] 1072))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1073))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1074))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1075))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1076))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1077))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1078))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1079))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1080))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1081))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1082))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1083))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1084))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1085))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1086))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1087))]
  "CGEN_ENABLE_INSN_P (98)"
  "cpfmulia1.b\\t%0,%1,%2,%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfmulia1u_b_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_uint_3a1_immediate" "")
          (match_operand:SI 3 "cgen_h_sint_8a1_immediate" "")
        ] 1088))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1089))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1090))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1091))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1092))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1093))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1094))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1095))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1096))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1097))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1098))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1099))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1100))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1101))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1102))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 1103))]
  "CGEN_ENABLE_INSN_P (99)"
  "cpfmulia1u.b\\t%0,%1,%2,%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpamadila1_h_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_sint_8a1_immediate" "")
        ] 1104))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1105))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1106))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1107))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1108))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1109))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1110))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1111))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1112))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1113))]
  "CGEN_ENABLE_INSN_P (100)"
  "cpamadila1.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpamadiua1_h_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_sint_8a1_immediate" "")
        ] 1114))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1115))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1116))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1117))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1118))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1119))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1120))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1121))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1122))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1123))]
  "CGEN_ENABLE_INSN_P (101)"
  "cpamadiua1.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpamadia1_b_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_sint_8a1_immediate" "")
        ] 1124))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1125))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1126))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1127))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1128))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1129))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1130))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1131))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1132))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1133))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1134))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1135))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1136))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1137))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1138))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1139))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1140))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1141))]
  "CGEN_ENABLE_INSN_P (102)"
  "cpamadia1.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpamadia1u_b_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_sint_8a1_immediate" "")
        ] 1142))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1143))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1144))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1145))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1146))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1147))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1148))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1149))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1150))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1151))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1152))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1153))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1154))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1155))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1156))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1157))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1158))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1159))]
  "CGEN_ENABLE_INSN_P (103)"
  "cpamadia1u.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpamulila1_h_P1"
  [(set (reg:SI 107)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_sint_8a1_immediate" "")
        ] 1160))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1161))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1162))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1163))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1164))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1165))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1166))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1167))]
  "CGEN_ENABLE_INSN_P (104)"
  "cpamulila1.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpamuliua1_h_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_sint_8a1_immediate" "")
        ] 1168))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1169))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1170))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1171))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1172))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1173))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1174))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1175))]
  "CGEN_ENABLE_INSN_P (105)"
  "cpamuliua1.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpamulia1_b_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_sint_8a1_immediate" "")
        ] 1176))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1177))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1178))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1179))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1180))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1181))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1182))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1183))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1184))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1185))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1186))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1187))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1188))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1189))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1190))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1191))]
  "CGEN_ENABLE_INSN_P (106)"
  "cpamulia1.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpamulia1u_b_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_sint_8a1_immediate" "")
        ] 1192))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1193))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1194))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1195))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1196))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1197))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1198))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1199))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1200))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1201))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1202))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1203))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1204))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1205))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1206))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1207))]
  "CGEN_ENABLE_INSN_P (107)"
  "cpamulia1u.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfmadila1s1_h_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_sint_8a1_immediate" "")
        ] 1208))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1209))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1210))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1211))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1212))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1213))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1214))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1215))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1216))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1217))]
  "CGEN_ENABLE_INSN_P (108)"
  "cpfmadila1s1.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfmadiua1s1_h_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_sint_8a1_immediate" "")
        ] 1218))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1219))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1220))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1221))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1222))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1223))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1224))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1225))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1226))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1227))]
  "CGEN_ENABLE_INSN_P (109)"
  "cpfmadiua1s1.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfmadia1s1_b_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_sint_8a1_immediate" "")
        ] 1228))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1229))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1230))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1231))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1232))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1233))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1234))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1235))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1236))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1237))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1238))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1239))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1240))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1241))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1242))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1243))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1244))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1245))]
  "CGEN_ENABLE_INSN_P (110)"
  "cpfmadia1s1.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfmadia1s1u_b_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_sint_8a1_immediate" "")
        ] 1246))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1247))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1248))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1249))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1250))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1251))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1252))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1253))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1254))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1255))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1256))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1257))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1258))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1259))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1260))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1261))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1262))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1263))]
  "CGEN_ENABLE_INSN_P (111)"
  "cpfmadia1s1u.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfmulila1s1_h_P1"
  [(set (reg:SI 107)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_sint_8a1_immediate" "")
        ] 1264))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1265))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1266))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1267))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1268))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1269))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1270))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1271))]
  "CGEN_ENABLE_INSN_P (112)"
  "cpfmulila1s1.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfmuliua1s1_h_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_sint_8a1_immediate" "")
        ] 1272))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1273))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1274))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1275))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1276))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1277))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1278))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1279))]
  "CGEN_ENABLE_INSN_P (113)"
  "cpfmuliua1s1.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfmulia1s1_b_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_sint_8a1_immediate" "")
        ] 1280))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1281))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1282))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1283))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1284))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1285))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1286))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1287))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1288))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1289))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1290))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1291))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1292))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1293))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1294))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1295))]
  "CGEN_ENABLE_INSN_P (114)"
  "cpfmulia1s1.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfmulia1s1u_b_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_sint_8a1_immediate" "")
        ] 1296))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1297))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1298))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1299))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1300))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1301))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1302))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1303))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1304))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1305))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1306))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1307))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1308))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1309))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1310))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1311))]
  "CGEN_ENABLE_INSN_P (115)"
  "cpfmulia1s1u.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfmadila1s0_h_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_sint_8a1_immediate" "")
        ] 1312))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1313))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1314))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1315))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1316))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1317))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1318))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1319))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1320))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1321))]
  "CGEN_ENABLE_INSN_P (116)"
  "cpfmadila1s0.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfmadiua1s0_h_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_sint_8a1_immediate" "")
        ] 1322))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1323))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1324))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1325))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1326))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1327))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1328))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1329))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1330))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1331))]
  "CGEN_ENABLE_INSN_P (117)"
  "cpfmadiua1s0.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfmadia1s0_b_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_sint_8a1_immediate" "")
        ] 1332))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1333))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1334))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1335))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1336))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1337))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1338))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1339))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1340))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1341))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1342))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1343))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1344))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1345))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1346))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1347))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1348))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1349))]
  "CGEN_ENABLE_INSN_P (118)"
  "cpfmadia1s0.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfmadia1s0u_b_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_sint_8a1_immediate" "")
        ] 1350))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1351))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1352))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1353))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1354))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1355))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1356))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1357))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1358))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1359))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1360))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1361))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1362))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1363))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1364))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1365))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1366))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1367))]
  "CGEN_ENABLE_INSN_P (119)"
  "cpfmadia1s0u.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfmulila1s0_h_P1"
  [(set (reg:SI 107)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_sint_8a1_immediate" "")
        ] 1368))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1369))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1370))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1371))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1372))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1373))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1374))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1375))]
  "CGEN_ENABLE_INSN_P (120)"
  "cpfmulila1s0.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfmuliua1s0_h_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_sint_8a1_immediate" "")
        ] 1376))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1377))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1378))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1379))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1380))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1381))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1382))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1383))]
  "CGEN_ENABLE_INSN_P (121)"
  "cpfmuliua1s0.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfmulia1s0_b_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_sint_8a1_immediate" "")
        ] 1384))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1385))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1386))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1387))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1388))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1389))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1390))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1391))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1392))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1393))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1394))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1395))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1396))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1397))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1398))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1399))]
  "CGEN_ENABLE_INSN_P (122)"
  "cpfmulia1s0.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfmulia1s0u_b_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:SI 2 "cgen_h_sint_8a1_immediate" "")
        ] 1400))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1401))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1402))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1403))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1404))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1405))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1406))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1407))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1408))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1409))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1410))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1411))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1412))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1413))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1414))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (match_dup 2)
        ] 1415))]
  "CGEN_ENABLE_INSN_P (123)"
  "cpfmulia1s0u.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsllia1_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:SI 0 "cgen_h_uint_5a1_immediate" "")
        ] 2698))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
        ] 2699))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
        ] 2700))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
        ] 2701))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
        ] 2702))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
        ] 2703))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
        ] 2704))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
        ] 2705))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
        ] 2706))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
        ] 2707))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
        ] 2708))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
        ] 2709))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
        ] 2710))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
        ] 2711))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
        ] 2712))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
        ] 2713))]
  "CGEN_ENABLE_INSN_P (124)"
  "cpsllia1\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsllia1_1_p1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:SI 0 "cgen_h_uint_5a1_immediate" "")
        ] 2698))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
        ] 2699))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
        ] 2700))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
        ] 2701))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
        ] 2702))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
        ] 2703))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
        ] 2704))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
        ] 2705))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
        ] 2706))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
        ] 2707))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
        ] 2708))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
        ] 2709))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
        ] 2710))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
        ] 2711))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
        ] 2712))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
        ] 2713))]
  "CGEN_ENABLE_INSN_P (125)"
  "cpsllia1\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsraia1_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:SI 0 "cgen_h_uint_5a1_immediate" "")
        ] 2714))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
        ] 2715))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
        ] 2716))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
        ] 2717))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
        ] 2718))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
        ] 2719))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
        ] 2720))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
        ] 2721))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
        ] 2722))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
        ] 2723))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
        ] 2724))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
        ] 2725))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
        ] 2726))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
        ] 2727))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
        ] 2728))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
        ] 2729))]
  "CGEN_ENABLE_INSN_P (126)"
  "cpsraia1\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsraia1_1_p1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:SI 0 "cgen_h_uint_5a1_immediate" "")
        ] 2714))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
        ] 2715))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
        ] 2716))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
        ] 2717))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
        ] 2718))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
        ] 2719))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
        ] 2720))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
        ] 2721))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
        ] 2722))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
        ] 2723))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
        ] 2724))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
        ] 2725))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
        ] 2726))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
        ] 2727))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
        ] 2728))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
        ] 2729))]
  "CGEN_ENABLE_INSN_P (127)"
  "cpsraia1\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsrlia1_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:SI 0 "cgen_h_uint_5a1_immediate" "")
        ] 2730))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
        ] 2731))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
        ] 2732))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
        ] 2733))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
        ] 2734))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
        ] 2735))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
        ] 2736))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
        ] 2737))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
        ] 2738))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
        ] 2739))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
        ] 2740))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
        ] 2741))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
        ] 2742))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
        ] 2743))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
        ] 2744))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
        ] 2745))]
  "CGEN_ENABLE_INSN_P (128)"
  "cpsrlia1\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsrlia1_1_p1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:SI 0 "cgen_h_uint_5a1_immediate" "")
        ] 2730))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
        ] 2731))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
        ] 2732))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
        ] 2733))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
        ] 2734))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
        ] 2735))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
        ] 2736))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
        ] 2737))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
        ] 2738))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
        ] 2739))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
        ] 2740))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
        ] 2741))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
        ] 2742))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
        ] 2743))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
        ] 2744))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
        ] 2745))]
  "CGEN_ENABLE_INSN_P (129)"
  "cpsrlia1\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpslla1_C3"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
        ] 2746))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
        ] 2747))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
        ] 2748))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
        ] 2749))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
        ] 2750))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
        ] 2751))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
        ] 2752))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
        ] 2753))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
        ] 2754))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
        ] 2755))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
        ] 2756))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
        ] 2757))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
        ] 2758))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
        ] 2759))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
        ] 2760))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
        ] 2761))]
  "CGEN_ENABLE_INSN_P (130)"
  "cpslla1\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpslla1_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
        ] 2746))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
        ] 2747))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
        ] 2748))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
        ] 2749))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
        ] 2750))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
        ] 2751))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
        ] 2752))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
        ] 2753))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
        ] 2754))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
        ] 2755))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
        ] 2756))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
        ] 2757))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
        ] 2758))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
        ] 2759))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
        ] 2760))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
        ] 2761))]
  "CGEN_ENABLE_INSN_P (131)"
  "cpslla1\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsraa1_C3"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
        ] 2762))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
        ] 2763))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
        ] 2764))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
        ] 2765))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
        ] 2766))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
        ] 2767))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
        ] 2768))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
        ] 2769))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
        ] 2770))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
        ] 2771))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
        ] 2772))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
        ] 2773))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
        ] 2774))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
        ] 2775))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
        ] 2776))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
        ] 2777))]
  "CGEN_ENABLE_INSN_P (132)"
  "cpsraa1\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsraa1_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
        ] 2762))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
        ] 2763))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
        ] 2764))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
        ] 2765))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
        ] 2766))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
        ] 2767))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
        ] 2768))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
        ] 2769))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
        ] 2770))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
        ] 2771))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
        ] 2772))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
        ] 2773))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
        ] 2774))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
        ] 2775))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
        ] 2776))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
        ] 2777))]
  "CGEN_ENABLE_INSN_P (133)"
  "cpsraa1\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsrla1_C3"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
        ] 2778))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
        ] 2779))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
        ] 2780))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
        ] 2781))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
        ] 2782))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
        ] 2783))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
        ] 2784))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
        ] 2785))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
        ] 2786))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
        ] 2787))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
        ] 2788))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
        ] 2789))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
        ] 2790))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
        ] 2791))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
        ] 2792))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
        ] 2793))]
  "CGEN_ENABLE_INSN_P (134)"
  "cpsrla1\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsrla1_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
        ] 2778))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
        ] 2779))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
        ] 2780))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
        ] 2781))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
        ] 2782))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
        ] 2783))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
        ] 2784))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
        ] 2785))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
        ] 2786))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
        ] 2787))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
        ] 2788))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
        ] 2789))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
        ] 2790))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
        ] 2791))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
        ] 2792))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
        ] 2793))]
  "CGEN_ENABLE_INSN_P (135)"
  "cpsrla1\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacswp_P1"
  [(set (reg:SI 111)
        (unspec_volatile:SI [
          (const_int 0)
        ] 1416))
   (set (reg:SI 110)
        (unspec_volatile:SI [
          (const_int 0)
        ] 1418))
   (set (reg:SI 109)
        (unspec_volatile:SI [
          (const_int 0)
        ] 1420))
   (set (reg:SI 108)
        (unspec_volatile:SI [
          (const_int 0)
        ] 1422))
   (set (reg:SI 107)
        (unspec_volatile:SI [
          (const_int 0)
        ] 1424))
   (set (reg:SI 106)
        (unspec_volatile:SI [
          (const_int 0)
        ] 1426))
   (set (reg:SI 105)
        (unspec_volatile:SI [
          (const_int 0)
        ] 1428))
   (set (reg:SI 104)
        (unspec_volatile:SI [
          (const_int 0)
        ] 1430))
   (set (reg:SI 103)
        (unspec_volatile:SI [
          (const_int 0)
        ] 1432))
   (set (reg:SI 102)
        (unspec_volatile:SI [
          (const_int 0)
        ] 1434))
   (set (reg:SI 101)
        (unspec_volatile:SI [
          (const_int 0)
        ] 1436))
   (set (reg:SI 100)
        (unspec_volatile:SI [
          (const_int 0)
        ] 1438))
   (set (reg:SI 99)
        (unspec_volatile:SI [
          (const_int 0)
        ] 1440))
   (set (reg:SI 98)
        (unspec_volatile:SI [
          (const_int 0)
        ] 1442))
   (set (reg:SI 97)
        (unspec_volatile:SI [
          (const_int 0)
        ] 1444))
   (set (reg:SI 96)
        (unspec_volatile:SI [
          (const_int 0)
        ] 1446))]
  "CGEN_ENABLE_INSN_P (136)"
  "cpacswp"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaccpa1_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (const_int 0)
        ] 1448))
   (set (reg:SI 118)
        (unspec:SI [
          (const_int 0)
        ] 1449))
   (set (reg:SI 110)
        (unspec:SI [
          (const_int 0)
        ] 1450))
   (set (reg:SI 119)
        (unspec:SI [
          (const_int 0)
        ] 1451))
   (set (reg:SI 109)
        (unspec:SI [
          (const_int 0)
        ] 1452))
   (set (reg:SI 120)
        (unspec:SI [
          (const_int 0)
        ] 1453))
   (set (reg:SI 108)
        (unspec:SI [
          (const_int 0)
        ] 1454))
   (set (reg:SI 121)
        (unspec:SI [
          (const_int 0)
        ] 1455))
   (set (reg:SI 107)
        (unspec:SI [
          (const_int 0)
        ] 1456))
   (set (reg:SI 114)
        (unspec:SI [
          (const_int 0)
        ] 1457))
   (set (reg:SI 106)
        (unspec:SI [
          (const_int 0)
        ] 1458))
   (set (reg:SI 115)
        (unspec:SI [
          (const_int 0)
        ] 1459))
   (set (reg:SI 105)
        (unspec:SI [
          (const_int 0)
        ] 1460))
   (set (reg:SI 116)
        (unspec:SI [
          (const_int 0)
        ] 1461))
   (set (reg:SI 104)
        (unspec:SI [
          (const_int 0)
        ] 1462))
   (set (reg:SI 117)
        (unspec:SI [
          (const_int 0)
        ] 1463))]
  "CGEN_ENABLE_INSN_P (137)"
  "cpaccpa1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacsuma1_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (const_int 0)
        ] 1464))
   (set (reg:SI 113)
        (unspec:SI [
          (const_int 0)
        ] 1465))
   (set (reg:SI 111)
        (unspec:SI [
          (const_int 0)
        ] 1466))
   (set (reg:SI 118)
        (unspec:SI [
          (const_int 0)
        ] 1467))
   (set (reg:SI 110)
        (unspec:SI [
          (const_int 0)
        ] 1468))
   (set (reg:SI 119)
        (unspec:SI [
          (const_int 0)
        ] 1469))
   (set (reg:SI 109)
        (unspec:SI [
          (const_int 0)
        ] 1470))
   (set (reg:SI 120)
        (unspec:SI [
          (const_int 0)
        ] 1471))
   (set (reg:SI 108)
        (unspec:SI [
          (const_int 0)
        ] 1472))
   (set (reg:SI 121)
        (unspec:SI [
          (const_int 0)
        ] 1473))
   (set (reg:SI 107)
        (unspec:SI [
          (const_int 0)
        ] 1474))
   (set (reg:SI 114)
        (unspec:SI [
          (const_int 0)
        ] 1475))
   (set (reg:SI 106)
        (unspec:SI [
          (const_int 0)
        ] 1476))
   (set (reg:SI 115)
        (unspec:SI [
          (const_int 0)
        ] 1477))
   (set (reg:SI 105)
        (unspec:SI [
          (const_int 0)
        ] 1478))
   (set (reg:SI 116)
        (unspec:SI [
          (const_int 0)
        ] 1479))
   (set (reg:SI 104)
        (unspec:SI [
          (const_int 0)
        ] 1480))
   (set (reg:SI 117)
        (unspec:SI [
          (const_int 0)
        ] 1481))]
  "CGEN_ENABLE_INSN_P (138)"
  "cpacsuma1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovhla1_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2794))]
  "CGEN_ENABLE_INSN_P (139)"
  "cpmovhla1.w\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovhla1_w_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2794))]
  "CGEN_ENABLE_INSN_P (140)"
  "cpmovhla1.w\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovhua1_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2796))]
  "CGEN_ENABLE_INSN_P (141)"
  "cpmovhua1.w\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovhua1_w_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2796))]
  "CGEN_ENABLE_INSN_P (142)"
  "cpmovhua1.w\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cppackla1_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2798))]
  "CGEN_ENABLE_INSN_P (143)"
  "cppackla1.w\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cppackla1_w_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2798))]
  "CGEN_ENABLE_INSN_P (144)"
  "cppackla1.w\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cppackua1_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2800))]
  "CGEN_ENABLE_INSN_P (145)"
  "cppackua1.w\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cppackua1_w_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2800))]
  "CGEN_ENABLE_INSN_P (146)"
  "cppackua1.w\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cppackla1_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2802))]
  "CGEN_ENABLE_INSN_P (147)"
  "cppackla1.h\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cppackla1_h_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2802))]
  "CGEN_ENABLE_INSN_P (148)"
  "cppackla1.h\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cppackua1_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2804))]
  "CGEN_ENABLE_INSN_P (149)"
  "cppackua1.h\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cppackua1_h_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2804))]
  "CGEN_ENABLE_INSN_P (150)"
  "cppackua1.h\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cppacka1_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2806))]
  "CGEN_ENABLE_INSN_P (151)"
  "cppacka1.b\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cppacka1_b_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2806))]
  "CGEN_ENABLE_INSN_P (152)"
  "cppacka1.b\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cppacka1u_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2808))]
  "CGEN_ENABLE_INSN_P (153)"
  "cppacka1u.b\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cppacka1u_b_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2808))]
  "CGEN_ENABLE_INSN_P (154)"
  "cppacka1u.b\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovlla1_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2810))]
  "CGEN_ENABLE_INSN_P (155)"
  "cpmovlla1.w\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovlla1_w_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2810))]
  "CGEN_ENABLE_INSN_P (156)"
  "cpmovlla1.w\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovlua1_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2812))]
  "CGEN_ENABLE_INSN_P (157)"
  "cpmovlua1.w\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovlua1_w_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2812))]
  "CGEN_ENABLE_INSN_P (158)"
  "cpmovlua1.w\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovula1_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2814))]
  "CGEN_ENABLE_INSN_P (159)"
  "cpmovula1.w\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovula1_w_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2814))]
  "CGEN_ENABLE_INSN_P (160)"
  "cpmovula1.w\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovuua1_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2816))]
  "CGEN_ENABLE_INSN_P (161)"
  "cpmovuua1.w\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovuua1_w_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2816))]
  "CGEN_ENABLE_INSN_P (162)"
  "cpmovuua1.w\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovla1_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2818))]
  "CGEN_ENABLE_INSN_P (163)"
  "cpmovla1.h\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovla1_h_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2818))]
  "CGEN_ENABLE_INSN_P (164)"
  "cpmovla1.h\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovua1_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2820))]
  "CGEN_ENABLE_INSN_P (165)"
  "cpmovua1.h\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovua1_h_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2820))]
  "CGEN_ENABLE_INSN_P (166)"
  "cpmovua1.h\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmova1_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2822))]
  "CGEN_ENABLE_INSN_P (167)"
  "cpmova1.b\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmova1_b_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 2822))]
  "CGEN_ENABLE_INSN_P (168)"
  "cpmova1.b\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsetla1_w_C3"
  [(set (reg:SI 107)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2824))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2825))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2826))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2827))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2828))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2829))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2830))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2831))]
  "CGEN_ENABLE_INSN_P (169)"
  "cpsetla1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsetla1_w_P1"
  [(set (reg:SI 107)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2824))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2825))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2826))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2827))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2828))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2829))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2830))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2831))]
  "CGEN_ENABLE_INSN_P (170)"
  "cpsetla1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsetua1_w_C3"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2832))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2833))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2834))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2835))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2836))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2837))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2838))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2839))]
  "CGEN_ENABLE_INSN_P (171)"
  "cpsetua1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsetua1_w_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2832))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2833))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2834))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2835))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2836))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2837))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2838))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2839))]
  "CGEN_ENABLE_INSN_P (172)"
  "cpsetua1.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpseta1_h_C3"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2840))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2841))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2842))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2843))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2844))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2845))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2846))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2847))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2848))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2849))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2850))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2851))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2852))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2853))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2854))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2855))]
  "CGEN_ENABLE_INSN_P (173)"
  "cpseta1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpseta1_h_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2840))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2841))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2842))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2843))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2844))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2845))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2846))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2847))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2848))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2849))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2850))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2851))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2852))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2853))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2854))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2855))]
  "CGEN_ENABLE_INSN_P (174)"
  "cpseta1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsadla1_h_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2856))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2857))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2858))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2859))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2860))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2861))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2862))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2863))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2864))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2865))]
  "CGEN_ENABLE_INSN_P (175)"
  "cpsadla1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsadla1_h_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2856))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2857))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2858))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2859))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2860))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2861))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2862))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2863))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2864))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2865))]
  "CGEN_ENABLE_INSN_P (176)"
  "cpsadla1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsadua1_h_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2866))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2867))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2868))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2869))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2870))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2871))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2872))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2873))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2874))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2875))]
  "CGEN_ENABLE_INSN_P (177)"
  "cpsadua1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsadua1_h_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2866))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2867))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2868))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2869))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2870))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2871))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2872))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2873))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2874))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2875))]
  "CGEN_ENABLE_INSN_P (178)"
  "cpsadua1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsada1_b_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2876))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2877))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2878))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2879))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2880))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2881))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2882))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2883))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2884))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2885))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2886))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2887))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2888))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2889))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2890))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2891))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2892))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2893))]
  "CGEN_ENABLE_INSN_P (179)"
  "cpsada1.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsada1_b_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2876))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2877))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2878))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2879))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2880))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2881))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2882))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2883))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2884))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2885))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2886))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2887))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2888))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2889))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2890))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2891))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2892))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2893))]
  "CGEN_ENABLE_INSN_P (180)"
  "cpsada1.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsada1u_b_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2894))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2895))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2896))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2897))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2898))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2899))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2900))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2901))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2902))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2903))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2904))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2905))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2906))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2907))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2908))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2909))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2910))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2911))]
  "CGEN_ENABLE_INSN_P (181)"
  "cpsada1u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsada1u_b_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2894))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2895))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2896))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2897))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2898))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2899))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2900))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2901))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2902))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2903))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2904))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2905))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2906))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2907))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2908))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2909))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2910))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2911))]
  "CGEN_ENABLE_INSN_P (182)"
  "cpsada1u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpabsla1_h_C3"
  [(set (reg:SI 107)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2912))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2913))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2914))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2915))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2916))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2917))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2918))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2919))]
  "CGEN_ENABLE_INSN_P (183)"
  "cpabsla1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpabsla1_h_P1"
  [(set (reg:SI 107)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2912))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2913))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2914))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2915))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2916))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2917))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2918))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2919))]
  "CGEN_ENABLE_INSN_P (184)"
  "cpabsla1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpabsua1_h_C3"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2920))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2921))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2922))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2923))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2924))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2925))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2926))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2927))]
  "CGEN_ENABLE_INSN_P (185)"
  "cpabsua1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpabsua1_h_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2920))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2921))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2922))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2923))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2924))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2925))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2926))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2927))]
  "CGEN_ENABLE_INSN_P (186)"
  "cpabsua1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpabsa1_b_C3"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2928))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2929))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2930))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2931))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2932))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2933))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2934))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2935))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2936))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2937))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2938))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2939))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2940))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2941))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2942))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2943))]
  "CGEN_ENABLE_INSN_P (187)"
  "cpabsa1.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpabsa1_b_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2928))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2929))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2930))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2931))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2932))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2933))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2934))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2935))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2936))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2937))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2938))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2939))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2940))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2941))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2942))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2943))]
  "CGEN_ENABLE_INSN_P (188)"
  "cpabsa1.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpabsa1u_b_C3"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2944))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2945))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2946))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2947))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2948))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2949))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2950))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2951))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2952))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2953))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2954))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2955))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2956))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2957))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2958))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2959))]
  "CGEN_ENABLE_INSN_P (189)"
  "cpabsa1u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpabsa1u_b_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2944))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2945))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2946))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2947))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2948))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2949))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2950))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2951))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2952))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2953))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2954))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2955))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2956))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2957))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2958))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2959))]
  "CGEN_ENABLE_INSN_P (190)"
  "cpabsa1u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsubacla1_h_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2960))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2961))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2962))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2963))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2964))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2965))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2966))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2967))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2968))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2969))]
  "CGEN_ENABLE_INSN_P (191)"
  "cpsubacla1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsubacla1_h_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2960))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2961))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2962))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2963))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2964))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2965))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2966))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2967))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2968))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2969))]
  "CGEN_ENABLE_INSN_P (192)"
  "cpsubacla1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsubacua1_h_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2970))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2971))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2972))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2973))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2974))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2975))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2976))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2977))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2978))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2979))]
  "CGEN_ENABLE_INSN_P (193)"
  "cpsubacua1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsubacua1_h_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2970))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2971))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2972))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2973))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2974))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2975))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2976))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2977))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2978))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2979))]
  "CGEN_ENABLE_INSN_P (194)"
  "cpsubacua1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsubaca1_b_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2980))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2981))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2982))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2983))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2984))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2985))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2986))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2987))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2988))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2989))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2990))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2991))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2992))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2993))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2994))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2995))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2996))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2997))]
  "CGEN_ENABLE_INSN_P (195)"
  "cpsubaca1.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsubaca1_b_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2980))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2981))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2982))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2983))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2984))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2985))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2986))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2987))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2988))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2989))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2990))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2991))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2992))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2993))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2994))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2995))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2996))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2997))]
  "CGEN_ENABLE_INSN_P (196)"
  "cpsubaca1.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsubaca1u_b_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2998))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2999))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3000))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3001))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3002))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3003))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3004))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3005))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3006))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3007))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3008))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3009))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3010))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3011))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3012))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3013))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3014))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3015))]
  "CGEN_ENABLE_INSN_P (197)"
  "cpsubaca1u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsubaca1u_b_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2998))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2999))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3000))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3001))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3002))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3003))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3004))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3005))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3006))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3007))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3008))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3009))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3010))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3011))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3012))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3013))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3014))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3015))]
  "CGEN_ENABLE_INSN_P (198)"
  "cpsubaca1u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsubla1_h_C3"
  [(set (reg:SI 107)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3016))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3017))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3018))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3019))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3020))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3021))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3022))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3023))]
  "CGEN_ENABLE_INSN_P (199)"
  "cpsubla1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsubla1_h_P1"
  [(set (reg:SI 107)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3016))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3017))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3018))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3019))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3020))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3021))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3022))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3023))]
  "CGEN_ENABLE_INSN_P (200)"
  "cpsubla1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsubua1_h_C3"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3024))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3025))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3026))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3027))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3028))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3029))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3030))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3031))]
  "CGEN_ENABLE_INSN_P (201)"
  "cpsubua1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsubua1_h_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3024))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3025))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3026))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3027))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3028))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3029))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3030))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3031))]
  "CGEN_ENABLE_INSN_P (202)"
  "cpsubua1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsuba1_b_C3"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3032))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3033))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3034))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3035))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3036))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3037))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3038))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3039))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3040))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3041))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3042))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3043))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3044))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3045))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3046))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3047))]
  "CGEN_ENABLE_INSN_P (203)"
  "cpsuba1.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsuba1_b_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3032))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3033))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3034))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3035))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3036))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3037))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3038))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3039))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3040))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3041))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3042))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3043))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3044))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3045))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3046))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3047))]
  "CGEN_ENABLE_INSN_P (204)"
  "cpsuba1.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsuba1u_b_C3"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3048))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3049))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3050))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3051))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3052))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3053))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3054))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3055))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3056))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3057))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3058))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3059))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3060))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3061))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3062))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3063))]
  "CGEN_ENABLE_INSN_P (205)"
  "cpsuba1u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsuba1u_b_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3048))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3049))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3050))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3051))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3052))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3053))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3054))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3055))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3056))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3057))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3058))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3059))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3060))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3061))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3062))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3063))]
  "CGEN_ENABLE_INSN_P (206)"
  "cpsuba1u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaddacla1_h_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3064))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3065))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3066))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3067))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3068))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3069))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3070))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3071))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3072))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3073))]
  "CGEN_ENABLE_INSN_P (207)"
  "cpaddacla1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaddacla1_h_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3064))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3065))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3066))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3067))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3068))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3069))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3070))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3071))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3072))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3073))]
  "CGEN_ENABLE_INSN_P (208)"
  "cpaddacla1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaddacua1_h_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3074))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3075))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3076))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3077))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3078))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3079))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3080))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3081))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3082))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3083))]
  "CGEN_ENABLE_INSN_P (209)"
  "cpaddacua1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaddacua1_h_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3074))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3075))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3076))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3077))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3078))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3079))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3080))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3081))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3082))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3083))]
  "CGEN_ENABLE_INSN_P (210)"
  "cpaddacua1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaddaca1_b_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3084))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3085))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3086))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3087))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3088))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3089))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3090))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3091))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3092))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3093))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3094))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3095))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3096))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3097))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3098))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3099))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3100))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3101))]
  "CGEN_ENABLE_INSN_P (211)"
  "cpaddaca1.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaddaca1_b_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3084))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3085))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3086))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3087))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3088))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3089))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3090))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3091))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3092))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3093))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3094))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3095))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3096))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3097))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3098))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3099))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3100))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3101))]
  "CGEN_ENABLE_INSN_P (212)"
  "cpaddaca1.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaddaca1u_b_C3"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3102))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3103))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3104))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3105))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3106))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3107))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3108))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3109))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3110))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3111))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3112))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3113))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3114))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3115))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3116))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3117))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3118))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3119))]
  "CGEN_ENABLE_INSN_P (213)"
  "cpaddaca1u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaddaca1u_b_P1"
  [(set (reg:SI 87)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3102))
   (set (reg:SI 113)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3103))
   (set (reg:SI 111)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3104))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3105))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3106))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3107))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3108))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3109))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3110))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3111))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3112))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3113))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3114))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3115))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3116))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3117))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3118))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3119))]
  "CGEN_ENABLE_INSN_P (214)"
  "cpaddaca1u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaddla1_h_C3"
  [(set (reg:SI 107)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3120))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3121))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3122))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3123))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3124))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3125))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3126))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3127))]
  "CGEN_ENABLE_INSN_P (215)"
  "cpaddla1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaddla1_h_P1"
  [(set (reg:SI 107)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3120))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3121))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3122))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3123))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3124))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3125))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3126))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3127))]
  "CGEN_ENABLE_INSN_P (216)"
  "cpaddla1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaddua1_h_C3"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3128))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3129))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3130))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3131))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3132))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3133))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3134))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3135))]
  "CGEN_ENABLE_INSN_P (217)"
  "cpaddua1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaddua1_h_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3128))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3129))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3130))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3131))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3132))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3133))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3134))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3135))]
  "CGEN_ENABLE_INSN_P (218)"
  "cpaddua1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpadda1_b_C3"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3136))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3137))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3138))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3139))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3140))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3141))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3142))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3143))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3144))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3145))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3146))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3147))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3148))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3149))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3150))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3151))]
  "CGEN_ENABLE_INSN_P (219)"
  "cpadda1.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpadda1_b_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3136))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3137))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3138))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3139))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3140))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3141))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3142))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3143))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3144))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3145))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3146))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3147))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3148))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3149))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3150))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3151))]
  "CGEN_ENABLE_INSN_P (220)"
  "cpadda1.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpadda1u_b_C3"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3152))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3153))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3154))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3155))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3156))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3157))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3158))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3159))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3160))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3161))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3162))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3163))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3164))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3165))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3166))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3167))]
  "CGEN_ENABLE_INSN_P (221)"
  "cpadda1u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpadda1u_b_P1"
  [(set (reg:SI 111)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3152))
   (set (reg:SI 118)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3153))
   (set (reg:SI 110)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3154))
   (set (reg:SI 119)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3155))
   (set (reg:SI 109)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3156))
   (set (reg:SI 120)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3157))
   (set (reg:SI 108)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3158))
   (set (reg:SI 121)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3159))
   (set (reg:SI 107)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3160))
   (set (reg:SI 114)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3161))
   (set (reg:SI 106)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3162))
   (set (reg:SI 115)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3163))
   (set (reg:SI 105)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3164))
   (set (reg:SI 116)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3165))
   (set (reg:SI 104)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3166))
   (set (reg:SI 117)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3167))]
  "CGEN_ENABLE_INSN_P (222)"
  "cpadda1u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovi_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "cgen_h_sint_8a1_immediate" "")
        ] 3180))]
  "CGEN_ENABLE_INSN_P (223)"
  "cpmovi.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovi_b_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "cgen_h_sint_8a1_immediate" "")
        ] 3180))]
  "CGEN_ENABLE_INSN_P (224)"
  "cpmovi.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_c1nop_P1"
  [(unspec_volatile [
     (const_int 0)
   ] 1482)]
  "CGEN_ENABLE_INSN_P (225)"
  "c1nop"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cdmovi_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "cgen_h_sint_8a1_immediate" "")
        ] 3168))]
  "CGEN_ENABLE_INSN_P (226)"
  "cdmovi\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cdmovi_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "cgen_h_sint_16a1_immediate" "")
        ] 3168))]
  "CGEN_ENABLE_INSN_P (227)"
  "cdmovi\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cdmoviu_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "cgen_h_uint_8a1_immediate" "")
        ] 3170))]
  "CGEN_ENABLE_INSN_P (228)"
  "cdmoviu\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cdmoviu_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "cgen_h_uint_16a1_immediate" "")
        ] 3170))]
  "CGEN_ENABLE_INSN_P (229)"
  "cdmoviu\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovi_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "cgen_h_sint_8a1_immediate" "")
        ] 3172))]
  "CGEN_ENABLE_INSN_P (230)"
  "cpmovi.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovi_w_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "cgen_h_sint_16a1_immediate" "")
        ] 3172))]
  "CGEN_ENABLE_INSN_P (231)"
  "cpmovi.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmoviu_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "cgen_h_uint_8a1_immediate" "")
        ] 3174))]
  "CGEN_ENABLE_INSN_P (232)"
  "cpmoviu.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmoviu_w_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "cgen_h_uint_16a1_immediate" "")
        ] 3174))]
  "CGEN_ENABLE_INSN_P (233)"
  "cpmoviu.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovi_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "cgen_h_sint_8a1_immediate" "")
        ] 3176))]
  "CGEN_ENABLE_INSN_P (234)"
  "cpmovi.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovi_h_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "cgen_h_sint_16a1_immediate" "")
        ] 3176))]
  "CGEN_ENABLE_INSN_P (235)"
  "cpmovi.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cdclipi3_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_6a1_immediate" "")
        ] 3182))]
  "CGEN_ENABLE_INSN_P (236)"
  "cdclipi3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cdclipi3_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_6a1_immediate" "")
        ] 3182))]
  "CGEN_ENABLE_INSN_P (237)"
  "cdclipi3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cdclipiu3_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_6a1_immediate" "")
        ] 3184))]
  "CGEN_ENABLE_INSN_P (238)"
  "cdclipiu3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cdclipiu3_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_6a1_immediate" "")
        ] 3184))]
  "CGEN_ENABLE_INSN_P (239)"
  "cdclipiu3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpclipi3_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_5a1_immediate" "")
        ] 3186))]
  "CGEN_ENABLE_INSN_P (240)"
  "cpclipi3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpclipi3_w_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_5a1_immediate" "")
        ] 3186))]
  "CGEN_ENABLE_INSN_P (241)"
  "cpclipi3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpclipiu3_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_5a1_immediate" "")
        ] 3188))]
  "CGEN_ENABLE_INSN_P (242)"
  "cpclipiu3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpclipiu3_w_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_5a1_immediate" "")
        ] 3188))]
  "CGEN_ENABLE_INSN_P (243)"
  "cpclipiu3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpslai3_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_5a1_immediate" "")
        ] 3190))]
  "CGEN_ENABLE_INSN_P (244)"
  "cpslai3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpslai3_w_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_5a1_immediate" "")
        ] 3190))]
  "CGEN_ENABLE_INSN_P (245)"
  "cpslai3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpslai3_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_4a1_immediate" "")
        ] 3192))]
  "CGEN_ENABLE_INSN_P (246)"
  "cpslai3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpslai3_h_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_4a1_immediate" "")
        ] 3192))]
  "CGEN_ENABLE_INSN_P (247)"
  "cpslai3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cdslli3_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_6a1_immediate" "")
        ] 3194))]
  "CGEN_ENABLE_INSN_P (248)"
  "cdslli3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cdslli3_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_6a1_immediate" "")
        ] 3194))]
  "CGEN_ENABLE_INSN_P (249)"
  "cdslli3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpslli3_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_5a1_immediate" "")
        ] 3196))]
  "CGEN_ENABLE_INSN_P (250)"
  "cpslli3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpslli3_w_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_5a1_immediate" "")
        ] 3196))]
  "CGEN_ENABLE_INSN_P (251)"
  "cpslli3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpslli3_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_4a1_immediate" "")
        ] 3198))]
  "CGEN_ENABLE_INSN_P (252)"
  "cpslli3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpslli3_h_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_4a1_immediate" "")
        ] 3198))]
  "CGEN_ENABLE_INSN_P (253)"
  "cpslli3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpslli3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_3a1_immediate" "")
        ] 3200))]
  "CGEN_ENABLE_INSN_P (254)"
  "cpslli3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpslli3_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_3a1_immediate" "")
        ] 3200))]
  "CGEN_ENABLE_INSN_P (255)"
  "cpslli3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cdsrai3_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_6a1_immediate" "")
        ] 3202))]
  "CGEN_ENABLE_INSN_P (256)"
  "cdsrai3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cdsrai3_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_6a1_immediate" "")
        ] 3202))]
  "CGEN_ENABLE_INSN_P (257)"
  "cdsrai3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsrai3_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_5a1_immediate" "")
        ] 3204))]
  "CGEN_ENABLE_INSN_P (258)"
  "cpsrai3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsrai3_w_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_5a1_immediate" "")
        ] 3204))]
  "CGEN_ENABLE_INSN_P (259)"
  "cpsrai3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsrai3_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_4a1_immediate" "")
        ] 3206))]
  "CGEN_ENABLE_INSN_P (260)"
  "cpsrai3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsrai3_h_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_4a1_immediate" "")
        ] 3206))]
  "CGEN_ENABLE_INSN_P (261)"
  "cpsrai3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsrai3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_3a1_immediate" "")
        ] 3208))]
  "CGEN_ENABLE_INSN_P (262)"
  "cpsrai3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsrai3_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_3a1_immediate" "")
        ] 3208))]
  "CGEN_ENABLE_INSN_P (263)"
  "cpsrai3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cdsrli3_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_6a1_immediate" "")
        ] 3210))]
  "CGEN_ENABLE_INSN_P (264)"
  "cdsrli3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cdsrli3_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_6a1_immediate" "")
        ] 3210))]
  "CGEN_ENABLE_INSN_P (265)"
  "cdsrli3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsrli3_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_5a1_immediate" "")
        ] 3212))]
  "CGEN_ENABLE_INSN_P (266)"
  "cpsrli3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsrli3_w_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_5a1_immediate" "")
        ] 3212))]
  "CGEN_ENABLE_INSN_P (267)"
  "cpsrli3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsrli3_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_4a1_immediate" "")
        ] 3214))]
  "CGEN_ENABLE_INSN_P (268)"
  "cpsrli3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsrli3_h_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_4a1_immediate" "")
        ] 3214))]
  "CGEN_ENABLE_INSN_P (269)"
  "cpsrli3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsrli3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_3a1_immediate" "")
        ] 3216))]
  "CGEN_ENABLE_INSN_P (270)"
  "cpsrli3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsrli3_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "cgen_h_uint_3a1_immediate" "")
        ] 3216))]
  "CGEN_ENABLE_INSN_P (271)"
  "cpsrli3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsla3_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3460))]
  "CGEN_ENABLE_INSN_P (272)"
  "cpsla3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsla3_w_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3460))]
  "CGEN_ENABLE_INSN_P (273)"
  "cpsla3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsla3_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3462))]
  "CGEN_ENABLE_INSN_P (274)"
  "cpsla3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsla3_h_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3462))]
  "CGEN_ENABLE_INSN_P (275)"
  "cpsla3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cdsll3_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3464))]
  "CGEN_ENABLE_INSN_P (276)"
  "cdsll3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cdsll3_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3464))]
  "CGEN_ENABLE_INSN_P (277)"
  "cdsll3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssll3_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3466))]
  "CGEN_ENABLE_INSN_P (278)"
  "cpssll3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssll3_w_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3466))]
  "CGEN_ENABLE_INSN_P (279)"
  "cpssll3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsll3_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3468))]
  "CGEN_ENABLE_INSN_P (280)"
  "cpsll3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsll3_w_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3468))]
  "CGEN_ENABLE_INSN_P (281)"
  "cpsll3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssll3_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3470))]
  "CGEN_ENABLE_INSN_P (282)"
  "cpssll3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssll3_h_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3470))]
  "CGEN_ENABLE_INSN_P (283)"
  "cpssll3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsll3_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3472))]
  "CGEN_ENABLE_INSN_P (284)"
  "cpsll3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsll3_h_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3472))]
  "CGEN_ENABLE_INSN_P (285)"
  "cpsll3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssll3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3474))]
  "CGEN_ENABLE_INSN_P (286)"
  "cpssll3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssll3_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3474))]
  "CGEN_ENABLE_INSN_P (287)"
  "cpssll3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsll3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3476))]
  "CGEN_ENABLE_INSN_P (288)"
  "cpsll3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsll3_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3476))]
  "CGEN_ENABLE_INSN_P (289)"
  "cpsll3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cdsra3_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3478))]
  "CGEN_ENABLE_INSN_P (290)"
  "cdsra3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cdsra3_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3478))]
  "CGEN_ENABLE_INSN_P (291)"
  "cdsra3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssra3_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3480))]
  "CGEN_ENABLE_INSN_P (292)"
  "cpssra3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssra3_w_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3480))]
  "CGEN_ENABLE_INSN_P (293)"
  "cpssra3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsra3_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3482))]
  "CGEN_ENABLE_INSN_P (294)"
  "cpsra3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsra3_w_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3482))]
  "CGEN_ENABLE_INSN_P (295)"
  "cpsra3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssra3_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3484))]
  "CGEN_ENABLE_INSN_P (296)"
  "cpssra3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssra3_h_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3484))]
  "CGEN_ENABLE_INSN_P (297)"
  "cpssra3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsra3_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3486))]
  "CGEN_ENABLE_INSN_P (298)"
  "cpsra3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsra3_h_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3486))]
  "CGEN_ENABLE_INSN_P (299)"
  "cpsra3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssra3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3488))]
  "CGEN_ENABLE_INSN_P (300)"
  "cpssra3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssra3_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3488))]
  "CGEN_ENABLE_INSN_P (301)"
  "cpssra3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsra3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3490))]
  "CGEN_ENABLE_INSN_P (302)"
  "cpsra3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsra3_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3490))]
  "CGEN_ENABLE_INSN_P (303)"
  "cpsra3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cdsrl3_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3492))]
  "CGEN_ENABLE_INSN_P (304)"
  "cdsrl3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cdsrl3_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3492))]
  "CGEN_ENABLE_INSN_P (305)"
  "cdsrl3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssrl3_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3494))]
  "CGEN_ENABLE_INSN_P (306)"
  "cpssrl3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssrl3_w_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3494))]
  "CGEN_ENABLE_INSN_P (307)"
  "cpssrl3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsrl3_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3496))]
  "CGEN_ENABLE_INSN_P (308)"
  "cpsrl3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsrl3_w_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3496))]
  "CGEN_ENABLE_INSN_P (309)"
  "cpsrl3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssrl3_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3498))]
  "CGEN_ENABLE_INSN_P (310)"
  "cpssrl3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssrl3_h_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3498))]
  "CGEN_ENABLE_INSN_P (311)"
  "cpssrl3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsrl3_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3500))]
  "CGEN_ENABLE_INSN_P (312)"
  "cpsrl3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsrl3_h_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3500))]
  "CGEN_ENABLE_INSN_P (313)"
  "cpsrl3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssrl3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3502))]
  "CGEN_ENABLE_INSN_P (314)"
  "cpssrl3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssrl3_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3502))]
  "CGEN_ENABLE_INSN_P (315)"
  "cpssrl3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsrl3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3504))]
  "CGEN_ENABLE_INSN_P (316)"
  "cpsrl3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsrl3_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3504))]
  "CGEN_ENABLE_INSN_P (317)"
  "cpsrl3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmin3_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3390))]
  "CGEN_ENABLE_INSN_P (318)"
  "cpmin3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmin3_w_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3390))]
  "CGEN_ENABLE_INSN_P (319)"
  "cpmin3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpminu3_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3392))]
  "CGEN_ENABLE_INSN_P (320)"
  "cpminu3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpminu3_w_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3392))]
  "CGEN_ENABLE_INSN_P (321)"
  "cpminu3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmin3_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3394))]
  "CGEN_ENABLE_INSN_P (322)"
  "cpmin3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmin3_h_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3394))]
  "CGEN_ENABLE_INSN_P (323)"
  "cpmin3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmin3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3396))]
  "CGEN_ENABLE_INSN_P (324)"
  "cpmin3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmin3_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3396))]
  "CGEN_ENABLE_INSN_P (325)"
  "cpmin3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpminu3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3398))]
  "CGEN_ENABLE_INSN_P (326)"
  "cpminu3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpminu3_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3398))]
  "CGEN_ENABLE_INSN_P (327)"
  "cpminu3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmax3_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3400))]
  "CGEN_ENABLE_INSN_P (328)"
  "cpmax3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmax3_w_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3400))]
  "CGEN_ENABLE_INSN_P (329)"
  "cpmax3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmaxu3_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3402))]
  "CGEN_ENABLE_INSN_P (330)"
  "cpmaxu3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmaxu3_w_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3402))]
  "CGEN_ENABLE_INSN_P (331)"
  "cpmaxu3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmax3_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3404))]
  "CGEN_ENABLE_INSN_P (332)"
  "cpmax3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmax3_h_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3404))]
  "CGEN_ENABLE_INSN_P (333)"
  "cpmax3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmax3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3406))]
  "CGEN_ENABLE_INSN_P (334)"
  "cpmax3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmax3_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3406))]
  "CGEN_ENABLE_INSN_P (335)"
  "cpmax3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmaxu3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3408))]
  "CGEN_ENABLE_INSN_P (336)"
  "cpmaxu3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmaxu3_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3408))]
  "CGEN_ENABLE_INSN_P (337)"
  "cpmaxu3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cppack_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3506))]
  "CGEN_ENABLE_INSN_P (338)"
  "cppack.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cppack_h_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3506))]
  "CGEN_ENABLE_INSN_P (339)"
  "cppack.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cppack_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3508))]
  "CGEN_ENABLE_INSN_P (340)"
  "cppack.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cppack_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3508))]
  "CGEN_ENABLE_INSN_P (341)"
  "cppack.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cppacku_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3510))]
  "CGEN_ENABLE_INSN_P (342)"
  "cppacku.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cppacku_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3510))]
  "CGEN_ENABLE_INSN_P (343)"
  "cppacku.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpxor3_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3532))]
  "CGEN_ENABLE_INSN_P (344)"
  "cpxor3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpxor3_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3532))]
  "CGEN_ENABLE_INSN_P (345)"
  "cpxor3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpnor3_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3534))]
  "CGEN_ENABLE_INSN_P (346)"
  "cpnor3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpnor3_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3534))]
  "CGEN_ENABLE_INSN_P (347)"
  "cpnor3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpor3_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3536))]
  "CGEN_ENABLE_INSN_P (348)"
  "cpor3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpor3_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3536))]
  "CGEN_ENABLE_INSN_P (349)"
  "cpor3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpand3_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3538))]
  "CGEN_ENABLE_INSN_P (350)"
  "cpand3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpand3_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3538))]
  "CGEN_ENABLE_INSN_P (351)"
  "cpand3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpabs3_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3410))]
  "CGEN_ENABLE_INSN_P (352)"
  "cpabs3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpabs3_h_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3410))]
  "CGEN_ENABLE_INSN_P (353)"
  "cpabs3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpabs3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3412))]
  "CGEN_ENABLE_INSN_P (354)"
  "cpabs3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpabs3_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3412))]
  "CGEN_ENABLE_INSN_P (355)"
  "cpabs3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpabsu3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3414))]
  "CGEN_ENABLE_INSN_P (356)"
  "cpabsu3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpabsu3_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3414))]
  "CGEN_ENABLE_INSN_P (357)"
  "cpabsu3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaddsr3_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3416))]
  "CGEN_ENABLE_INSN_P (358)"
  "cpaddsr3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaddsr3_w_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3416))]
  "CGEN_ENABLE_INSN_P (359)"
  "cpaddsr3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaddsr3_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3418))]
  "CGEN_ENABLE_INSN_P (360)"
  "cpaddsr3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaddsr3_h_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3418))]
  "CGEN_ENABLE_INSN_P (361)"
  "cpaddsr3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaddsr3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3420))]
  "CGEN_ENABLE_INSN_P (362)"
  "cpaddsr3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaddsr3_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3420))]
  "CGEN_ENABLE_INSN_P (363)"
  "cpaddsr3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaddsru3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3422))]
  "CGEN_ENABLE_INSN_P (364)"
  "cpaddsru3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaddsru3_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3422))]
  "CGEN_ENABLE_INSN_P (365)"
  "cpaddsru3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpave3_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3424))]
  "CGEN_ENABLE_INSN_P (366)"
  "cpave3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpave3_w_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3424))]
  "CGEN_ENABLE_INSN_P (367)"
  "cpave3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpave3_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3426))]
  "CGEN_ENABLE_INSN_P (368)"
  "cpave3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpave3_h_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3426))]
  "CGEN_ENABLE_INSN_P (369)"
  "cpave3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpave3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3428))]
  "CGEN_ENABLE_INSN_P (370)"
  "cpave3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpave3_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3428))]
  "CGEN_ENABLE_INSN_P (371)"
  "cpave3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaveu3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3430))]
  "CGEN_ENABLE_INSN_P (372)"
  "cpaveu3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaveu3_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3430))]
  "CGEN_ENABLE_INSN_P (373)"
  "cpaveu3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextlsub3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3432))]
  "CGEN_ENABLE_INSN_P (374)"
  "cpextlsub3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextlsub3_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3432))]
  "CGEN_ENABLE_INSN_P (375)"
  "cpextlsub3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextlsubu3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3434))]
  "CGEN_ENABLE_INSN_P (376)"
  "cpextlsubu3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextlsubu3_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3434))]
  "CGEN_ENABLE_INSN_P (377)"
  "cpextlsubu3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextusub3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3436))]
  "CGEN_ENABLE_INSN_P (378)"
  "cpextusub3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextusub3_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3436))]
  "CGEN_ENABLE_INSN_P (379)"
  "cpextusub3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextusubu3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3438))]
  "CGEN_ENABLE_INSN_P (380)"
  "cpextusubu3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextusubu3_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3438))]
  "CGEN_ENABLE_INSN_P (381)"
  "cpextusubu3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextladd3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3440))]
  "CGEN_ENABLE_INSN_P (382)"
  "cpextladd3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextladd3_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3440))]
  "CGEN_ENABLE_INSN_P (383)"
  "cpextladd3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextladdu3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3442))]
  "CGEN_ENABLE_INSN_P (384)"
  "cpextladdu3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextladdu3_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3442))]
  "CGEN_ENABLE_INSN_P (385)"
  "cpextladdu3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextuadd3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3444))]
  "CGEN_ENABLE_INSN_P (386)"
  "cpextuadd3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextuadd3_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3444))]
  "CGEN_ENABLE_INSN_P (387)"
  "cpextuadd3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextuaddu3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3446))]
  "CGEN_ENABLE_INSN_P (388)"
  "cpextuaddu3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextuaddu3_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3446))]
  "CGEN_ENABLE_INSN_P (389)"
  "cpextuaddu3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssub3_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3448))
   (set (reg:SI 84)
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
        ] 3450))
   (set (reg:SI 122)
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
        ] 3451))]
  "CGEN_ENABLE_INSN_P (390)"
  "cpssub3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssub3_w_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3448))
   (set (reg:SI 84)
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
        ] 3450))
   (set (reg:SI 122)
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
        ] 3451))]
  "CGEN_ENABLE_INSN_P (391)"
  "cpssub3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssub3_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3452))
   (set (reg:SI 84)
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
        ] 3454))
   (set (reg:SI 122)
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
        ] 3455))]
  "CGEN_ENABLE_INSN_P (392)"
  "cpssub3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpssub3_h_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3452))
   (set (reg:SI 84)
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
        ] 3454))
   (set (reg:SI 122)
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
        ] 3455))]
  "CGEN_ENABLE_INSN_P (393)"
  "cpssub3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsadd3_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3456))]
  "CGEN_ENABLE_INSN_P (394)"
  "cpsadd3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsadd3_w_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3456))]
  "CGEN_ENABLE_INSN_P (395)"
  "cpsadd3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsadd3_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3458))]
  "CGEN_ENABLE_INSN_P (396)"
  "cpsadd3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsadd3_h_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3458))]
  "CGEN_ENABLE_INSN_P (397)"
  "cpsadd3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cdsub3_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3540))]
  "CGEN_ENABLE_INSN_P (398)"
  "cdsub3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cdsub3_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3540))]
  "CGEN_ENABLE_INSN_P (399)"
  "cdsub3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsub3_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3542))]
  "CGEN_ENABLE_INSN_P (400)"
  "cpsub3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsub3_w_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3542))]
  "CGEN_ENABLE_INSN_P (401)"
  "cpsub3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsub3_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3544))]
  "CGEN_ENABLE_INSN_P (402)"
  "cpsub3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsub3_h_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3544))]
  "CGEN_ENABLE_INSN_P (403)"
  "cpsub3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsub3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3546))]
  "CGEN_ENABLE_INSN_P (404)"
  "cpsub3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsub3_b_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3546))]
  "CGEN_ENABLE_INSN_P (405)"
  "cpsub3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cdadd3_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3548))]
  "CGEN_ENABLE_INSN_P (406)"
  "cdadd3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cdadd3_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3548))]
  "CGEN_ENABLE_INSN_P (407)"
  "cdadd3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpge_w_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3218))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3219))]
  "CGEN_ENABLE_INSN_P (408)"
  "cpocmpge.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpge_w_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3218)]
  "CGEN_ENABLE_INSN_P (409)"
  "cpocmpge.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpgeu_w_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3220))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3221))]
  "CGEN_ENABLE_INSN_P (410)"
  "cpocmpgeu.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpgeu_w_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3220)]
  "CGEN_ENABLE_INSN_P (411)"
  "cpocmpgeu.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpge_h_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3222))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3223))]
  "CGEN_ENABLE_INSN_P (412)"
  "cpocmpge.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpge_h_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3222)]
  "CGEN_ENABLE_INSN_P (413)"
  "cpocmpge.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpge_b_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3224))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3225))]
  "CGEN_ENABLE_INSN_P (414)"
  "cpocmpge.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpge_b_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3224)]
  "CGEN_ENABLE_INSN_P (415)"
  "cpocmpge.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpgeu_b_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3226))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3227))]
  "CGEN_ENABLE_INSN_P (416)"
  "cpocmpgeu.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpgeu_b_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3226)]
  "CGEN_ENABLE_INSN_P (417)"
  "cpocmpgeu.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpgt_w_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3228))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3229))]
  "CGEN_ENABLE_INSN_P (418)"
  "cpocmpgt.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpgt_w_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3228)]
  "CGEN_ENABLE_INSN_P (419)"
  "cpocmpgt.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpgtu_w_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3230))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3231))]
  "CGEN_ENABLE_INSN_P (420)"
  "cpocmpgtu.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpgtu_w_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3230)]
  "CGEN_ENABLE_INSN_P (421)"
  "cpocmpgtu.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpgt_h_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3232))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3233))]
  "CGEN_ENABLE_INSN_P (422)"
  "cpocmpgt.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpgt_h_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3232)]
  "CGEN_ENABLE_INSN_P (423)"
  "cpocmpgt.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpgt_b_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3234))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3235))]
  "CGEN_ENABLE_INSN_P (424)"
  "cpocmpgt.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpgt_b_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3234)]
  "CGEN_ENABLE_INSN_P (425)"
  "cpocmpgt.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpgtu_b_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3236))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3237))]
  "CGEN_ENABLE_INSN_P (426)"
  "cpocmpgtu.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpgtu_b_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3236)]
  "CGEN_ENABLE_INSN_P (427)"
  "cpocmpgtu.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpne_w_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3238))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3239))]
  "CGEN_ENABLE_INSN_P (428)"
  "cpocmpne.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpne_w_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3238)]
  "CGEN_ENABLE_INSN_P (429)"
  "cpocmpne.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpne_h_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3240))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3241))]
  "CGEN_ENABLE_INSN_P (430)"
  "cpocmpne.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpne_h_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3240)]
  "CGEN_ENABLE_INSN_P (431)"
  "cpocmpne.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpne_b_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3242))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3243))]
  "CGEN_ENABLE_INSN_P (432)"
  "cpocmpne.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpne_b_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3242)]
  "CGEN_ENABLE_INSN_P (433)"
  "cpocmpne.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpeq_w_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3244))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3245))]
  "CGEN_ENABLE_INSN_P (434)"
  "cpocmpeq.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpeq_w_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3244)]
  "CGEN_ENABLE_INSN_P (435)"
  "cpocmpeq.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpeq_h_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3246))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3247))]
  "CGEN_ENABLE_INSN_P (436)"
  "cpocmpeq.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpeq_h_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3246)]
  "CGEN_ENABLE_INSN_P (437)"
  "cpocmpeq.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpeq_b_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3248))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3249))]
  "CGEN_ENABLE_INSN_P (438)"
  "cpocmpeq.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpocmpeq_b_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3248)]
  "CGEN_ENABLE_INSN_P (439)"
  "cpocmpeq.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpge_w_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3250))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3251))]
  "CGEN_ENABLE_INSN_P (440)"
  "cpacmpge.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpge_w_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3250)]
  "CGEN_ENABLE_INSN_P (441)"
  "cpacmpge.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpgeu_w_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3252))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3253))]
  "CGEN_ENABLE_INSN_P (442)"
  "cpacmpgeu.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpgeu_w_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3252)]
  "CGEN_ENABLE_INSN_P (443)"
  "cpacmpgeu.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpge_h_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3254))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3255))]
  "CGEN_ENABLE_INSN_P (444)"
  "cpacmpge.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpge_h_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3254)]
  "CGEN_ENABLE_INSN_P (445)"
  "cpacmpge.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpge_b_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3256))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3257))]
  "CGEN_ENABLE_INSN_P (446)"
  "cpacmpge.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpge_b_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3256)]
  "CGEN_ENABLE_INSN_P (447)"
  "cpacmpge.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpgeu_b_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3258))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3259))]
  "CGEN_ENABLE_INSN_P (448)"
  "cpacmpgeu.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpgeu_b_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3258)]
  "CGEN_ENABLE_INSN_P (449)"
  "cpacmpgeu.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpgt_w_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3260))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3261))]
  "CGEN_ENABLE_INSN_P (450)"
  "cpacmpgt.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpgt_w_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3260)]
  "CGEN_ENABLE_INSN_P (451)"
  "cpacmpgt.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpgtu_w_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3262))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3263))]
  "CGEN_ENABLE_INSN_P (452)"
  "cpacmpgtu.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpgtu_w_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3262)]
  "CGEN_ENABLE_INSN_P (453)"
  "cpacmpgtu.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpgt_h_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3264))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3265))]
  "CGEN_ENABLE_INSN_P (454)"
  "cpacmpgt.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpgt_h_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3264)]
  "CGEN_ENABLE_INSN_P (455)"
  "cpacmpgt.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpgt_b_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3266))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3267))]
  "CGEN_ENABLE_INSN_P (456)"
  "cpacmpgt.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpgt_b_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3266)]
  "CGEN_ENABLE_INSN_P (457)"
  "cpacmpgt.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpgtu_b_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3268))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3269))]
  "CGEN_ENABLE_INSN_P (458)"
  "cpacmpgtu.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpgtu_b_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3268)]
  "CGEN_ENABLE_INSN_P (459)"
  "cpacmpgtu.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpne_w_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3270))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3271))]
  "CGEN_ENABLE_INSN_P (460)"
  "cpacmpne.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpne_w_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3270)]
  "CGEN_ENABLE_INSN_P (461)"
  "cpacmpne.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpne_h_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3272))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3273))]
  "CGEN_ENABLE_INSN_P (462)"
  "cpacmpne.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpne_h_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3272)]
  "CGEN_ENABLE_INSN_P (463)"
  "cpacmpne.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpne_b_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3274))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3275))]
  "CGEN_ENABLE_INSN_P (464)"
  "cpacmpne.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpne_b_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3274)]
  "CGEN_ENABLE_INSN_P (465)"
  "cpacmpne.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpeq_w_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3276))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3277))]
  "CGEN_ENABLE_INSN_P (466)"
  "cpacmpeq.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpeq_w_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3276)]
  "CGEN_ENABLE_INSN_P (467)"
  "cpacmpeq.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpeq_h_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3278))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3279))]
  "CGEN_ENABLE_INSN_P (468)"
  "cpacmpeq.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpeq_h_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3278)]
  "CGEN_ENABLE_INSN_P (469)"
  "cpacmpeq.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpeq_b_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3280))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3281))]
  "CGEN_ENABLE_INSN_P (470)"
  "cpacmpeq.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacmpeq_b_P0_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
     (match_operand:DI 1 "general_operand" "x")
   ] 3280)]
  "CGEN_ENABLE_INSN_P (471)"
  "cpacmpeq.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfsftbi_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
          (match_operand:DI 3 "cgen_h_uint_3a1_immediate" "")
        ] 3528))]
  "CGEN_ENABLE_INSN_P (472)"
  "cpfsftbi\\t%0,%1,%2,%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfsftbi_P0_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
          (match_operand:DI 3 "cgen_h_uint_3a1_immediate" "")
        ] 3528))]
  "CGEN_ENABLE_INSN_P (473)"
  "cpfsftbi\\t%0,%1,%2,%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfacla0s1_h_P0S"
  [(set (reg:SI 86)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1484))
   (set (reg:SI 124)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1485))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1486))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1487))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1488))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1489))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1490))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1491))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1492))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1493))]
  "CGEN_ENABLE_INSN_P (474)"
  "cpfacla0s1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfacua0s1_h_P0S"
  [(set (reg:SI 86)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1494))
   (set (reg:SI 124)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1495))
   (set (reg:SI 103)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1496))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1497))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1498))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1499))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1500))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1501))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1502))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1503))]
  "CGEN_ENABLE_INSN_P (475)"
  "cpfacua0s1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfaca0s1_b_P0S"
  [(set (reg:SI 86)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1504))
   (set (reg:SI 124)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1505))
   (set (reg:SI 103)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1506))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1507))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1508))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1509))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1510))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1511))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1512))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1513))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1514))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1515))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1516))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1517))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1518))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1519))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1520))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1521))]
  "CGEN_ENABLE_INSN_P (476)"
  "cpfaca0s1.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfaca0s1u_b_P0S"
  [(set (reg:SI 86)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1522))
   (set (reg:SI 124)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1523))
   (set (reg:SI 103)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1524))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1525))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1526))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1527))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1528))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1529))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1530))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1531))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1532))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1533))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1534))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1535))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1536))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1537))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1538))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1539))]
  "CGEN_ENABLE_INSN_P (477)"
  "cpfaca0s1u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfsftbla0s1_h_P0S"
  [(set (reg:SI 99)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1540))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1541))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1542))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1543))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1544))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1545))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1546))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1547))]
  "CGEN_ENABLE_INSN_P (478)"
  "cpfsftbla0s1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfsftbua0s1_h_P0S"
  [(set (reg:SI 103)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1548))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1549))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1550))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1551))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1552))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1553))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1554))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1555))]
  "CGEN_ENABLE_INSN_P (479)"
  "cpfsftbua0s1.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfsftba0s1_b_P0S"
  [(set (reg:SI 103)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1556))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1557))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1558))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1559))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1560))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1561))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1562))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1563))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1564))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1565))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1566))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1567))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1568))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1569))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1570))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1571))]
  "CGEN_ENABLE_INSN_P (480)"
  "cpfsftba0s1.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfsftba0s1u_b_P0S"
  [(set (reg:SI 103)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1572))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1573))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1574))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1575))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1576))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1577))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1578))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1579))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1580))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1581))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1582))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1583))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1584))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1585))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1586))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1587))]
  "CGEN_ENABLE_INSN_P (481)"
  "cpfsftba0s1u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfacla0s0_h_P0S"
  [(set (reg:SI 86)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1588))
   (set (reg:SI 124)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1589))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1590))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1591))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1592))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1593))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1594))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1595))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1596))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1597))]
  "CGEN_ENABLE_INSN_P (482)"
  "cpfacla0s0.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfacua0s0_h_P0S"
  [(set (reg:SI 86)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1598))
   (set (reg:SI 124)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1599))
   (set (reg:SI 103)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1600))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1601))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1602))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1603))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1604))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1605))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1606))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1607))]
  "CGEN_ENABLE_INSN_P (483)"
  "cpfacua0s0.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfaca0s0_b_P0S"
  [(set (reg:SI 86)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1608))
   (set (reg:SI 124)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1609))
   (set (reg:SI 103)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1610))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1611))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1612))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1613))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1614))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1615))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1616))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1617))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1618))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1619))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1620))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1621))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1622))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1623))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1624))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1625))]
  "CGEN_ENABLE_INSN_P (484)"
  "cpfaca0s0.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfaca0s0u_b_P0S"
  [(set (reg:SI 86)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1626))
   (set (reg:SI 124)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1627))
   (set (reg:SI 103)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1628))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1629))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1630))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1631))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1632))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1633))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1634))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1635))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1636))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1637))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1638))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1639))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1640))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1641))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1642))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1643))]
  "CGEN_ENABLE_INSN_P (485)"
  "cpfaca0s0u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfsftbla0s0_h_P0S"
  [(set (reg:SI 99)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1644))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1645))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1646))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1647))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1648))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1649))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1650))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1651))]
  "CGEN_ENABLE_INSN_P (486)"
  "cpfsftbla0s0.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfsftbua0s0_h_P0S"
  [(set (reg:SI 103)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1652))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1653))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1654))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1655))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1656))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1657))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1658))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1659))]
  "CGEN_ENABLE_INSN_P (487)"
  "cpfsftbua0s0.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfsftba0s0_b_P0S"
  [(set (reg:SI 103)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1660))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1661))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1662))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1663))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1664))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1665))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1666))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1667))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1668))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1669))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1670))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1671))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1672))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1673))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1674))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1675))]
  "CGEN_ENABLE_INSN_P (488)"
  "cpfsftba0s0.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfsftba0s0u_b_P0S"
  [(set (reg:SI 103)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1676))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1677))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1678))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1679))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1680))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1681))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1682))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1683))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1684))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1685))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1686))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1687))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1688))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1689))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1690))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1691))]
  "CGEN_ENABLE_INSN_P (489)"
  "cpfsftba0s0u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsllia0_P0S"
  [(set (reg:SI 103)
        (unspec:SI [
          (match_operand:SI 0 "cgen_h_uint_5a1_immediate" "")
        ] 1692))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
        ] 1693))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
        ] 1694))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
        ] 1695))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
        ] 1696))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
        ] 1697))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
        ] 1698))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
        ] 1699))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
        ] 1700))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
        ] 1701))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
        ] 1702))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
        ] 1703))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
        ] 1704))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
        ] 1705))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
        ] 1706))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
        ] 1707))]
  "CGEN_ENABLE_INSN_P (490)"
  "cpsllia0\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsraia0_P0S"
  [(set (reg:SI 103)
        (unspec:SI [
          (match_operand:SI 0 "cgen_h_uint_5a1_immediate" "")
        ] 1708))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
        ] 1709))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
        ] 1710))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
        ] 1711))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
        ] 1712))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
        ] 1713))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
        ] 1714))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
        ] 1715))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
        ] 1716))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
        ] 1717))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
        ] 1718))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
        ] 1719))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
        ] 1720))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
        ] 1721))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
        ] 1722))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
        ] 1723))]
  "CGEN_ENABLE_INSN_P (491)"
  "cpsraia0\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsrlia0_P0S"
  [(set (reg:SI 103)
        (unspec:SI [
          (match_operand:SI 0 "cgen_h_uint_5a1_immediate" "")
        ] 1724))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
        ] 1725))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
        ] 1726))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
        ] 1727))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
        ] 1728))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
        ] 1729))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
        ] 1730))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
        ] 1731))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
        ] 1732))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
        ] 1733))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
        ] 1734))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
        ] 1735))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
        ] 1736))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
        ] 1737))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
        ] 1738))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
        ] 1739))]
  "CGEN_ENABLE_INSN_P (492)"
  "cpsrlia0\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpslla0_P0S"
  [(set (reg:SI 103)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
        ] 1740))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
        ] 1741))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
        ] 1742))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
        ] 1743))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
        ] 1744))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
        ] 1745))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
        ] 1746))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
        ] 1747))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
        ] 1748))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
        ] 1749))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
        ] 1750))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
        ] 1751))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
        ] 1752))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
        ] 1753))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
        ] 1754))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
        ] 1755))]
  "CGEN_ENABLE_INSN_P (493)"
  "cpslla0\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsraa0_P0S"
  [(set (reg:SI 103)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
        ] 1756))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
        ] 1757))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
        ] 1758))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
        ] 1759))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
        ] 1760))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
        ] 1761))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
        ] 1762))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
        ] 1763))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
        ] 1764))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
        ] 1765))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
        ] 1766))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
        ] 1767))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
        ] 1768))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
        ] 1769))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
        ] 1770))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
        ] 1771))]
  "CGEN_ENABLE_INSN_P (494)"
  "cpsraa0\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsrla0_P0S"
  [(set (reg:SI 103)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
        ] 1772))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
        ] 1773))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
        ] 1774))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
        ] 1775))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
        ] 1776))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
        ] 1777))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
        ] 1778))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
        ] 1779))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
        ] 1780))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
        ] 1781))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
        ] 1782))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
        ] 1783))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
        ] 1784))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
        ] 1785))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
        ] 1786))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
        ] 1787))]
  "CGEN_ENABLE_INSN_P (495)"
  "cpsrla0\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaccpa0_P0S"
  [(set (reg:SI 103)
        (unspec:SI [
          (const_int 0)
        ] 1788))
   (set (reg:SI 129)
        (unspec:SI [
          (const_int 0)
        ] 1789))
   (set (reg:SI 102)
        (unspec:SI [
          (const_int 0)
        ] 1790))
   (set (reg:SI 130)
        (unspec:SI [
          (const_int 0)
        ] 1791))
   (set (reg:SI 101)
        (unspec:SI [
          (const_int 0)
        ] 1792))
   (set (reg:SI 131)
        (unspec:SI [
          (const_int 0)
        ] 1793))
   (set (reg:SI 100)
        (unspec:SI [
          (const_int 0)
        ] 1794))
   (set (reg:SI 132)
        (unspec:SI [
          (const_int 0)
        ] 1795))
   (set (reg:SI 99)
        (unspec:SI [
          (const_int 0)
        ] 1796))
   (set (reg:SI 125)
        (unspec:SI [
          (const_int 0)
        ] 1797))
   (set (reg:SI 98)
        (unspec:SI [
          (const_int 0)
        ] 1798))
   (set (reg:SI 126)
        (unspec:SI [
          (const_int 0)
        ] 1799))
   (set (reg:SI 97)
        (unspec:SI [
          (const_int 0)
        ] 1800))
   (set (reg:SI 127)
        (unspec:SI [
          (const_int 0)
        ] 1801))
   (set (reg:SI 96)
        (unspec:SI [
          (const_int 0)
        ] 1802))
   (set (reg:SI 128)
        (unspec:SI [
          (const_int 0)
        ] 1803))]
  "CGEN_ENABLE_INSN_P (496)"
  "cpaccpa0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpacsuma0_P0S"
  [(set (reg:SI 86)
        (unspec:SI [
          (const_int 0)
        ] 1804))
   (set (reg:SI 124)
        (unspec:SI [
          (const_int 0)
        ] 1805))
   (set (reg:SI 103)
        (unspec:SI [
          (const_int 0)
        ] 1806))
   (set (reg:SI 129)
        (unspec:SI [
          (const_int 0)
        ] 1807))
   (set (reg:SI 102)
        (unspec:SI [
          (const_int 0)
        ] 1808))
   (set (reg:SI 130)
        (unspec:SI [
          (const_int 0)
        ] 1809))
   (set (reg:SI 101)
        (unspec:SI [
          (const_int 0)
        ] 1810))
   (set (reg:SI 131)
        (unspec:SI [
          (const_int 0)
        ] 1811))
   (set (reg:SI 100)
        (unspec:SI [
          (const_int 0)
        ] 1812))
   (set (reg:SI 132)
        (unspec:SI [
          (const_int 0)
        ] 1813))
   (set (reg:SI 99)
        (unspec:SI [
          (const_int 0)
        ] 1814))
   (set (reg:SI 125)
        (unspec:SI [
          (const_int 0)
        ] 1815))
   (set (reg:SI 98)
        (unspec:SI [
          (const_int 0)
        ] 1816))
   (set (reg:SI 126)
        (unspec:SI [
          (const_int 0)
        ] 1817))
   (set (reg:SI 97)
        (unspec:SI [
          (const_int 0)
        ] 1818))
   (set (reg:SI 127)
        (unspec:SI [
          (const_int 0)
        ] 1819))
   (set (reg:SI 96)
        (unspec:SI [
          (const_int 0)
        ] 1820))
   (set (reg:SI 128)
        (unspec:SI [
          (const_int 0)
        ] 1821))]
  "CGEN_ENABLE_INSN_P (497)"
  "cpacsuma0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovhla0_w_P0S"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 1822))]
  "CGEN_ENABLE_INSN_P (498)"
  "cpmovhla0.w\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovhua0_w_P0S"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 1824))]
  "CGEN_ENABLE_INSN_P (499)"
  "cpmovhua0.w\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cppackla0_w_P0S"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 1826))]
  "CGEN_ENABLE_INSN_P (500)"
  "cppackla0.w\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cppackua0_w_P0S"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 1828))]
  "CGEN_ENABLE_INSN_P (501)"
  "cppackua0.w\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cppackla0_h_P0S"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 1830))]
  "CGEN_ENABLE_INSN_P (502)"
  "cppackla0.h\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cppackua0_h_P0S"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 1832))]
  "CGEN_ENABLE_INSN_P (503)"
  "cppackua0.h\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cppacka0_b_P0S"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 1834))]
  "CGEN_ENABLE_INSN_P (504)"
  "cppacka0.b\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cppacka0u_b_P0S"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 1836))]
  "CGEN_ENABLE_INSN_P (505)"
  "cppacka0u.b\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovlla0_w_P0S"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 1838))]
  "CGEN_ENABLE_INSN_P (506)"
  "cpmovlla0.w\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovlua0_w_P0S"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 1840))]
  "CGEN_ENABLE_INSN_P (507)"
  "cpmovlua0.w\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovula0_w_P0S"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 1842))]
  "CGEN_ENABLE_INSN_P (508)"
  "cpmovula0.w\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovuua0_w_P0S"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 1844))]
  "CGEN_ENABLE_INSN_P (509)"
  "cpmovuua0.w\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovla0_h_P0S"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 1846))]
  "CGEN_ENABLE_INSN_P (510)"
  "cpmovla0.h\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovua0_h_P0S"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 1848))]
  "CGEN_ENABLE_INSN_P (511)"
  "cpmovua0.h\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmova0_b_P0S"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 1850))]
  "CGEN_ENABLE_INSN_P (512)"
  "cpmova0.b\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsetla0_w_P0S"
  [(set (reg:SI 99)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1852))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1853))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1854))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1855))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1856))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1857))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1858))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1859))]
  "CGEN_ENABLE_INSN_P (513)"
  "cpsetla0.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsetua0_w_P0S"
  [(set (reg:SI 103)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1860))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1861))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1862))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1863))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1864))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1865))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1866))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1867))]
  "CGEN_ENABLE_INSN_P (514)"
  "cpsetua0.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpseta0_h_P0S"
  [(set (reg:SI 103)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1868))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1869))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1870))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1871))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1872))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1873))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1874))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1875))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1876))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1877))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1878))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1879))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1880))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1881))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1882))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1883))]
  "CGEN_ENABLE_INSN_P (515)"
  "cpseta0.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsadla0_h_P0S"
  [(set (reg:SI 86)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1884))
   (set (reg:SI 124)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1885))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1886))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1887))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1888))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1889))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1890))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1891))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1892))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1893))]
  "CGEN_ENABLE_INSN_P (516)"
  "cpsadla0.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsadua0_h_P0S"
  [(set (reg:SI 86)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1894))
   (set (reg:SI 124)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1895))
   (set (reg:SI 103)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1896))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1897))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1898))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1899))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1900))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1901))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1902))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1903))]
  "CGEN_ENABLE_INSN_P (517)"
  "cpsadua0.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsada0_b_P0S"
  [(set (reg:SI 86)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1904))
   (set (reg:SI 124)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1905))
   (set (reg:SI 103)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1906))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1907))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1908))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1909))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1910))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1911))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1912))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1913))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1914))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1915))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1916))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1917))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1918))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1919))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1920))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1921))]
  "CGEN_ENABLE_INSN_P (518)"
  "cpsada0.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsada0u_b_P0S"
  [(set (reg:SI 86)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1922))
   (set (reg:SI 124)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1923))
   (set (reg:SI 103)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1924))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1925))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1926))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1927))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1928))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1929))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1930))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1931))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1932))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1933))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1934))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1935))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1936))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1937))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1938))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1939))]
  "CGEN_ENABLE_INSN_P (519)"
  "cpsada0u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpabsla0_h_P0S"
  [(set (reg:SI 99)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1940))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1941))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1942))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1943))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1944))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1945))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1946))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1947))]
  "CGEN_ENABLE_INSN_P (520)"
  "cpabsla0.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpabsua0_h_P0S"
  [(set (reg:SI 103)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1948))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1949))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1950))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1951))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1952))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1953))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1954))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1955))]
  "CGEN_ENABLE_INSN_P (521)"
  "cpabsua0.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpabsa0_b_P0S"
  [(set (reg:SI 103)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1956))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1957))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1958))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1959))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1960))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1961))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1962))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1963))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1964))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1965))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1966))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1967))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1968))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1969))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1970))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1971))]
  "CGEN_ENABLE_INSN_P (522)"
  "cpabsa0.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpabsa0u_b_P0S"
  [(set (reg:SI 103)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1972))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1973))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1974))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1975))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1976))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1977))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1978))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1979))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1980))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1981))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1982))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1983))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1984))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1985))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1986))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1987))]
  "CGEN_ENABLE_INSN_P (523)"
  "cpabsa0u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsubacla0_h_P0S"
  [(set (reg:SI 86)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1988))
   (set (reg:SI 124)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1989))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1990))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1991))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1992))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1993))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1994))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1995))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1996))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1997))]
  "CGEN_ENABLE_INSN_P (524)"
  "cpsubacla0.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsubacua0_h_P0S"
  [(set (reg:SI 86)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 1998))
   (set (reg:SI 124)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 1999))
   (set (reg:SI 103)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2000))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2001))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2002))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2003))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2004))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2005))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2006))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2007))]
  "CGEN_ENABLE_INSN_P (525)"
  "cpsubacua0.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsubaca0_b_P0S"
  [(set (reg:SI 86)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2008))
   (set (reg:SI 124)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2009))
   (set (reg:SI 103)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2010))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2011))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2012))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2013))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2014))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2015))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2016))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2017))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2018))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2019))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2020))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2021))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2022))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2023))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2024))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2025))]
  "CGEN_ENABLE_INSN_P (526)"
  "cpsubaca0.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsubaca0u_b_P0S"
  [(set (reg:SI 86)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2026))
   (set (reg:SI 124)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2027))
   (set (reg:SI 103)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2028))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2029))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2030))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2031))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2032))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2033))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2034))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2035))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2036))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2037))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2038))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2039))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2040))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2041))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2042))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2043))]
  "CGEN_ENABLE_INSN_P (527)"
  "cpsubaca0u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsubla0_h_P0S"
  [(set (reg:SI 99)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2044))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2045))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2046))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2047))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2048))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2049))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2050))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2051))]
  "CGEN_ENABLE_INSN_P (528)"
  "cpsubla0.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsubua0_h_P0S"
  [(set (reg:SI 103)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2052))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2053))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2054))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2055))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2056))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2057))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2058))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2059))]
  "CGEN_ENABLE_INSN_P (529)"
  "cpsubua0.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsuba0_b_P0S"
  [(set (reg:SI 103)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2060))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2061))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2062))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2063))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2064))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2065))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2066))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2067))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2068))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2069))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2070))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2071))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2072))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2073))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2074))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2075))]
  "CGEN_ENABLE_INSN_P (530)"
  "cpsuba0.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsuba0u_b_P0S"
  [(set (reg:SI 103)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2076))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2077))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2078))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2079))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2080))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2081))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2082))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2083))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2084))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2085))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2086))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2087))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2088))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2089))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2090))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2091))]
  "CGEN_ENABLE_INSN_P (531)"
  "cpsuba0u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaddacla0_h_P0S"
  [(set (reg:SI 86)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2092))
   (set (reg:SI 124)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2093))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2094))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2095))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2096))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2097))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2098))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2099))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2100))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2101))]
  "CGEN_ENABLE_INSN_P (532)"
  "cpaddacla0.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaddacua0_h_P0S"
  [(set (reg:SI 86)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2102))
   (set (reg:SI 124)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2103))
   (set (reg:SI 103)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2104))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2105))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2106))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2107))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2108))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2109))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2110))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2111))]
  "CGEN_ENABLE_INSN_P (533)"
  "cpaddacua0.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaddaca0_b_P0S"
  [(set (reg:SI 86)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2112))
   (set (reg:SI 124)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2113))
   (set (reg:SI 103)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2114))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2115))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2116))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2117))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2118))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2119))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2120))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2121))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2122))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2123))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2124))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2125))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2126))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2127))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2128))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2129))]
  "CGEN_ENABLE_INSN_P (534)"
  "cpaddaca0.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaddaca0u_b_P0S"
  [(set (reg:SI 86)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2130))
   (set (reg:SI 124)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2131))
   (set (reg:SI 103)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2132))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2133))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2134))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2135))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2136))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2137))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2138))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2139))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2140))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2141))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2142))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2143))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2144))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2145))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2146))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2147))]
  "CGEN_ENABLE_INSN_P (535)"
  "cpaddaca0u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaddla0_h_P0S"
  [(set (reg:SI 99)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2148))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2149))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2150))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2151))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2152))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2153))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2154))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2155))]
  "CGEN_ENABLE_INSN_P (536)"
  "cpaddla0.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpaddua0_h_P0S"
  [(set (reg:SI 103)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2156))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2157))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2158))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2159))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2160))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2161))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2162))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2163))]
  "CGEN_ENABLE_INSN_P (537)"
  "cpaddua0.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpadda0_b_P0S"
  [(set (reg:SI 103)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2164))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2165))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2166))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2167))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2168))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2169))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2170))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2171))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2172))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2173))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2174))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2175))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2176))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2177))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2178))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2179))]
  "CGEN_ENABLE_INSN_P (538)"
  "cpadda0.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpadda0u_b_P0S"
  [(set (reg:SI 103)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 2180))
   (set (reg:SI 129)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2181))
   (set (reg:SI 102)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2182))
   (set (reg:SI 130)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2183))
   (set (reg:SI 101)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2184))
   (set (reg:SI 131)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2185))
   (set (reg:SI 100)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2186))
   (set (reg:SI 132)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2187))
   (set (reg:SI 99)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2188))
   (set (reg:SI 125)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2189))
   (set (reg:SI 98)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2190))
   (set (reg:SI 126)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2191))
   (set (reg:SI 97)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2192))
   (set (reg:SI 127)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2193))
   (set (reg:SI 96)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2194))
   (set (reg:SI 128)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 2195))]
  "CGEN_ENABLE_INSN_P (539)"
  "cpadda0u.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpge_w_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3282))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3283))]
  "CGEN_ENABLE_INSN_P (540)"
  "cpcmpge.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpge_w_P0S_P1"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3282))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3283))]
  "CGEN_ENABLE_INSN_P (541)"
  "cpcmpge.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpgeu_w_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3284))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3285))]
  "CGEN_ENABLE_INSN_P (542)"
  "cpcmpgeu.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpgeu_w_P0S_P1"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3284))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3285))]
  "CGEN_ENABLE_INSN_P (543)"
  "cpcmpgeu.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpge_h_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3286))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3287))]
  "CGEN_ENABLE_INSN_P (544)"
  "cpcmpge.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpge_h_P0S_P1"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3286))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3287))]
  "CGEN_ENABLE_INSN_P (545)"
  "cpcmpge.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpge_b_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3288))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3289))]
  "CGEN_ENABLE_INSN_P (546)"
  "cpcmpge.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpge_b_P0S_P1"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3288))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3289))]
  "CGEN_ENABLE_INSN_P (547)"
  "cpcmpge.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpgeu_b_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3290))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3291))]
  "CGEN_ENABLE_INSN_P (548)"
  "cpcmpgeu.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpgeu_b_P0S_P1"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3290))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3291))]
  "CGEN_ENABLE_INSN_P (549)"
  "cpcmpgeu.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpgt_w_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3292))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3293))]
  "CGEN_ENABLE_INSN_P (550)"
  "cpcmpgt.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpgt_w_P0S_P1"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3292))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3293))]
  "CGEN_ENABLE_INSN_P (551)"
  "cpcmpgt.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpgtu_w_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3294))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3295))]
  "CGEN_ENABLE_INSN_P (552)"
  "cpcmpgtu.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpgtu_w_P0S_P1"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3294))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3295))]
  "CGEN_ENABLE_INSN_P (553)"
  "cpcmpgtu.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpgt_h_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3296))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3297))]
  "CGEN_ENABLE_INSN_P (554)"
  "cpcmpgt.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpgt_h_P0S_P1"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3296))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3297))]
  "CGEN_ENABLE_INSN_P (555)"
  "cpcmpgt.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpgt_b_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3298))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3299))]
  "CGEN_ENABLE_INSN_P (556)"
  "cpcmpgt.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpgt_b_P0S_P1"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3298))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3299))]
  "CGEN_ENABLE_INSN_P (557)"
  "cpcmpgt.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpgtu_b_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3300))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3301))]
  "CGEN_ENABLE_INSN_P (558)"
  "cpcmpgtu.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpgtu_b_P0S_P1"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3300))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3301))]
  "CGEN_ENABLE_INSN_P (559)"
  "cpcmpgtu.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpne_w_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3302))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3303))]
  "CGEN_ENABLE_INSN_P (560)"
  "cpcmpne.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpne_w_P0S_P1"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3302))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3303))]
  "CGEN_ENABLE_INSN_P (561)"
  "cpcmpne.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpne_h_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3304))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3305))]
  "CGEN_ENABLE_INSN_P (562)"
  "cpcmpne.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpne_h_P0S_P1"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3304))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3305))]
  "CGEN_ENABLE_INSN_P (563)"
  "cpcmpne.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpne_b_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3306))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3307))]
  "CGEN_ENABLE_INSN_P (564)"
  "cpcmpne.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpne_b_P0S_P1"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3306))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3307))]
  "CGEN_ENABLE_INSN_P (565)"
  "cpcmpne.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpeq_w_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3308))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3309))]
  "CGEN_ENABLE_INSN_P (566)"
  "cpcmpeq.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpeq_w_P0S_P1"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3308))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3309))]
  "CGEN_ENABLE_INSN_P (567)"
  "cpcmpeq.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpeq_h_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3310))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3311))]
  "CGEN_ENABLE_INSN_P (568)"
  "cpcmpeq.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpeq_h_P0S_P1"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3310))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3311))]
  "CGEN_ENABLE_INSN_P (569)"
  "cpcmpeq.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpeq_b_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3312))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3313))]
  "CGEN_ENABLE_INSN_P (570)"
  "cpcmpeq.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpeq_b_P0S_P1"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3312))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3313))]
  "CGEN_ENABLE_INSN_P (571)"
  "cpcmpeq.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpeqz_b_C3"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3314))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3315))]
  "CGEN_ENABLE_INSN_P (572)"
  "cpcmpeqz.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcmpeqz_b_P0S_P1"
  [(set (reg:SI 81)
        (unspec:SI [
          (match_operand:DI 0 "general_operand" "x")
          (match_operand:DI 1 "general_operand" "x")
        ] 3314))
   (set (reg:SI 123)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3315))]
  "CGEN_ENABLE_INSN_P (573)"
  "cpcmpeqz.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovtocc_C3"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
   ] 3378)]
  "CGEN_ENABLE_INSN_P (574)"
  "cpmovtocc\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovtocc_P0S_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
   ] 3378)]
  "CGEN_ENABLE_INSN_P (575)"
  "cpmovtocc\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovtocsar1_C3"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
   ] 3380)]
  "CGEN_ENABLE_INSN_P (576)"
  "cpmovtocsar1\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovtocsar1_P0S_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
   ] 3380)]
  "CGEN_ENABLE_INSN_P (577)"
  "cpmovtocsar1\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovtocsar0_C3"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
   ] 3382)]
  "CGEN_ENABLE_INSN_P (578)"
  "cpmovtocsar0\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovtocsar0_P0S_P1"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "x")
   ] 3382)]
  "CGEN_ENABLE_INSN_P (579)"
  "cpmovtocsar0\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovfrcc_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 3384))]
  "CGEN_ENABLE_INSN_P (580)"
  "cpmovfrcc\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovfrcc_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 3384))]
  "CGEN_ENABLE_INSN_P (581)"
  "cpmovfrcc\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovfrcsar1_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 3386))]
  "CGEN_ENABLE_INSN_P (582)"
  "cpmovfrcsar1\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovfrcsar1_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 3386))]
  "CGEN_ENABLE_INSN_P (583)"
  "cpmovfrcsar1\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovfrcsar0_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 3388))]
  "CGEN_ENABLE_INSN_P (584)"
  "cpmovfrcsar0\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmovfrcsar0_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (const_int 0)
        ] 3388))]
  "CGEN_ENABLE_INSN_P (585)"
  "cpmovfrcsar0\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cdcastw_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3316))]
  "CGEN_ENABLE_INSN_P (586)"
  "cdcastw\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cdcastw_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3316))]
  "CGEN_ENABLE_INSN_P (587)"
  "cdcastw\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cdcastuw_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3318))]
  "CGEN_ENABLE_INSN_P (588)"
  "cdcastuw\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cdcastuw_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3318))]
  "CGEN_ENABLE_INSN_P (589)"
  "cdcastuw\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcasth_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3320))]
  "CGEN_ENABLE_INSN_P (590)"
  "cpcasth.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcasth_w_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3320))]
  "CGEN_ENABLE_INSN_P (591)"
  "cpcasth.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcastuh_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3322))]
  "CGEN_ENABLE_INSN_P (592)"
  "cpcastuh.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcastuh_w_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3322))]
  "CGEN_ENABLE_INSN_P (593)"
  "cpcastuh.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcastb_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3324))]
  "CGEN_ENABLE_INSN_P (594)"
  "cpcastb.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcastb_w_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3324))]
  "CGEN_ENABLE_INSN_P (595)"
  "cpcastb.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcastub_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3326))]
  "CGEN_ENABLE_INSN_P (596)"
  "cpcastub.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcastub_w_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3326))]
  "CGEN_ENABLE_INSN_P (597)"
  "cpcastub.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcastb_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3328))]
  "CGEN_ENABLE_INSN_P (598)"
  "cpcastb.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcastb_h_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3328))]
  "CGEN_ENABLE_INSN_P (599)"
  "cpcastb.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcastub_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3330))]
  "CGEN_ENABLE_INSN_P (600)"
  "cpcastub.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpcastub_h_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3330))]
  "CGEN_ENABLE_INSN_P (601)"
  "cpcastub.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextl_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3332))]
  "CGEN_ENABLE_INSN_P (602)"
  "cpextl.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextl_h_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3332))]
  "CGEN_ENABLE_INSN_P (603)"
  "cpextl.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextlu_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3334))]
  "CGEN_ENABLE_INSN_P (604)"
  "cpextlu.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextlu_h_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3334))]
  "CGEN_ENABLE_INSN_P (605)"
  "cpextlu.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextl_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3336))]
  "CGEN_ENABLE_INSN_P (606)"
  "cpextl.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextl_b_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3336))]
  "CGEN_ENABLE_INSN_P (607)"
  "cpextl.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextlu_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3338))]
  "CGEN_ENABLE_INSN_P (608)"
  "cpextlu.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextlu_b_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3338))]
  "CGEN_ENABLE_INSN_P (609)"
  "cpextlu.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextu_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3340))]
  "CGEN_ENABLE_INSN_P (610)"
  "cpextu.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextu_h_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3340))]
  "CGEN_ENABLE_INSN_P (611)"
  "cpextu.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextuu_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3342))]
  "CGEN_ENABLE_INSN_P (612)"
  "cpextuu.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextuu_h_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3342))]
  "CGEN_ENABLE_INSN_P (613)"
  "cpextuu.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextu_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3344))]
  "CGEN_ENABLE_INSN_P (614)"
  "cpextu.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextu_b_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3344))]
  "CGEN_ENABLE_INSN_P (615)"
  "cpextu.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextuu_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3346))]
  "CGEN_ENABLE_INSN_P (616)"
  "cpextuu.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpextuu_b_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3346))]
  "CGEN_ENABLE_INSN_P (617)"
  "cpextuu.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpbcast_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3348))]
  "CGEN_ENABLE_INSN_P (618)"
  "cpbcast.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpbcast_w_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3348))]
  "CGEN_ENABLE_INSN_P (619)"
  "cpbcast.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpbcast_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3350))]
  "CGEN_ENABLE_INSN_P (620)"
  "cpbcast.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpbcast_h_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3350))]
  "CGEN_ENABLE_INSN_P (621)"
  "cpbcast.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpbcast_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3352))]
  "CGEN_ENABLE_INSN_P (622)"
  "cpbcast.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpbcast_b_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3352))]
  "CGEN_ENABLE_INSN_P (623)"
  "cpbcast.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpccadd_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "0")
        ] 3354))]
  "CGEN_ENABLE_INSN_P (624)"
  "cpccadd.b\\t%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpccadd_b_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "0")
        ] 3354))]
  "CGEN_ENABLE_INSN_P (625)"
  "cpccadd.b\\t%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cphadd_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3356))]
  "CGEN_ENABLE_INSN_P (626)"
  "cphadd.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cphadd_w_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3356))]
  "CGEN_ENABLE_INSN_P (627)"
  "cphadd.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cphadd_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3358))]
  "CGEN_ENABLE_INSN_P (628)"
  "cphadd.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cphadd_h_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3358))]
  "CGEN_ENABLE_INSN_P (629)"
  "cphadd.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cphadd_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3360))]
  "CGEN_ENABLE_INSN_P (630)"
  "cphadd.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cphadd_b_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3360))]
  "CGEN_ENABLE_INSN_P (631)"
  "cphadd.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cphaddu_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3362))]
  "CGEN_ENABLE_INSN_P (632)"
  "cphaddu.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cphaddu_b_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3362))]
  "CGEN_ENABLE_INSN_P (633)"
  "cphaddu.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpnorm_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3364))]
  "CGEN_ENABLE_INSN_P (634)"
  "cpnorm.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpnorm_w_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3364))]
  "CGEN_ENABLE_INSN_P (635)"
  "cpnorm.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpnorm_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3366))]
  "CGEN_ENABLE_INSN_P (636)"
  "cpnorm.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpnorm_h_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3366))]
  "CGEN_ENABLE_INSN_P (637)"
  "cpnorm.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpldz_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3368))]
  "CGEN_ENABLE_INSN_P (638)"
  "cpldz.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpldz_w_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3368))]
  "CGEN_ENABLE_INSN_P (639)"
  "cpldz.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpldz_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3370))]
  "CGEN_ENABLE_INSN_P (640)"
  "cpldz.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpldz_h_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3370))]
  "CGEN_ENABLE_INSN_P (641)"
  "cpldz.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpabsz_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3372))]
  "CGEN_ENABLE_INSN_P (642)"
  "cpabsz.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpabsz_w_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3372))]
  "CGEN_ENABLE_INSN_P (643)"
  "cpabsz.w\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpabsz_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3374))]
  "CGEN_ENABLE_INSN_P (644)"
  "cpabsz.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpabsz_h_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3374))]
  "CGEN_ENABLE_INSN_P (645)"
  "cpabsz.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpabsz_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3376))]
  "CGEN_ENABLE_INSN_P (646)"
  "cpabsz.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpabsz_b_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3376))]
  "CGEN_ENABLE_INSN_P (647)"
  "cpabsz.b\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmov_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 4184))]
  "CGEN_ENABLE_INSN_P (648)"
  "cpmov\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmov_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
        ] 4184))]
  "CGEN_ENABLE_INSN_P (649)"
  "cpmov\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfsftbs1_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3524))]
  "CGEN_ENABLE_INSN_P (650)"
  "cpfsftbs1\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfsftbs1_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3524))]
  "CGEN_ENABLE_INSN_P (651)"
  "cpfsftbs1\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfsftbs0_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3526))]
  "CGEN_ENABLE_INSN_P (652)"
  "cpfsftbs0\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpfsftbs0_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3526))]
  "CGEN_ENABLE_INSN_P (653)"
  "cpfsftbs0\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsel_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3530))]
  "CGEN_ENABLE_INSN_P (654)"
  "cpsel\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpsel_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3530))]
  "CGEN_ENABLE_INSN_P (655)"
  "cpsel\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpunpackl_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3512))]
  "CGEN_ENABLE_INSN_P (656)"
  "cpunpackl.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpunpackl_w_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3512))]
  "CGEN_ENABLE_INSN_P (657)"
  "cpunpackl.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpunpackl_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3514))]
  "CGEN_ENABLE_INSN_P (658)"
  "cpunpackl.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpunpackl_h_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3514))]
  "CGEN_ENABLE_INSN_P (659)"
  "cpunpackl.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpunpackl_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3516))]
  "CGEN_ENABLE_INSN_P (660)"
  "cpunpackl.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpunpackl_b_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3516))]
  "CGEN_ENABLE_INSN_P (661)"
  "cpunpackl.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpunpacku_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3518))]
  "CGEN_ENABLE_INSN_P (662)"
  "cpunpacku.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpunpacku_w_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3518))]
  "CGEN_ENABLE_INSN_P (663)"
  "cpunpacku.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpunpacku_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3520))]
  "CGEN_ENABLE_INSN_P (664)"
  "cpunpacku.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpunpacku_h_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3520))]
  "CGEN_ENABLE_INSN_P (665)"
  "cpunpacku.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpunpacku_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3522))]
  "CGEN_ENABLE_INSN_P (666)"
  "cpunpacku.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpunpacku_b_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3522))]
  "CGEN_ENABLE_INSN_P (667)"
  "cpunpacku.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpadd3_w_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3550))]
  "CGEN_ENABLE_INSN_P (668)"
  "cpadd3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpadd3_w_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3550))]
  "CGEN_ENABLE_INSN_P (669)"
  "cpadd3.w\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpadd3_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3552))]
  "CGEN_ENABLE_INSN_P (670)"
  "cpadd3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpadd3_h_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3552))]
  "CGEN_ENABLE_INSN_P (671)"
  "cpadd3.h\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpadd3_b_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3554))]
  "CGEN_ENABLE_INSN_P (672)"
  "cpadd3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpadd3_b_P0S_P1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "x")
          (match_operand:DI 2 "general_operand" "x")
        ] 3554))]
  "CGEN_ENABLE_INSN_P (673)"
  "cpadd3.b\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0s_p1")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_c0nop_P0_P0S"
  [(unspec_volatile [
     (const_int 0)
   ] 2196)]
  "CGEN_ENABLE_INSN_P (674)"
  "c0nop"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0_p0s")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cpmoviu_h_C3"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "cgen_h_uint_8a1_immediate" "")
        ] 3178))]
  "CGEN_ENABLE_INSN_P (675)"
  "cpmoviu.h\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cmovh_rn_crm"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:DI 1 "general_operand" "x")
        ] 4168))]
  "CGEN_ENABLE_INSN_P (676)"
  "cmovh\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cmovh_rn_crm_p0"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec_volatile:SI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3556))]
  "CGEN_ENABLE_INSN_P (677)"
  "cmovh\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cmovh_crn_rm"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
        ] 4170))]
  "CGEN_ENABLE_INSN_P (678)"
  "cmovh\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cmovh_crn_rm_p0"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec_volatile:DI [
          (match_operand:DI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
        ] 3558))]
  "CGEN_ENABLE_INSN_P (679)"
  "cmovh\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cmovc_rn_ccrm"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec_volatile:SI [
          (match_operand:SI 1 "general_operand" "y")
        ] 4172))]
  "CGEN_ENABLE_INSN_P (680)"
  "cmovc\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cmovc_rn_ccrm_p0"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec_volatile:SI [
          (match_operand:SI 1 "general_operand" "y")
        ] 3560))]
  "CGEN_ENABLE_INSN_P (681)"
  "cmovc\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cmovc_ccrn_rm"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=y")
        (unspec_volatile:SI [
          (match_operand:SI 1 "general_operand" "r")
        ] 4174))]
  "CGEN_ENABLE_INSN_P (682)"
  "cmovc\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cmovc_ccrn_rm_p0"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=y")
        (unspec_volatile:SI [
          (match_operand:SI 1 "general_operand" "r")
        ] 3562))]
  "CGEN_ENABLE_INSN_P (683)"
  "cmovc\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cmov_rn_crm"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:DI 1 "general_operand" "x")
        ] 4176))]
  "CGEN_ENABLE_INSN_P (684)"
  "cmov\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cmov_rn_crm_p0"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec_volatile:SI [
          (match_operand:DI 1 "general_operand" "x")
        ] 3564))]
  "CGEN_ENABLE_INSN_P (685)"
  "cmov\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cmov_crn_rm"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec:DI [
          (match_operand:DI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
        ] 4178))]
  "CGEN_ENABLE_INSN_P (686)"
  "cmov\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "c3")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cmov_crn_rm_p0"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=x")
        (unspec_volatile:DI [
          (match_operand:SI 1 "general_operand" "r")
        ] 3566))]
  "CGEN_ENABLE_INSN_P (687)"
  "cmov\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "cop")
   (set_attr "slots" "p0")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_bsrv"
  [(set (pc)
        (if_then_else (eq (unspec [
                            (match_operand:SI 0 "immediate_operand" "")
                            (reg:SI 32)
                            (reg:SI 42)
                          ] 3568)
                          (const_int 0))
                      (match_dup 0)
                      (pc)))
   (set (reg:SI 17)
        (unspec:SI [
          (match_dup 0)
          (reg:SI 32)
          (reg:SI 42)
        ] 3570))
   (set (reg:SI 133)
        (unspec:SI [
          (match_dup 0)
          (reg:SI 32)
          (reg:SI 42)
        ] 3571))]
  "CGEN_ENABLE_INSN_P (688)"
  "bsrv\\t%l0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_jsrv"
  [(set (pc)
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "r")
          (reg:SI 32)
          (reg:SI 42)
        ] 3572))
   (set (reg:SI 17)
        (unspec:SI [
          (match_dup 0)
          (reg:SI 32)
          (reg:SI 42)
        ] 3574))
   (set (reg:SI 133)
        (unspec:SI [
          (match_dup 0)
          (reg:SI 32)
          (reg:SI 42)
        ] 3575))]
  "CGEN_ENABLE_INSN_P (689)"
  "jsrv\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_synccp"
  [(unspec_volatile [
     (const_int 0)
   ] 3576)]
  "CGEN_ENABLE_INSN_P (690)"
  "synccp"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_bcpaf"
  [(set (pc)
        (if_then_else (eq (unspec [
                            (match_operand:SI 0 "cgen_h_uint_4a1_immediate" "")
                            (match_operand:SI 1 "immediate_operand" "")
                            (reg:SI 32)
                            (reg:SI 42)
                            (reg:SI 81)
                          ] 3578)
                          (const_int 0))
                      (match_dup 1)
                      (pc)))]
  "CGEN_ENABLE_INSN_P (691)"
  "bcpaf\\t%0,%l1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_bcpat"
  [(set (pc)
        (if_then_else (eq (unspec [
                            (match_operand:SI 0 "cgen_h_uint_4a1_immediate" "")
                            (match_operand:SI 1 "immediate_operand" "")
                            (reg:SI 32)
                            (reg:SI 42)
                            (reg:SI 81)
                          ] 3580)
                          (const_int 0))
                      (match_dup 1)
                      (pc)))]
  "CGEN_ENABLE_INSN_P (692)"
  "bcpat\\t%0,%l1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_bcpne"
  [(set (pc)
        (if_then_else (eq (unspec [
                            (match_operand:SI 0 "cgen_h_uint_4a1_immediate" "")
                            (match_operand:SI 1 "immediate_operand" "")
                            (reg:SI 32)
                            (reg:SI 42)
                            (reg:SI 81)
                          ] 3582)
                          (const_int 0))
                      (match_dup 1)
                      (pc)))]
  "CGEN_ENABLE_INSN_P (693)"
  "bcpne\\t%0,%l1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_bcpeq"
  [(set (pc)
        (if_then_else (eq (unspec [
                            (match_operand:SI 0 "cgen_h_uint_4a1_immediate" "")
                            (match_operand:SI 1 "immediate_operand" "")
                            (reg:SI 32)
                            (reg:SI 42)
                            (reg:SI 81)
                          ] 3584)
                          (const_int 0))
                      (match_dup 1)
                      (pc)))]
  "CGEN_ENABLE_INSN_P (694)"
  "bcpeq\\t%0,%l1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_lmcpm1"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=em")
        (unspec:DI [
          (match_operand:SI 2 "general_operand" "1")
          (match_operand:DI 3 "cgen_h_sint_10a1_immediate" "")
          (reg:SI 31)
          (reg:SI 30)
        ] 3586))
   (set (match_operand:SI 1 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_dup 2)
          (match_dup 3)
          (reg:SI 31)
          (reg:SI 30)
        ] 3588))]
  "CGEN_ENABLE_INSN_P (695)"
  "lmcpm1\\t%0,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_smcpm1"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:DI 1 "general_operand" "em")
          (match_operand:SI 2 "general_operand" "0")
          (match_operand:SI 3 "cgen_h_sint_10a1_immediate" "")
          (reg:SI 31)
          (reg:SI 30)
        ] 3590))]
  "CGEN_ENABLE_INSN_P (696)"
  "smcpm1\\t%1,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_lwcpm1"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=em")
        (unspec:SI [
          (match_operand:SI 2 "general_operand" "1")
          (match_operand:SI 3 "cgen_h_sint_10a1_immediate" "")
          (reg:SI 31)
          (reg:SI 30)
          (mem:SI (scratch:SI))
        ] 3592))
   (set (match_operand:SI 1 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_dup 2)
          (match_dup 3)
          (reg:SI 31)
          (reg:SI 30)
          (mem:SI (scratch:SI))
        ] 3594))]
  "CGEN_ENABLE_INSN_P (697)"
  "lwcpm1\\t%0,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_swcpm1"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "em")
          (match_operand:SI 2 "general_operand" "0")
          (match_operand:SI 3 "cgen_h_sint_10a1_immediate" "")
          (reg:SI 31)
          (reg:SI 30)
        ] 3596))
   (set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
          (reg:SI 31)
          (reg:SI 30)
        ] 3598))]
  "CGEN_ENABLE_INSN_P (698)"
  "swcpm1\\t%1,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_lhcpm1"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=em")
        (unspec:SI [
          (match_operand:SI 2 "general_operand" "1")
          (match_operand:SI 3 "cgen_h_sint_10a1_immediate" "")
          (reg:SI 31)
          (reg:SI 30)
          (mem:SI (scratch:SI))
        ] 3600))
   (set (match_operand:SI 1 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_dup 2)
          (match_dup 3)
          (reg:SI 31)
          (reg:SI 30)
          (mem:SI (scratch:SI))
        ] 3602))]
  "CGEN_ENABLE_INSN_P (699)"
  "lhcpm1\\t%0,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_shcpm1"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "em")
          (match_operand:SI 2 "general_operand" "0")
          (match_operand:SI 3 "cgen_h_sint_10a1_immediate" "")
          (reg:SI 31)
          (reg:SI 30)
        ] 3604))
   (set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
          (reg:SI 31)
          (reg:SI 30)
        ] 3606))]
  "CGEN_ENABLE_INSN_P (700)"
  "shcpm1\\t%1,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_lbcpm1"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=em")
        (unspec:SI [
          (match_operand:SI 2 "general_operand" "1")
          (match_operand:SI 3 "cgen_h_sint_10a1_immediate" "")
          (reg:SI 31)
          (reg:SI 30)
          (mem:SI (scratch:SI))
        ] 3608))
   (set (match_operand:SI 1 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_dup 2)
          (match_dup 3)
          (reg:SI 31)
          (reg:SI 30)
          (mem:SI (scratch:SI))
        ] 3610))]
  "CGEN_ENABLE_INSN_P (701)"
  "lbcpm1\\t%0,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_sbcpm1"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "em")
          (match_operand:SI 2 "general_operand" "0")
          (match_operand:SI 3 "cgen_h_sint_10a1_immediate" "")
          (reg:SI 31)
          (reg:SI 30)
        ] 3612))
   (set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
          (reg:SI 31)
          (reg:SI 30)
        ] 3614))]
  "CGEN_ENABLE_INSN_P (702)"
  "sbcpm1\\t%1,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_lmcpm0"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=em")
        (unspec:DI [
          (match_operand:SI 2 "general_operand" "1")
          (match_operand:DI 3 "cgen_h_sint_10a1_immediate" "")
          (reg:SI 29)
          (reg:SI 28)
        ] 3616))
   (set (match_operand:SI 1 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_dup 2)
          (match_dup 3)
          (reg:SI 29)
          (reg:SI 28)
        ] 3618))]
  "CGEN_ENABLE_INSN_P (703)"
  "lmcpm0\\t%0,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_smcpm0"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:DI 1 "general_operand" "em")
          (match_operand:SI 2 "general_operand" "0")
          (match_operand:SI 3 "cgen_h_sint_10a1_immediate" "")
          (reg:SI 29)
          (reg:SI 28)
        ] 3620))]
  "CGEN_ENABLE_INSN_P (704)"
  "smcpm0\\t%1,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_lwcpm0"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=em")
        (unspec:SI [
          (match_operand:SI 2 "general_operand" "1")
          (match_operand:SI 3 "cgen_h_sint_10a1_immediate" "")
          (reg:SI 29)
          (reg:SI 28)
          (mem:SI (scratch:SI))
        ] 3622))
   (set (match_operand:SI 1 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_dup 2)
          (match_dup 3)
          (reg:SI 29)
          (reg:SI 28)
          (mem:SI (scratch:SI))
        ] 3624))]
  "CGEN_ENABLE_INSN_P (705)"
  "lwcpm0\\t%0,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_swcpm0"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "em")
          (match_operand:SI 2 "general_operand" "0")
          (match_operand:SI 3 "cgen_h_sint_10a1_immediate" "")
          (reg:SI 29)
          (reg:SI 28)
        ] 3626))
   (set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
          (reg:SI 29)
          (reg:SI 28)
        ] 3628))]
  "CGEN_ENABLE_INSN_P (706)"
  "swcpm0\\t%1,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_lhcpm0"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=em")
        (unspec:SI [
          (match_operand:SI 2 "general_operand" "1")
          (match_operand:SI 3 "cgen_h_sint_10a1_immediate" "")
          (reg:SI 29)
          (reg:SI 28)
          (mem:SI (scratch:SI))
        ] 3630))
   (set (match_operand:SI 1 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_dup 2)
          (match_dup 3)
          (reg:SI 29)
          (reg:SI 28)
          (mem:SI (scratch:SI))
        ] 3632))]
  "CGEN_ENABLE_INSN_P (707)"
  "lhcpm0\\t%0,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_shcpm0"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "em")
          (match_operand:SI 2 "general_operand" "0")
          (match_operand:SI 3 "cgen_h_sint_10a1_immediate" "")
          (reg:SI 29)
          (reg:SI 28)
        ] 3634))
   (set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
          (reg:SI 29)
          (reg:SI 28)
        ] 3636))]
  "CGEN_ENABLE_INSN_P (708)"
  "shcpm0\\t%1,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_lbcpm0"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=em")
        (unspec:SI [
          (match_operand:SI 2 "general_operand" "1")
          (match_operand:SI 3 "cgen_h_sint_10a1_immediate" "")
          (reg:SI 29)
          (reg:SI 28)
          (mem:SI (scratch:SI))
        ] 3638))
   (set (match_operand:SI 1 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_dup 2)
          (match_dup 3)
          (reg:SI 29)
          (reg:SI 28)
          (mem:SI (scratch:SI))
        ] 3640))]
  "CGEN_ENABLE_INSN_P (709)"
  "lbcpm0\\t%0,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_sbcpm0"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "em")
          (match_operand:SI 2 "general_operand" "0")
          (match_operand:SI 3 "cgen_h_sint_10a1_immediate" "")
          (reg:SI 29)
          (reg:SI 28)
        ] 3642))
   (set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
          (reg:SI 29)
          (reg:SI 28)
        ] 3644))]
  "CGEN_ENABLE_INSN_P (710)"
  "sbcpm0\\t%1,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_lmcpa"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=em")
        (unspec:DI [
          (match_operand:SI 2 "general_operand" "1")
          (match_operand:DI 3 "cgen_h_sint_10a1_immediate" "")
        ] 3646))
   (set (match_operand:SI 1 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_dup 2)
          (match_dup 3)
        ] 3648))]
  "CGEN_ENABLE_INSN_P (711)"
  "lmcpa\\t%0,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_smcpa"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:DI 1 "general_operand" "em")
          (match_operand:SI 2 "general_operand" "0")
          (match_operand:SI 3 "cgen_h_sint_10a1_immediate" "")
        ] 3650))]
  "CGEN_ENABLE_INSN_P (712)"
  "smcpa\\t%1,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "store")])


(define_insn "cgen_intrinsic_lwcpa"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=em")
        (unspec:SI [
          (match_operand:SI 2 "general_operand" "1")
          (match_operand:SI 3 "cgen_h_sint_10a1_immediate" "")
          (mem:SI (scratch:SI))
        ] 3652))
   (set (match_operand:SI 1 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_dup 2)
          (match_dup 3)
          (mem:SI (scratch:SI))
        ] 3654))]
  "CGEN_ENABLE_INSN_P (713)"
  "lwcpa\\t%0,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_swcpa"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "em")
          (match_operand:SI 2 "general_operand" "0")
          (match_operand:SI 3 "cgen_h_sint_10a1_immediate" "")
        ] 3656))
   (set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 3658))]
  "CGEN_ENABLE_INSN_P (714)"
  "swcpa\\t%1,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "store")])


(define_insn "cgen_intrinsic_lhcpa"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=em")
        (unspec:SI [
          (match_operand:SI 2 "general_operand" "1")
          (match_operand:SI 3 "cgen_h_sint_10a1_immediate" "")
          (mem:SI (scratch:SI))
        ] 3660))
   (set (match_operand:SI 1 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_dup 2)
          (match_dup 3)
          (mem:SI (scratch:SI))
        ] 3662))]
  "CGEN_ENABLE_INSN_P (715)"
  "lhcpa\\t%0,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_shcpa"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "em")
          (match_operand:SI 2 "general_operand" "0")
          (match_operand:SI 3 "cgen_h_sint_10a1_immediate" "")
        ] 3664))
   (set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 3666))]
  "CGEN_ENABLE_INSN_P (716)"
  "shcpa\\t%1,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "store")])


(define_insn "cgen_intrinsic_lbcpa"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=em")
        (unspec:SI [
          (match_operand:SI 2 "general_operand" "1")
          (match_operand:SI 3 "cgen_h_sint_10a1_immediate" "")
          (mem:SI (scratch:SI))
        ] 3668))
   (set (match_operand:SI 1 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_dup 2)
          (match_dup 3)
          (mem:SI (scratch:SI))
        ] 3670))]
  "CGEN_ENABLE_INSN_P (717)"
  "lbcpa\\t%0,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_sbcpa"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "em")
          (match_operand:SI 2 "general_operand" "0")
          (match_operand:SI 3 "cgen_h_sint_10a1_immediate" "")
        ] 3672))
   (set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
          (match_dup 3)
        ] 3674))]
  "CGEN_ENABLE_INSN_P (718)"
  "sbcpa\\t%1,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "store")])


(define_insn "cgen_intrinsic_lmcp16"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=em")
        (unspec:DI [
          (match_operand:DI 1 "cgen_h_sint_16a1_immediate" "")
          (match_operand:SI 2 "general_operand" "r")
        ] 3676))]
  "CGEN_ENABLE_INSN_P (719)"
  "lmcp\\t%0,%1(%2)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_smcp16"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "em")
     (match_operand:SI 1 "cgen_h_sint_16a1_immediate" "")
     (match_operand:SI 2 "general_operand" "r")
   ] 3678)]
  "CGEN_ENABLE_INSN_P (720)"
  "smcp\\t%0,%1(%2)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "store")])


(define_insn "cgen_intrinsic_lwcp16"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=em")
        (unspec:SI [
          (match_operand:SI 1 "cgen_h_sint_16a1_immediate" "")
          (match_operand:SI 2 "general_operand" "r")
          (mem:SI (scratch:SI))
        ] 3680))]
  "CGEN_ENABLE_INSN_P (721)"
  "lwcp\\t%0,%1(%2)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_swcp16"
  [(set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "em")
          (match_operand:SI 1 "cgen_h_sint_16a1_immediate" "")
          (match_operand:SI 2 "general_operand" "r")
        ] 3682))]
  "CGEN_ENABLE_INSN_P (722)"
  "swcp\\t%0,%1(%2)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "store")])


(define_insn "cgen_intrinsic_lmcpi"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=em")
        (unspec:DI [
          (match_operand:SI 2 "general_operand" "1")
        ] 3684))
   (set (match_operand:SI 1 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_dup 2)
        ] 3686))]
  "CGEN_ENABLE_INSN_P (723)"
  "lmcpi\\t%0,(%2+)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_smcpi"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:DI 1 "general_operand" "em")
          (match_operand:SI 2 "general_operand" "0")
        ] 3688))]
  "CGEN_ENABLE_INSN_P (724)"
  "smcpi\\t%1,(%2+)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "store")])


(define_insn "cgen_intrinsic_lwcpi"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=em")
        (unspec:SI [
          (match_operand:SI 2 "general_operand" "1")
          (mem:SI (scratch:SI))
        ] 3690))
   (set (match_operand:SI 1 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_dup 2)
          (mem:SI (scratch:SI))
        ] 3692))]
  "CGEN_ENABLE_INSN_P (725)"
  "lwcpi\\t%0,(%2+)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_swcpi"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "em")
          (match_operand:SI 2 "general_operand" "0")
        ] 3694))
   (set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
        ] 3696))]
  "CGEN_ENABLE_INSN_P (726)"
  "swcpi\\t%1,(%2+)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "store")])


(define_insn "cgen_intrinsic_lmcp"
  [(set (match_operand:DI 0 "nonimmediate_operand" "=em")
        (unspec:DI [
          (match_operand:SI 1 "general_operand" "r")
        ] 3698))]
  "CGEN_ENABLE_INSN_P (727)"
  "lmcp\\t%0,(%1)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_smcp"
  [(unspec_volatile [
     (match_operand:DI 0 "general_operand" "em")
     (match_operand:SI 1 "general_operand" "r")
   ] 3700)]
  "CGEN_ENABLE_INSN_P (728)"
  "smcp\\t%0,(%1)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "store")])


(define_insn "cgen_intrinsic_lwcp"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=em")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "r")
          (mem:SI (scratch:SI))
        ] 3702))]
  "CGEN_ENABLE_INSN_P (729)"
  "lwcp\\t%0,(%1)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_swcp"
  [(set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "em")
          (match_operand:SI 1 "general_operand" "r")
        ] 3704))]
  "CGEN_ENABLE_INSN_P (730)"
  "swcp\\t%0,(%1)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "store")])


(define_insn "cgen_intrinsic_ssubu"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
        ] 3706))]
  "CGEN_ENABLE_INSN_P (731)"
  "ssubu\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "int2")])


(define_insn "cgen_intrinsic_saddu"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
        ] 3708))]
  "CGEN_ENABLE_INSN_P (732)"
  "saddu\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "int2")])


(define_insn "cgen_intrinsic_ssub"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
        ] 3710))]
  "CGEN_ENABLE_INSN_P (733)"
  "ssub\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "int2")])


(define_insn "cgen_intrinsic_sadd"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
        ] 3712))]
  "CGEN_ENABLE_INSN_P (734)"
  "sadd\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "int2")])


(define_insn "cgen_intrinsic_clipu"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "cgen_h_uint_5a1_immediate" "")
        ] 3714))]
  "CGEN_ENABLE_INSN_P (735)"
  "clipu\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "int2")])


(define_insn "cgen_intrinsic_clip"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "cgen_h_uint_5a1_immediate" "")
        ] 3716))]
  "CGEN_ENABLE_INSN_P (736)"
  "clip\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "int2")])


(define_insn "cgen_intrinsic_maxu"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
        ] 3718))]
  "CGEN_ENABLE_INSN_P (737)"
  "maxu\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "int2")])


(define_insn "cgen_intrinsic_minu"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
        ] 3720))]
  "CGEN_ENABLE_INSN_P (738)"
  "minu\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "int2")])


(define_insn "cgen_intrinsic_max"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
        ] 3722))]
  "CGEN_ENABLE_INSN_P (739)"
  "max\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "int2")])


(define_insn "cgen_intrinsic_min"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
        ] 3724))]
  "CGEN_ENABLE_INSN_P (740)"
  "min\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "int2")])


(define_insn "cgen_intrinsic_ave"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
        ] 3726))]
  "CGEN_ENABLE_INSN_P (741)"
  "ave\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "int2")])


(define_insn "cgen_intrinsic_abs"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
        ] 3728))]
  "CGEN_ENABLE_INSN_P (742)"
  "abs\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "int2")])


(define_insn "cgen_intrinsic_ldz"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "r")
        ] 3730))]
  "CGEN_ENABLE_INSN_P (743)"
  "ldz\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "int2")])


(define_insn "cgen_intrinsic_dbreak"
  [(set (reg:SI 40)
        (unspec_volatile:SI [
          (reg:SI 40)
        ] 3732))]
  "CGEN_ENABLE_INSN_P (744)"
  "dbreak"
  [(set_attr "may_trap" "yes")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_dret"
  [(set (pc)
        (unspec:SI [
          (reg:SI 41)
          (reg:SI 40)
        ] 3734))
   (set (reg:SI 40)
        (unspec:SI [
          (reg:SI 41)
          (reg:SI 40)
        ] 3736))
   (set (reg:SI 134)
        (unspec:SI [
          (reg:SI 41)
          (reg:SI 40)
        ] 3737))]
  "CGEN_ENABLE_INSN_P (745)"
  "dret"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_divu"
  [(set (pc)
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "r")
          (match_operand:SI 1 "general_operand" "r")
        ] 3738))
   (set (reg:SI 24)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3740))
   (set (reg:SI 135)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3741))
   (set (reg:SI 23)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3742))
   (set (reg:SI 136)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3743))]
  "CGEN_ENABLE_INSN_P (746)"
  "divu\\t%0,%1"
  [(set_attr "may_trap" "yes")
   (set_attr "latency" "34")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "div")])


(define_insn "cgen_intrinsic_div"
  [(set (pc)
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "r")
          (match_operand:SI 1 "general_operand" "r")
        ] 3744))
   (set (reg:SI 24)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3746))
   (set (reg:SI 135)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3747))
   (set (reg:SI 23)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3748))
   (set (reg:SI 136)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3749))]
  "CGEN_ENABLE_INSN_P (747)"
  "div\\t%0,%1"
  [(set_attr "may_trap" "yes")
   (set_attr "latency" "34")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "div")])


(define_insn "cgen_intrinsic_maddru"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
          (reg:SI 24)
          (reg:SI 23)
        ] 3750))
   (set (reg:SI 24)
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
          (reg:SI 24)
          (reg:SI 23)
        ] 3752))
   (set (reg:SI 135)
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
          (reg:SI 24)
          (reg:SI 23)
        ] 3753))
   (set (reg:SI 23)
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
          (reg:SI 24)
          (reg:SI 23)
        ] 3754))
   (set (reg:SI 136)
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
          (reg:SI 24)
          (reg:SI 23)
        ] 3755))]
  "CGEN_ENABLE_INSN_P (748)"
  "maddru\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "3")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "mulr")])


(define_insn "cgen_intrinsic_maddr"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
          (reg:SI 24)
          (reg:SI 23)
        ] 3756))
   (set (reg:SI 24)
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
          (reg:SI 24)
          (reg:SI 23)
        ] 3758))
   (set (reg:SI 135)
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
          (reg:SI 24)
          (reg:SI 23)
        ] 3759))
   (set (reg:SI 23)
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
          (reg:SI 24)
          (reg:SI 23)
        ] 3760))
   (set (reg:SI 136)
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
          (reg:SI 24)
          (reg:SI 23)
        ] 3761))]
  "CGEN_ENABLE_INSN_P (749)"
  "maddr\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "3")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "mulr")])


(define_insn "cgen_intrinsic_maddu"
  [(set (reg:SI 24)
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "r")
          (match_operand:SI 1 "general_operand" "r")
          (reg:SI 24)
          (reg:SI 23)
        ] 3762))
   (set (reg:SI 135)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (reg:SI 24)
          (reg:SI 23)
        ] 3763))
   (set (reg:SI 23)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (reg:SI 24)
          (reg:SI 23)
        ] 3764))
   (set (reg:SI 136)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (reg:SI 24)
          (reg:SI 23)
        ] 3765))]
  "CGEN_ENABLE_INSN_P (750)"
  "maddu\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "mul")])


(define_insn "cgen_intrinsic_madd"
  [(set (reg:SI 24)
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "r")
          (match_operand:SI 1 "general_operand" "r")
          (reg:SI 24)
          (reg:SI 23)
        ] 3766))
   (set (reg:SI 135)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (reg:SI 24)
          (reg:SI 23)
        ] 3767))
   (set (reg:SI 23)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (reg:SI 24)
          (reg:SI 23)
        ] 3768))
   (set (reg:SI 136)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (reg:SI 24)
          (reg:SI 23)
        ] 3769))]
  "CGEN_ENABLE_INSN_P (751)"
  "madd\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "mul")])


(define_insn "cgen_intrinsic_mulru"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
        ] 3770))
   (set (reg:SI 24)
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
        ] 3772))
   (set (reg:SI 135)
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
        ] 3773))
   (set (reg:SI 23)
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
        ] 3774))
   (set (reg:SI 136)
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
        ] 3775))]
  "CGEN_ENABLE_INSN_P (752)"
  "mulru\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "3")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "mulr")])


(define_insn "cgen_intrinsic_mulr"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
        ] 3776))
   (set (reg:SI 24)
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
        ] 3778))
   (set (reg:SI 135)
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
        ] 3779))
   (set (reg:SI 23)
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
        ] 3780))
   (set (reg:SI 136)
        (unspec:SI [
          (match_dup 1)
          (match_dup 2)
        ] 3781))]
  "CGEN_ENABLE_INSN_P (753)"
  "mulr\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "3")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "mulr")])


(define_insn "cgen_intrinsic_mulu"
  [(set (reg:SI 24)
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "r")
          (match_operand:SI 1 "general_operand" "r")
        ] 3782))
   (set (reg:SI 135)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3783))
   (set (reg:SI 23)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3784))
   (set (reg:SI 136)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3785))]
  "CGEN_ENABLE_INSN_P (754)"
  "mulu\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "mul")])


(define_insn "cgen_intrinsic_mul"
  [(set (reg:SI 24)
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "r")
          (match_operand:SI 1 "general_operand" "r")
        ] 3786))
   (set (reg:SI 135)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3787))
   (set (reg:SI 23)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3788))
   (set (reg:SI 136)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3789))]
  "CGEN_ENABLE_INSN_P (755)"
  "mul\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "mul")])


(define_insn "cgen_intrinsic_cache"
  [(unspec_volatile [
     (match_operand:SI 0 "cgen_h_uint_4a1_immediate" "")
     (match_operand:SI 1 "general_operand" "r")
   ] 3790)]
  "CGEN_ENABLE_INSN_P (756)"
  "cache\\t%0,(%1)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_tas"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "r")
          (mem:SI (scratch:SI))
        ] 3792))
   (set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_dup 1)
          (mem:SI (scratch:SI))
        ] 3794))]
  "CGEN_ENABLE_INSN_P (757)"
  "tas\\t%0,(%1)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_btstm"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=z")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "r")
          (match_operand:SI 2 "cgen_h_uint_3a1_immediate" "")
          (mem:SI (scratch:SI))
        ] 3796))]
  "CGEN_ENABLE_INSN_P (758)"
  "btstm\\t$0,(%1),%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_bnotm"
  [(set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "r")
          (match_operand:SI 1 "cgen_h_uint_3a1_immediate" "")
          (mem:SI (scratch:SI))
        ] 3798))]
  "CGEN_ENABLE_INSN_P (759)"
  "bnotm\\t(%0),%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_bclrm"
  [(set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "r")
          (match_operand:SI 1 "cgen_h_uint_3a1_immediate" "")
          (mem:SI (scratch:SI))
        ] 3800))]
  "CGEN_ENABLE_INSN_P (760)"
  "bclrm\\t(%0),%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_bsetm"
  [(set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "r")
          (match_operand:SI 1 "cgen_h_uint_3a1_immediate" "")
          (mem:SI (scratch:SI))
        ] 3802))]
  "CGEN_ENABLE_INSN_P (761)"
  "bsetm\\t(%0),%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_ldcb"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec_volatile:SI [
          (match_operand:SI 1 "cgen_h_uint_16a1_immediate" "")
        ] 3804))]
  "CGEN_ENABLE_INSN_P (762)"
  "ldcb\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "3")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "ldcb")])


(define_insn "cgen_intrinsic_stcb"
  [(unspec_volatile [
     (match_operand:SI 0 "general_operand" "r")
     (match_operand:SI 1 "cgen_h_uint_16a1_immediate" "")
   ] 3806)]
  "CGEN_ENABLE_INSN_P (763)"
  "stcb\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "stcb")])


(define_insn "cgen_intrinsic_syncm"
  [(unspec_volatile [
     (const_int 0)
   ] 3808)]
  "CGEN_ENABLE_INSN_P (764)"
  "syncm"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_break"
  [(set (pc)
        (unspec_volatile:SI [
          (const_int 0)
        ] 3810))]
  "CGEN_ENABLE_INSN_P (765)"
  "break"
  [(set_attr "may_trap" "yes")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_swi"
  [(set (reg:SI 36)
        (unspec_volatile:SI [
          (match_operand:SI 0 "cgen_h_uint_2a1_immediate" "")
          (reg:SI 36)
        ] 3812))]
  "CGEN_ENABLE_INSN_P (766)"
  "swi\\t%0"
  [(set_attr "may_trap" "yes")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_sleep"
  [(unspec_volatile [
     (const_int 0)
   ] 3814)]
  "CGEN_ENABLE_INSN_P (767)"
  "sleep"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_halt"
  [(unspec_volatile [
     (reg:SI 32)
   ] 3816)]
  "CGEN_ENABLE_INSN_P (768)"
  "halt"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_reti"
  [(set (pc)
        (unspec:SI [
          (reg:SI 32)
          (reg:SI 42)
          (reg:SI 39)
          (reg:SI 35)
        ] 3818))]
  "CGEN_ENABLE_INSN_P (769)"
  "reti"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "ret")])


(define_insn "cgen_intrinsic_ei"
  [(set (reg:SI 32)
        (unspec_volatile:SI [
          (reg:SI 32)
        ] 3820))]
  "CGEN_ENABLE_INSN_P (770)"
  "ei"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_di"
  [(set (reg:SI 32)
        (unspec_volatile:SI [
          (reg:SI 32)
        ] 3822))]
  "CGEN_ENABLE_INSN_P (771)"
  "di"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_ldc"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec_volatile:SI [
          (match_operand:SI 1 "general_operand" "c")
          (reg:SI 32)
          (reg:SI 42)
        ] 3824))]
  "CGEN_ENABLE_INSN_P (772)"
  "ldc\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "2")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "ldc")])


(define_insn "cgen_intrinsic_ldc_lo"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (reg:SI 24)
        ] 3826))]
  "CGEN_ENABLE_INSN_P (773)"
  "ldc\\t%0,$lo"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "ldc")])


(define_insn "cgen_intrinsic_ldc_hi"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (reg:SI 23)
        ] 3828))]
  "CGEN_ENABLE_INSN_P (774)"
  "ldc\\t%0,$hi"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "ldc")])


(define_insn "cgen_intrinsic_ldc_lp"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (reg:SI 17)
        ] 3830))]
  "CGEN_ENABLE_INSN_P (775)"
  "ldc\\t%0,$lp"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "ldc")])


(define_insn "cgen_intrinsic_stc"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=c")
        (unspec_volatile:SI [
          (match_operand:SI 1 "general_operand" "r")
        ] 3832))]
  "CGEN_ENABLE_INSN_P (776)"
  "stc\\t%1,%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "stc")])


(define_insn "cgen_intrinsic_stc_lo"
  [(set (reg:SI 24)
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "r")
        ] 3834))
   (set (reg:SI 135)
        (unspec:SI [
          (match_dup 0)
        ] 3835))]
  "CGEN_ENABLE_INSN_P (777)"
  "stc\\t%0,$lo"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "stc")])


(define_insn "cgen_intrinsic_stc_hi"
  [(set (reg:SI 23)
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "r")
        ] 3836))
   (set (reg:SI 136)
        (unspec:SI [
          (match_dup 0)
        ] 3837))]
  "CGEN_ENABLE_INSN_P (778)"
  "stc\\t%0,$hi"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "stc")])


(define_insn "cgen_intrinsic_stc_lp"
  [(set (reg:SI 17)
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "r")
        ] 3838))
   (set (reg:SI 133)
        (unspec:SI [
          (match_dup 0)
        ] 3839))]
  "CGEN_ENABLE_INSN_P (779)"
  "stc\\t%0,$lp"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "stc")])


(define_insn "cgen_intrinsic_erepeat"
  [(set (reg:SI 22)
        (unspec:SI [
          (match_operand:SI 0 "immediate_operand" "")
          (reg:SI 32)
          (reg:SI 42)
        ] 3840))
   (set (reg:SI 137)
        (unspec:SI [
          (match_dup 0)
          (reg:SI 32)
          (reg:SI 42)
        ] 3841))
   (set (reg:SI 21)
        (unspec:SI [
          (match_dup 0)
          (reg:SI 32)
          (reg:SI 42)
        ] 3842))
   (set (reg:SI 138)
        (unspec:SI [
          (match_dup 0)
          (reg:SI 32)
          (reg:SI 42)
        ] 3843))
   (set (reg:SI 20)
        (unspec:SI [
          (match_dup 0)
          (reg:SI 32)
          (reg:SI 42)
        ] 3844))
   (set (reg:SI 139)
        (unspec:SI [
          (match_dup 0)
          (reg:SI 32)
          (reg:SI 42)
        ] 3845))]
  "CGEN_ENABLE_INSN_P (780)"
  "erepeat\\t%l0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_repeat"
  [(set (reg:SI 22)
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "r")
          (match_operand:SI 1 "immediate_operand" "")
          (reg:SI 32)
          (reg:SI 42)
        ] 3846))
   (set (reg:SI 137)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (reg:SI 32)
          (reg:SI 42)
        ] 3847))
   (set (reg:SI 21)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (reg:SI 32)
          (reg:SI 42)
        ] 3848))
   (set (reg:SI 138)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (reg:SI 32)
          (reg:SI 42)
        ] 3849))
   (set (reg:SI 20)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (reg:SI 32)
          (reg:SI 42)
        ] 3850))
   (set (reg:SI 139)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
          (reg:SI 32)
          (reg:SI 42)
        ] 3851))]
  "CGEN_ENABLE_INSN_P (781)"
  "repeat\\t%0,%l1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_ret"
  [(set (pc)
        (unspec:SI [
          (reg:SI 32)
          (reg:SI 42)
          (reg:SI 17)
        ] 3852))]
  "CGEN_ENABLE_INSN_P (782)"
  "ret"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "ret")])


(define_insn "cgen_intrinsic_jsr"
  [(set (pc)
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "r")
          (reg:SI 32)
          (reg:SI 42)
        ] 3854))
   (set (reg:SI 17)
        (unspec:SI [
          (match_dup 0)
          (reg:SI 32)
          (reg:SI 42)
        ] 3856))
   (set (reg:SI 133)
        (unspec:SI [
          (match_dup 0)
          (reg:SI 32)
          (reg:SI 42)
        ] 3857))]
  "CGEN_ENABLE_INSN_P (783)"
  "jsr\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_jmp24"
  [(set (pc)
        (if_then_else (eq (unspec [
                            (match_operand:SI 0 "immediate_operand" "")
                            (reg:SI 32)
                            (reg:SI 42)
                          ] 3858)
                          (const_int 0))
                      (match_dup 0)
                      (pc)))]
  "CGEN_ENABLE_INSN_P (784)"
  "jmp\\t%l0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_jmp"
  [(set (pc)
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "r")
          (reg:SI 32)
          (reg:SI 42)
        ] 3860))]
  "CGEN_ENABLE_INSN_P (785)"
  "jmp\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_bsr12"
  [(set (pc)
        (if_then_else (eq (unspec [
                            (match_operand:SI 0 "immediate_operand" "")
                            (reg:SI 32)
                            (reg:SI 42)
                          ] 3866)
                          (const_int 0))
                      (match_dup 0)
                      (pc)))
   (set (reg:SI 17)
        (unspec:SI [
          (match_dup 0)
          (reg:SI 32)
          (reg:SI 42)
        ] 3868))
   (set (reg:SI 133)
        (unspec:SI [
          (match_dup 0)
          (reg:SI 32)
          (reg:SI 42)
        ] 3869))]
  "CGEN_ENABLE_INSN_P (786)"
  "bsr\\t%l0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_bsr24"
  [(set (pc)
        (if_then_else (eq (unspec [
                            (match_operand:SI 0 "immediate_operand" "")
                            (reg:SI 32)
                            (reg:SI 42)
                          ] 3862)
                          (const_int 0))
                      (match_dup 0)
                      (pc)))
   (set (reg:SI 17)
        (unspec:SI [
          (match_dup 0)
          (reg:SI 32)
          (reg:SI 42)
        ] 3864))
   (set (reg:SI 133)
        (unspec:SI [
          (match_dup 0)
          (reg:SI 32)
          (reg:SI 42)
        ] 3865))]
  "CGEN_ENABLE_INSN_P (787)"
  "bsr\\t%l0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_bne"
  [(set (pc)
        (if_then_else (eq (unspec [
                            (match_operand:SI 0 "general_operand" "r")
                            (match_operand:SI 1 "general_operand" "r")
                            (match_operand:SI 2 "immediate_operand" "")
                            (reg:SI 32)
                            (reg:SI 42)
                          ] 3870)
                          (const_int 0))
                      (match_dup 2)
                      (pc)))]
  "CGEN_ENABLE_INSN_P (788)"
  "bne\\t%0,%1,%l2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_beq"
  [(set (pc)
        (if_then_else (eq (unspec [
                            (match_operand:SI 0 "general_operand" "r")
                            (match_operand:SI 1 "general_operand" "r")
                            (match_operand:SI 2 "immediate_operand" "")
                            (reg:SI 32)
                            (reg:SI 42)
                          ] 3872)
                          (const_int 0))
                      (match_dup 2)
                      (pc)))]
  "CGEN_ENABLE_INSN_P (789)"
  "beq\\t%0,%1,%l2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_bgei"
  [(set (pc)
        (if_then_else (eq (unspec [
                            (match_operand:SI 0 "general_operand" "r")
                            (match_operand:SI 1 "cgen_h_uint_4a1_immediate" "")
                            (match_operand:SI 2 "immediate_operand" "")
                            (reg:SI 32)
                            (reg:SI 42)
                          ] 3874)
                          (const_int 0))
                      (match_dup 2)
                      (pc)))]
  "CGEN_ENABLE_INSN_P (790)"
  "bgei\\t%0,%1,%l2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_blti"
  [(set (pc)
        (if_then_else (eq (unspec [
                            (match_operand:SI 0 "general_operand" "r")
                            (match_operand:SI 1 "cgen_h_uint_4a1_immediate" "")
                            (match_operand:SI 2 "immediate_operand" "")
                            (reg:SI 32)
                            (reg:SI 42)
                          ] 3876)
                          (const_int 0))
                      (match_dup 2)
                      (pc)))]
  "CGEN_ENABLE_INSN_P (791)"
  "blti\\t%0,%1,%l2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_bnei"
  [(set (pc)
        (if_then_else (eq (unspec [
                            (match_operand:SI 0 "general_operand" "r")
                            (match_operand:SI 1 "cgen_h_uint_4a1_immediate" "")
                            (match_operand:SI 2 "immediate_operand" "")
                            (reg:SI 32)
                            (reg:SI 42)
                          ] 3878)
                          (const_int 0))
                      (match_dup 2)
                      (pc)))]
  "CGEN_ENABLE_INSN_P (792)"
  "bnei\\t%0,%1,%l2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_beqi"
  [(set (pc)
        (if_then_else (eq (unspec [
                            (match_operand:SI 0 "general_operand" "r")
                            (match_operand:SI 1 "cgen_h_uint_4a1_immediate" "")
                            (match_operand:SI 2 "immediate_operand" "")
                            (reg:SI 32)
                            (reg:SI 42)
                          ] 3880)
                          (const_int 0))
                      (match_dup 2)
                      (pc)))]
  "CGEN_ENABLE_INSN_P (793)"
  "beqi\\t%0,%1,%l2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_bnez"
  [(set (pc)
        (if_then_else (eq (unspec [
                            (match_operand:SI 0 "general_operand" "r")
                            (match_operand:SI 1 "immediate_operand" "")
                            (reg:SI 32)
                            (reg:SI 42)
                          ] 3882)
                          (const_int 0))
                      (match_dup 1)
                      (pc)))]
  "CGEN_ENABLE_INSN_P (794)"
  "bnez\\t%0,%l1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_beqz"
  [(set (pc)
        (if_then_else (eq (unspec [
                            (match_operand:SI 0 "general_operand" "r")
                            (match_operand:SI 1 "immediate_operand" "")
                            (reg:SI 32)
                            (reg:SI 42)
                          ] 3884)
                          (const_int 0))
                      (match_dup 1)
                      (pc)))]
  "CGEN_ENABLE_INSN_P (795)"
  "beqz\\t%0,%l1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_bra"
  [(set (pc)
        (if_then_else (eq (unspec [
                            (match_operand:SI 0 "immediate_operand" "")
                            (reg:SI 32)
                            (reg:SI 42)
                          ] 3886)
                          (const_int 0))
                      (match_dup 0)
                      (pc)))]
  "CGEN_ENABLE_INSN_P (796)"
  "bra\\t%l0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_fsft"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
          (reg:SI 18)
        ] 3888))]
  "CGEN_ENABLE_INSN_P (797)"
  "fsft\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "fsft")])


(define_insn "cgen_intrinsic_sll3"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=z")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "r")
          (match_operand:SI 2 "cgen_h_uint_5a1_immediate" "")
        ] 3890))]
  "CGEN_ENABLE_INSN_P (798)"
  "sll3\\t$0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "int2")])


(define_insn "cgen_intrinsic_slli"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "cgen_h_uint_5a1_immediate" "")
        ] 3892))]
  "CGEN_ENABLE_INSN_P (799)"
  "sll\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "shiftop" "operand2")])


(define_insn "cgen_intrinsic_srli"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "cgen_h_uint_5a1_immediate" "")
        ] 3894))]
  "CGEN_ENABLE_INSN_P (800)"
  "srl\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "shiftop" "operand2")])


(define_insn "cgen_intrinsic_srai"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "cgen_h_uint_5a1_immediate" "")
        ] 3896))]
  "CGEN_ENABLE_INSN_P (801)"
  "sra\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "shiftop" "operand2")])


(define_insn "cgen_intrinsic_sll"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
        ] 3898))]
  "CGEN_ENABLE_INSN_P (802)"
  "sll\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "int2")])


(define_insn "cgen_intrinsic_srl"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
        ] 3900))]
  "CGEN_ENABLE_INSN_P (803)"
  "srl\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "int2")])


(define_insn "cgen_intrinsic_sra"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
        ] 3902))]
  "CGEN_ENABLE_INSN_P (804)"
  "sra\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "int2")])


(define_insn "cgen_intrinsic_xor3"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "r")
          (match_operand:SI 2 "cgen_h_uint_16a1_immediate" "")
        ] 3904))]
  "CGEN_ENABLE_INSN_P (805)"
  "xor3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_and3"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "r")
          (match_operand:SI 2 "cgen_h_uint_16a1_immediate" "")
        ] 3906))]
  "CGEN_ENABLE_INSN_P (806)"
  "and3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_or3"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "r")
          (match_operand:SI 2 "cgen_h_uint_16a1_immediate" "")
        ] 3908))]
  "CGEN_ENABLE_INSN_P (807)"
  "or3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_nor"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
        ] 3910))]
  "CGEN_ENABLE_INSN_P (808)"
  "nor\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_xor"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
        ] 3912))]
  "CGEN_ENABLE_INSN_P (809)"
  "xor\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_and"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
        ] 3914))]
  "CGEN_ENABLE_INSN_P (810)"
  "and\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_or"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
        ] 3916))]
  "CGEN_ENABLE_INSN_P (811)"
  "or\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_sltu3x"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "r")
          (match_operand:SI 2 "cgen_h_uint_16a1_immediate" "")
        ] 3918))]
  "CGEN_ENABLE_INSN_P (812)"
  "sltu3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_slt3x"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "r")
          (match_operand:SI 2 "cgen_h_sint_16a1_immediate" "")
        ] 3920))]
  "CGEN_ENABLE_INSN_P (813)"
  "slt3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_add3x"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "r")
          (match_operand:SI 2 "cgen_h_sint_16a1_immediate" "")
        ] 3922))]
  "CGEN_ENABLE_INSN_P (814)"
  "add3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_sl2ad3"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=z")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "r")
          (match_operand:SI 2 "general_operand" "r")
        ] 3924))]
  "CGEN_ENABLE_INSN_P (815)"
  "sl2ad3\\t$0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "int2")])


(define_insn "cgen_intrinsic_sl1ad3"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=z")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "r")
          (match_operand:SI 2 "general_operand" "r")
        ] 3926))]
  "CGEN_ENABLE_INSN_P (816)"
  "sl1ad3\\t$0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "int2")])


(define_insn "cgen_intrinsic_sltu3i"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=z")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "r")
          (match_operand:SI 2 "cgen_h_uint_5a1_immediate" "")
        ] 3928))]
  "CGEN_ENABLE_INSN_P (817)"
  "sltu3\\t$0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_slt3i"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=z")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "r")
          (match_operand:SI 2 "cgen_h_uint_5a1_immediate" "")
        ] 3930))]
  "CGEN_ENABLE_INSN_P (818)"
  "slt3\\t$0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_sltu3"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=z")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "r")
          (match_operand:SI 2 "general_operand" "r")
        ] 3932))]
  "CGEN_ENABLE_INSN_P (819)"
  "sltu3\\t$0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_slt3"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=z")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "r")
          (match_operand:SI 2 "general_operand" "r")
        ] 3934))]
  "CGEN_ENABLE_INSN_P (820)"
  "slt3\\t$0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_neg"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "r")
        ] 3936))]
  "CGEN_ENABLE_INSN_P (821)"
  "neg\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_sbvck3"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=z")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "r")
          (match_operand:SI 2 "general_operand" "r")
        ] 3938))]
  "CGEN_ENABLE_INSN_P (822)"
  "sbvck3\\t$0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "advck")])


(define_insn "cgen_intrinsic_sub"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
        ] 3940))]
  "CGEN_ENABLE_INSN_P (823)"
  "sub\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_advck3"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=z")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "r")
          (match_operand:SI 2 "general_operand" "r")
        ] 3942))]
  "CGEN_ENABLE_INSN_P (824)"
  "advck3\\t$0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "advck")])


(define_insn "cgen_intrinsic_add3i"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "cgen_h_uint_5a4_immediate" "")
          (reg:SI 15)
        ] 3944))]
  "CGEN_ENABLE_INSN_P (825)"
  "add3\\t%0,$sp,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_add"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "cgen_h_sint_6a1_immediate" "")
        ] 3946))]
  "CGEN_ENABLE_INSN_P (826)"
  "add\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_add3"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "r")
          (match_operand:SI 2 "general_operand" "r")
        ] 3948))]
  "CGEN_ENABLE_INSN_P (827)"
  "add3\\t%0,%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_movh"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "cgen_h_uint_16a1_immediate" "")
        ] 3950))]
  "CGEN_ENABLE_INSN_P (828)"
  "movh\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_movu16"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "cgen_h_uint_16a1_immediate" "")
        ] 3952))]
  "CGEN_ENABLE_INSN_P (829)"
  "movu\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_movu24"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=t")
        (unspec:SI [
          (match_operand:SI 1 "cgen_h_uint_24a1_immediate" "")
        ] 3954))]
  "CGEN_ENABLE_INSN_P (830)"
  "movu\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_movi8"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "cgen_h_sint_8a1_immediate" "")
        ] 3958))]
  "CGEN_ENABLE_INSN_P (831)"
  "mov\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_movi16"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "cgen_h_sint_16a1_immediate" "")
        ] 3956))]
  "CGEN_ENABLE_INSN_P (832)"
  "mov\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_mov"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "r")
        ] 3960))]
  "CGEN_ENABLE_INSN_P (833)"
  "mov\\t%0,%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_ssarb"
  [(set (reg:SI 18)
        (unspec:SI [
          (match_operand:SI 0 "cgen_h_sint_2a1_immediate" "")
          (match_operand:SI 1 "general_operand" "r")
        ] 3962))
   (set (reg:SI 140)
        (unspec:SI [
          (match_dup 0)
          (match_dup 1)
        ] 3963))]
  "CGEN_ENABLE_INSN_P (834)"
  "ssarb\\t%0(%1)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "ssarb")])


(define_insn "cgen_intrinsic_extuh"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
        ] 3964))]
  "CGEN_ENABLE_INSN_P (835)"
  "extuh\\t%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_extub"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
        ] 3966))]
  "CGEN_ENABLE_INSN_P (836)"
  "extub\\t%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_exth"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
        ] 3968))]
  "CGEN_ENABLE_INSN_P (837)"
  "exth\\t%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_extb"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "0")
        ] 3970))]
  "CGEN_ENABLE_INSN_P (838)"
  "extb\\t%1"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_lw24"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "cgen_h_uint_22a4_immediate" "")
          (mem:SI (scratch:SI))
        ] 3972))]
  "CGEN_ENABLE_INSN_P (839)"
  "lw\\t%0,(%1)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "2")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_sw24"
  [(set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "r")
          (match_operand:SI 1 "cgen_h_uint_22a4_immediate" "")
        ] 3974))]
  "CGEN_ENABLE_INSN_P (840)"
  "sw\\t%0,(%1)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "store")])


(define_insn "cgen_intrinsic_lhu16"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "cgen_h_sint_16a1_immediate" "")
          (match_operand:SI 2 "general_operand" "r")
          (mem:SI (scratch:SI))
        ] 3976))]
  "CGEN_ENABLE_INSN_P (841)"
  "lhu\\t%0,%1(%2)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "2")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_lbu16"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "cgen_h_sint_16a1_immediate" "")
          (match_operand:SI 2 "general_operand" "r")
          (mem:SI (scratch:SI))
        ] 3978))]
  "CGEN_ENABLE_INSN_P (842)"
  "lbu\\t%0,%1(%2)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "2")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_lw16"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "cgen_h_sint_16a1_immediate" "")
          (match_operand:SI 2 "general_operand" "r")
          (mem:SI (scratch:SI))
        ] 3980))]
  "CGEN_ENABLE_INSN_P (843)"
  "lw\\t%0,%1(%2)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "2")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_lh16"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "cgen_h_sint_16a1_immediate" "")
          (match_operand:SI 2 "general_operand" "r")
          (mem:SI (scratch:SI))
        ] 3982))]
  "CGEN_ENABLE_INSN_P (844)"
  "lh\\t%0,%1(%2)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "2")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_lb16"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "cgen_h_sint_16a1_immediate" "")
          (match_operand:SI 2 "general_operand" "r")
          (mem:SI (scratch:SI))
        ] 3984))]
  "CGEN_ENABLE_INSN_P (845)"
  "lb\\t%0,%1(%2)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "2")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_sw16"
  [(set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "r")
          (match_operand:SI 1 "cgen_h_sint_16a1_immediate" "")
          (match_operand:SI 2 "general_operand" "r")
        ] 3986))]
  "CGEN_ENABLE_INSN_P (846)"
  "sw\\t%0,%1(%2)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "store")])


(define_insn "cgen_intrinsic_sh16"
  [(set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "r")
          (match_operand:SI 1 "cgen_h_sint_16a1_immediate" "")
          (match_operand:SI 2 "general_operand" "r")
        ] 3988))]
  "CGEN_ENABLE_INSN_P (847)"
  "sh\\t%0,%1(%2)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "store")])


(define_insn "cgen_intrinsic_sb16"
  [(set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "r")
          (match_operand:SI 1 "cgen_h_sint_16a1_immediate" "")
          (match_operand:SI 2 "general_operand" "r")
        ] 3990))]
  "CGEN_ENABLE_INSN_P (848)"
  "sb\\t%0,%1(%2)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "store")])


(define_insn "cgen_intrinsic_lhu_tp"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=t")
        (unspec:SI [
          (match_operand:SI 1 "cgen_h_uint_6a2_immediate" "")
          (reg:SI 13)
          (mem:SI (scratch:SI))
        ] 3992))]
  "CGEN_ENABLE_INSN_P (849)"
  "lhu\\t%0,%1($tp)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "2")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_lbu_tp"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=t")
        (unspec:SI [
          (match_operand:SI 1 "cgen_h_uint_7a1_immediate" "")
          (reg:SI 13)
          (mem:SI (scratch:SI))
        ] 3994))]
  "CGEN_ENABLE_INSN_P (850)"
  "lbu\\t%0,%1($tp)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "2")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_lw_tp"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=t")
        (unspec:SI [
          (match_operand:SI 1 "cgen_h_uint_5a4_immediate" "")
          (reg:SI 13)
          (mem:SI (scratch:SI))
        ] 3996))]
  "CGEN_ENABLE_INSN_P (851)"
  "lw\\t%0,%1($tp)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "2")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_lh_tp"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=t")
        (unspec:SI [
          (match_operand:SI 1 "cgen_h_uint_6a2_immediate" "")
          (reg:SI 13)
          (mem:SI (scratch:SI))
        ] 3998))]
  "CGEN_ENABLE_INSN_P (852)"
  "lh\\t%0,%1($tp)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "2")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_lb_tp"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=t")
        (unspec:SI [
          (match_operand:SI 1 "cgen_h_uint_7a1_immediate" "")
          (reg:SI 13)
          (mem:SI (scratch:SI))
        ] 4000))]
  "CGEN_ENABLE_INSN_P (853)"
  "lb\\t%0,%1($tp)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "2")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_sw_tp"
  [(set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "t")
          (match_operand:SI 1 "cgen_h_uint_5a4_immediate" "")
          (reg:SI 13)
        ] 4002))]
  "CGEN_ENABLE_INSN_P (854)"
  "sw\\t%0,%1($tp)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "store")])


(define_insn "cgen_intrinsic_sh_tp"
  [(set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "t")
          (match_operand:SI 1 "cgen_h_uint_6a2_immediate" "")
          (reg:SI 13)
        ] 4004))]
  "CGEN_ENABLE_INSN_P (855)"
  "sh\\t%0,%1($tp)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "store")])


(define_insn "cgen_intrinsic_sb_tp"
  [(set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "t")
          (match_operand:SI 1 "cgen_h_uint_7a1_immediate" "")
          (reg:SI 13)
        ] 4006))]
  "CGEN_ENABLE_INSN_P (856)"
  "sb\\t%0,%1($tp)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "store")])


(define_insn "cgen_intrinsic_lw_sp"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "cgen_h_uint_5a4_immediate" "")
          (reg:SI 15)
          (mem:SI (scratch:SI))
        ] 4008))]
  "CGEN_ENABLE_INSN_P (857)"
  "lw\\t%0,%1($sp)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "2")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_sw_sp"
  [(set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "r")
          (match_operand:SI 1 "cgen_h_uint_5a4_immediate" "")
          (reg:SI 15)
        ] 4010))]
  "CGEN_ENABLE_INSN_P (858)"
  "sw\\t%0,%1($sp)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "store")])


(define_insn "cgen_intrinsic_lhu"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "r")
          (mem:SI (scratch:SI))
        ] 4012))]
  "CGEN_ENABLE_INSN_P (859)"
  "lhu\\t%0,(%1)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "2")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_lbu"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "r")
          (mem:SI (scratch:SI))
        ] 4014))]
  "CGEN_ENABLE_INSN_P (860)"
  "lbu\\t%0,(%1)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "2")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_lw"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "r")
          (mem:SI (scratch:SI))
        ] 4016))]
  "CGEN_ENABLE_INSN_P (861)"
  "lw\\t%0,(%1)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "2")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_lh"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "r")
          (mem:SI (scratch:SI))
        ] 4018))]
  "CGEN_ENABLE_INSN_P (862)"
  "lh\\t%0,(%1)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "2")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_lb"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_operand:SI 1 "general_operand" "r")
          (mem:SI (scratch:SI))
        ] 4020))]
  "CGEN_ENABLE_INSN_P (863)"
  "lb\\t%0,(%1)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "2")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_sw"
  [(set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "r")
          (match_operand:SI 1 "general_operand" "r")
        ] 4022))]
  "CGEN_ENABLE_INSN_P (864)"
  "sw\\t%0,(%1)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "store")])


(define_insn "cgen_intrinsic_sh"
  [(set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "r")
          (match_operand:SI 1 "general_operand" "r")
        ] 4024))]
  "CGEN_ENABLE_INSN_P (865)"
  "sh\\t%0,(%1)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "store")])


(define_insn "cgen_intrinsic_sb"
  [(set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "r")
          (match_operand:SI 1 "general_operand" "r")
        ] 4026))]
  "CGEN_ENABLE_INSN_P (866)"
  "sb\\t%0,(%1)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "store")])


(define_insn "cgen_intrinsic_dsp1"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec_volatile:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "cgen_h_uint_20a1_immediate" "")
        ] 4028))]
  "CGEN_ENABLE_INSN_P (867)"
  "dsp1\\t%1,%2"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_dsp0"
  [(unspec_volatile [
     (match_operand:SI 0 "cgen_h_uint_24a1_immediate" "")
   ] 4030)]
  "CGEN_ENABLE_INSN_P (868)"
  "dsp0\\t%0"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_dsp"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec_volatile:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
          (match_operand:SI 3 "cgen_h_uint_16a1_immediate" "")
        ] 4032))]
  "CGEN_ENABLE_INSN_P (869)"
  "dsp\\t%1,%2,%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_uci"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec_volatile:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
          (match_operand:SI 3 "cgen_h_uint_16a1_immediate" "")
        ] 4034))]
  "CGEN_ENABLE_INSN_P (870)"
  "uci\\t%1,%2,%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_lhucpm1"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=em")
        (unspec:SI [
          (match_operand:SI 2 "general_operand" "1")
          (match_operand:SI 3 "cgen_h_sint_10a1_immediate" "")
          (reg:SI 31)
          (reg:SI 30)
          (mem:SI (scratch:SI))
        ] 4036))
   (set (match_operand:SI 1 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_dup 2)
          (match_dup 3)
          (reg:SI 31)
          (reg:SI 30)
          (mem:SI (scratch:SI))
        ] 4038))]
  "CGEN_ENABLE_INSN_P (871)"
  "lhucpm1\\t%0,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_lbucpm1"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=em")
        (unspec:SI [
          (match_operand:SI 2 "general_operand" "1")
          (match_operand:SI 3 "cgen_h_sint_10a1_immediate" "")
          (reg:SI 31)
          (reg:SI 30)
          (mem:SI (scratch:SI))
        ] 4040))
   (set (match_operand:SI 1 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_dup 2)
          (match_dup 3)
          (reg:SI 31)
          (reg:SI 30)
          (mem:SI (scratch:SI))
        ] 4042))]
  "CGEN_ENABLE_INSN_P (872)"
  "lbucpm1\\t%0,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_lhucpm0"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=em")
        (unspec:SI [
          (match_operand:SI 2 "general_operand" "1")
          (match_operand:SI 3 "cgen_h_sint_10a1_immediate" "")
          (reg:SI 29)
          (reg:SI 28)
          (mem:SI (scratch:SI))
        ] 4044))
   (set (match_operand:SI 1 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_dup 2)
          (match_dup 3)
          (reg:SI 29)
          (reg:SI 28)
          (mem:SI (scratch:SI))
        ] 4046))]
  "CGEN_ENABLE_INSN_P (873)"
  "lhucpm0\\t%0,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_lbucpm0"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=em")
        (unspec:SI [
          (match_operand:SI 2 "general_operand" "1")
          (match_operand:SI 3 "cgen_h_sint_10a1_immediate" "")
          (reg:SI 29)
          (reg:SI 28)
          (mem:SI (scratch:SI))
        ] 4048))
   (set (match_operand:SI 1 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_dup 2)
          (match_dup 3)
          (reg:SI 29)
          (reg:SI 28)
          (mem:SI (scratch:SI))
        ] 4050))]
  "CGEN_ENABLE_INSN_P (874)"
  "lbucpm0\\t%0,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_lhucpa"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=em")
        (unspec:SI [
          (match_operand:SI 2 "general_operand" "1")
          (match_operand:SI 3 "cgen_h_sint_10a1_immediate" "")
          (mem:SI (scratch:SI))
        ] 4052))
   (set (match_operand:SI 1 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_dup 2)
          (match_dup 3)
          (mem:SI (scratch:SI))
        ] 4054))]
  "CGEN_ENABLE_INSN_P (875)"
  "lhucpa\\t%0,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_lbucpa"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=em")
        (unspec:SI [
          (match_operand:SI 2 "general_operand" "1")
          (match_operand:SI 3 "cgen_h_sint_10a1_immediate" "")
          (mem:SI (scratch:SI))
        ] 4056))
   (set (match_operand:SI 1 "nonimmediate_operand" "=r")
        (unspec:SI [
          (match_dup 2)
          (match_dup 3)
          (mem:SI (scratch:SI))
        ] 4058))]
  "CGEN_ENABLE_INSN_P (876)"
  "lbucpa\\t%0,(%2+),%3"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "load")])


(define_insn "cgen_intrinsic_lhucp"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=em")
        (unspec:SI [
          (match_operand:SI 1 "cgen_h_sint_12a1_immediate" "")
          (match_operand:SI 2 "general_operand" "r")
          (mem:SI (scratch:SI))
        ] 4060))]
  "CGEN_ENABLE_INSN_P (877)"
  "lhucp\\t%0,%1(%2)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "store")])


(define_insn "cgen_intrinsic_lhcp"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=em")
        (unspec:SI [
          (match_operand:SI 1 "cgen_h_sint_12a1_immediate" "")
          (match_operand:SI 2 "general_operand" "r")
          (mem:SI (scratch:SI))
        ] 4062))]
  "CGEN_ENABLE_INSN_P (878)"
  "lhcp\\t%0,%1(%2)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "store")])


(define_insn "cgen_intrinsic_shcp"
  [(set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "em")
          (match_operand:SI 1 "cgen_h_sint_12a1_immediate" "")
          (match_operand:SI 2 "general_operand" "r")
        ] 4064))]
  "CGEN_ENABLE_INSN_P (879)"
  "shcp\\t%0,%1(%2)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "store")])


(define_insn "cgen_intrinsic_lbucp"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=em")
        (unspec:SI [
          (match_operand:SI 1 "cgen_h_sint_12a1_immediate" "")
          (match_operand:SI 2 "general_operand" "r")
          (mem:SI (scratch:SI))
        ] 4066))]
  "CGEN_ENABLE_INSN_P (880)"
  "lbucp\\t%0,%1(%2)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "store")])


(define_insn "cgen_intrinsic_lbcp"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=em")
        (unspec:SI [
          (match_operand:SI 1 "cgen_h_sint_12a1_immediate" "")
          (match_operand:SI 2 "general_operand" "r")
          (mem:SI (scratch:SI))
        ] 4068))]
  "CGEN_ENABLE_INSN_P (881)"
  "lbcp\\t%0,%1(%2)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "store")])


(define_insn "cgen_intrinsic_sbcp"
  [(set (mem:SI (scratch:SI))
        (unspec:SI [
          (match_operand:SI 0 "general_operand" "em")
          (match_operand:SI 1 "cgen_h_sint_12a1_immediate" "")
          (match_operand:SI 2 "general_operand" "r")
        ] 4070))]
  "CGEN_ENABLE_INSN_P (882)"
  "sbcp\\t%0,%1(%2)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "store")])


(define_insn "cgen_intrinsic_casw3"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec_volatile:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
          (match_operand:SI 3 "general_operand" "r")
        ] 4072))]
  "CGEN_ENABLE_INSN_P (883)"
  "casw3\\t%1,%2,(%3)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_cash3"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec_volatile:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
          (match_operand:SI 3 "general_operand" "r")
        ] 4074))]
  "CGEN_ENABLE_INSN_P (884)"
  "cash3\\t%1,%2,(%3)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_casb3"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec_volatile:SI [
          (match_operand:SI 1 "general_operand" "0")
          (match_operand:SI 2 "general_operand" "r")
          (match_operand:SI 3 "general_operand" "r")
        ] 4076))]
  "CGEN_ENABLE_INSN_P (885)"
  "casb3\\t%1,%2,(%3)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_prefd"
  [(unspec_volatile [
     (match_operand:SI 0 "cgen_h_uint_4a1_immediate" "")
     (match_operand:SI 1 "cgen_h_sint_16a1_immediate" "")
     (match_operand:SI 2 "general_operand" "r")
   ] 4078)]
  "CGEN_ENABLE_INSN_P (886)"
  "pref\\t%0,%1(%2)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "4")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_pref"
  [(unspec_volatile [
     (match_operand:SI 0 "cgen_h_uint_4a1_immediate" "")
     (match_operand:SI 1 "general_operand" "r")
   ] 4080)]
  "CGEN_ENABLE_INSN_P (887)"
  "pref\\t%0,(%1)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_ldcb_r"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r")
        (unspec_volatile:SI [
          (match_operand:SI 1 "general_operand" "r")
        ] 4082))]
  "CGEN_ENABLE_INSN_P (888)"
  "ldcb\\t%0,(%1)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "3")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])


(define_insn "cgen_intrinsic_stcb_r"
  [(unspec_volatile [
     (match_operand:SI 0 "general_operand" "r")
     (match_operand:SI 1 "general_operand" "r")
   ] 4084)]
  "CGEN_ENABLE_INSN_P (889)"
  "stcb\\t%0,(%1)"
  [(set_attr "may_trap" "no")
   (set_attr "latency" "0")
   (set_attr "length" "2")
   (set_attr "slot" "core")
   (set_attr "slots" "core")
   (set_attr "stall" "none")])

