$date
	Fri Mar 07 12:02:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module faultybuffer_tb $end
$var wire 1 ! w_op $end
$var reg 1 " a_ip $end
$scope module cut $end
$var wire 1 " a $end
$var wire 1 ! w $end
$var wire 1 # wire1 $end
$scope module b1 $end
$var wire 1 " a $end
$var wire 1 # w $end
$upscope $end
$scope module b2 $end
$var wire 1 # a $end
$var wire 1 ! w $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1#
0"
z!
$end
#3
x!
z#
1"
#4
