m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/wangning/RTLDebugger/rtl-llm-evaluation/benchmark/rtllm/adder_32bit
vCLA1bit
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1716607407
!i10b 1
!s100 7oZN<Z8ECXBlZQWT1K@g40
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IU>:2_9k1k8<lB6LDP6a@N1
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
Z5 w1716607407
Z6 8adder_32bit.v
Z7 Fadder_32bit.v
!i122 0
L0 100 10
Z8 OV;L;2020.1;71
r1
!s85 0
31
Z9 !s108 1716607407.000000
!s107 testbench.v|adder_32bit.v|
Z10 !s90 +acc|-work|work|-sv|adder_32bit.v|testbench.v|
!i113 1
Z11 o+acc -work work -sv
Z12 tCvgOpt 0
n@c@l@a1bit
vCLA2bit
R1
R2
!i10b 1
!s100 AF?1k9hO0]dS0c]mzPi?F2
R3
Ih_I7@=_cllPbMKEoAYW832
R4
S1
R0
R5
R6
R7
!i122 0
L0 83 16
R8
r1
!s85 0
31
R9
Z13 !s107 testbench.v|adder_32bit.v|
R10
!i113 1
R11
R12
n@c@l@a2bit
