#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue May 12 22:48:42 2020
# Process ID: 5374
# Current directory: /home/nathan/source/Xilinx/Verilog VGA/Verilog VGA.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/nathan/source/Xilinx/Verilog VGA/Verilog VGA.runs/synth_1/top.vds
# Journal file: /home/nathan/source/Xilinx/Verilog VGA/Verilog VGA.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5380 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1268.281 ; gain = 79.863 ; free physical = 9121 ; free virtual = 13721
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/nathan/source/Xilinx/Verilog VGA/Verilog VGA.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga640x480' [/home/nathan/source/Xilinx/Verilog VGA/Verilog VGA.srcs/sources_1/new/vga640x480.v:23]
	Parameter HS_STRT bound to: 16 - type: integer 
	Parameter HS_END bound to: 112 - type: integer 
	Parameter HA_STRT bound to: 160 - type: integer 
	Parameter VS_STRT bound to: 490 - type: integer 
	Parameter VS_END bound to: 492 - type: integer 
	Parameter VA_END bound to: 480 - type: integer 
	Parameter ENDLINE bound to: 800 - type: integer 
	Parameter ENDSCREEN bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga640x480' (1#1) [/home/nathan/source/Xilinx/Verilog VGA/Verilog VGA.srcs/sources_1/new/vga640x480.v:23]
WARNING: [Synth 8-350] instance 'vga' of module 'vga640x480' requires 11 connections, but only 7 given [/home/nathan/source/Xilinx/Verilog VGA/Verilog VGA.srcs/sources_1/new/top.v:68]
INFO: [Synth 8-6155] done synthesizing module 'top' (2#1) [/home/nathan/source/Xilinx/Verilog VGA/Verilog VGA.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1312.906 ; gain = 124.488 ; free physical = 9132 ; free virtual = 13732
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1312.906 ; gain = 124.488 ; free physical = 9131 ; free virtual = 13732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1312.906 ; gain = 124.488 ; free physical = 9131 ; free virtual = 13732
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nathan/source/Xilinx/digilent-xdc/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/nathan/source/Xilinx/digilent-xdc/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nathan/source/Xilinx/digilent-xdc/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1624.242 ; gain = 0.000 ; free physical = 8647 ; free virtual = 13292
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1624.242 ; gain = 435.824 ; free physical = 8771 ; free virtual = 13327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1624.242 ; gain = 435.824 ; free physical = 8771 ; free virtual = 13327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1624.242 ; gain = 435.824 ; free physical = 8771 ; free virtual = 13326
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "h_sync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_sync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "px_strobe" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1624.242 ; gain = 435.824 ; free physical = 8741 ; free virtual = 13308
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vga640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "vga/v_sync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga/h_sync" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design top has port vgaRed[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port vgaRed[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port vgaRed[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port vgaRed[0] driven by constant 0
WARNING: [Synth 8-3917] design top has port vgaBlue[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port vgaBlue[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port vgaBlue[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port vgaBlue[0] driven by constant 0
WARNING: [Synth 8-3917] design top has port vgaGreen[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port vgaGreen[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port vgaGreen[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port vgaGreen[0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (vga/h_sync_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga/h_sync_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga/h_sync_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga/h_sync_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga/h_sync_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga/h_sync_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga/h_sync_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga/h_sync_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga/h_sync_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga/h_sync_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga/v_sync_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga/v_sync_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga/v_sync_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga/v_sync_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga/v_sync_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga/v_sync_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga/v_sync_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga/v_sync_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga/v_sync_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga/v_sync_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1624.242 ; gain = 435.824 ; free physical = 8698 ; free virtual = 13301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1624.242 ; gain = 435.824 ; free physical = 8888 ; free virtual = 13459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1624.242 ; gain = 435.824 ; free physical = 8887 ; free virtual = 13458
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1624.242 ; gain = 435.824 ; free physical = 8887 ; free virtual = 13458
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1624.242 ; gain = 435.824 ; free physical = 8875 ; free virtual = 13446
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1624.242 ; gain = 435.824 ; free physical = 8875 ; free virtual = 13446
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1624.242 ; gain = 435.824 ; free physical = 8874 ; free virtual = 13445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1624.242 ; gain = 435.824 ; free physical = 8873 ; free virtual = 13444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1624.242 ; gain = 435.824 ; free physical = 8873 ; free virtual = 13444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1624.242 ; gain = 435.824 ; free physical = 8874 ; free virtual = 13444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |    16|
|4     |LUT3 |     2|
|5     |FDRE |     3|
|6     |IBUF |    18|
|7     |OBUF |    30|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    71|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1624.242 ; gain = 435.824 ; free physical = 8872 ; free virtual = 13443
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1624.242 ; gain = 124.488 ; free physical = 8927 ; free virtual = 13498
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1624.250 ; gain = 435.824 ; free physical = 8926 ; free virtual = 13497
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1624.250 ; gain = 435.969 ; free physical = 8929 ; free virtual = 13500
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/nathan/source/Xilinx/Verilog VGA/Verilog VGA.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1648.254 ; gain = 0.000 ; free physical = 8924 ; free virtual = 13496
INFO: [Common 17-206] Exiting Vivado at Tue May 12 22:49:31 2020...
