

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Wide Register</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="IDesignSpec">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Wide Register">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Wide Register" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="WideRegister"
		  data-hnd-context="221"
		  data-hnd-title="Wide Register"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="Customcodeoutput.html">Custom code output</a></li><li><a href="SpecificationCreation.html">Specification Creation</a></li><li><a href="Registers.html">Registers</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="Registers.html" title="Registers" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="Settingreservedbits.html" title="Setting reserved bits" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="TriggerBufferRegister.html" title="Trigger Buffer Register" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Wide Register</h2>

            <div class="main-content">
                
<p class="rvps2"><span class="rvts14">Wide reg width registers are now supported in this IDesignSpec™ version(6.6.0.0).&nbsp;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Wider regwidth signifies those registers that have register width greater than what the bus_width is. Also, user can provide different regwidth registers to the IDesignSpec™ from this version onwards in Verilog RTL only. We will be implementing this in VHDL, UVM, and ARV™.&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">In different flavours of IDesignSpec™ i.e. IDS-Word, IDS-Excel bus width can be selected in Configure-&gt;Bus Width. While in IDS-Batch CLI, there is option “-bus_width &lt;8|16|32|64&gt;”. In addition to this, we also confirm that the regwidth of registers should be a multiple of the bus width.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Depending on the bus width, there would be n (regwidth divided by bus_width) wr_valIDS, rd_valIDS and offsets. Based on the value of n wr_valIDS, write occurs on the buffer signal for each of the field and same as that for the rd_valIDS, which is responsible for reading data.</span></p>
<p class="rvps2"><span class="rvts14">Moreover, while supporting bigger regwidth registers, we made sure that there should not be any delay, as there might be a case when a field crossing its boundary, in that scenario there would be a write depending on the previous decode and present decode signal. &nbsp;</span></p>
<p class="rvps2"><span class="rvts14">Here is an example:</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts375"><br/></span></p>
<p class="rvps143"><img alt="" style="padding : 1px;" src="lib/NewItem3029.png"></p>
<p class="rvps12"><span class="rvts375"><br/></span></p>
<p class="rvps12"><span class="rvts6"><br/></span></p>
<p class="rvps12"><span class="rvts6"><br/></span></p>
<p class="rvps12"><span class="rvts14">This example will show how a register of 32 bit read and write data with bus_width of 8 bit. There are 4 wr_valIDS, rd_valIDS and offsets. These four offsets will turn on or off to four different decodes, and these decode when combines with rd_stb and wr_stb activate rd_valIDS and wr_valIDS respectively.&nbsp;</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts463">&nbsp; &nbsp; </span><span class="rvts356">assign Reg1_wr_valid0 = Reg1_decode0 &amp;&amp; wr_stb;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; assign Reg1_wr_valid1 = Reg1_decode1 &amp;&amp; wr_stb;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; assign Reg1_wr_valid2 = Reg1_decode2 &amp;&amp; wr_stb;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; assign Reg1_wr_valid3 = Reg1_decode3 &amp;&amp; wr_stb;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; assign Reg1_rd_valid0 = Reg1_decode0 &amp;&amp; rd_stb;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; assign Reg1_rd_valid1 = Reg1_decode1 &amp;&amp; rd_stb;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; assign Reg1_rd_valid2 = Reg1_decode2 &amp;&amp; rd_stb;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; assign Reg1_rd_valid3 = Reg1_decode3 &amp;&amp; rd_stb;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; assign Reg1_enb &nbsp; &nbsp; &nbsp;= Reg1_wr_valid0;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; assign Reg1_offset0 = block_offset+'h0;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; assign Reg1_offset1 = block_offset+'h0 + 'h1 ;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; assign Reg1_offset2 = block_offset+'h0 + 'h2 ;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; assign Reg1_offset3 = block_offset+'h0 + 'h3 ;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; assign Reg1_decode0 &nbsp;= (address[blockname_address_width-1 : 0] &nbsp; &nbsp;== Reg1_offset0[blockname_address_width-1 : 0] ) ? 1'b1 : 1'b0;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; assign Reg1_decode1 &nbsp;= (address[blockname_address_width-1 : 0] &nbsp; &nbsp;== Reg1_offset1[blockname_address_width-1 : 0] ) ? 1'b1 : 1'b0;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; assign Reg1_decode2 &nbsp;= (address[blockname_address_width-1 : 0] &nbsp; &nbsp;== Reg1_offset2[blockname_address_width-1 : 0] ) ? 1'b1 : 1'b0;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; assign Reg1_decode3 &nbsp;= (address[blockname_address_width-1 : 0] &nbsp; &nbsp;== Reg1_offset3[blockname_address_width-1 : 0] ) ? 1'b1 : 1'b0;</span></p>
<p class="rvps12"><span class="rvts6"><br/></span></p>
<p class="rvps12"><span class="rvts14">Similarly, while a field is writing through bus, same always block is used to write a complete field in two cycles when the field is crossing the bus boundary</span><span class="rvts6">.</span></p>
<p class="rvps12"><span class="rvts6"><br/></span></p>
<p class="rvps12"><span class="rvts356">if (Reg1_wr_valid0) &nbsp; // FIELD : SW Write</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; begin</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; Reg1_Field_q[7 : 0] &lt;= ( wr_data[7 : 0] &amp; reg_enb[7 : 0] ) | (Reg1_Field_q[7 : 0] &amp; (~reg_enb[7 : 0]));</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; end</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts356">if (Reg1_wr_valid1) &nbsp; // FIELD : SW Write</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; begin</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp;Reg1_Field_q[15 : 8] &lt;= ( wr_data[7 : 0] &amp; reg_enb[7 : 0] ) | (Reg1_Field_q[15 : 8] &amp; (~reg_enb[7 : 0]));</span></p>
<p class="rvps12"><span class="rvts356">end</span></p>
<p class="rvps12"><span class="rvts463"><br/></span></p>
<p class="rvps12"><span class="rvts14">Finally, when a read occurs, there is a read back mux to read the bits from the field making 4 rd_data and then OR-ing those rd_datas in rd_data that is a bus signal</span><span class="rvts6">.</span></p>
<p class="rvps12"><span class="rvts463"><br/></span></p>
<p class="rvps12"><span class="rvts463">&nbsp; &nbsp; </span><span class="rvts356">assign Reg1_rd_data0 = Reg1_rd_valid0 ? {Reg1_Field_q[7 : 0]} : 8'b00000000;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; assign Reg1_rd_data1 = Reg1_rd_valid1 ? {Reg1_Field_q[15 : 8]} : 8'b00000000;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; assign Reg1_rd_data2 = Reg1_rd_valid2 ? {Reg1_Field2_q[7 : 0]} : 8'b00000000;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; assign Reg1_rd_data3 = Reg1_rd_valid3 ? {Reg1_Field2_q[15 : 8]} : 8'b00000000;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; assign Reg1_rd_data = Reg1_rd_data0 | Reg1_rd_data1 | Reg1_rd_data2 | Reg1_rd_data3;</span></p>
<p class="rvps12"><span class="rvts356"><br/></span></p>
<p class="rvps12"><span class="rvts14">We have supported almost all properties that work when the regwidth is equal to bus_width.&nbsp;</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps12"><a name="registered: wide register"></a><span class="rvts15">NOTE:</span><span class="rvts14"> Property “registered” is supported when there are bigger regwidth registers.</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts76">Supports upper bits when the field is wide</span></p>
<p class="rvps2"><span class="rvts60"><br/></span></p>
<p class="rvps2"><span class="rvts76">Example:</span></p>
<p class="rvps2"><span class="rvts76"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 740px; height : 282px;" src="lib/NewItem5378.png"></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts76">SYSTEM RDL input:</span></p>
<p class="rvps2"><span class="rvts76"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts415">addrmap Section_2 {</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;name&nbsp; = "Section_2 Address Map";</span></p>
   <p class="rvps2"><span class="rvts387"><br/></span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg reg_a {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 128;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = r;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}</span><span class="rvts435"> f1[82:31] = 52'h8123456789ABD;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = r;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} f2[30:0] = 31'h0;</span></p>
   <p class="rvps2"><span class="rvts387"><br/></span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts76">Verilog Output:</span></p>
<p class="rvps2"><span class="rvts76"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts415">always @(posedge clk or negedge reset_l)&nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Section_2_reg_a_f1_q &lt;= 52'd2271815812029117;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (Section_2_reg_a_wr_valid0 &amp;&amp; ( |reg_enb[31:31])) //F1 : SW Write</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Section_2_reg_a_f1_q[0:0] &lt;= (wr_data[31:31] &amp; reg_enb[31:31]) | (Section_2_reg_a_f1_q[0:0] &amp; (~reg_enb[31:31]));</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (Section_2_reg_a_wr_valid1 &amp;&amp; ( |reg_enb[31:0])) //F1 : SW Write</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Section_2_reg_a_f1_q[32:1] &lt;= (wr_data[31:0] &amp; reg_enb[31:0]) | (Section_2_reg_a_f1_q[32:1] &amp; (~reg_enb[31:0]));</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts435">&nbsp;if (Section_2_reg_a_wr_valid2 &amp;&amp; ( |reg_enb[18:0])) //F1 : SW Write</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Section_2_reg_a_f1_q[51:33] &lt;= (wr_data[18:0] &amp; reg_enb[18:0]) | (Section_2_reg_a_f1_q[51:33] &amp; (~reg_enb[18:0]));</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;end //end always</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts415"><br/></span></p>
<p class="rvps12"><span class="rvts35">V</span><a name="VHDL_multi_74"></a><span class="rvts35">HDL output:</span></p>
<p class="rvps12"><span class="rvts35"><br/></span></p>
<div class="rvps12">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps12"><span class="rvts304">...</span></p>
   <p class="rvps12"><span class="rvts304">...</span></p>
   <p class="rvps2"><span class="rvts370">package Section2_pkg is</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;constant offset_rega_0 : unsigned&nbsp; (63 downto 0) := C_Section2_offset + "0";&nbsp; -- offset value</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;constant offset_rega_1 : unsigned&nbsp; (63 downto 0) := C_Section2_offset + "0" + 4;&nbsp; -- offset value</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;</span><span class="rvts304">…..</span></p>
   <p class="rvps2"><span class="rvts304">…...</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;-- all fields readable by HW</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;type Section2_outrec is record</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;--: REGA</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rega_f1 : std_logic_vector(51 downto 0);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rega_f2 : std_logic_vector(30 downto 0);--------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <ul style="text-indent: 0px; padding: 0; margin: 0 0 0 27px; list-style-position: outside; list-style-type: disc;">
    <li class="rvps2 noindent"><span class="rvts175">&nbsp;Signal&nbsp;</span><span class="rvts370">&nbsp;&nbsp;&nbsp;</span></li>
   </ul>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;-- : rega&nbsp; Register</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;signal decode_rega_0 :&nbsp; std_logic;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; -- decode signal</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;signal decode_rega_1 :&nbsp; std_logic;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; -- decode signal</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;signal decode_rega_2 :&nbsp; std_logic;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; -- decode signal</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;signal decode_rega_3 :&nbsp; std_logic;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; -- decode signal</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;signal rd_data_rega_0 :&nbsp; std_logic_vector(G_APB_BUS_WIDTH - 1 downto 0) ; --&nbsp; Read data signal</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;signal rd_data_rega_1 :&nbsp; std_logic_vector(G_APB_BUS_WIDTH - 1 downto 0) ; --&nbsp; Read data signal</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;signal rd_data_rega_2 :&nbsp; std_logic_vector(G_APB_BUS_WIDTH - 1 downto 0) ; --&nbsp; Read data signal</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;signal rd_data_rega_3 :&nbsp; std_logic_vector(G_APB_BUS_WIDTH - 1 downto 0) ; --&nbsp; Read data signal</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts430">………</span></p>
   <p class="rvps2"><span class="rvts430">……..</span></p>
   <p class="rvps2"><span class="rvts430">……..</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">signal rd_valid_rega_0 :&nbsp; std_logic; &nbsp; &nbsp; &nbsp; &nbsp; --&nbsp; Read valid signal</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;signal rd_valid_rega_1 :&nbsp; std_logic; &nbsp; &nbsp; &nbsp; &nbsp; --&nbsp; Read valid signal</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;signal rd_valid_rega_2 :&nbsp; std_logic; &nbsp; &nbsp; &nbsp; &nbsp; --&nbsp; Read valid signal</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;signal rd_valid_rega_3 :&nbsp; std_logic; &nbsp; &nbsp; &nbsp; &nbsp; --&nbsp; Read valid signal</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;signal wr_valid_rega_0 :&nbsp; std_logic; &nbsp; &nbsp; &nbsp; &nbsp; --&nbsp; Write valid signal</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;signal wr_valid_rega_1 :&nbsp; std_logic; &nbsp; &nbsp; &nbsp; &nbsp; --&nbsp; Write valid signal</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;signal wr_valid_rega_2 :&nbsp; std_logic; &nbsp; &nbsp; &nbsp; &nbsp; --&nbsp; Write valid signal</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;signal wr_valid_rega_3 :&nbsp; std_logic; &nbsp; &nbsp; &nbsp; &nbsp; --&nbsp; Write valid signal</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;signal q_rega_f1 :&nbsp; std_logic_vector(51 downto 0) ; -- FIELD : f1 signal</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;signal q_rega_f2 :&nbsp; std_logic_vector(30 downto 0) ; -- FIELD : f2 signal</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;--------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;signal ext_out_d : Section2_ext_outrec; &nbsp; &nbsp; -- External out signal</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;--------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;APB_DUT : APB_WIDGET</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;generic map (</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bus_width =&gt; G_APB_BUS_WIDTH,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_width =&gt; G_APB_ADDR_WIDTH</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port map (</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- BUS : APB</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pclk =&gt; pclk,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;presetn =&gt; presetn,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;psel =&gt; psel,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;penable =&gt; penable,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pwrite =&gt; pwrite,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pprot =&gt; pprot,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pstrb =&gt; pstrb,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pwdata =&gt; pwdata,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;paddr =&gt; paddr,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pready =&gt; pready,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;prdata =&gt; prdata,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pslverr =&gt; pslverr,</span><span class="rvts74">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts74">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <ul style="text-indent: 0px; padding: 0; margin: 0 0 0 27px; list-style-position: outside; list-style-type: disc;">
    <li class="rvps2 noindent"><span class="rvts35">Decode logic:&nbsp;&nbsp;</span></li>
   </ul>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts74">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts370">&nbsp;-------------------------------------</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- Register/Section decode</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-------------------------------------</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;decode_rega_0 &lt;= '1' when ( (unsigned(address(G_APB_ADDR_WIDTH-1 downto 0))) = (offset_rega_0 + G_Section2_offset) ) else '0';</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;decode_rega_1 &lt;= '1' when ( (unsigned(address(G_APB_ADDR_WIDTH-1 downto 0))) = (offset_rega_1 + G_Section2_offset) ) else '0';</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;decode_rega_2 &lt;= '1' when ( (unsigned(address(G_APB_ADDR_WIDTH-1 downto 0))) = (offset_rega_2 + G_Section2_offset) ) else '0';</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;decode_rega_3 &lt;= '1' when ( (unsigned(address(G_APB_ADDR_WIDTH-1 downto 0))) = (offset_rega_3 + G_Section2_offset) ) else '0';</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-----------------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-----------------------------------</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- REGISTER&nbsp; &nbsp; &nbsp; :&nbsp; rega</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- ADDRESS &nbsp; &nbsp; &nbsp; :&nbsp; 0x00&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WIDTH : 128</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- HW ACCESS &nbsp; &nbsp; :&nbsp; ro</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- SW ACCESS &nbsp; &nbsp; :&nbsp; rw</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- FIELDS &nbsp; :</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- &nbsp; &nbsp; 82:31 : f1&nbsp; ( SW : rw HW : ro )</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- &nbsp; &nbsp; 30:0 : f2&nbsp; ( SW : rw HW : ro )</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;----------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- DESCRIPTION &nbsp; :</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;--</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">&nbsp;&nbsp;&nbsp;wr_valid_rega_0 &lt;= '1' when ( decode_rega_0 = '1' and wr_stb = '1'&nbsp; ) else '0';</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wr_valid_rega_1 &lt;= '1' when ( decode_rega_1 = '1' and wr_stb = '1'&nbsp; ) else '0';</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wr_valid_rega_2 &lt;= '1' when ( decode_rega_2 = '1' and wr_stb = '1'&nbsp; ) else '0';</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wr_valid_rega_3 &lt;= '1' when ( decode_rega_3 = '1' and wr_stb = '1'&nbsp; ) else '0';</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-----------------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-----------------------------------</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- REGISTER&nbsp; &nbsp; &nbsp; :&nbsp; rega</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- ADDRESS &nbsp; &nbsp; &nbsp; :&nbsp; 0x00&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WIDTH : 128</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- HW ACCESS &nbsp; &nbsp; :&nbsp; ro</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- SW ACCESS &nbsp; &nbsp; :&nbsp; rw</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- FIELDS &nbsp; :</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- &nbsp; &nbsp; 82:31 : f1&nbsp; ( SW : rw HW : ro )</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- &nbsp; &nbsp; 30:0 : f2&nbsp; ( SW : rw HW : ro )</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;---------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- DESCRIPTION &nbsp; :</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;--</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd_valid_rega_0 &lt;= '1' when ( decode_rega_0 = '1' and rd_stb = '1' ) else '0';</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd_valid_rega_1 &lt;= '1' when ( decode_rega_1 = '1' and rd_stb = '1' ) else '0';</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd_valid_rega_2 &lt;= '1' when ( decode_rega_2 = '1' and rd_stb = '1' ) else '0';</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd_valid_rega_3 &lt;= '1' when ( decode_rega_3 = '1' and rd_stb = '1' ) else '0';</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;---------</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;----------------------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- FIELD : f1</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- HW ACCESS&nbsp; :&nbsp; ro&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WIDTH&nbsp; :&nbsp; 51</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- SW ACCESS&nbsp; :&nbsp; rw</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-----------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- DESCRIPTION &nbsp; :</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;--</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rega_f1 :&nbsp; process (clk)</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp; rising_edge (clk) then</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if reset_l = '0' then</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_rega_f1 &lt;= default_rega_f1;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (wr_valid_rega_0 = '1'&nbsp; ) then &nbsp; &nbsp; &nbsp; &nbsp; --&nbsp; SW Write</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_rega_f1(0) &lt;= ( wr_data(31) and reg_enb(31) ) or ( q_rega_f1(0) and (not(reg_enb(31))) );</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;elsif (wr_valid_rega_1 = '1'&nbsp; ) then &nbsp; &nbsp; &nbsp; &nbsp; --&nbsp; SW Write</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_rega_f1(32 downto 1) &lt;= ( wr_data(31 downto 0) and reg_enb(31 downto 0) ) or ( q_rega_f1(32 downto 1) and (not(reg_enb(31 downto 0))) );</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;elsif (wr_valid_rega_2 = '1'&nbsp; ) then &nbsp; &nbsp; &nbsp; &nbsp; --&nbsp; SW Write</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_rega_f1(51 downto 33) &lt;= ( wr_data(18 downto 0) and reg_enb(18 downto 0) ) or ( q_rega_f1(51 downto 33) and (not(reg_enb(18 downto 0))) );</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end if;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end if;-- reset</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end if;-- clock edge</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end process rega_f1;</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <ul style="text-indent: 0px; padding: 0; margin: 0 0 0 27px; list-style-position: outside; list-style-type: disc;">
    <li class="rvps2 noindent"><span class="rvts35">Read data assignment:</span></li>
   </ul>
   <p class="rvps2"><span class="rvts74">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts74">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts370">&nbsp;&nbsp;--&nbsp; Read Data back stages</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;--------------------------</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_back_mux : process(</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd_valid_rega_0, rd_data_rega_0,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd_valid_rega_1, rd_data_rega_1,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd_valid_rega_2, rd_data_rega_2,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd_valid_rega_3, rd_data_rega_3</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">&nbsp;&nbsp;rd_data0 &lt;= (others =&gt; '0');</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (rd_valid_rega_0 = '1') then</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd_data0 &lt;= rd_data_rega_0;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end if;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (rd_valid_rega_1 = '1') then</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd_data0 &lt;= rd_data_rega_1;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end if;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (rd_valid_rega_2 = '1') then</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd_data0 &lt;= rd_data_rega_2;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end if;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (rd_valid_rega_3 = '1') then</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd_data0 &lt;= rd_data_rega_3;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end if;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end process read_back_mux;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- End of Read Data back stages</span></p>
  </td>
 </tr>
</table>
</div>
<p></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/step-by-step-guides/how-to-generate-an-encrypted-password-protected-pdf-document/">Add an Extra Layer of Security to Your PDFs with Encryption</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

