

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Mon May 13 18:06:49 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        c_cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|    31.477|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  246401|  246401|  246401|  246401|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                  |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_chout_loop_hout_loop_wout  |  246400|  246400|       154|          -|          -|  1600|    no    |
        | + loop_chin_loop_ky_loop_kx      |     150|     150|         2|          1|          1|   150|    yes   |
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	6  / (exitcond_flatten7)
	5  / (!exitcond_flatten7)
5 --> 
	4  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %1" [c_cnn/conv_core.cpp:28]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 9.20>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i11 [ 0, %0 ], [ %indvar_flatten_next1_3, %3 ]"   --->   Operation 8 'phi' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%cout = phi i5 [ 0, %0 ], [ %c2_bias_load_mid2_v, %3 ]" [c_cnn/conv_core.cpp:66]   --->   Operation 9 'phi' 'cout' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten4 = phi i8 [ 0, %0 ], [ %indvar_flatten_next1_2, %3 ]"   --->   Operation 10 'phi' 'indvar_flatten4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%h = phi i4 [ 0, %0 ], [ %h_cast_mid2, %3 ]" [c_cnn/conv_core.cpp:32]   --->   Operation 11 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%w = phi i4 [ 0, %0 ], [ %w_1, %3 ]"   --->   Operation 12 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i5 %cout to i4" [c_cnn/conv_core.cpp:66]   --->   Operation 13 'trunc' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%p_shl2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_5, i3 0)" [c_cnn/conv_core.cpp:62]   --->   Operation 14 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i7 %p_shl2 to i8" [c_cnn/conv_core.cpp:62]   --->   Operation 15 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_6 = shl i5 %cout, 1" [c_cnn/conv_core.cpp:62]   --->   Operation 16 'shl' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_shl3_cast1 = zext i5 %tmp_6 to i6" [c_cnn/conv_core.cpp:62]   --->   Operation 17 'zext' 'p_shl3_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i5 %tmp_6 to i8" [c_cnn/conv_core.cpp:62]   --->   Operation 18 'zext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.87ns)   --->   "%tmp_32 = sub i8 %p_shl2_cast, %p_shl3_cast" [c_cnn/conv_core.cpp:62]   --->   Operation 19 'sub' 'tmp_32' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%h_cast2 = zext i4 %h to i6" [c_cnn/conv_core.cpp:32]   --->   Operation 20 'zext' 'h_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.78ns)   --->   "%tmp2 = add i6 %p_shl3_cast1, %h_cast2" [c_cnn/conv_core.cpp:66]   --->   Operation 21 'add' 'tmp2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i6 %tmp2 to i8" [c_cnn/conv_core.cpp:66]   --->   Operation 22 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.87ns)   --->   "%tmp_37 = add i8 %tmp2_cast, %p_shl2_cast" [c_cnn/conv_core.cpp:66]   --->   Operation 23 'add' 'tmp_37' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.88ns)   --->   "%exitcond_flatten = icmp eq i11 %indvar_flatten3, -448"   --->   Operation 24 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.63ns)   --->   "%indvar_flatten_next1_3 = add i11 1, %indvar_flatten3"   --->   Operation 25 'add' 'indvar_flatten_next1_3' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %4, label %.reset59"   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.55ns)   --->   "%exitcond_flatten6 = icmp eq i8 %indvar_flatten4, 100"   --->   Operation 27 'icmp' 'exitcond_flatten6' <Predicate = (!exitcond_flatten)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.02ns)   --->   "%h_mid = select i1 %exitcond_flatten6, i4 0, i4 %h" [c_cnn/conv_core.cpp:32]   --->   Operation 28 'select' 'h_mid' <Predicate = (!exitcond_flatten)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.78ns)   --->   "%cout_s = add i5 1, %cout" [c_cnn/conv_core.cpp:28]   --->   Operation 29 'add' 'cout_s' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i5 %cout_s to i4" [c_cnn/conv_core.cpp:28]   --->   Operation 30 'trunc' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_shl2_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_7, i3 0)" [c_cnn/conv_core.cpp:62]   --->   Operation 31 'bitconcatenate' 'p_shl2_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl2_cast_mid1 = zext i7 %p_shl2_mid1 to i8" [c_cnn/conv_core.cpp:62]   --->   Operation 32 'zext' 'p_shl2_cast_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node tmp_37_mid1)   --->   "%p_shl2_cast_mid2 = select i1 %exitcond_flatten6, i7 %p_shl2_mid1, i7 %p_shl2" [c_cnn/conv_core.cpp:62]   --->   Operation 33 'select' 'p_shl2_cast_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node tmp_37_mid1)   --->   "%p_shl2_cast_mid2_cast = zext i7 %p_shl2_cast_mid2 to i8" [c_cnn/conv_core.cpp:62]   --->   Operation 34 'zext' 'p_shl2_cast_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_8 = shl i5 %cout_s, 1" [c_cnn/conv_core.cpp:62]   --->   Operation 35 'shl' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid1)   --->   "%p_shl3_cast1_mid2 = select i1 %exitcond_flatten6, i5 %tmp_8, i5 %tmp_6" [c_cnn/conv_core.cpp:62]   --->   Operation 36 'select' 'p_shl3_cast1_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid1)   --->   "%p_shl3_cast1_mid2_cas = zext i5 %p_shl3_cast1_mid2 to i6" [c_cnn/conv_core.cpp:62]   --->   Operation 37 'zext' 'p_shl3_cast1_mid2_cas' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl3_cast_mid1 = zext i5 %tmp_8 to i8" [c_cnn/conv_core.cpp:62]   --->   Operation 38 'zext' 'p_shl3_cast_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.87ns)   --->   "%tmp_32_mid1 = sub i8 %p_shl2_cast_mid1, %p_shl3_cast_mid1" [c_cnn/conv_core.cpp:62]   --->   Operation 39 'sub' 'tmp_32_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.24ns)   --->   "%tmp_32_mid2 = select i1 %exitcond_flatten6, i8 %tmp_32_mid1, i8 %tmp_32" [c_cnn/conv_core.cpp:62]   --->   Operation 40 'select' 'tmp_32_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.21ns)   --->   "%c2_bias_load_mid2_v = select i1 %exitcond_flatten6, i5 %cout_s, i5 %cout" [c_cnn/conv_core.cpp:66]   --->   Operation 41 'select' 'c2_bias_load_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%c2_bias_load_mid2 = zext i5 %c2_bias_load_mid2_v to i64" [c_cnn/conv_core.cpp:66]   --->   Operation 42 'zext' 'c2_bias_load_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%c2_bias_addr = getelementptr [16 x float]* @c2_bias, i64 0, i64 %c2_bias_load_mid2" [c_cnn/conv_core.cpp:66]   --->   Operation 43 'getelementptr' 'c2_bias_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%c2_bias_load = load float* %c2_bias_addr, align 4" [c_cnn/conv_core.cpp:66]   --->   Operation 44 'load' 'c2_bias_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 45 [1/1] (1.87ns)   --->   "%tmp_37_mid = add i8 %p_shl2_cast_mid1, %p_shl3_cast_mid1" [c_cnn/conv_core.cpp:66]   --->   Operation 45 'add' 'tmp_37_mid' <Predicate = (!exitcond_flatten)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_shl4_mid2_v_v)   --->   "%p_shl4_mid277_v_v = select i1 %exitcond_flatten6, i8 %tmp_37_mid, i8 %tmp_37" [c_cnn/conv_core.cpp:66]   --->   Operation 46 'select' 'p_shl4_mid277_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node exitcond5_mid)   --->   "%not_exitcond_flatten_8 = xor i1 %exitcond_flatten6, true" [c_cnn/conv_core.cpp:36]   --->   Operation 47 'xor' 'not_exitcond_flatten_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %w, -6" [c_cnn/conv_core.cpp:36]   --->   Operation 48 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond5_mid = and i1 %exitcond, %not_exitcond_flatten_8" [c_cnn/conv_core.cpp:36]   --->   Operation 49 'and' 'exitcond5_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.73ns)   --->   "%h_1 = add i4 1, %h_mid" [c_cnn/conv_core.cpp:32]   --->   Operation 50 'add' 'h_1' <Predicate = (!exitcond_flatten)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node w_mid2)   --->   "%tmp_12 = or i1 %exitcond5_mid, %exitcond_flatten6" [c_cnn/conv_core.cpp:36]   --->   Operation 51 'or' 'tmp_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.02ns) (out node of the LUT)   --->   "%w_mid2 = select i1 %tmp_12, i4 0, i4 %w" [c_cnn/conv_core.cpp:36]   --->   Operation 52 'select' 'w_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.02ns)   --->   "%h_cast_mid2 = select i1 %exitcond5_mid, i4 %h_1, i4 %h_mid" [c_cnn/conv_core.cpp:32]   --->   Operation 53 'select' 'h_cast_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid1)   --->   "%h_cast2_mid1 = zext i4 %h_1 to i6" [c_cnn/conv_core.cpp:32]   --->   Operation 54 'zext' 'h_cast2_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.78ns) (out node of the LUT)   --->   "%tmp2_mid1 = add i6 %h_cast2_mid1, %p_shl3_cast1_mid2_cas" [c_cnn/conv_core.cpp:66]   --->   Operation 55 'add' 'tmp2_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node tmp_37_mid1)   --->   "%tmp2_cast_mid1 = zext i6 %tmp2_mid1 to i8" [c_cnn/conv_core.cpp:66]   --->   Operation 56 'zext' 'tmp2_cast_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp_37_mid1 = add i8 %p_shl2_cast_mid2_cast, %tmp2_cast_mid1" [c_cnn/conv_core.cpp:66]   --->   Operation 57 'add' 'tmp_37_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_shl4_mid2_v_v = select i1 %exitcond5_mid, i8 %tmp_37_mid1, i8 %p_shl4_mid277_v_v" [c_cnn/conv_core.cpp:66]   --->   Operation 58 'select' 'p_shl4_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [c_cnn/conv_core.cpp:70]   --->   Operation 59 'ret' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @loop_chout_loop_hout)"   --->   Operation 60 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600)"   --->   Operation 61 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/2] (3.25ns)   --->   "%c2_bias_load = load float* %c2_bias_addr, align 4" [c_cnn/conv_core.cpp:66]   --->   Operation 62 'load' 'c2_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @loop_hout_loop_wout_s)"   --->   Operation 63 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%h_cast_mid2_cast = zext i4 %h_cast_mid2 to i8" [c_cnn/conv_core.cpp:32]   --->   Operation 64 'zext' 'h_cast_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl4_mid2 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %p_shl4_mid2_v_v, i3 0)" [c_cnn/conv_core.cpp:66]   --->   Operation 65 'bitconcatenate' 'p_shl4_mid2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%p_shl5_mid2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_shl4_mid2_v_v, i1 false)" [c_cnn/conv_core.cpp:66]   --->   Operation 66 'bitconcatenate' 'p_shl5_mid2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%w_cast = zext i4 %w_mid2 to i9" [c_cnn/conv_core.cpp:36]   --->   Operation 67 'zext' 'w_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%w_cast2 = zext i4 %w_mid2 to i12" [c_cnn/conv_core.cpp:36]   --->   Operation 68 'zext' 'w_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind" [c_cnn/conv_core.cpp:36]   --->   Operation 69 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3)" [c_cnn/conv_core.cpp:36]   --->   Operation 70 'specregionbegin' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.76ns)   --->   "br label %2" [c_cnn/conv_core.cpp:41]   --->   Operation 71 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 17.7>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%indvar_flatten5 = phi i8 [ 0, %.reset59 ], [ %indvar_flatten_next1, %.reset6 ]"   --->   Operation 72 'phi' 'indvar_flatten5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%cin = phi i3 [ 0, %.reset59 ], [ %cin_mid2, %.reset6 ]" [c_cnn/conv_core.cpp:41]   --->   Operation 73 'phi' 'cin' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ 0, %.reset59 ], [ %indvar_flatten_next, %.reset6 ]"   --->   Operation 74 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%y = phi i3 [ 0, %.reset59 ], [ %y_mid2, %.reset6 ]" [c_cnn/conv_core.cpp:49]   --->   Operation 75 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%output_buffer_2 = phi float [ 0.000000e+00, %.reset59 ], [ %output_buffer, %.reset6 ]"   --->   Operation 76 'phi' 'output_buffer_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%x = phi i3 [ 0, %.reset59 ], [ %x_1, %.reset6 ]"   --->   Operation 77 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%cin_cast3 = zext i3 %cin to i8" [c_cnn/conv_core.cpp:41]   --->   Operation 78 'zext' 'cin_cast3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl7 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %cin, i4 0)" [c_cnn/conv_core.cpp:57]   --->   Operation 79 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i7 %p_shl7 to i8" [c_cnn/conv_core.cpp:57]   --->   Operation 80 'zext' 'p_shl7_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl8 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %cin, i1 false)" [c_cnn/conv_core.cpp:57]   --->   Operation 81 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i4 %p_shl8 to i8" [c_cnn/conv_core.cpp:57]   --->   Operation 82 'zext' 'p_shl8_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.87ns)   --->   "%tmp_42 = sub i8 %p_shl7_cast, %p_shl8_cast" [c_cnn/conv_core.cpp:57]   --->   Operation 83 'sub' 'tmp_42' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (1.91ns)   --->   "%tmp_43 = add i8 %tmp_32_mid2, %cin_cast3" [c_cnn/conv_core.cpp:62]   --->   Operation 84 'add' 'tmp_43' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_43_cast = sext i8 %tmp_43 to i9" [c_cnn/conv_core.cpp:62]   --->   Operation 85 'sext' 'tmp_43_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%p_shl6 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_43, i2 0)" [c_cnn/conv_core.cpp:62]   --->   Operation 86 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl6_cast = sext i10 %p_shl6 to i11" [c_cnn/conv_core.cpp:62]   --->   Operation 87 'sext' 'p_shl6_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%y_cast = zext i3 %y to i9" [c_cnn/conv_core.cpp:45]   --->   Operation 88 'zext' 'y_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%y_cast1 = zext i3 %y to i8" [c_cnn/conv_core.cpp:45]   --->   Operation 89 'zext' 'y_cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i8 %y_cast1, %tmp_42" [c_cnn/conv_core.cpp:57]   --->   Operation 90 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 91 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp_51 = add i8 %tmp3, %h_cast_mid2_cast" [c_cnn/conv_core.cpp:57]   --->   Operation 91 'add' 'tmp_51' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%p_shl = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_51, i4 0)" [c_cnn/conv_core.cpp:57]   --->   Operation 92 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%p_shl1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_51, i1 false)" [c_cnn/conv_core.cpp:57]   --->   Operation 93 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%p_shl1_cast = sext i9 %p_shl1 to i12" [c_cnn/conv_core.cpp:57]   --->   Operation 94 'sext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (1.54ns)   --->   "%tmp_52 = sub i12 %p_shl, %p_shl1_cast" [c_cnn/conv_core.cpp:57]   --->   Operation 95 'sub' 'tmp_52' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (1.91ns)   --->   "%tmp4 = add i9 %tmp_43_cast, %y_cast" [c_cnn/conv_core.cpp:62]   --->   Operation 96 'add' 'tmp4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i9 %tmp4 to i11" [c_cnn/conv_core.cpp:62]   --->   Operation 97 'sext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.73ns)   --->   "%tmp = add i11 %tmp4_cast, %p_shl6_cast" [c_cnn/conv_core.cpp:62]   --->   Operation 98 'add' 'tmp' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.55ns)   --->   "%exitcond_flatten7 = icmp eq i8 %indvar_flatten5, -106"   --->   Operation 99 'icmp' 'exitcond_flatten7' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (1.91ns)   --->   "%indvar_flatten_next1 = add i8 %indvar_flatten5, 1"   --->   Operation 100 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten7, label %3, label %.reset6"   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (1.42ns)   --->   "%exitcond_flatten8 = icmp eq i6 %indvar_flatten, 25"   --->   Operation 102 'icmp' 'exitcond_flatten8' <Predicate = (!exitcond_flatten7)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.98ns)   --->   "%y_mid = select i1 %exitcond_flatten8, i3 0, i3 %y" [c_cnn/conv_core.cpp:49]   --->   Operation 103 'select' 'y_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (1.65ns)   --->   "%cin_s = add i3 %cin, 1" [c_cnn/conv_core.cpp:41]   --->   Operation 104 'add' 'cin_s' <Predicate = (!exitcond_flatten7)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%cin_cast3_mid1 = zext i3 %cin_s to i8" [c_cnn/conv_core.cpp:41]   --->   Operation 105 'zext' 'cin_cast3_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%p_shl7_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %cin_s, i4 0)" [c_cnn/conv_core.cpp:57]   --->   Operation 106 'bitconcatenate' 'p_shl7_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl7_cast_mid1 = zext i7 %p_shl7_mid1 to i8" [c_cnn/conv_core.cpp:57]   --->   Operation 107 'zext' 'p_shl7_cast_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%p_shl8_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %cin_s, i1 false)" [c_cnn/conv_core.cpp:57]   --->   Operation 108 'bitconcatenate' 'p_shl8_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl8_cast_mid1 = zext i4 %p_shl8_mid1 to i8" [c_cnn/conv_core.cpp:57]   --->   Operation 109 'zext' 'p_shl8_cast_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (1.87ns)   --->   "%tmp_42_mid1 = sub i8 %p_shl7_cast_mid1, %p_shl8_cast_mid1" [c_cnn/conv_core.cpp:57]   --->   Operation 110 'sub' 'tmp_42_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (1.24ns)   --->   "%tmp_42_mid2 = select i1 %exitcond_flatten8, i8 %tmp_42_mid1, i8 %tmp_42" [c_cnn/conv_core.cpp:57]   --->   Operation 111 'select' 'tmp_42_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (1.91ns)   --->   "%tmp_43_mid1 = add i8 %tmp_32_mid2, %cin_cast3_mid1" [c_cnn/conv_core.cpp:62]   --->   Operation 112 'add' 'tmp_43_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp4_mid1)   --->   "%tmp_43_cast_mid2 = select i1 %exitcond_flatten8, i8 %tmp_43_mid1, i8 %tmp_43" [c_cnn/conv_core.cpp:62]   --->   Operation 113 'select' 'tmp_43_cast_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp4_mid1)   --->   "%tmp_43_cast_mid2_cas = sext i8 %tmp_43_cast_mid2 to i9" [c_cnn/conv_core.cpp:62]   --->   Operation 114 'sext' 'tmp_43_cast_mid2_cas' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%p_shl6_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_43_mid1, i2 0)" [c_cnn/conv_core.cpp:62]   --->   Operation 115 'bitconcatenate' 'p_shl6_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%p_shl6_cast_mid1 = sext i10 %p_shl6_mid1 to i11" [c_cnn/conv_core.cpp:62]   --->   Operation 116 'sext' 'p_shl6_cast_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%p_shl6_cast_mid2 = select i1 %exitcond_flatten8, i10 %p_shl6_mid1, i10 %p_shl6" [c_cnn/conv_core.cpp:62]   --->   Operation 117 'select' 'p_shl6_cast_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%p_shl6_cast_mid2_cast = sext i10 %p_shl6_cast_mid2 to i11" [c_cnn/conv_core.cpp:62]   --->   Operation 118 'sext' 'p_shl6_cast_mid2_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (1.91ns)   --->   "%tmp_51_mid = add i8 %tmp_42_mid1, %h_cast_mid2_cast" [c_cnn/conv_core.cpp:57]   --->   Operation 119 'add' 'tmp_51_mid' <Predicate = (!exitcond_flatten7)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%p_shl_mid = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_51_mid, i4 0)" [c_cnn/conv_core.cpp:57]   --->   Operation 120 'bitconcatenate' 'p_shl_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%p_shl1_mid = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_51_mid, i1 false)" [c_cnn/conv_core.cpp:57]   --->   Operation 121 'bitconcatenate' 'p_shl1_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid = sext i9 %p_shl1_mid to i12" [c_cnn/conv_core.cpp:57]   --->   Operation 122 'sext' 'p_shl1_cast_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (1.54ns)   --->   "%tmp_52_mid = sub i12 %p_shl_mid, %p_shl1_cast_mid" [c_cnn/conv_core.cpp:57]   --->   Operation 123 'sub' 'tmp_52_mid' <Predicate = (!exitcond_flatten7)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node tmp_52_mid2)   --->   "%tmp_52_mid3 = select i1 %exitcond_flatten8, i12 %tmp_52_mid, i12 %tmp_52" [c_cnn/conv_core.cpp:57]   --->   Operation 124 'select' 'tmp_52_mid3' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%tmp4_cast_mid = sext i8 %tmp_43_mid1 to i11" [c_cnn/conv_core.cpp:62]   --->   Operation 125 'sext' 'tmp4_cast_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (1.73ns)   --->   "%tmp_mid = add i11 %tmp4_cast_mid, %p_shl6_cast_mid1" [c_cnn/conv_core.cpp:62]   --->   Operation 126 'add' 'tmp_mid' <Predicate = (!exitcond_flatten7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid2)   --->   "%tmp_mid4 = select i1 %exitcond_flatten8, i11 %tmp_mid, i11 %tmp" [c_cnn/conv_core.cpp:62]   --->   Operation 127 'select' 'tmp_mid4' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node exitcond_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten8, true" [c_cnn/conv_core.cpp:49]   --->   Operation 128 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %x, -3" [c_cnn/conv_core.cpp:49]   --->   Operation 129 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten7)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond_mid = and i1 %exitcond1, %not_exitcond_flatten" [c_cnn/conv_core.cpp:49]   --->   Operation 130 'and' 'exitcond_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.98ns)   --->   "%cin_mid2 = select i1 %exitcond_flatten8, i3 %cin_s, i3 %cin" [c_cnn/conv_core.cpp:41]   --->   Operation 131 'select' 'cin_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (1.65ns)   --->   "%y_1 = add i3 %y_mid, 1" [c_cnn/conv_core.cpp:45]   --->   Operation 132 'add' 'y_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node x_mid2)   --->   "%tmp_13 = or i1 %exitcond_mid, %exitcond_flatten8" [c_cnn/conv_core.cpp:49]   --->   Operation 133 'or' 'tmp_13' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.98ns) (out node of the LUT)   --->   "%x_mid2 = select i1 %tmp_13, i3 0, i3 %x" [c_cnn/conv_core.cpp:49]   --->   Operation 134 'select' 'x_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node tmp4_mid1)   --->   "%y_cast_mid1 = zext i3 %y_1 to i9" [c_cnn/conv_core.cpp:45]   --->   Operation 135 'zext' 'y_cast_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%y_cast1_mid1 = zext i3 %y_1 to i8" [c_cnn/conv_core.cpp:45]   --->   Operation 136 'zext' 'y_cast1_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3_mid1 = add i8 %y_cast1_mid1, %tmp_42_mid2" [c_cnn/conv_core.cpp:57]   --->   Operation 137 'add' 'tmp3_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 138 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp_51_mid1 = add i8 %tmp3_mid1, %h_cast_mid2_cast" [c_cnn/conv_core.cpp:57]   --->   Operation 138 'add' 'tmp_51_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%p_shl_mid1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_51_mid1, i4 0)" [c_cnn/conv_core.cpp:57]   --->   Operation 139 'bitconcatenate' 'p_shl_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_51_mid1, i1 false)" [c_cnn/conv_core.cpp:57]   --->   Operation 140 'bitconcatenate' 'p_shl1_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid1 = sext i9 %p_shl1_mid1 to i12" [c_cnn/conv_core.cpp:57]   --->   Operation 141 'sext' 'p_shl1_cast_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (1.54ns)   --->   "%tmp_52_mid1 = sub i12 %p_shl_mid1, %p_shl1_cast_mid1" [c_cnn/conv_core.cpp:57]   --->   Operation 142 'sub' 'tmp_52_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp_52_mid2 = select i1 %exitcond_mid, i12 %tmp_52_mid1, i12 %tmp_52_mid3" [c_cnn/conv_core.cpp:57]   --->   Operation 143 'select' 'tmp_52_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (1.91ns) (out node of the LUT)   --->   "%tmp4_mid1 = add i9 %tmp_43_cast_mid2_cas, %y_cast_mid1" [c_cnn/conv_core.cpp:62]   --->   Operation 144 'add' 'tmp4_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%tmp4_cast_mid1 = sext i9 %tmp4_mid1 to i11" [c_cnn/conv_core.cpp:62]   --->   Operation 145 'sext' 'tmp4_cast_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (1.73ns) (out node of the LUT)   --->   "%tmp_mid1 = add i11 %tmp4_cast_mid1, %p_shl6_cast_mid2_cast" [c_cnn/conv_core.cpp:62]   --->   Operation 146 'add' 'tmp_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp_mid2 = select i1 %exitcond_mid, i11 %tmp_mid1, i11 %tmp_mid4" [c_cnn/conv_core.cpp:49]   --->   Operation 147 'select' 'tmp_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%p_shl9_mid2 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_mid2, i2 0)" [c_cnn/conv_core.cpp:49]   --->   Operation 148 'bitconcatenate' 'p_shl9_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.98ns)   --->   "%y_mid2 = select i1 %exitcond_mid, i3 %y_1, i3 %y_mid" [c_cnn/conv_core.cpp:49]   --->   Operation 149 'select' 'y_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%x_cast9 = zext i3 %x_mid2 to i11" [c_cnn/conv_core.cpp:49]   --->   Operation 150 'zext' 'x_cast9' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%x_cast8 = zext i3 %x_mid2 to i12" [c_cnn/conv_core.cpp:49]   --->   Operation 151 'zext' 'x_cast8' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i12 %x_cast8, %tmp_52_mid2" [c_cnn/conv_core.cpp:57]   --->   Operation 152 'add' 'tmp5' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 153 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%tmp_56 = add i12 %tmp5, %w_cast2" [c_cnn/conv_core.cpp:57]   --->   Operation 153 'add' 'tmp_56' <Predicate = (!exitcond_flatten7)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_56_cast = sext i12 %tmp_56 to i32" [c_cnn/conv_core.cpp:57]   --->   Operation 154 'sext' 'tmp_56_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_57 = zext i32 %tmp_56_cast to i64" [c_cnn/conv_core.cpp:57]   --->   Operation 155 'zext' 'tmp_57' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%in_addr = getelementptr [1176 x float]* %in_r, i64 0, i64 %tmp_57" [c_cnn/conv_core.cpp:57]   --->   Operation 156 'getelementptr' 'in_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 157 [2/2] (3.25ns)   --->   "%input_buffer = load float* %in_addr, align 4" [c_cnn/conv_core.cpp:57]   --->   Operation 157 'load' 'input_buffer' <Predicate = (!exitcond_flatten7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_4 : Operation 158 [1/1] (1.63ns)   --->   "%tmp6 = add i11 %tmp_mid2, %x_cast9" [c_cnn/conv_core.cpp:62]   --->   Operation 158 'add' 'tmp6' <Predicate = (!exitcond_flatten7)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%tmp6_cast = sext i11 %tmp6 to i13" [c_cnn/conv_core.cpp:62]   --->   Operation 159 'sext' 'tmp6_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (1.67ns)   --->   "%tmp_58 = add i13 %tmp6_cast, %p_shl9_mid2" [c_cnn/conv_core.cpp:62]   --->   Operation 160 'add' 'tmp_58' <Predicate = (!exitcond_flatten7)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_58_cast = sext i13 %tmp_58 to i32" [c_cnn/conv_core.cpp:62]   --->   Operation 161 'sext' 'tmp_58_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_59 = zext i32 %tmp_58_cast to i64" [c_cnn/conv_core.cpp:62]   --->   Operation 162 'zext' 'tmp_59' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%c2_weight_addr = getelementptr [2400 x float]* @c2_weight, i64 0, i64 %tmp_59" [c_cnn/conv_core.cpp:62]   --->   Operation 163 'getelementptr' 'c2_weight_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 164 [2/2] (3.25ns)   --->   "%c2_weight_load = load float* %c2_weight_addr, align 4" [c_cnn/conv_core.cpp:62]   --->   Operation 164 'load' 'c2_weight_load' <Predicate = (!exitcond_flatten7)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 165 [1/1] (1.65ns)   --->   "%x_1 = add i3 %x_mid2, 1" [c_cnn/conv_core.cpp:49]   --->   Operation 165 'add' 'x_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (1.82ns)   --->   "%indvar_flatten_op = add i6 %indvar_flatten, 1"   --->   Operation 166 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten7)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (1.18ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten8, i6 1, i6 %indvar_flatten_op"   --->   Operation 167 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten7)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 31.4>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @loop_chin_loop_ky_lo)"   --->   Operation 168 'specloopname' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 150, i64 150, i64 150)"   --->   Operation 169 'speclooptripcount' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @loop_ky_loop_kx_str)"   --->   Operation 170 'specloopname' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str6) nounwind" [c_cnn/conv_core.cpp:49]   --->   Operation 171 'specloopname' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6)" [c_cnn/conv_core.cpp:49]   --->   Operation 172 'specregionbegin' 'tmp_55' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [c_cnn/conv_core.cpp:51]   --->   Operation 173 'specpipeline' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 174 [1/2] (3.25ns)   --->   "%input_buffer = load float* %in_addr, align 4" [c_cnn/conv_core.cpp:57]   --->   Operation 174 'load' 'input_buffer' <Predicate = (!exitcond_flatten7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_5 : Operation 175 [1/2] (3.25ns)   --->   "%c2_weight_load = load float* %c2_weight_addr, align 4" [c_cnn/conv_core.cpp:62]   --->   Operation 175 'load' 'c2_weight_load' <Predicate = (!exitcond_flatten7)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node output_buffer)   --->   "%tmp_s = fmul float %input_buffer, %c2_weight_load" [c_cnn/conv_core.cpp:62]   --->   Operation 176 'fmul' 'tmp_s' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 0> <II = 1> <Delay = 15.4> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (28.2ns) (out node of the LUT)   --->   "%output_buffer = fadd float %tmp_s, %output_buffer_2" [c_cnn/conv_core.cpp:62]   --->   Operation 177 'fadd' 'output_buffer' <Predicate = (!exitcond_flatten7)> <Delay = 28.2> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 0> <II = 1> <Delay = 28.2> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_55)" [c_cnn/conv_core.cpp:63]   --->   Operation 178 'specregionend' 'empty' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 179 'br' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 31.4>
ST_6 : Operation 180 [1/1] (28.2ns)   --->   "%tmp_45 = fadd float %c2_bias_load, %output_buffer_2" [c_cnn/conv_core.cpp:66]   --->   Operation 180 'fadd' 'tmp_45' <Predicate = true> <Delay = 28.2> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 0> <II = 1> <Delay = 28.2> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (1.82ns)   --->   "%tmp7 = add i9 %p_shl5_mid2, %w_cast" [c_cnn/conv_core.cpp:66]   --->   Operation 181 'add' 'tmp7' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%tmp7_cast = zext i9 %tmp7 to i11" [c_cnn/conv_core.cpp:66]   --->   Operation 182 'zext' 'tmp7_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (1.63ns)   --->   "%tmp_46 = add i11 %tmp7_cast, %p_shl4_mid2" [c_cnn/conv_core.cpp:66]   --->   Operation 183 'add' 'tmp_46' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_47 = zext i11 %tmp_46 to i64" [c_cnn/conv_core.cpp:66]   --->   Operation 184 'zext' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [1600 x float]* %output_r, i64 0, i64 %tmp_47" [c_cnn/conv_core.cpp:66]   --->   Operation 185 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (3.25ns)   --->   "store float %tmp_45, float* %output_addr, align 4" [c_cnn/conv_core.cpp:66]   --->   Operation 186 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_54)" [c_cnn/conv_core.cpp:67]   --->   Operation 187 'specregionend' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (1.73ns)   --->   "%w_1 = add i4 %w_mid2, 1" [c_cnn/conv_core.cpp:36]   --->   Operation 188 'add' 'w_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [1/1] (1.91ns)   --->   "%indvar_flatten51_op = add i8 %indvar_flatten4, 1"   --->   Operation 189 'add' 'indvar_flatten51_op' <Predicate = (!exitcond_flatten6)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 190 [1/1] (1.24ns)   --->   "%indvar_flatten_next1_2 = select i1 %exitcond_flatten6, i8 1, i8 %indvar_flatten51_op"   --->   Operation 190 'select' 'indvar_flatten_next1_2' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "br label %1" [c_cnn/conv_core.cpp:36]   --->   Operation 191 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten3') with incoming values : ('indvar_flatten_next1_3') [7]  (1.77 ns)

 <State 2>: 9.21ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten4') with incoming values : ('indvar_flatten_next1_2') [9]  (0 ns)
	'icmp' operation ('exitcond_flatten6') [29]  (1.55 ns)
	'select' operation ('h_mid', c_cnn/conv_core.cpp:32) [30]  (1.02 ns)
	'add' operation ('h_1', c_cnn/conv_core.cpp:32) [52]  (1.74 ns)
	'add' operation ('tmp2_mid1', c_cnn/conv_core.cpp:66) [59]  (1.78 ns)
	'add' operation ('tmp_37_mid1', c_cnn/conv_core.cpp:66) [61]  (1.87 ns)
	'select' operation ('p_shl4_mid2_v_v', c_cnn/conv_core.cpp:66) [62]  (1.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('c2_bias_load', c_cnn/conv_core.cpp:66) on array 'c2_bias' [46]  (3.25 ns)

 <State 4>: 17.7ns
The critical path consists of the following:
	'phi' operation ('cin', c_cnn/conv_core.cpp:41) with incoming values : ('cin_mid2', c_cnn/conv_core.cpp:41) [72]  (0 ns)
	'add' operation ('cin_s', c_cnn/conv_core.cpp:41) [106]  (1.65 ns)
	'sub' operation ('tmp_42_mid1', c_cnn/conv_core.cpp:57) [112]  (1.87 ns)
	'select' operation ('tmp_42_mid2', c_cnn/conv_core.cpp:57) [113]  (1.25 ns)
	'add' operation ('tmp3_mid1', c_cnn/conv_core.cpp:57) [140]  (0 ns)
	'add' operation ('tmp_51_mid1', c_cnn/conv_core.cpp:57) [141]  (3.67 ns)
	'sub' operation ('tmp_52_mid1', c_cnn/conv_core.cpp:57) [145]  (1.55 ns)
	'select' operation ('tmp_52_mid2', c_cnn/conv_core.cpp:57) [146]  (0.697 ns)
	'add' operation ('tmp5', c_cnn/conv_core.cpp:57) [158]  (0 ns)
	'add' operation ('tmp_56', c_cnn/conv_core.cpp:57) [159]  (3.79 ns)
	'getelementptr' operation ('in_addr', c_cnn/conv_core.cpp:57) [162]  (0 ns)
	'load' operation ('input_buffer', c_cnn/conv_core.cpp:57) on array 'in_r' [163]  (3.25 ns)

 <State 5>: 31.5ns
The critical path consists of the following:
	'load' operation ('input_buffer', c_cnn/conv_core.cpp:57) on array 'in_r' [163]  (3.25 ns)
	'fmul' operation ('tmp_s', c_cnn/conv_core.cpp:62) [171]  (0 ns)
	'fadd' operation ('output_buffer', c_cnn/conv_core.cpp:62) [172]  (28.2 ns)

 <State 6>: 31.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_45', c_cnn/conv_core.cpp:66) [179]  (28.2 ns)
	'store' operation (c_cnn/conv_core.cpp:66) of variable 'tmp_45', c_cnn/conv_core.cpp:66 on array 'output_r' [185]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
