// Seed: 3601179496
module module_0 (
    input uwire id_0,
    input wor id_1,
    input wor id_2,
    input tri1 id_3,
    output supply1 id_4,
    output wor id_5,
    output wor id_6,
    output supply0 id_7
);
  wire id_9;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    output tri0 id_2,
    input supply1 id_3,
    output supply1 id_4,
    output wand id_5,
    output uwire id_6,
    input uwire id_7,
    input wire id_8,
    output tri1 id_9,
    input uwire id_10,
    input tri1 id_11,
    output supply0 id_12
);
  wire id_14 = 1;
  wire id_15;
  module_0(
      id_8, id_11, id_11, id_11, id_9, id_4, id_2, id_4
  );
endmodule
