#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Nov 16 15:28:41 2023
# Process ID: 14656
# Current directory: C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5128 C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_Lab5\CMPEN331_Lab5.xpr
# Log file: C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/vivado.log
# Journal file: C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5\vivado.jou
# Running On: TANNERKLEINTOP, OS: Windows, CPU Frequency: 3200 MHz, CPU Physical cores: 1, Host memory: 8584 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 2925.777 ; gain = 338.258
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2979.250 ; gain = 25.527
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2979.250 ; gain = 25.527
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 4058.258 ; gain = 358.004
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4058.258 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4058.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 4058.258 ; gain = 0.000
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project CMPEN331_FinalProjectNoEC {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC} -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4058.258 ; gain = 0.000
add_files {{C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sim_1/new/testbench.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v}}
import_files -force
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_Lab5\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\Datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_Lab5\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\DataMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_Lab5\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\RegisterFile.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_Lab5\CMPEN331_Lab5.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_Lab5\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\Datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_Lab5\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\DataMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_Lab5\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\RegisterFile.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_Lab5\CMPEN331_Lab5.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_Lab5\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\Datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_Lab5\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\DataMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_Lab5\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\RegisterFile.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_Lab5\CMPEN331_Lab5.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
move_files -fileset sim_1 [get_files  {{C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sim_1/new/testbench.v}}]
export_ip_user_files -of_objects  [get_files {{C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sim_1/new/testbench.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sim_1/new/testbench.v}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {{C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sim_1/new/testbench.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4058.258 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4058.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 4058.258 ; gain = 0.000
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new
file mkdir {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new}
close [ open {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v} w ]
add_files {{C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v}}
close [ open {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v} w ]
add_files {{C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v}}
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4058.258 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4058.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4058.258 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 4058.258 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4058.258 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4058.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4058.258 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 4058.258 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4058.258 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4058.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4058.258 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 4058.258 ; gain = 0.000
synth_design -top Datapath -part xc7z010clg400-1 -lint 
Command: synth_design -top Datapath -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 4058.258 ; gain = 0.000
INFO: [Common 17-344] 'synth_design' was cancelled
current_project CMPEN331_Lab5
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
set_property part xc7z100ffg1156-2 [current_project]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_Lab5\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\Datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_Lab5\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\DataMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_Lab5\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\RegisterFile.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_Lab5\CMPEN331_Lab5.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\DataMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\Datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\RegisterFile.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\RegrtMultiplexer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\IFIDpipelineReg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ProgramCounter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\InstructionMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ControlUnit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\MEMWBpipeline.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\DataMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\Datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\RegisterFile.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\RegrtMultiplexer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\IFIDpipelineReg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ProgramCounter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\InstructionMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ControlUnit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\MEMWBpipeline.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\DataMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\Datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\RegisterFile.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\RegrtMultiplexer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\IFIDpipelineReg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ProgramCounter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\InstructionMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ControlUnit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\MEMWBpipeline.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_Lab5\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\Datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_Lab5\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\DataMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_Lab5\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\RegisterFile.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_Lab5\CMPEN331_Lab5.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\DataMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\Datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\RegisterFile.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\RegrtMultiplexer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\IFIDpipelineReg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ProgramCounter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\InstructionMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ControlUnit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\MEMWBpipeline.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\DataMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\Datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\RegisterFile.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\RegrtMultiplexer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\IFIDpipelineReg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ProgramCounter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\InstructionMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ControlUnit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\MEMWBpipeline.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\DataMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\Datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\RegisterFile.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\RegrtMultiplexer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\IFIDpipelineReg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ProgramCounter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\InstructionMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ControlUnit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\MEMWBpipeline.v:]
current_project CMPEN331_FinalProjectNoEC
current_project CMPEN331_Lab5
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_Lab5\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\Datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_Lab5\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\DataMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_Lab5\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\RegisterFile.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_Lab5\CMPEN331_Lab5.srcs\sim_1\new\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\DataMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\Datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\RegisterFile.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\RegrtMultiplexer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\IFIDpipelineReg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ProgramCounter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\InstructionMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ControlUnit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\MEMWBpipeline.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\DataMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\Datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\RegisterFile.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\RegrtMultiplexer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\IFIDpipelineReg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ProgramCounter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\InstructionMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ControlUnit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\MEMWBpipeline.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
launch_runs synth_1 -jobs 2
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Nov 17 09:14:08 2023] Launched synth_1...
Run output will be captured here: C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.runs/synth_1/runme.log
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
set_property part xc7z035ffg900-3 [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 2
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Nov 17 09:16:20 2023] Launched synth_1...
Run output will be captured here: C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.runs/synth_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z035ffg900-3
Top: Datapath
INFO: [Device 21-403] Loading part xc7z035ffg900-3
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4112.738 ; gain = 54.480
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-7129] Port mr[31] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[30] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[29] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[28] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[27] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[26] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[25] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[24] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[23] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[22] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[21] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[20] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[19] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[18] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[17] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[16] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[15] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[14] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[13] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[12] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[11] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[10] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[9] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[8] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[1] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[0] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[31] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[30] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[29] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[28] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[27] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[26] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[25] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[24] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[23] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[22] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[21] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[20] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[19] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[18] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[17] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[16] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[15] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[14] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[13] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[12] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[11] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[10] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[9] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[8] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[1] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[0] in module InstructionMemory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 4235.805 ; gain = 177.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 4243.957 ; gain = 185.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 4243.957 ; gain = 185.699
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 4243.957 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4355.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 4368.340 ; gain = 310.082
36 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 4368.340 ; gain = 310.082
current_project CMPEN331_FinalProjectNoEC
current_project CMPEN331_Lab5
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4371.727 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4371.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 4379.559 ; gain = 7.832
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
set_property part xc7z020clg484-1 [current_project]
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: Datapath
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4379.559 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-7129] Port mr[31] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[30] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[29] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[28] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[27] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[26] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[25] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[24] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[23] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[22] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[21] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[20] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[19] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[18] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[17] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[16] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[15] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[14] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[13] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[12] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[11] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[10] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[9] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[8] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[1] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[0] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[31] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[30] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[29] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[28] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[27] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[26] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[25] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[24] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[23] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[22] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[21] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[20] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[19] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[18] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[17] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[16] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[15] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[14] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[13] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[12] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[11] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[10] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[9] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[8] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[1] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[0] in module InstructionMemory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 4379.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 4379.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 4379.559 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 4379.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4379.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 4379.559 ; gain = 0.000
36 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 4379.559 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.runs/synth_1

launch_runs synth_1 -jobs 2
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Nov 17 09:25:15 2023] Launched synth_1...
Run output will be captured here: C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Nov 17 09:28:58 2023] Launched impl_1...
Run output will be captured here: C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.runs/impl_1/runme.log
synth_design -top Datapath -part xc7z020clg484-1 -lint 
Command: synth_design -top Datapath -part xc7z020clg484-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4379.781 ; gain = 0.223
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (2#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (4#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (5#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (6#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (7#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (8#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (9#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (11#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (12#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (13#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (14#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (15#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (16#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 4469.906 ; gain = 90.348
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov 17 09:31:57 2023
| Host         : TANNERKLEINTOP running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-5  | 1            | 0        |
| ASSIGN-10 | 2            | 0        |
| INFER-1   | 1            | 0        |
| INFER-2   | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-88] [INFER-1]Inferred latch found for r_reg. 
RTL Name 'r_reg', Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 44.
WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 41.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'mr' are not read. First unused bit index is 0. 
RTL Name 'mr', Hierarchy 'DataMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v', Line 24.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'aluc' are not set. First unset bit index is 2. 
RTL Name 'aluc', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 67.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'pc' are not read. First unused bit index is 0. 
RTL Name 'pc', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 24.
INFO: [Synth 37-85] Total of 5 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 4492.551 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4599.527 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 4599.527 ; gain = 219.969
synth_design -top Datapath -part xc7z020clg484-1 -lint 
Command: synth_design -top Datapath -part xc7z020clg484-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4599.527 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (2#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (4#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (5#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (6#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (7#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (8#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (9#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (11#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (12#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (13#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (14#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (15#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (16#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 4599.527 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov 17 09:33:06 2023
| Host         : TANNERKLEINTOP running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-5  | 1            | 0        |
| ASSIGN-10 | 2            | 0        |
| INFER-1   | 1            | 0        |
| INFER-2   | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-88] [INFER-1]Inferred latch found for r_reg. 
RTL Name 'r_reg', Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 44.
WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 41.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'mr' are not read. First unused bit index is 0. 
RTL Name 'mr', Hierarchy 'DataMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v', Line 24.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'aluc' are not set. First unset bit index is 2. 
RTL Name 'aluc', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 67.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'pc' are not read. First unused bit index is 0. 
RTL Name 'pc', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 24.
INFO: [Synth 37-85] Total of 5 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 4599.527 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4606.574 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 4606.574 ; gain = 7.047
current_project CMPEN331_FinalProjectNoEC
current_project CMPEN331_Lab5
refresh_design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 4606.574 ; gain = 0.000
INFO: [Common 17-344] 'refresh_design' was cancelled
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4606.574 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 4606.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 4606.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 4606.574 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.031 . Memory (MB): peak = 4606.574 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 4606.574 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.runs/synth_1/Datapath.dcp to C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.runs/synth_1

launch_runs synth_1 -jobs 2
[Fri Nov 17 09:35:56 2023] Launched synth_1...
Run output will be captured here: C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Nov 17 09:37:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 17 09:41:32 2023] Launched impl_1...
Run output will be captured here: C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.runs/impl_1/runme.log
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/constrs_1
set_property IOSTANDARD HSTL_I [get_ports [list {dinstOut[31]} {dinstOut[30]} {dinstOut[29]} {dinstOut[28]} {dinstOut[27]} {dinstOut[26]} {dinstOut[25]} {dinstOut[24]} {dinstOut[23]} {dinstOut[22]} {dinstOut[21]} {dinstOut[20]} {dinstOut[19]} {dinstOut[18]} {dinstOut[17]} {dinstOut[16]} {dinstOut[15]} {dinstOut[14]} {dinstOut[13]} {dinstOut[12]} {dinstOut[11]} {dinstOut[10]} {dinstOut[9]} {dinstOut[8]} {dinstOut[7]} {dinstOut[6]} {dinstOut[5]} {dinstOut[4]} {dinstOut[3]} {dinstOut[2]} {dinstOut[1]} {dinstOut[0]}]]
set_property IOSTANDARD HSTL_I [get_ports [list {dinstOut[31]} {dinstOut[30]} {dinstOut[29]} {dinstOut[28]} {dinstOut[27]} {dinstOut[26]} {dinstOut[25]} {dinstOut[24]} {dinstOut[23]} {dinstOut[22]} {dinstOut[21]} {dinstOut[20]} {dinstOut[19]} {dinstOut[18]} {dinstOut[17]} {dinstOut[16]} {dinstOut[15]} {dinstOut[14]} {dinstOut[13]} {dinstOut[12]} {dinstOut[11]} {dinstOut[10]} {dinstOut[9]} {dinstOut[8]} {dinstOut[7]} {dinstOut[6]} {dinstOut[5]} {dinstOut[4]} {dinstOut[3]} {dinstOut[2]} {dinstOut[1]} {dinstOut[0]}]]
set_property IOSTANDARD HSTL_I [get_ports [list {pc[31]} {pc[30]} {pc[29]} {pc[28]} {pc[27]} {pc[26]} {pc[25]} {pc[24]} {pc[23]} {pc[22]} {pc[21]} {pc[20]} {pc[19]} {pc[18]} {pc[17]} {pc[16]} {pc[15]} {pc[14]} {pc[13]} {pc[12]} {pc[11]} {pc[10]} {pc[9]} {pc[8]} {pc[7]} {pc[6]} {pc[5]} {pc[4]} {pc[3]} {pc[2]} {pc[1]} {pc[0]}]]
set_property IOSTANDARD HSTL_I [get_ports [list {wdestReg[4]} {wdestReg[3]} {wdestReg[2]} {wdestReg[1]} {wdestReg[0]}]]
set_property IOSTANDARD HSTL_I [get_ports [list {wdo[31]} {wdo[30]} {wdo[29]} {wdo[28]} {wdo[27]} {wdo[26]} {wdo[25]} {wdo[24]} {wdo[23]} {wdo[22]} {wdo[21]} {wdo[20]} {wdo[19]} {wdo[18]} {wdo[17]} {wdo[16]} {wdo[15]} {wdo[14]} {wdo[13]} {wdo[12]} {wdo[11]} {wdo[10]} {wdo[9]} {wdo[8]} {wdo[7]} {wdo[6]} {wdo[5]} {wdo[4]} {wdo[3]} {wdo[2]} {wdo[1]} {wdo[0]}]]
set_property IOSTANDARD HSTL_I [get_ports [list {wr[31]} {wr[30]} {wr[29]} {wr[28]} {wr[27]} {wr[26]} {wr[25]} {wr[24]} {wr[23]} {wr[22]} {wr[21]} {wr[20]} {wr[19]} {wr[18]} {wr[17]} {wr[16]} {wr[15]} {wr[14]} {wr[13]} {wr[12]} {wr[11]} {wr[10]} {wr[9]} {wr[8]} {wr[7]} {wr[6]} {wr[5]} {wr[4]} {wr[3]} {wr[2]} {wr[1]} {wr[0]}]]
file mkdir {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/constrs_1/new}
close [ open {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/constrs_1/new/test.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/constrs_1/new/test.xdc}}
set_property target_constrs_file {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/constrs_1/new/test.xdc} [current_fileset -constrset]
save_constraints -force
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/utils_1/imports/synth_1/Datapath.dcp with file C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.runs/synth_1/Datapath.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 17 09:48:59 2023] Launched synth_1...
Run output will be captured here: C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.runs/synth_1/runme.log
[Fri Nov 17 09:48:59 2023] Launched impl_1...
Run output will be captured here: C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.runs/impl_1/runme.log
set_property IOSTANDARD HSTL_I [get_ports [list {dinstOut[31]} {dinstOut[30]} {dinstOut[29]} {dinstOut[28]} {dinstOut[27]} {dinstOut[26]} {dinstOut[25]} {dinstOut[24]} {dinstOut[23]} {dinstOut[22]} {dinstOut[21]} {dinstOut[20]} {dinstOut[19]} {dinstOut[18]} {dinstOut[17]} {dinstOut[16]} {dinstOut[15]} {dinstOut[14]} {dinstOut[13]} {dinstOut[12]} {dinstOut[11]} {dinstOut[10]} {dinstOut[9]} {dinstOut[8]} {dinstOut[7]} {dinstOut[6]} {dinstOut[5]} {dinstOut[4]} {dinstOut[3]} {dinstOut[2]} {dinstOut[1]} {dinstOut[0]}]]
set_property IOSTANDARD HSTL_I [get_ports [list clk]]
set_property IOSTANDARD HSTL_I [get_ports [list wm2reg]]
set_property IOSTANDARD HSTL_I [get_ports [list wwreg]]
set_property SEVERITY
ERROR: [Common 17-163] Missing value for option 'value', please type 'set_property -help' for usage info.
set_property SEVERITY (warning) [get_drc_checks UCIO-1]
ERROR: [Vivado 12-2485] Invalid severity (warning)
set_property SEVERITY {warning} [get_drc_checks UCIO-1]
save_constraints
export_ip_user_files -of_objects  [get_files {{C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/constrs_1/new/test.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/constrs_1/new/test.xdc}}
file delete -force {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/constrs_1/new/test.xdc}
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 5032.730 ; gain = 0.000
set_property SEVERITY {warning} [get_drc_checks UCIO-1]
save_constraints -force
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/utils_1/imports/synth_1/Datapath.dcp with file C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.runs/synth_1/Datapath.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 17 10:00:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.runs/synth_1/runme.log
[Fri Nov 17 10:00:45 2023] Launched impl_1...
Run output will be captured here: C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 5032.730 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 5032.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 5032.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 5032.730 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 5032.730 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 5032.730 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 5032.730 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 5032.730 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 5032.730 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 5032.730 ; gain = 0.000
current_project CMPEN331_FinalProjectNoEC
current_project CMPEN331_Lab5
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 5032.730 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 5032.730 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 5032.730 ; gain = 0.000
current_project CMPEN331_FinalProjectNoEC
current_project CMPEN331_Lab5
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 5032.730 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rs' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5032.730 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 5032.730 ; gain = 0.000
current_project CMPEN331_FinalProjectNoEC
update_compile_order -fileset sources_1
synth_design -top Datapath -part xc7z010clg400-1 -lint 
Command: synth_design -top Datapath -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 5032.730 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:92]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
ERROR: [Synth 8-11365] for the instance 'IF_ProgramCounter_dp' of module 'ProgramCounter' declared at 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24', named port connection 'wpcir' does not exist [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:92]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 5032.730 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
6 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 5032.730 ; gain = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -top Datapath -part xc7z010clg400-1 -lint 
Command: synth_design -top Datapath -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 5032.730 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (2#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (4#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
WARNING: [Synth 8-7071] port 'wpcir' of module 'IFIDpipelineReg' is unconnected for instance 'IFIDpipelineReg_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
WARNING: [Synth 8-7023] instance 'IFIDpipelineReg_dp' of module 'IFIDpipelineReg' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
ERROR: [Synth 8-27] procedural assign not supported [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'ewreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'edestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'em2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'mwreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'mdestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'mm2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
ERROR: [Synth 8-6156] failed synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
ERROR: [Synth 8-6156] failed synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 5032.730 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 8 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 5032.730 ; gain = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -top Datapath -part xc7z010clg400-1 -lint 
Command: synth_design -top Datapath -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 5032.730 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (2#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (4#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
WARNING: [Synth 8-7071] port 'wpcir' of module 'IFIDpipelineReg' is unconnected for instance 'IFIDpipelineReg_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
WARNING: [Synth 8-7023] instance 'IFIDpipelineReg_dp' of module 'IFIDpipelineReg' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-567] referenced signal 'ewreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'edestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'em2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'mwreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'mdestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'mm2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (5#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ControlUnit' is unconnected for instance 'ID_controlUnit_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:96]
WARNING: [Synth 8-7023] instance 'ID_controlUnit_dp' of module 'ControlUnit' has 19 connections declared, but only 18 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:96]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (6#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (7#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (8#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (9#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (11#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (12#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (13#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (14#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (15#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (16#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'fwdAout' does not match port width (32) of module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:178]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:179]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (17#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
ERROR: [Synth 8-11365] for the instance 'Fwd_FwdMuxB_dp' of module 'Fwd_FwdMuxB' declared at 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23', named port connection 'fwdAout' does not exist [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:179]
ERROR: [Synth 8-6156] failed synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 5032.730 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 12 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 5032.730 ; gain = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -top Datapath -part xc7z010clg400-1 -lint 
Command: synth_design -top Datapath -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 5032.730 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (2#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (4#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
WARNING: [Synth 8-7071] port 'wpcir' of module 'IFIDpipelineReg' is unconnected for instance 'IFIDpipelineReg_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
WARNING: [Synth 8-7023] instance 'IFIDpipelineReg_dp' of module 'IFIDpipelineReg' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-567] referenced signal 'ewreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'edestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'em2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'mwreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'mdestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'mm2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (5#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ControlUnit' is unconnected for instance 'ID_controlUnit_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:96]
WARNING: [Synth 8-7023] instance 'ID_controlUnit_dp' of module 'ControlUnit' has 19 connections declared, but only 18 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:96]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (6#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (7#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (8#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (9#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (11#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (12#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (13#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (14#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (15#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (16#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:179]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (17#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
ERROR: [Synth 8-11365] for the instance 'Fwd_FwdMuxB_dp' of module 'Fwd_FwdMuxB' declared at 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23', named port connection 'fwdAout' does not exist [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:179]
ERROR: [Synth 8-6156] failed synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 5032.730 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 11 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 5032.730 ; gain = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -top Datapath -part xc7z010clg400-1 -lint 
Command: synth_design -top Datapath -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 5032.730 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (2#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (4#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
WARNING: [Synth 8-7071] port 'wpcir' of module 'IFIDpipelineReg' is unconnected for instance 'IFIDpipelineReg_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
WARNING: [Synth 8-7023] instance 'IFIDpipelineReg_dp' of module 'IFIDpipelineReg' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-567] referenced signal 'ewreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'edestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'em2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'mwreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'mdestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'mm2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (5#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ControlUnit' is unconnected for instance 'ID_controlUnit_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:96]
WARNING: [Synth 8-7023] instance 'ID_controlUnit_dp' of module 'ControlUnit' has 19 connections declared, but only 18 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:96]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (6#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (7#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (8#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (9#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (11#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (12#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (13#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (14#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (15#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (16#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (17#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (18#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 5032.730 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov 22 09:53:36 2023
| Host         : TANNERKLEINTOP running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-10 | 5            | 0        |
| INFER-1   | 1            | 0        |
| INFER-2   | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-88] [INFER-1]Inferred latch found for r_reg. 
RTL Name 'r_reg', Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 44.
WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 41.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'rs' are not read. First unused bit index is 0. 
RTL Name 'rs', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 28.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'rt' are not read. First unused bit index is 0. 
RTL Name 'rt', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 29.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'mr' are not read. First unused bit index is 0. 
RTL Name 'mr', Hierarchy 'DataMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v', Line 24.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'wpcir' are not read. First unused bit index is 0. 
RTL Name 'wpcir', Hierarchy 'IFIDpipelineReg', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v', Line 28.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'pc' are not read. First unused bit index is 0. 
RTL Name 'pc', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 24.
INFO: [Synth 37-85] Total of 7 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 5032.730 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5032.730 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 5032.730 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: Datapath
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 5032.730 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ProgramCounter' is unconnected for instance 'IF_ProgramCounter_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:92]
WARNING: [Synth 8-7023] instance 'IF_ProgramCounter_dp' of module 'ProgramCounter' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:92]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
WARNING: [Synth 8-7071] port 'wpcir' of module 'IFIDpipelineReg' is unconnected for instance 'IFIDpipelineReg_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
WARNING: [Synth 8-7023] instance 'IFIDpipelineReg_dp' of module 'IFIDpipelineReg' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-567] referenced signal 'ewreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'edestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'em2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'mwreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'mdestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'mm2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ControlUnit' is unconnected for instance 'ID_controlUnit_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:96]
WARNING: [Synth 8-7023] instance 'ID_controlUnit_dp' of module 'ControlUnit' has 19 connections declared, but only 18 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:96]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 5032.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 5032.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 5032.730 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 5032.730 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5032.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 5032.730 ; gain = 0.000
39 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 5032.730 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 5032.730 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:92]
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 5032.730 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5032.730 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 5032.730 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 5032.730 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:92]
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 5032.730 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 5032.730 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 5032.730 ; gain = 0.000
synth_design -top Datapath -part xc7z010clg400-1 -lint 
Command: synth_design -top Datapath -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 5691.426 ; gain = 57.070
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ProgramCounter' is unconnected for instance 'IF_ProgramCounter_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:92]
WARNING: [Synth 8-7023] instance 'IF_ProgramCounter_dp' of module 'ProgramCounter' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:92]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (2#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (4#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
WARNING: [Synth 8-7071] port 'wpcir' of module 'IFIDpipelineReg' is unconnected for instance 'IFIDpipelineReg_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
WARNING: [Synth 8-7023] instance 'IFIDpipelineReg_dp' of module 'IFIDpipelineReg' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-567] referenced signal 'ewreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'edestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'em2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'mwreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'mdestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'mm2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (5#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ControlUnit' is unconnected for instance 'ID_controlUnit_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:96]
WARNING: [Synth 8-7023] instance 'ID_controlUnit_dp' of module 'ControlUnit' has 19 connections declared, but only 18 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:96]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (6#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (7#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (8#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (9#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (11#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (12#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (13#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (14#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (15#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (16#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (17#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (18#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 5763.551 ; gain = 129.195
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov 22 10:13:05 2023
| Host         : TANNERKLEINTOP running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-10 | 6            | 0        |
| INFER-1   | 1            | 0        |
| INFER-2   | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-88] [INFER-1]Inferred latch found for r_reg. 
RTL Name 'r_reg', Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 44.
WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 41.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'rs' are not read. First unused bit index is 0. 
RTL Name 'rs', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 28.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'rt' are not read. First unused bit index is 0. 
RTL Name 'rt', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 29.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'mr' are not read. First unused bit index is 0. 
RTL Name 'mr', Hierarchy 'DataMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v', Line 24.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'wpcir' are not read. First unused bit index is 0. 
RTL Name 'wpcir', Hierarchy 'IFIDpipelineReg', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v', Line 28.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'pc' are not read. First unused bit index is 0. 
RTL Name 'pc', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 24.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'wpcir' are not read. First unused bit index is 0. 
RTL Name 'wpcir', Hierarchy 'ProgramCounter', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v', Line 29.
INFO: [Synth 37-85] Total of 8 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.040 . Memory (MB): peak = 5781.461 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5890.492 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 5890.492 ; gain = 256.137
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 5890.492 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ProgramCounter' is unconnected for instance 'IF_ProgramCounter_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:92]
WARNING: [Synth 8-7023] instance 'IF_ProgramCounter_dp' of module 'ProgramCounter' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:92]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
WARNING: [Synth 8-7071] port 'wpcir' of module 'IFIDpipelineReg' is unconnected for instance 'IFIDpipelineReg_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
WARNING: [Synth 8-7023] instance 'IFIDpipelineReg_dp' of module 'IFIDpipelineReg' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-567] referenced signal 'ewreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'edestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'em2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'mwreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'mdestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'mm2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ControlUnit' is unconnected for instance 'ID_controlUnit_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:96]
WARNING: [Synth 8-7023] instance 'ID_controlUnit_dp' of module 'ControlUnit' has 19 connections declared, but only 18 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:96]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 5890.492 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 5890.492 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 5890.492 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 5890.492 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 5890.492 ; gain = 0.000
synth_design -top Datapath -part xc7z010clg400-1 -lint 
Command: synth_design -top Datapath -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 5890.492 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ProgramCounter' is unconnected for instance 'IF_ProgramCounter_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:92]
WARNING: [Synth 8-7023] instance 'IF_ProgramCounter_dp' of module 'ProgramCounter' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:92]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (2#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (4#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
WARNING: [Synth 8-7071] port 'wpcir' of module 'IFIDpipelineReg' is unconnected for instance 'IFIDpipelineReg_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
WARNING: [Synth 8-7023] instance 'IFIDpipelineReg_dp' of module 'IFIDpipelineReg' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-567] referenced signal 'ewreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'edestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'em2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'mwreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'mdestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'mm2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (5#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ControlUnit' is unconnected for instance 'ID_controlUnit_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:96]
WARNING: [Synth 8-7023] instance 'ID_controlUnit_dp' of module 'ControlUnit' has 19 connections declared, but only 18 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:96]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (6#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (7#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (8#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (9#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (11#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (12#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (13#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (14#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (15#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (16#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (17#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (18#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 5890.492 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov 22 10:15:11 2023
| Host         : TANNERKLEINTOP running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-10 | 6            | 0        |
| INFER-1   | 1            | 0        |
| INFER-2   | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-88] [INFER-1]Inferred latch found for r_reg. 
RTL Name 'r_reg', Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 44.
WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 41.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'rs' are not read. First unused bit index is 0. 
RTL Name 'rs', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 28.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'rt' are not read. First unused bit index is 0. 
RTL Name 'rt', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 29.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'mr' are not read. First unused bit index is 0. 
RTL Name 'mr', Hierarchy 'DataMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v', Line 24.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'wpcir' are not read. First unused bit index is 0. 
RTL Name 'wpcir', Hierarchy 'IFIDpipelineReg', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v', Line 28.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'pc' are not read. First unused bit index is 0. 
RTL Name 'pc', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 24.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'wpcir' are not read. First unused bit index is 0. 
RTL Name 'wpcir', Hierarchy 'ProgramCounter', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v', Line 29.
INFO: [Synth 37-85] Total of 8 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 5890.492 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5890.492 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 5890.492 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 5890.492 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:92]
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 5890.492 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 5890.492 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 5890.492 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 5890.492 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5890.492 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5890.492 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 5890.492 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 5890.492 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 5890.492 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5890.492 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 5890.492 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 6492.727 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ProgramCounter' is unconnected for instance 'IF_ProgramCounter_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
WARNING: [Synth 8-7023] instance 'IF_ProgramCounter_dp' of module 'ProgramCounter' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
WARNING: [Synth 8-7071] port 'wpcir' of module 'IFIDpipelineReg' is unconnected for instance 'IFIDpipelineReg_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:98]
WARNING: [Synth 8-7023] instance 'IFIDpipelineReg_dp' of module 'IFIDpipelineReg' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:98]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-567] referenced signal 'ewreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'edestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'em2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'mwreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'mdestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'mm2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ControlUnit' is unconnected for instance 'ID_controlUnit_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:99]
WARNING: [Synth 8-7023] instance 'ID_controlUnit_dp' of module 'ControlUnit' has 19 connections declared, but only 18 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:99]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net wpcir in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 6492.727 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 6492.727 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 6492.727 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 6499.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 6499.688 ; gain = 6.961
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 6499.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ProgramCounter' is unconnected for instance 'IF_ProgramCounter_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
WARNING: [Synth 8-7023] instance 'IF_ProgramCounter_dp' of module 'ProgramCounter' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
WARNING: [Synth 8-7071] port 'wpcir' of module 'IFIDpipelineReg' is unconnected for instance 'IFIDpipelineReg_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:98]
WARNING: [Synth 8-7023] instance 'IFIDpipelineReg_dp' of module 'IFIDpipelineReg' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:98]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-567] referenced signal 'ewreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'edestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'em2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'mwreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'mdestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'mm2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'ewreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'mdestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'em2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'mwreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'mm2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ControlUnit' is unconnected for instance 'ID_controlUnit_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:99]
WARNING: [Synth 8-7023] instance 'ID_controlUnit_dp' of module 'ControlUnit' has 19 connections declared, but only 18 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:99]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net wpcir in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 6499.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 6499.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 6499.688 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 6499.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 6499.688 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 6499.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ProgramCounter' is unconnected for instance 'IF_ProgramCounter_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
WARNING: [Synth 8-7023] instance 'IF_ProgramCounter_dp' of module 'ProgramCounter' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
WARNING: [Synth 8-7071] port 'wpcir' of module 'IFIDpipelineReg' is unconnected for instance 'IFIDpipelineReg_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:98]
WARNING: [Synth 8-7023] instance 'IFIDpipelineReg_dp' of module 'IFIDpipelineReg' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:98]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-153] case item 7'b00001z0 will never be executed [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:128]
WARNING: [Synth 8-567] referenced signal 'ewreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'edestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'em2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-153] case item 9'b00001z0z0 will never be executed [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:139]
WARNING: [Synth 8-153] case item 9'b0000010z0 will never be executed [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:139]
WARNING: [Synth 8-153] case item 9'b0000011z1 will never be executed [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:139]
WARNING: [Synth 8-567] referenced signal 'ewreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:136]
WARNING: [Synth 8-567] referenced signal 'mdestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:136]
WARNING: [Synth 8-567] referenced signal 'em2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:136]
WARNING: [Synth 8-567] referenced signal 'mwreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:136]
WARNING: [Synth 8-567] referenced signal 'mm2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:136]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ControlUnit' is unconnected for instance 'ID_controlUnit_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:99]
WARNING: [Synth 8-7023] instance 'ID_controlUnit_dp' of module 'ControlUnit' has 19 connections declared, but only 18 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:99]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net wpcir in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 6499.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 6499.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 6499.688 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 6499.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 6499.688 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 6499.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ProgramCounter' is unconnected for instance 'IF_ProgramCounter_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
WARNING: [Synth 8-7023] instance 'IF_ProgramCounter_dp' of module 'ProgramCounter' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
WARNING: [Synth 8-7071] port 'wpcir' of module 'IFIDpipelineReg' is unconnected for instance 'IFIDpipelineReg_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:98]
WARNING: [Synth 8-7023] instance 'IFIDpipelineReg_dp' of module 'IFIDpipelineReg' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:98]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-567] referenced signal 'ewreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'edestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'em2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'mdestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'mm2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ControlUnit' is unconnected for instance 'ID_controlUnit_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:99]
WARNING: [Synth 8-7023] instance 'ID_controlUnit_dp' of module 'ControlUnit' has 19 connections declared, but only 18 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:99]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net wpcir in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 6499.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 6499.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 6499.688 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 6499.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 6499.688 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 6499.688 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 6499.688 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 6499.688 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 6499.688 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 6499.688 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 6499.688 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 6499.688 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 6499.688 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 6499.688 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 6499.688 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6499.688 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 6499.688 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 6499.688 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 6499.688 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 6499.688 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 6499.688 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 6499.688 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 6499.688 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 6499.688 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 6499.688 ; gain = 0.000
current_project CMPEN331_Lab5
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 6585.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:21]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 6585.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 6585.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 6585.688 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 6585.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 6585.688 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 6585.688 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 6585.688 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6585.688 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 6585.688 ; gain = 0.000
current_project CMPEN331_FinalProjectNoEC
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 6585.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ProgramCounter' is unconnected for instance 'IF_ProgramCounter_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
WARNING: [Synth 8-7023] instance 'IF_ProgramCounter_dp' of module 'ProgramCounter' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
WARNING: [Synth 8-7071] port 'wpcir' of module 'IFIDpipelineReg' is unconnected for instance 'IFIDpipelineReg_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:98]
WARNING: [Synth 8-7023] instance 'IFIDpipelineReg_dp' of module 'IFIDpipelineReg' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:98]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-567] referenced signal 'ewreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'edestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'em2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'mwreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'mdestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'mm2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'ewreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'mdestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'em2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'mwreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'mm2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ControlUnit' is unconnected for instance 'ID_controlUnit_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:99]
WARNING: [Synth 8-7023] instance 'ID_controlUnit_dp' of module 'ControlUnit' has 19 connections declared, but only 18 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:99]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net wpcir in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 6585.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 6585.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 6585.688 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 6585.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 6585.688 ; gain = 0.000
current_project CMPEN331_Lab5
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 6585.688 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 6585.688 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 6585.688 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 6585.688 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 6585.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:21]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 6585.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 6585.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 6585.688 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 6585.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 6585.688 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 6585.688 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 6585.688 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 6585.688 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 6585.688 ; gain = 0.000
current_project CMPEN331_FinalProjectNoEC
current_project CMPEN331_Lab5
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 6585.688 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 6585.688 ; gain = 0.000
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 6585.688 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 6585.688 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 6585.688 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 6585.688 ; gain = 0.000
current_project CMPEN331_FinalProjectNoEC
synth_design -top Datapath -part xc7z010clg400-1 -lint 
Command: synth_design -top Datapath -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 6933.559 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ProgramCounter' is unconnected for instance 'IF_ProgramCounter_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
WARNING: [Synth 8-7023] instance 'IF_ProgramCounter_dp' of module 'ProgramCounter' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (2#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (4#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
WARNING: [Synth 8-7071] port 'wpcir' of module 'IFIDpipelineReg' is unconnected for instance 'IFIDpipelineReg_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:98]
WARNING: [Synth 8-7023] instance 'IFIDpipelineReg_dp' of module 'IFIDpipelineReg' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:98]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-567] referenced signal 'ewreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'edestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'em2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'mwreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'mdestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'mm2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'ewreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'mdestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'em2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'mwreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'mm2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-3848] Net wpcir in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:48]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (5#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ControlUnit' is unconnected for instance 'ID_controlUnit_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:99]
WARNING: [Synth 8-7023] instance 'ID_controlUnit_dp' of module 'ControlUnit' has 19 connections declared, but only 18 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:99]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (6#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (7#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (8#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (9#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (11#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (12#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (13#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (14#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (15#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (16#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (17#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (18#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 6933.559 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 27 13:33:45 2023
| Host         : TANNERKLEINTOP running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-9  | 1            | 0        |
| ASSIGN-10 | 6            | 0        |
| INFER-1   | 1            | 0        |
| INFER-2   | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-88] [INFER-1]Inferred latch found for r_reg. 
RTL Name 'r_reg', Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 42.
WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 41.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'wpcir' are not set. First unset bit index is 0. 
RTL Name 'wpcir', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 48.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'rs' are not read. First unused bit index is 0. 
RTL Name 'rs', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 28.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'rt' are not read. First unused bit index is 0. 
RTL Name 'rt', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 29.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'mr' are not read. First unused bit index is 0. 
RTL Name 'mr', Hierarchy 'DataMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v', Line 24.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'wpcir' are not read. First unused bit index is 0. 
RTL Name 'wpcir', Hierarchy 'IFIDpipelineReg', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v', Line 28.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'pc' are not read. First unused bit index is 0. 
RTL Name 'pc', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 24.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'wpcir' are not read. First unused bit index is 0. 
RTL Name 'wpcir', Hierarchy 'ProgramCounter', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v', Line 29.
INFO: [Synth 37-85] Total of 9 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 6933.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6933.559 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 6933.559 ; gain = 0.000
current_project CMPEN331_Lab5
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 7002.461 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 7002.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 7002.461 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 7002.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 7002.461 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 7002.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 7002.461 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 7002.461 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 7002.461 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:21]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 7002.461 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 7002.461 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 7002.461 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 7002.461 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 7002.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 7002.461 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 7002.461 ; gain = 0.000
current_project CMPEN331_FinalProjectNoEC
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 7002.461 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 7002.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 7002.461 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 7002.461 ; gain = 0.000
current_project CMPEN331_Lab5
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Vivado 12-5357] 'setup' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
current_project CMPEN331_FinalProjectNoEC
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 7002.461 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '212' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:95]
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 7002.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 7002.461 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 7002.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7002.461 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:130]
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 7002.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 7002.461 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 7002.461 ; gain = 0.000
synth_design -top Datapath -part xc7z010clg400-1 -lint 
Command: synth_design -top Datapath -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 7002.461 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ProgramCounter' is unconnected for instance 'IF_ProgramCounter_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:130]
WARNING: [Synth 8-7023] instance 'IF_ProgramCounter_dp' of module 'ProgramCounter' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:130]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (2#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (4#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
WARNING: [Synth 8-7071] port 'wpcir' of module 'IFIDpipelineReg' is unconnected for instance 'IFIDpipelineReg_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:133]
WARNING: [Synth 8-7023] instance 'IFIDpipelineReg_dp' of module 'IFIDpipelineReg' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:133]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-567] referenced signal 'ewreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'edestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'em2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'mwreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'mdestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'mm2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'ewreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'mdestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'em2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'mwreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'mm2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-3848] Net wpcir in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:48]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (5#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ControlUnit' is unconnected for instance 'ID_controlUnit_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:134]
WARNING: [Synth 8-7023] instance 'ID_controlUnit_dp' of module 'ControlUnit' has 19 connections declared, but only 18 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:134]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (6#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (7#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (8#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (9#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (11#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (12#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (13#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (14#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (15#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (16#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (17#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (18#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 7002.461 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov 28 12:12:10 2023
| Host         : TANNERKLEINTOP running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-9  | 1            | 0        |
| ASSIGN-10 | 6            | 0        |
| INFER-1   | 1            | 0        |
| INFER-2   | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-88] [INFER-1]Inferred latch found for r_reg. 
RTL Name 'r_reg', Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 42.
WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 41.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'wpcir' are not set. First unset bit index is 0. 
RTL Name 'wpcir', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 48.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'rs' are not read. First unused bit index is 0. 
RTL Name 'rs', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 28.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'rt' are not read. First unused bit index is 0. 
RTL Name 'rt', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 29.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'mr' are not read. First unused bit index is 0. 
RTL Name 'mr', Hierarchy 'DataMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v', Line 24.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'wpcir' are not read. First unused bit index is 0. 
RTL Name 'wpcir', Hierarchy 'IFIDpipelineReg', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v', Line 28.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'pc' are not read. First unused bit index is 0. 
RTL Name 'pc', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 24.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'wpcir' are not read. First unused bit index is 0. 
RTL Name 'wpcir', Hierarchy 'ProgramCounter', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v', Line 29.
INFO: [Synth 37-85] Total of 9 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 7002.461 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7002.461 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 7002.461 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 7002.461 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ProgramCounter' is unconnected for instance 'IF_ProgramCounter_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:130]
WARNING: [Synth 8-7023] instance 'IF_ProgramCounter_dp' of module 'ProgramCounter' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:130]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
WARNING: [Synth 8-7071] port 'wpcir' of module 'IFIDpipelineReg' is unconnected for instance 'IFIDpipelineReg_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:133]
WARNING: [Synth 8-7023] instance 'IFIDpipelineReg_dp' of module 'IFIDpipelineReg' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:133]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-567] referenced signal 'ewreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'edestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'em2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'mwreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'mdestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'mm2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'ewreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'mdestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'em2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'mwreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'mm2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ControlUnit' is unconnected for instance 'ID_controlUnit_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:134]
WARNING: [Synth 8-7023] instance 'ID_controlUnit_dp' of module 'ControlUnit' has 19 connections declared, but only 18 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:134]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net wpcir in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 7002.461 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 7002.461 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 7002.461 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 7002.461 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 7002.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 7002.461 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:130]
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 7002.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 7002.461 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 7002.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 7002.461 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:130]
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 7002.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 7002.461 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 7002.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7215.887 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'fwdBout' on this module [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v:158]
ERROR: [VRFC 10-3180] cannot find port 'fwdAout' on this module [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v:157]
ERROR: [VRFC 10-3180] cannot find port 'fwdb' on this module [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v:156]
ERROR: [VRFC 10-3180] cannot find port 'fwda' on this module [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v:155]
ERROR: [VRFC 10-3180] cannot find port 'wbData' on this module [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v:154]
ERROR: [VRFC 10-3180] cannot find port 'mdo' on this module [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v:153]
ERROR: [VRFC 10-3180] cannot find port 'r' on this module [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v:152]
ERROR: [VRFC 10-3180] cannot find port 'b' on this module [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v:151]
ERROR: [VRFC 10-3180] cannot find port 'func' on this module [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v:150]
ERROR: [VRFC 10-3180] cannot find port 'op' on this module [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v:149]
ERROR: [VRFC 10-3180] cannot find port 'rd' on this module [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v:148]
ERROR: [VRFC 10-3180] cannot find port 'rt' on this module [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v:147]
ERROR: [VRFC 10-3180] cannot find port 'rs' on this module [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v:146]
ERROR: [VRFC 10-3180] cannot find port 'imm32' on this module [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v:145]
ERROR: [VRFC 10-3180] cannot find port 'imm' on this module [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v:144]
ERROR: [VRFC 10-3180] cannot find port 'aluc' on this module [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v:143]
ERROR: [VRFC 10-3180] cannot find port 'instOut' on this module [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v:142]
ERROR: [VRFC 10-3180] cannot find port 'nextPc' on this module [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v:141]
ERROR: [VRFC 10-3180] cannot find port 'destReg' on this module [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v:140]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 7215.887 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 7215.887 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 7215.887 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:130]
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 7215.887 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 7215.887 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 7215.887 ; gain = 0.000
synth_design -top Datapath -part xc7z010clg400-1 -lint 
Command: synth_design -top Datapath -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 7215.887 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ProgramCounter' is unconnected for instance 'IF_ProgramCounter_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:130]
WARNING: [Synth 8-7023] instance 'IF_ProgramCounter_dp' of module 'ProgramCounter' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:130]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (2#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (4#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
WARNING: [Synth 8-7071] port 'wpcir' of module 'IFIDpipelineReg' is unconnected for instance 'IFIDpipelineReg_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:133]
WARNING: [Synth 8-7023] instance 'IFIDpipelineReg_dp' of module 'IFIDpipelineReg' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:133]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-567] referenced signal 'ewreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'edestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'em2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'mwreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'mdestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'mm2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'ewreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'mdestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'em2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'mwreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'mm2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-3848] Net wpcir in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:48]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (5#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ControlUnit' is unconnected for instance 'ID_controlUnit_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:134]
WARNING: [Synth 8-7023] instance 'ID_controlUnit_dp' of module 'ControlUnit' has 19 connections declared, but only 18 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:134]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (6#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (7#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (8#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (9#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (11#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (12#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (13#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (14#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (15#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (16#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (17#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (18#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 7215.887 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov 28 12:34:50 2023
| Host         : TANNERKLEINTOP running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-9  | 1            | 0        |
| ASSIGN-10 | 6            | 0        |
| INFER-1   | 1            | 0        |
| INFER-2   | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-88] [INFER-1]Inferred latch found for r_reg. 
RTL Name 'r_reg', Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 42.
WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 41.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'wpcir' are not set. First unset bit index is 0. 
RTL Name 'wpcir', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 48.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'rs' are not read. First unused bit index is 0. 
RTL Name 'rs', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 28.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'rt' are not read. First unused bit index is 0. 
RTL Name 'rt', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 29.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'mr' are not read. First unused bit index is 0. 
RTL Name 'mr', Hierarchy 'DataMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v', Line 24.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'wpcir' are not read. First unused bit index is 0. 
RTL Name 'wpcir', Hierarchy 'IFIDpipelineReg', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v', Line 28.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'pc' are not read. First unused bit index is 0. 
RTL Name 'pc', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 24.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'wpcir' are not read. First unused bit index is 0. 
RTL Name 'wpcir', Hierarchy 'ProgramCounter', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v', Line 29.
INFO: [Synth 37-85] Total of 9 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 7215.887 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 7215.887 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 7215.887 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 7215.887 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ProgramCounter' is unconnected for instance 'IF_ProgramCounter_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:130]
WARNING: [Synth 8-7023] instance 'IF_ProgramCounter_dp' of module 'ProgramCounter' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:130]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
WARNING: [Synth 8-7071] port 'wpcir' of module 'IFIDpipelineReg' is unconnected for instance 'IFIDpipelineReg_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:133]
WARNING: [Synth 8-7023] instance 'IFIDpipelineReg_dp' of module 'IFIDpipelineReg' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:133]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-567] referenced signal 'ewreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'edestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'em2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'mwreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'mdestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'mm2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:125]
WARNING: [Synth 8-567] referenced signal 'ewreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'mdestReg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'em2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'mwreg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
WARNING: [Synth 8-567] referenced signal 'mm2reg' should be on the sensitivity list [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:141]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ControlUnit' is unconnected for instance 'ID_controlUnit_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:134]
WARNING: [Synth 8-7023] instance 'ID_controlUnit_dp' of module 'ControlUnit' has 19 connections declared, but only 18 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:134]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net wpcir in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 7215.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 7215.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 7215.887 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 7215.887 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 7215.887 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7215.887 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:130]
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 7215.887 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 7215.887 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 7215.887 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7215.887 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:130]
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 7215.887 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 7215.887 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 7215.887 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:130]
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:133]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 7215.887 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 7215.887 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 7215.887 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ProgramCounter' is unconnected for instance 'IF_ProgramCounter_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:130]
WARNING: [Synth 8-7023] instance 'IF_ProgramCounter_dp' of module 'ProgramCounter' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:130]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
WARNING: [Synth 8-7071] port 'wpcir' of module 'IFIDpipelineReg' is unconnected for instance 'IFIDpipelineReg_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:133]
WARNING: [Synth 8-7023] instance 'IFIDpipelineReg_dp' of module 'IFIDpipelineReg' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:133]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-7071] port 'wpcir' of module 'ControlUnit' is unconnected for instance 'ID_controlUnit_dp' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:134]
WARNING: [Synth 8-7023] instance 'ID_controlUnit_dp' of module 'ControlUnit' has 19 connections declared, but only 18 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:134]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net wpcir in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 7215.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 7215.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 7215.887 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 7215.887 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 7215.887 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:130]
WARNING: [VRFC 10-5021] port 'wpcir' is not connected on this instance [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:133]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 7215.887 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 7215.887 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 7215.887 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 7215.887 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 7215.887 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 7215.887 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 7215.887 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 7215.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 7215.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 7215.887 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 7215.887 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 7215.887 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7215.887 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 7215.887 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 7215.887 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 7215.887 ; gain = 0.000
add_bp {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v} 141
remove_bps -file {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v} -line 141
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 7216.785 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 7216.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 7216.785 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 7216.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7216.785 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 7216.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 7216.785 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 7216.785 ; gain = 0.000
current_project CMPEN331_Lab5
synth_design -top Datapath -part xc7z020clg484-1 -lint 
Command: synth_design -top Datapath -part xc7z020clg484-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 7216.785 ; gain = 0.000
INFO: [Common 17-344] 'synth_design' was cancelled
current_project CMPEN331_FinalProjectNoEC
synth_design -top Datapath -part xc7z010clg400-1 -lint 
Command: synth_design -top Datapath -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 7216.785 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (2#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (4#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (5#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (6#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (7#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (8#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (9#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (11#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (12#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (13#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (14#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (15#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (16#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (17#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (18#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 7216.785 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov 28 15:00:36 2023
| Host         : TANNERKLEINTOP running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-7  | 2            | 0        |
| ASSIGN-10 | 1            | 0        |
| INFER-1   | 3            | 0        |
| INFER-2   | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-88] [INFER-1]Inferred latch found for r_reg. 
RTL Name 'r_reg', Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 42.
WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 41.
WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'wmem'.
RTL Name 'wmem', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 40.
WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'wreg'.
RTL Name 'wreg', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 38.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for wmem_reg. 
RTL Name 'wmem_reg', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 134.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for wreg_reg. 
RTL Name 'wreg_reg', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 133.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'pc' are not read. First unused bit index is 0. 
RTL Name 'pc', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 24.
INFO: [Synth 37-85] Total of 7 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 7216.785 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7216.785 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 7216.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7216.785 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 7216.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 7216.785 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 7216.785 ; gain = 0.000
open_project {C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.xpr}
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 7216.785 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IFIDReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module ForwardMux
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBReg
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sim_1/new/CPU_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.ForwardMux
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBReg
Compiling module xil_defaultlib.WBMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.FinalProject
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7216.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 7216.785 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 7216.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IFIDReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module ForwardMux
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBReg
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sim_1/new/CPU_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'PC' is not permitted [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sources_1/new/CPU.v:53]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'dinstOut' is not permitted [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sources_1/new/CPU.v:56]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ewreg' is not permitted [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sources_1/new/CPU.v:64]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'mwreg' is not permitted [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sources_1/new/CPU.v:67]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'wwreg' is not permitted [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sources_1/new/CPU.v:69]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 7216.785 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IFIDReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module ForwardMux
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBReg
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sim_1/new/CPU_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'PC' is not permitted [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sources_1/new/CPU.v:53]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'dinstOut' is not permitted [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sources_1/new/CPU.v:56]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ewreg' is not permitted [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sources_1/new/CPU.v:64]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'mwreg' is not permitted [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sources_1/new/CPU.v:67]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'wwreg' is not permitted [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sources_1/new/CPU.v:69]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 7216.785 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IFIDReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module ForwardMux
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBReg
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sim_1/new/CPU_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'PC' is not permitted [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sources_1/new/CPU.v:53]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'dinstOut' is not permitted [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sources_1/new/CPU.v:56]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ewreg' is not permitted [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sources_1/new/CPU.v:64]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'mwreg' is not permitted [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sources_1/new/CPU.v:67]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'wwreg' is not permitted [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sources_1/new/CPU.v:69]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 7216.785 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CPU_Test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IFIDReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module ForwardMux
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBReg
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sim_1/new/CPU_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rd' [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sim_1/new/CPU_Test.v:68]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sim_1/new/CPU_Test.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ealuimm' [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sim_1/new/CPU_Test.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'ealuc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sim_1/new/CPU_Test.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clk' [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sim_1/new/CPU_Test.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wm2reg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sim_1/new/CPU_Test.v:100]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rs' [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sim_1/new/CPU_Test.v:101]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ControlMux
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ForwardAMux
Compiling module xil_defaultlib.ForwardBMux
Compiling module xil_defaultlib.IDEXE
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEM
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.WBMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.CPU_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7216.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_behav -key {Behavioral:sim_1:Functional:CPU_Test} -tclbatch {CPU_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CPU_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 7216.785 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 7216.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CPU_Test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IFIDReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module ForwardMux
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBReg
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sim_1/new/CPU_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rd' [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sim_1/new/CPU_Test.v:68]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sim_1/new/CPU_Test.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ealuimm' [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sim_1/new/CPU_Test.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'ealuc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sim_1/new/CPU_Test.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clk' [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sim_1/new/CPU_Test.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wm2reg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sim_1/new/CPU_Test.v:100]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rs' [C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.srcs/sim_1/new/CPU_Test.v:101]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ControlMux
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ForwardAMux
Compiling module xil_defaultlib.ForwardBMux
Compiling module xil_defaultlib.IDEXE
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEM
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.WBMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.CPU_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7216.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_behav -key {Behavioral:sim_1:Functional:CPU_Test} -tclbatch {CPU_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CPU_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 7216.785 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 7216.785 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/tannerkleintop/Desktop/CMPEN 311/331FinalProject/331FinalProject.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 15:57:28 2023...
