<div class="refs">
1.	Acceleration of Spiking Neural Networks on Multicore Architectures. 1–64 (2015).

2.	Mattia, M. & Giudice, P. D. An event-driven framework for the simulation of networks of spiking neurons. NECO 12, 1–7 (2015).

3.	Mount, D. M. ANN programming manual. Technical report. (Dept. of Computer Science, 1998).

4.	Goodman, D. Brian: a simulator for spiking neural networks in Python. Front. Neuroinform. 2, 1–10 (2008).

5.	Amir, A. et al. Cognitive computing programming paradigm: A Corelet Language for composing networks of neurosynaptic cores. 2013 International Joint Conference on Neural Networks (IJCNN 2013 - Dallas) 1–10 (2013). doi:10.1109/IJCNN.2013.6707078

6.	Preissl, R. et al. Compass: A scalable simulator for an architecture for Cognitive Computing. 2012 SC - International Conference for High Performance Computing, Networking, Storage and Analysis 1–11 (2012). doi:10.1109/sc.2012.34

7.	Schmidhuber, J. Deep learning in neural networks: An overview. Neural Networks 64, 1–3 (2015).

8.	Bruederle, D. Establishing a Novel Modeling Tool: A Python-based Interface for a Neuromorphic Hardware System. Front. Neuroinform. 3, 1–10 (2009).

9.	Hasler, J. Finding a roadmap to achieve large neuromorphic hardware systems. 1–29 (2013). doi:10.3389/fnins.2013.00118/abstract

10.	Krichmar, J. L., Coussy, P. & Dutt, N. Large-Scale Spiking Neural Networks using Neuromorphic Hardware Compatible Models. J. Emerg. Technol. Comput. Syst. 11, 1–18 (2015).

11.	Indiveri, G. et al. Neuromorphic Silicon Neuron Circuits. Front. Neurosci 5, (2011).

12.	Cassidy, A. S., Alvarez-Icaza, R. & Akopyan, F. Real-time scalable cortical computing at 46 giga-synaptic OPS/watt with. in 27–38 (IEEE, 2014). doi:10.1109/SC.2014.8

13.	arno. SpikeNET: An Event-driven Simulation Package for Modeling Large Networks of Spiking Neurons. Network: Computation in Neural Systems 14, 1–14 (2003).

14.	Akopyan, F. et al. TrueNorth : Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 34, 1537–1557 (2015). </div>