

================================================================
== Vivado HLS Report for 'clear_pad3'
================================================================
* Date:           Tue Jun 16 15:46:18 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        final
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.314 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2321|     2321| 23.210 us | 23.210 us |  2321|  2321|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     2320|     2320|       145|          -|          -|    16|    no    |
        | + Loop 1.1  |       54|       54|         2|          2|          1|    27|    yes   |
        | + Loop 1.2  |       86|       86|         2|          2|          1|    43|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    209|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    752|    -|
|Register         |        -|      -|     438|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     438|    961|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln203_11_fu_1138_p2  |     +    |      0|  0|  19|          12|           5|
    |add_ln203_12_fu_1164_p2  |     +    |      0|  0|  19|          12|           5|
    |add_ln203_13_fu_1210_p2  |     +    |      0|  0|  19|          12|          12|
    |add_ln203_14_fu_1236_p2  |     +    |      0|  0|  18|          11|          11|
    |add_ln203_15_fu_1262_p2  |     +    |      0|  0|  18|          11|          10|
    |add_ln203_16_fu_1106_p2  |     +    |      0|  0|  19|          12|           7|
    |add_ln203_fu_1112_p2     |     +    |      0|  0|  19|          12|           6|
    |c_fu_1084_p2             |     +    |      0|  0|  15|           5|           1|
    |i_fu_1100_p2             |     +    |      0|  0|  15|           5|           1|
    |j_fu_1196_p2             |     +    |      0|  0|  15|           6|           1|
    |icmp_ln335_fu_1078_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln337_fu_1094_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln344_fu_1190_p2    |   icmp   |      0|  0|  11|           6|           6|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 209|         114|          75|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  44|          9|    1|          9|
    |buf_0_V_address0   |  21|          4|   13|         52|
    |buf_0_V_address1   |  21|          4|   13|         52|
    |buf_10_V_address0  |  21|          4|   13|         52|
    |buf_10_V_address1  |  21|          4|   13|         52|
    |buf_11_V_address0  |  21|          4|   13|         52|
    |buf_11_V_address1  |  21|          4|   13|         52|
    |buf_12_V_address0  |  21|          4|   13|         52|
    |buf_12_V_address1  |  21|          4|   13|         52|
    |buf_13_V_address0  |  21|          4|   13|         52|
    |buf_13_V_address1  |  21|          4|   13|         52|
    |buf_14_V_address0  |  21|          4|   13|         52|
    |buf_14_V_address1  |  21|          4|   13|         52|
    |buf_15_V_address0  |  21|          4|   13|         52|
    |buf_15_V_address1  |  21|          4|   13|         52|
    |buf_1_V_address0   |  21|          4|   13|         52|
    |buf_1_V_address1   |  21|          4|   13|         52|
    |buf_2_V_address0   |  21|          4|   13|         52|
    |buf_2_V_address1   |  21|          4|   13|         52|
    |buf_3_V_address0   |  21|          4|   13|         52|
    |buf_3_V_address1   |  21|          4|   13|         52|
    |buf_4_V_address0   |  21|          4|   13|         52|
    |buf_4_V_address1   |  21|          4|   13|         52|
    |buf_5_V_address0   |  21|          4|   13|         52|
    |buf_5_V_address1   |  21|          4|   13|         52|
    |buf_6_V_address0   |  21|          4|   13|         52|
    |buf_6_V_address1   |  21|          4|   13|         52|
    |buf_7_V_address0   |  21|          4|   13|         52|
    |buf_7_V_address1   |  21|          4|   13|         52|
    |buf_8_V_address0   |  21|          4|   13|         52|
    |buf_8_V_address1   |  21|          4|   13|         52|
    |buf_9_V_address0   |  21|          4|   13|         52|
    |buf_9_V_address1   |  21|          4|   13|         52|
    |c_0_reg_1034       |   9|          2|    5|         10|
    |i_0_reg_1045       |   9|          2|    5|         10|
    |j_0_reg_1067       |   9|          2|    6|         12|
    |phi_mul_reg_1056   |   9|          2|   12|         24|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 752|        145|  445|       1729|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln203_16_reg_1310      |  12|   0|   12|          0|
    |ap_CS_fsm                  |   8|   0|    8|          0|
    |buf_0_V_addr_28_reg_1315   |  12|   0|   13|          1|
    |buf_0_V_addr_29_reg_1404   |  11|   0|   13|          2|
    |buf_10_V_addr_28_reg_1365  |  12|   0|   13|          1|
    |buf_10_V_addr_29_reg_1454  |  11|   0|   13|          2|
    |buf_11_V_addr_28_reg_1370  |  12|   0|   13|          1|
    |buf_11_V_addr_29_reg_1459  |  11|   0|   13|          2|
    |buf_12_V_addr_28_reg_1375  |  12|   0|   13|          1|
    |buf_12_V_addr_29_reg_1464  |  11|   0|   13|          2|
    |buf_13_V_addr_28_reg_1380  |  12|   0|   13|          1|
    |buf_13_V_addr_29_reg_1469  |  11|   0|   13|          2|
    |buf_14_V_addr_28_reg_1385  |  12|   0|   13|          1|
    |buf_14_V_addr_29_reg_1474  |  11|   0|   13|          2|
    |buf_15_V_addr_28_reg_1390  |  12|   0|   13|          1|
    |buf_15_V_addr_29_reg_1479  |  11|   0|   13|          2|
    |buf_1_V_addr_28_reg_1320   |  12|   0|   13|          1|
    |buf_1_V_addr_29_reg_1409   |  11|   0|   13|          2|
    |buf_2_V_addr_28_reg_1325   |  12|   0|   13|          1|
    |buf_2_V_addr_29_reg_1414   |  11|   0|   13|          2|
    |buf_3_V_addr_28_reg_1330   |  12|   0|   13|          1|
    |buf_3_V_addr_29_reg_1419   |  11|   0|   13|          2|
    |buf_4_V_addr_28_reg_1335   |  12|   0|   13|          1|
    |buf_4_V_addr_29_reg_1424   |  11|   0|   13|          2|
    |buf_5_V_addr_28_reg_1340   |  12|   0|   13|          1|
    |buf_5_V_addr_29_reg_1429   |  11|   0|   13|          2|
    |buf_6_V_addr_28_reg_1345   |  12|   0|   13|          1|
    |buf_6_V_addr_29_reg_1434   |  11|   0|   13|          2|
    |buf_7_V_addr_28_reg_1350   |  12|   0|   13|          1|
    |buf_7_V_addr_29_reg_1439   |  11|   0|   13|          2|
    |buf_8_V_addr_28_reg_1355   |  12|   0|   13|          1|
    |buf_8_V_addr_29_reg_1444   |  11|   0|   13|          2|
    |buf_9_V_addr_28_reg_1360   |  12|   0|   13|          1|
    |buf_9_V_addr_29_reg_1449   |  11|   0|   13|          2|
    |c_0_reg_1034               |   5|   0|    5|          0|
    |c_reg_1292                 |   5|   0|    5|          0|
    |i_0_reg_1045               |   5|   0|    5|          0|
    |i_reg_1305                 |   5|   0|    5|          0|
    |icmp_ln337_reg_1301        |   1|   0|    1|          0|
    |icmp_ln344_reg_1395        |   1|   0|    1|          0|
    |j_0_reg_1067               |   6|   0|    6|          0|
    |j_reg_1399                 |   6|   0|    6|          0|
    |phi_mul_reg_1056           |  12|   0|   12|          0|
    |trunc_ln203_reg_1297       |   4|   0|    4|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 438|   0|  486|         48|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  clear_pad3  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  clear_pad3  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  clear_pad3  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  clear_pad3  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  clear_pad3  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  clear_pad3  | return value |
|buf_0_V_address0   | out |   13|  ap_memory |    buf_0_V   |     array    |
|buf_0_V_ce0        | out |    1|  ap_memory |    buf_0_V   |     array    |
|buf_0_V_we0        | out |    1|  ap_memory |    buf_0_V   |     array    |
|buf_0_V_d0         | out |   13|  ap_memory |    buf_0_V   |     array    |
|buf_0_V_address1   | out |   13|  ap_memory |    buf_0_V   |     array    |
|buf_0_V_ce1        | out |    1|  ap_memory |    buf_0_V   |     array    |
|buf_0_V_we1        | out |    1|  ap_memory |    buf_0_V   |     array    |
|buf_0_V_d1         | out |   13|  ap_memory |    buf_0_V   |     array    |
|buf_1_V_address0   | out |   13|  ap_memory |    buf_1_V   |     array    |
|buf_1_V_ce0        | out |    1|  ap_memory |    buf_1_V   |     array    |
|buf_1_V_we0        | out |    1|  ap_memory |    buf_1_V   |     array    |
|buf_1_V_d0         | out |   13|  ap_memory |    buf_1_V   |     array    |
|buf_1_V_address1   | out |   13|  ap_memory |    buf_1_V   |     array    |
|buf_1_V_ce1        | out |    1|  ap_memory |    buf_1_V   |     array    |
|buf_1_V_we1        | out |    1|  ap_memory |    buf_1_V   |     array    |
|buf_1_V_d1         | out |   13|  ap_memory |    buf_1_V   |     array    |
|buf_2_V_address0   | out |   13|  ap_memory |    buf_2_V   |     array    |
|buf_2_V_ce0        | out |    1|  ap_memory |    buf_2_V   |     array    |
|buf_2_V_we0        | out |    1|  ap_memory |    buf_2_V   |     array    |
|buf_2_V_d0         | out |   13|  ap_memory |    buf_2_V   |     array    |
|buf_2_V_address1   | out |   13|  ap_memory |    buf_2_V   |     array    |
|buf_2_V_ce1        | out |    1|  ap_memory |    buf_2_V   |     array    |
|buf_2_V_we1        | out |    1|  ap_memory |    buf_2_V   |     array    |
|buf_2_V_d1         | out |   13|  ap_memory |    buf_2_V   |     array    |
|buf_3_V_address0   | out |   13|  ap_memory |    buf_3_V   |     array    |
|buf_3_V_ce0        | out |    1|  ap_memory |    buf_3_V   |     array    |
|buf_3_V_we0        | out |    1|  ap_memory |    buf_3_V   |     array    |
|buf_3_V_d0         | out |   13|  ap_memory |    buf_3_V   |     array    |
|buf_3_V_address1   | out |   13|  ap_memory |    buf_3_V   |     array    |
|buf_3_V_ce1        | out |    1|  ap_memory |    buf_3_V   |     array    |
|buf_3_V_we1        | out |    1|  ap_memory |    buf_3_V   |     array    |
|buf_3_V_d1         | out |   13|  ap_memory |    buf_3_V   |     array    |
|buf_4_V_address0   | out |   13|  ap_memory |    buf_4_V   |     array    |
|buf_4_V_ce0        | out |    1|  ap_memory |    buf_4_V   |     array    |
|buf_4_V_we0        | out |    1|  ap_memory |    buf_4_V   |     array    |
|buf_4_V_d0         | out |   13|  ap_memory |    buf_4_V   |     array    |
|buf_4_V_address1   | out |   13|  ap_memory |    buf_4_V   |     array    |
|buf_4_V_ce1        | out |    1|  ap_memory |    buf_4_V   |     array    |
|buf_4_V_we1        | out |    1|  ap_memory |    buf_4_V   |     array    |
|buf_4_V_d1         | out |   13|  ap_memory |    buf_4_V   |     array    |
|buf_5_V_address0   | out |   13|  ap_memory |    buf_5_V   |     array    |
|buf_5_V_ce0        | out |    1|  ap_memory |    buf_5_V   |     array    |
|buf_5_V_we0        | out |    1|  ap_memory |    buf_5_V   |     array    |
|buf_5_V_d0         | out |   13|  ap_memory |    buf_5_V   |     array    |
|buf_5_V_address1   | out |   13|  ap_memory |    buf_5_V   |     array    |
|buf_5_V_ce1        | out |    1|  ap_memory |    buf_5_V   |     array    |
|buf_5_V_we1        | out |    1|  ap_memory |    buf_5_V   |     array    |
|buf_5_V_d1         | out |   13|  ap_memory |    buf_5_V   |     array    |
|buf_6_V_address0   | out |   13|  ap_memory |    buf_6_V   |     array    |
|buf_6_V_ce0        | out |    1|  ap_memory |    buf_6_V   |     array    |
|buf_6_V_we0        | out |    1|  ap_memory |    buf_6_V   |     array    |
|buf_6_V_d0         | out |   13|  ap_memory |    buf_6_V   |     array    |
|buf_6_V_address1   | out |   13|  ap_memory |    buf_6_V   |     array    |
|buf_6_V_ce1        | out |    1|  ap_memory |    buf_6_V   |     array    |
|buf_6_V_we1        | out |    1|  ap_memory |    buf_6_V   |     array    |
|buf_6_V_d1         | out |   13|  ap_memory |    buf_6_V   |     array    |
|buf_7_V_address0   | out |   13|  ap_memory |    buf_7_V   |     array    |
|buf_7_V_ce0        | out |    1|  ap_memory |    buf_7_V   |     array    |
|buf_7_V_we0        | out |    1|  ap_memory |    buf_7_V   |     array    |
|buf_7_V_d0         | out |   13|  ap_memory |    buf_7_V   |     array    |
|buf_7_V_address1   | out |   13|  ap_memory |    buf_7_V   |     array    |
|buf_7_V_ce1        | out |    1|  ap_memory |    buf_7_V   |     array    |
|buf_7_V_we1        | out |    1|  ap_memory |    buf_7_V   |     array    |
|buf_7_V_d1         | out |   13|  ap_memory |    buf_7_V   |     array    |
|buf_8_V_address0   | out |   13|  ap_memory |    buf_8_V   |     array    |
|buf_8_V_ce0        | out |    1|  ap_memory |    buf_8_V   |     array    |
|buf_8_V_we0        | out |    1|  ap_memory |    buf_8_V   |     array    |
|buf_8_V_d0         | out |   13|  ap_memory |    buf_8_V   |     array    |
|buf_8_V_address1   | out |   13|  ap_memory |    buf_8_V   |     array    |
|buf_8_V_ce1        | out |    1|  ap_memory |    buf_8_V   |     array    |
|buf_8_V_we1        | out |    1|  ap_memory |    buf_8_V   |     array    |
|buf_8_V_d1         | out |   13|  ap_memory |    buf_8_V   |     array    |
|buf_9_V_address0   | out |   13|  ap_memory |    buf_9_V   |     array    |
|buf_9_V_ce0        | out |    1|  ap_memory |    buf_9_V   |     array    |
|buf_9_V_we0        | out |    1|  ap_memory |    buf_9_V   |     array    |
|buf_9_V_d0         | out |   13|  ap_memory |    buf_9_V   |     array    |
|buf_9_V_address1   | out |   13|  ap_memory |    buf_9_V   |     array    |
|buf_9_V_ce1        | out |    1|  ap_memory |    buf_9_V   |     array    |
|buf_9_V_we1        | out |    1|  ap_memory |    buf_9_V   |     array    |
|buf_9_V_d1         | out |   13|  ap_memory |    buf_9_V   |     array    |
|buf_10_V_address0  | out |   13|  ap_memory |   buf_10_V   |     array    |
|buf_10_V_ce0       | out |    1|  ap_memory |   buf_10_V   |     array    |
|buf_10_V_we0       | out |    1|  ap_memory |   buf_10_V   |     array    |
|buf_10_V_d0        | out |   13|  ap_memory |   buf_10_V   |     array    |
|buf_10_V_address1  | out |   13|  ap_memory |   buf_10_V   |     array    |
|buf_10_V_ce1       | out |    1|  ap_memory |   buf_10_V   |     array    |
|buf_10_V_we1       | out |    1|  ap_memory |   buf_10_V   |     array    |
|buf_10_V_d1        | out |   13|  ap_memory |   buf_10_V   |     array    |
|buf_11_V_address0  | out |   13|  ap_memory |   buf_11_V   |     array    |
|buf_11_V_ce0       | out |    1|  ap_memory |   buf_11_V   |     array    |
|buf_11_V_we0       | out |    1|  ap_memory |   buf_11_V   |     array    |
|buf_11_V_d0        | out |   13|  ap_memory |   buf_11_V   |     array    |
|buf_11_V_address1  | out |   13|  ap_memory |   buf_11_V   |     array    |
|buf_11_V_ce1       | out |    1|  ap_memory |   buf_11_V   |     array    |
|buf_11_V_we1       | out |    1|  ap_memory |   buf_11_V   |     array    |
|buf_11_V_d1        | out |   13|  ap_memory |   buf_11_V   |     array    |
|buf_12_V_address0  | out |   13|  ap_memory |   buf_12_V   |     array    |
|buf_12_V_ce0       | out |    1|  ap_memory |   buf_12_V   |     array    |
|buf_12_V_we0       | out |    1|  ap_memory |   buf_12_V   |     array    |
|buf_12_V_d0        | out |   13|  ap_memory |   buf_12_V   |     array    |
|buf_12_V_address1  | out |   13|  ap_memory |   buf_12_V   |     array    |
|buf_12_V_ce1       | out |    1|  ap_memory |   buf_12_V   |     array    |
|buf_12_V_we1       | out |    1|  ap_memory |   buf_12_V   |     array    |
|buf_12_V_d1        | out |   13|  ap_memory |   buf_12_V   |     array    |
|buf_13_V_address0  | out |   13|  ap_memory |   buf_13_V   |     array    |
|buf_13_V_ce0       | out |    1|  ap_memory |   buf_13_V   |     array    |
|buf_13_V_we0       | out |    1|  ap_memory |   buf_13_V   |     array    |
|buf_13_V_d0        | out |   13|  ap_memory |   buf_13_V   |     array    |
|buf_13_V_address1  | out |   13|  ap_memory |   buf_13_V   |     array    |
|buf_13_V_ce1       | out |    1|  ap_memory |   buf_13_V   |     array    |
|buf_13_V_we1       | out |    1|  ap_memory |   buf_13_V   |     array    |
|buf_13_V_d1        | out |   13|  ap_memory |   buf_13_V   |     array    |
|buf_14_V_address0  | out |   13|  ap_memory |   buf_14_V   |     array    |
|buf_14_V_ce0       | out |    1|  ap_memory |   buf_14_V   |     array    |
|buf_14_V_we0       | out |    1|  ap_memory |   buf_14_V   |     array    |
|buf_14_V_d0        | out |   13|  ap_memory |   buf_14_V   |     array    |
|buf_14_V_address1  | out |   13|  ap_memory |   buf_14_V   |     array    |
|buf_14_V_ce1       | out |    1|  ap_memory |   buf_14_V   |     array    |
|buf_14_V_we1       | out |    1|  ap_memory |   buf_14_V   |     array    |
|buf_14_V_d1        | out |   13|  ap_memory |   buf_14_V   |     array    |
|buf_15_V_address0  | out |   13|  ap_memory |   buf_15_V   |     array    |
|buf_15_V_ce0       | out |    1|  ap_memory |   buf_15_V   |     array    |
|buf_15_V_we0       | out |    1|  ap_memory |   buf_15_V   |     array    |
|buf_15_V_d0        | out |   13|  ap_memory |   buf_15_V   |     array    |
|buf_15_V_address1  | out |   13|  ap_memory |   buf_15_V   |     array    |
|buf_15_V_ce1       | out |    1|  ap_memory |   buf_15_V   |     array    |
|buf_15_V_we1       | out |    1|  ap_memory |   buf_15_V   |     array    |
|buf_15_V_d1        | out |   13|  ap_memory |   buf_15_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

