#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Feb 10 19:11:35 2021
# Process ID: 13280
# Current directory: D:/Documents/GitHub/VIVADO_EN224_Test_et_verification/2_Hardware/Etape_1/vivado/verification_hardware
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16728 D:\Documents\GitHub\VIVADO_EN224_Test_et_verification\2_Hardware\Etape_1\vivado\verification_hardware\verification_hardware.xpr
# Log file: D:/Documents/GitHub/VIVADO_EN224_Test_et_verification/2_Hardware/Etape_1/vivado/verification_hardware/vivado.log
# Journal file: D:/Documents/GitHub/VIVADO_EN224_Test_et_verification/2_Hardware/Etape_1/vivado/verification_hardware\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Documents/GitHub/VIVADO_EN224_Test_et_verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Documents/GitHub/VIVADO_EN224_Test_et_verification/2_Hardware/Etape_1/vivado/verification_hardware'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 1009.590 ; gain = 365.609
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Le processus ne peut pas accéder au fichier car ce fichier est utilisé par un autre processus: "D:/Documents/GitHub/VIVADO_EN224_Test_et_verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Le processus ne peut pas accéder au fichier car ce fichier est utilisé par un autre processus: "D:/Documents/GitHub/VIVADO_EN224_Test_et_verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224_Test_et_verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench_pgcd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224_Test_et_verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_pgcd_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/VIVADO_EN224_Test_et_verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xelab -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_pgcd_behav xil_defaultlib.test_bench_pgcd -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_pgcd_behav xil_defaultlib.test_bench_pgcd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [D:/Documents/GitHub/VIVADO_EN224_Test_et_verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:75]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [D:/Documents/GitHub/VIVADO_EN224_Test_et_verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:77]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns TRUE [D:/Documents/GitHub/VIVADO_EN224_Test_et_verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:79]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/GitHub/VIVADO_EN224_Test_et_verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_pgcd_behav -key {Behavioral:sim_1:Functional:test_bench_pgcd} -tclbatch {test_bench_pgcd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
