and r0, r1, r2, lsl #12 
lsl r2, r0, r3 
asr r0, r0, r2 
mvn r3, r0 
