{"Lawrence D. Burns": [0, ["Designing a New Automotive DNA", ["Lawrence D. Burns"], "", 0, "dac", 2007]], "Oh-Hyun Kwon": [0.9859330207109451, ["Perspective of the Future Semiconductor Industry: Challenges and Solutions", ["Oh-Hyun Kwon"], "", 0, "dac", 2007]], "Jan M. Rabaey": [0, ["Design without Borders - A Tribute to the Legacy of A. Richard Newton", ["Jan M. Rabaey"], "", 0, "dac", 2007]], "Cynthia E. Irvine": [0, ["Trusted Hardware: Can It Be Trustworthy?", ["Cynthia E. Irvine", "Karl N. Levitt"], "https://doi.org/10.1145/1278480.1278482", 4, "dac", 2007]], "Karl N. Levitt": [0, ["Trusted Hardware: Can It Be Trustworthy?", ["Cynthia E. Irvine", "Karl N. Levitt"], "https://doi.org/10.1145/1278480.1278482", 4, "dac", 2007]], "Steven Trimberger": [0, ["Trusted Design in FPGAs", ["Steven Trimberger"], "https://doi.org/10.1145/1278480.1278483", 4, "dac", 2007]], "G. Edward Suh": [4.7297218225272886e-11, ["Physical Unclonable Functions for Device Authentication and Secret Key Generation", ["G. Edward Suh", "Srinivas Devadas"], "https://doi.org/10.1145/1278480.1278484", 6, "dac", 2007]], "Srinivas Devadas": [0, ["Physical Unclonable Functions for Device Authentication and Secret Key Generation", ["G. Edward Suh", "Srinivas Devadas"], "https://doi.org/10.1145/1278480.1278484", 6, "dac", 2007]], "Kris Tiri": [0, ["Side-Channel Attack Pitfalls", ["Kris Tiri"], "https://doi.org/10.1145/1278480.1278485", 6, "dac", 2007]], "Francine Bacchini": [0, ["Megatrends and EDA 2017", ["Francine Bacchini", "Greg Spirakis", "Juan Antonio Carballo", "Kurt Keutzer", "Aart J. de Geus", "Fu-Chieh Hsu", "Kazu Yamada"], "", 2, "dac", 2007], ["TLM: Crossing Over From Buzz To Adoption", ["Francine Bacchini", "Daniel D. Gajski", "Laurent Maillet-Contoz", "Haruhisa Kashiwagi", "Jack Donovan", "Tommi Makelainen", "Jack Greenbaum", "Rishiyur S. Nikhil"], "https://doi.org/10.1145/1278480.1278595", 2, "dac", 2007], ["Verification Coverage: When is Enough, Enough?", ["Francine Bacchini", "Alan J. Hu", "Tom Fitzpatrick", "Rajeev Ranjan", "David Lacey", "Mercedes Tan", "Andrew Piziali", "Avi Ziv"], "", 2, "dac", 2007]], "Greg Spirakis": [0, ["Megatrends and EDA 2017", ["Francine Bacchini", "Greg Spirakis", "Juan Antonio Carballo", "Kurt Keutzer", "Aart J. de Geus", "Fu-Chieh Hsu", "Kazu Yamada"], "", 2, "dac", 2007]], "Juan Antonio Carballo": [0, ["Megatrends and EDA 2017", ["Francine Bacchini", "Greg Spirakis", "Juan Antonio Carballo", "Kurt Keutzer", "Aart J. de Geus", "Fu-Chieh Hsu", "Kazu Yamada"], "", 2, "dac", 2007]], "Kurt Keutzer": [0, ["Megatrends and EDA 2017", ["Francine Bacchini", "Greg Spirakis", "Juan Antonio Carballo", "Kurt Keutzer", "Aart J. de Geus", "Fu-Chieh Hsu", "Kazu Yamada"], "", 2, "dac", 2007]], "Aart J. de Geus": [0, ["Megatrends and EDA 2017", ["Francine Bacchini", "Greg Spirakis", "Juan Antonio Carballo", "Kurt Keutzer", "Aart J. de Geus", "Fu-Chieh Hsu", "Kazu Yamada"], "", 2, "dac", 2007]], "Fu-Chieh Hsu": [0, ["Megatrends and EDA 2017", ["Francine Bacchini", "Greg Spirakis", "Juan Antonio Carballo", "Kurt Keutzer", "Aart J. de Geus", "Fu-Chieh Hsu", "Kazu Yamada"], "", 2, "dac", 2007]], "Kazu Yamada": [0, ["Megatrends and EDA 2017", ["Francine Bacchini", "Greg Spirakis", "Juan Antonio Carballo", "Kurt Keutzer", "Aart J. de Geus", "Fu-Chieh Hsu", "Kazu Yamada"], "", 2, "dac", 2007]], "Walter H. Tibboel": [0, ["System-Level Design Flow Based on a Functional Reference for HW and SW", ["Walter H. Tibboel", "Victor Reyes", "Martin Klompstra", "Dennis Alders"], "https://doi.org/10.1145/1278480.1278488", 6, "dac", 2007]], "Victor Reyes": [0, ["System-Level Design Flow Based on a Functional Reference for HW and SW", ["Walter H. Tibboel", "Victor Reyes", "Martin Klompstra", "Dennis Alders"], "https://doi.org/10.1145/1278480.1278488", 6, "dac", 2007]], "Martin Klompstra": [0, ["System-Level Design Flow Based on a Functional Reference for HW and SW", ["Walter H. Tibboel", "Victor Reyes", "Martin Klompstra", "Dennis Alders"], "https://doi.org/10.1145/1278480.1278488", 6, "dac", 2007]], "Dennis Alders": [0, ["System-Level Design Flow Based on a Functional Reference for HW and SW", ["Walter H. Tibboel", "Victor Reyes", "Martin Klompstra", "Dennis Alders"], "https://doi.org/10.1145/1278480.1278488", 6, "dac", 2007]], "Hiren D. Patel": [0, ["Model-driven Validation of SystemC Designs", ["Hiren D. Patel", "Sandeep K. Shukla"], "https://doi.org/10.1145/1278480.1278489", 6, "dac", 2007]], "Sandeep K. Shukla": [0, ["Model-driven Validation of SystemC Designs", ["Hiren D. Patel", "Sandeep K. Shukla"], "https://doi.org/10.1145/1278480.1278489", 6, "dac", 2007]], "Bishnupriya Bhattacharya": [0, ["Language Extensions to SystemC: Process Control Constructs", ["Bishnupriya Bhattacharya", "John Rose", "Stuart Swan"], "https://doi.org/10.1145/1278480.1278490", 4, "dac", 2007]], "John Rose": [0, ["Language Extensions to SystemC: Process Control Constructs", ["Bishnupriya Bhattacharya", "John Rose", "Stuart Swan"], "https://doi.org/10.1145/1278480.1278490", 4, "dac", 2007]], "Stuart Swan": [0, ["Language Extensions to SystemC: Process Control Constructs", ["Bishnupriya Bhattacharya", "John Rose", "Stuart Swan"], "https://doi.org/10.1145/1278480.1278490", 4, "dac", 2007]], "Kai Huang": [0, ["Simulink-Based MPSoC Design Flow: Case Study of Motion-JPEG and H.264", ["Kai Huang", "Sang-Il Han", "Katalin Popovici", "Lisane B. de Brisolara", "Xavier Guerin", "Lei Li", "Xiaolang Yan", "Soo-Ik Chae", "Luigi Carro", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/1278480.1278491", 4, "dac", 2007]], "Sang-Il Han": [0.6564716547727585, ["Simulink-Based MPSoC Design Flow: Case Study of Motion-JPEG and H.264", ["Kai Huang", "Sang-Il Han", "Katalin Popovici", "Lisane B. de Brisolara", "Xavier Guerin", "Lei Li", "Xiaolang Yan", "Soo-Ik Chae", "Luigi Carro", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/1278480.1278491", 4, "dac", 2007]], "Katalin Popovici": [0, ["Simulink-Based MPSoC Design Flow: Case Study of Motion-JPEG and H.264", ["Kai Huang", "Sang-Il Han", "Katalin Popovici", "Lisane B. de Brisolara", "Xavier Guerin", "Lei Li", "Xiaolang Yan", "Soo-Ik Chae", "Luigi Carro", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/1278480.1278491", 4, "dac", 2007]], "Lisane B. de Brisolara": [0, ["Simulink-Based MPSoC Design Flow: Case Study of Motion-JPEG and H.264", ["Kai Huang", "Sang-Il Han", "Katalin Popovici", "Lisane B. de Brisolara", "Xavier Guerin", "Lei Li", "Xiaolang Yan", "Soo-Ik Chae", "Luigi Carro", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/1278480.1278491", 4, "dac", 2007]], "Xavier Guerin": [0, ["Simulink-Based MPSoC Design Flow: Case Study of Motion-JPEG and H.264", ["Kai Huang", "Sang-Il Han", "Katalin Popovici", "Lisane B. de Brisolara", "Xavier Guerin", "Lei Li", "Xiaolang Yan", "Soo-Ik Chae", "Luigi Carro", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/1278480.1278491", 4, "dac", 2007]], "Lei Li": [0, ["Simulink-Based MPSoC Design Flow: Case Study of Motion-JPEG and H.264", ["Kai Huang", "Sang-Il Han", "Katalin Popovici", "Lisane B. de Brisolara", "Xavier Guerin", "Lei Li", "Xiaolang Yan", "Soo-Ik Chae", "Luigi Carro", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/1278480.1278491", 4, "dac", 2007]], "Xiaolang Yan": [0, ["Simulink-Based MPSoC Design Flow: Case Study of Motion-JPEG and H.264", ["Kai Huang", "Sang-Il Han", "Katalin Popovici", "Lisane B. de Brisolara", "Xavier Guerin", "Lei Li", "Xiaolang Yan", "Soo-Ik Chae", "Luigi Carro", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/1278480.1278491", 4, "dac", 2007]], "Soo-Ik Chae": [0.9668881297111511, ["Simulink-Based MPSoC Design Flow: Case Study of Motion-JPEG and H.264", ["Kai Huang", "Sang-Il Han", "Katalin Popovici", "Lisane B. de Brisolara", "Xavier Guerin", "Lei Li", "Xiaolang Yan", "Soo-Ik Chae", "Luigi Carro", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/1278480.1278491", 4, "dac", 2007]], "Luigi Carro": [0, ["Simulink-Based MPSoC Design Flow: Case Study of Motion-JPEG and H.264", ["Kai Huang", "Sang-Il Han", "Katalin Popovici", "Lisane B. de Brisolara", "Xavier Guerin", "Lei Li", "Xiaolang Yan", "Soo-Ik Chae", "Luigi Carro", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/1278480.1278491", 4, "dac", 2007]], "Ahmed Amine Jerraya": [0, ["Simulink-Based MPSoC Design Flow: Case Study of Motion-JPEG and H.264", ["Kai Huang", "Sang-Il Han", "Katalin Popovici", "Lisane B. de Brisolara", "Xavier Guerin", "Lei Li", "Xiaolang Yan", "Soo-Ik Chae", "Luigi Carro", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/1278480.1278491", 4, "dac", 2007]], "Zhengtao Yu": [1.278840152899396e-15, ["Design of Rotary Clock Based Circuits", ["Zhengtao Yu", "Xun Liu"], "https://doi.org/10.1145/1278480.1278493", 6, "dac", 2007]], "Xun Liu": [0, ["Design of Rotary Clock Based Circuits", ["Zhengtao Yu", "Xun Liu"], "https://doi.org/10.1145/1278480.1278493", 6, "dac", 2007]], "Muhammet Mustafa Ozdal": [0, ["Escape Routing For Dense Pin Clusters In Integrated Circuits", ["Muhammet Mustafa Ozdal"], "https://doi.org/10.1145/1278480.1278494", 6, "dac", 2007]], "Minsik Cho": [0.5, ["TROY: Track Router with Yield-driven Wire Planning", ["Minsik Cho", "Hua Xiang", "Ruchir Puri", "David Z. Pan"], "https://doi.org/10.1145/1278480.1278495", 4, "dac", 2007]], "Hua Xiang": [0, ["TROY: Track Router with Yield-driven Wire Planning", ["Minsik Cho", "Hua Xiang", "Ruchir Puri", "David Z. Pan"], "https://doi.org/10.1145/1278480.1278495", 4, "dac", 2007]], "Ruchir Puri": [0, ["TROY: Track Router with Yield-driven Wire Planning", ["Minsik Cho", "Hua Xiang", "Ruchir Puri", "David Z. Pan"], "https://doi.org/10.1145/1278480.1278495", 4, "dac", 2007], ["Making Manufacturing Work For You", ["Srikanth Venkataraman", "Ruchir Puri", "Steve Griffith", "Ankush Oberai", "Robert Madge", "Greg Yeric", "Walter Ng", "Yervant Zorian"], "", 2, "dac", 2007], ["Interconnects in the Third Dimension: Design Challenges for 3D ICs", ["Kerry Bernstein", "Paul Andry", "Jerome Cann", "Philip G. Emma", "David Greenberg", "Wilfried Haensch", "Mike Ignatowski", "Steven J. Koester", "John Magerlein", "Ruchir Puri", "Albert M. Young"], "https://doi.org/10.1145/1278480.1278623", 6, "dac", 2007]], "David Z. Pan": [0, ["TROY: Track Router with Yield-driven Wire Planning", ["Minsik Cho", "Hua Xiang", "Ruchir Puri", "David Z. Pan"], "https://doi.org/10.1145/1278480.1278495", 4, "dac", 2007], ["Accurate Waveform Modeling using Singular Value Decomposition with Applications to Timing Analysis", ["Anand Ramalingam", "Ashish Kumar Singh", "Sani R. Nassif", "Michael Orshansky", "David Z. Pan"], "https://doi.org/10.1145/1278480.1278517", 6, "dac", 2007]], "Min Pan": [0, ["IPR: An Integrated Placement and Routing Algorithm", ["Min Pan", "Chris C. N. Chu"], "https://doi.org/10.1145/1278480.1278496", 4, "dac", 2007]], "Chris C. N. Chu": [5.475138259436463e-10, ["IPR: An Integrated Placement and Routing Algorithm", ["Min Pan", "Chris C. N. Chu"], "https://doi.org/10.1145/1278480.1278496", 4, "dac", 2007], ["RQL: Global Placement via Relaxed Quadratic Spreading and Linearization", ["Natarajan Viswanathan", "Gi-Joon Nam", "Charles J. Alpert", "Paul Villarrubia", "Haoxing Ren", "Chris C. N. Chu"], "https://doi.org/10.1145/1278480.1278599", 6, "dac", 2007]], "Flavio M. de Paula": [0, ["An Effective Guidance Strategy for Abstraction-Guided Simulation", ["Flavio M. de Paula", "Alan J. Hu"], "https://doi.org/10.1145/1278480.1278498", 6, "dac", 2007]], "Alan J. Hu": [0, ["An Effective Guidance Strategy for Abstraction-Guided Simulation", ["Flavio M. de Paula", "Alan J. Hu"], "https://doi.org/10.1145/1278480.1278498", 6, "dac", 2007], ["Verification Coverage: When is Enough, Enough?", ["Francine Bacchini", "Alan J. Hu", "Tom Fitzpatrick", "Rajeev Ranjan", "David Lacey", "Mercedes Tan", "Andrew Piziali", "Avi Ziv"], "", 2, "dac", 2007]], "Lovleen Bhatia": [0, ["Leveraging Semi-Formal and Sequential Equivalence Techniques for Multimedia SOC Performance Validation", ["Lovleen Bhatia", "Jayesh Gaur", "Praveen Tiwari", "Raj S. Mitra", "Sunil H. Matange"], "https://doi.org/10.1145/1278480.1278499", 6, "dac", 2007]], "Jayesh Gaur": [0, ["Leveraging Semi-Formal and Sequential Equivalence Techniques for Multimedia SOC Performance Validation", ["Lovleen Bhatia", "Jayesh Gaur", "Praveen Tiwari", "Raj S. Mitra", "Sunil H. Matange"], "https://doi.org/10.1145/1278480.1278499", 6, "dac", 2007]], "Praveen Tiwari": [0, ["Leveraging Semi-Formal and Sequential Equivalence Techniques for Multimedia SOC Performance Validation", ["Lovleen Bhatia", "Jayesh Gaur", "Praveen Tiwari", "Raj S. Mitra", "Sunil H. Matange"], "https://doi.org/10.1145/1278480.1278499", 6, "dac", 2007]], "Raj S. Mitra": [0, ["Leveraging Semi-Formal and Sequential Equivalence Techniques for Multimedia SOC Performance Validation", ["Lovleen Bhatia", "Jayesh Gaur", "Praveen Tiwari", "Raj S. Mitra", "Sunil H. Matange"], "https://doi.org/10.1145/1278480.1278499", 6, "dac", 2007]], "Sunil H. Matange": [0, ["Leveraging Semi-Formal and Sequential Equivalence Techniques for Multimedia SOC Performance Validation", ["Lovleen Bhatia", "Jayesh Gaur", "Praveen Tiwari", "Raj S. Mitra", "Sunil H. Matange"], "https://doi.org/10.1145/1278480.1278499", 6, "dac", 2007]], "Jiang Long": [0, ["Synthesizing SVA Local Variables for Formal Verification", ["Jiang Long", "Andrew Seawright"], "https://doi.org/10.1145/1278480.1278500", 6, "dac", 2007]], "Andrew Seawright": [0, ["Synthesizing SVA Local Variables for Formal Verification", ["Jiang Long", "Andrew Seawright"], "https://doi.org/10.1145/1278480.1278500", 6, "dac", 2007]], "De-Shiuan Chiou": [0, ["Fine-Grained Sleep Transistor Sizing Algorithm for Leakage Power Minimization", ["De-Shiuan Chiou", "Da-Cheng Juan", "Yu-Ting Chen", "Shih-Chieh Chang"], "https://doi.org/10.1145/1278480.1278502", 6, "dac", 2007]], "Da-Cheng Juan": [0, ["Fine-Grained Sleep Transistor Sizing Algorithm for Leakage Power Minimization", ["De-Shiuan Chiou", "Da-Cheng Juan", "Yu-Ting Chen", "Shih-Chieh Chang"], "https://doi.org/10.1145/1278480.1278502", 6, "dac", 2007]], "Yu-Ting Chen": [0, ["Fine-Grained Sleep Transistor Sizing Algorithm for Leakage Power Minimization", ["De-Shiuan Chiou", "Da-Cheng Juan", "Yu-Ting Chen", "Shih-Chieh Chang"], "https://doi.org/10.1145/1278480.1278502", 6, "dac", 2007]], "Shih-Chieh Chang": [2.970255916223685e-10, ["Fine-Grained Sleep Transistor Sizing Algorithm for Leakage Power Minimization", ["De-Shiuan Chiou", "Da-Cheng Juan", "Yu-Ting Chen", "Shih-Chieh Chang"], "https://doi.org/10.1145/1278480.1278502", 6, "dac", 2007], ["An Efficient Mechanism for Performance Optimization of Variable-Latency Designs", ["Yu-Shih Su", "Da-Chung Wang", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/1278480.1278721", 6, "dac", 2007]], "Jie Gu": [0.031336840242147446, ["Width-dependent Statistical Leakage Modeling for Random Dopant Induced Threshold Voltage Shift", ["Jie Gu", "Sachin S. Sapatnekar", "Chris H. Kim"], "https://doi.org/10.1145/1278480.1278503", 6, "dac", 2007]], "Sachin S. Sapatnekar": [0, ["Width-dependent Statistical Leakage Modeling for Random Dopant Induced Threshold Voltage Shift", ["Jie Gu", "Sachin S. Sapatnekar", "Chris H. Kim"], "https://doi.org/10.1145/1278480.1278503", 6, "dac", 2007], ["NBTI-Aware Synthesis of Digital Circuits", ["Sanjay V. Kumar", "Chris H. Kim", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1278480.1278574", 6, "dac", 2007], ["Confidence Scalable Post-Silicon Statistical Delay Prediction under Process Variations", ["Qunzeng Liu", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1278480.1278609", 6, "dac", 2007], ["Placement of 3D ICs with Thermal and Interlayer Via Considerations", ["Brent Goplen", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1278480.1278637", 6, "dac", 2007]], "Chris H. Kim": [5.475138259436463e-10, ["Width-dependent Statistical Leakage Modeling for Random Dopant Induced Threshold Voltage Shift", ["Jie Gu", "Sachin S. Sapatnekar", "Chris H. Kim"], "https://doi.org/10.1145/1278480.1278503", 6, "dac", 2007], ["NBTI-Aware Synthesis of Digital Circuits", ["Sanjay V. Kumar", "Chris H. Kim", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1278480.1278574", 6, "dac", 2007]], "Khaled R. Heloue": [0, ["Modeling and Estimation of Full-Chip Leakage Current Considering Within-Die Correlation", ["Khaled R. Heloue", "Navid Azizi", "Farid N. Najm"], "https://doi.org/10.1145/1278480.1278504", 6, "dac", 2007]], "Navid Azizi": [0, ["Modeling and Estimation of Full-Chip Leakage Current Considering Within-Die Correlation", ["Khaled R. Heloue", "Navid Azizi", "Farid N. Najm"], "https://doi.org/10.1145/1278480.1278504", 6, "dac", 2007]], "Farid N. Najm": [0, ["Modeling and Estimation of Full-Chip Leakage Current Considering Within-Die Correlation", ["Khaled R. Heloue", "Navid Azizi", "Farid N. Najm"], "https://doi.org/10.1145/1278480.1278504", 6, "dac", 2007]], "Tao Li": [0, ["Statistical Analysis of Full-Chip Leakage Power Considering Junction Tunneling Leakage", ["Tao Li", "Zhiping Yu"], "https://doi.org/10.1145/1278480.1278505", 4, "dac", 2007]], "Zhiping Yu": [2.438115594832757e-11, ["Statistical Analysis of Full-Chip Leakage Power Considering Junction Tunneling Leakage", ["Tao Li", "Zhiping Yu"], "https://doi.org/10.1145/1278480.1278505", 4, "dac", 2007]], "Jun Seomun": [0, ["Skewed Flip-Flop Transformation for Minimizing Leakage in Sequential Circuits", ["Jun Seomun", "Jaehyun Kim", "Youngsoo Shin"], "https://doi.org/10.1145/1278480.1278506", 4, "dac", 2007]], "Jaehyun Kim": [0.9989170581102371, ["Skewed Flip-Flop Transformation for Minimizing Leakage in Sequential Circuits", ["Jun Seomun", "Jaehyun Kim", "Youngsoo Shin"], "https://doi.org/10.1145/1278480.1278506", 4, "dac", 2007]], "Youngsoo Shin": [0.9997629821300507, ["Skewed Flip-Flop Transformation for Minimizing Leakage in Sequential Circuits", ["Jun Seomun", "Jaehyun Kim", "Youngsoo Shin"], "https://doi.org/10.1145/1278480.1278506", 4, "dac", 2007]], "Srikanth Venkataraman": [0, ["Making Manufacturing Work For You", ["Srikanth Venkataraman", "Ruchir Puri", "Steve Griffith", "Ankush Oberai", "Robert Madge", "Greg Yeric", "Walter Ng", "Yervant Zorian"], "", 2, "dac", 2007]], "Steve Griffith": [0, ["Making Manufacturing Work For You", ["Srikanth Venkataraman", "Ruchir Puri", "Steve Griffith", "Ankush Oberai", "Robert Madge", "Greg Yeric", "Walter Ng", "Yervant Zorian"], "", 2, "dac", 2007]], "Ankush Oberai": [0, ["Making Manufacturing Work For You", ["Srikanth Venkataraman", "Ruchir Puri", "Steve Griffith", "Ankush Oberai", "Robert Madge", "Greg Yeric", "Walter Ng", "Yervant Zorian"], "", 2, "dac", 2007]], "Robert Madge": [0, ["Making Manufacturing Work For You", ["Srikanth Venkataraman", "Ruchir Puri", "Steve Griffith", "Ankush Oberai", "Robert Madge", "Greg Yeric", "Walter Ng", "Yervant Zorian"], "", 2, "dac", 2007]], "Greg Yeric": [0, ["Making Manufacturing Work For You", ["Srikanth Venkataraman", "Ruchir Puri", "Steve Griffith", "Ankush Oberai", "Robert Madge", "Greg Yeric", "Walter Ng", "Yervant Zorian"], "", 2, "dac", 2007]], "Walter Ng": [0, ["Making Manufacturing Work For You", ["Srikanth Venkataraman", "Ruchir Puri", "Steve Griffith", "Ankush Oberai", "Robert Madge", "Greg Yeric", "Walter Ng", "Yervant Zorian"], "", 2, "dac", 2007]], "Yervant Zorian": [0, ["Making Manufacturing Work For You", ["Srikanth Venkataraman", "Ruchir Puri", "Steve Griffith", "Ankush Oberai", "Robert Madge", "Greg Yeric", "Walter Ng", "Yervant Zorian"], "", 2, "dac", 2007]], "Umit Y. Ogras": [0, ["Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip", ["Umit Y. Ogras", "Radu Marculescu", "Puru Choudhary", "Diana Marculescu"], "https://doi.org/10.1145/1278480.1278509", 6, "dac", 2007]], "Radu Marculescu": [0, ["Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip", ["Umit Y. Ogras", "Radu Marculescu", "Puru Choudhary", "Diana Marculescu"], "https://doi.org/10.1145/1278480.1278509", 6, "dac", 2007], ["Quantum-Like Effects in Network-on-Chip Buffers Behavior", ["Paul Bogdan", "Radu Marculescu"], "https://doi.org/10.1145/1278480.1278546", 2, "dac", 2007]], "Puru Choudhary": [0, ["Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip", ["Umit Y. Ogras", "Radu Marculescu", "Puru Choudhary", "Diana Marculescu"], "https://doi.org/10.1145/1278480.1278509", 6, "dac", 2007]], "Diana Marculescu": [0, ["Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip", ["Umit Y. Ogras", "Radu Marculescu", "Puru Choudhary", "Diana Marculescu"], "https://doi.org/10.1145/1278480.1278509", 6, "dac", 2007]], "Theodore Marescaux": [0, ["Introducing the SuperGT Network-on-Chip; SuperGT QoS: more than just GT", ["Theodore Marescaux", "Henk Corporaal"], "https://doi.org/10.1145/1278480.1278510", 6, "dac", 2007]], "Henk Corporaal": [0, ["Introducing the SuperGT Network-on-Chip; SuperGT QoS: more than just GT", ["Theodore Marescaux", "Henk Corporaal"], "https://doi.org/10.1145/1278480.1278510", 6, "dac", 2007], ["A Probabilistic Approach to Model Resource Contention for Performance Estimation of Multi-featured Media Devices", ["Akash Kumar", "Bart Mesman", "Henk Corporaal", "Bart D. Theelen", "Yajun Ha"], "https://doi.org/10.1145/1278480.1278662", 6, "dac", 2007], ["Multiprocessor Resource Allocation for Throughput-Constrained Synchronous Dataflow Graphs", ["Sander Stuijk", "Twan Basten", "Marc Geilen", "Henk Corporaal"], "https://doi.org/10.1145/1278480.1278674", 6, "dac", 2007]], "Zhonghai Lu": [0, ["Layered Switching for Networks on Chip", ["Zhonghai Lu", "Ming Liu", "Axel Jantsch"], "https://doi.org/10.1145/1278480.1278511", 6, "dac", 2007]], "Ming Liu": [0, ["Layered Switching for Networks on Chip", ["Zhonghai Lu", "Ming Liu", "Axel Jantsch"], "https://doi.org/10.1145/1278480.1278511", 6, "dac", 2007]], "Axel Jantsch": [0, ["Layered Switching for Networks on Chip", ["Zhonghai Lu", "Ming Liu", "Axel Jantsch"], "https://doi.org/10.1145/1278480.1278511", 6, "dac", 2007]], "Lap-Fai Leung": [0, ["Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands", ["Lap-Fai Leung", "Chi-Ying Tsui"], "https://doi.org/10.1145/1278480.1278512", 4, "dac", 2007]], "Chi-Ying Tsui": [0, ["Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands", ["Lap-Fai Leung", "Chi-Ying Tsui"], "https://doi.org/10.1145/1278480.1278512", 4, "dac", 2007]], "Assaf Shacham": [0, ["The Case for Low-Power Photonic Networks on Chip", ["Assaf Shacham", "Keren Bergman", "Luca P. Carloni"], "https://doi.org/10.1145/1278480.1278513", 4, "dac", 2007]], "Keren Bergman": [0, ["The Case for Low-Power Photonic Networks on Chip", ["Assaf Shacham", "Keren Bergman", "Luca P. Carloni"], "https://doi.org/10.1145/1278480.1278513", 4, "dac", 2007]], "Luca P. Carloni": [0, ["The Case for Low-Power Photonic Networks on Chip", ["Assaf Shacham", "Keren Bergman", "Luca P. Carloni"], "https://doi.org/10.1145/1278480.1278513", 4, "dac", 2007], ["Topology-Based Optimization of Maximal Sustainable Throughput in a Latency-Insensitive System", ["Rebecca L. Collins", "Luca P. Carloni"], "https://doi.org/10.1145/1278480.1278586", 6, "dac", 2007]], "Shweta Srivastava": [0, ["Interdependent Latch Setup/Hold Time Characterization via Euler-Newton Curve Tracing on State-Transition Equations", ["Shweta Srivastava", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/1278480.1278515", 6, "dac", 2007]], "Jaijeet S. Roychowdhury": [0, ["Interdependent Latch Setup/Hold Time Characterization via Euler-Newton Curve Tracing on State-Transition Equations", ["Shweta Srivastava", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/1278480.1278515", 6, "dac", 2007], ["PV-PPV: Parameter Variability Aware, Automatically Extracted, Nonlinear Time-Shifted Oscillator Macromodels", ["Zhichun Wang", "Xiaolue Lai", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/1278480.1278516", 6, "dac", 2007], ["Micro-Photonic Interconnects: Characteristics, Possibilities and Limitations", ["Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/1278480.1278625", 2, "dac", 2007]], "Zhichun Wang": [1.1674617326207226e-05, ["PV-PPV: Parameter Variability Aware, Automatically Extracted, Nonlinear Time-Shifted Oscillator Macromodels", ["Zhichun Wang", "Xiaolue Lai", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/1278480.1278516", 6, "dac", 2007]], "Xiaolue Lai": [0, ["PV-PPV: Parameter Variability Aware, Automatically Extracted, Nonlinear Time-Shifted Oscillator Macromodels", ["Zhichun Wang", "Xiaolue Lai", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/1278480.1278516", 6, "dac", 2007]], "Anand Ramalingam": [0, ["Accurate Waveform Modeling using Singular Value Decomposition with Applications to Timing Analysis", ["Anand Ramalingam", "Ashish Kumar Singh", "Sani R. Nassif", "Michael Orshansky", "David Z. Pan"], "https://doi.org/10.1145/1278480.1278517", 6, "dac", 2007]], "Ashish Kumar Singh": [0, ["Accurate Waveform Modeling using Singular Value Decomposition with Applications to Timing Analysis", ["Anand Ramalingam", "Ashish Kumar Singh", "Sani R. Nassif", "Michael Orshansky", "David Z. Pan"], "https://doi.org/10.1145/1278480.1278517", 6, "dac", 2007]], "Sani R. Nassif": [0, ["Accurate Waveform Modeling using Singular Value Decomposition with Applications to Timing Analysis", ["Anand Ramalingam", "Ashish Kumar Singh", "Sani R. Nassif", "Michael Orshansky", "David Z. Pan"], "https://doi.org/10.1145/1278480.1278517", 6, "dac", 2007], ["Characterizing Process Variation in Nanometer CMOS", ["Kanak Agarwal", "Sani R. Nassif"], "https://doi.org/10.1145/1278480.1278582", 4, "dac", 2007], ["Modeling and Analysis of Non-Rectangular Gate for Post-Lithography Circuit Simulation", ["Ritu Singhal", "Asha Balijepalli", "Anupama R. Subramaniam", "Frank Liu", "Sani R. Nassif", "Yu Cao"], "https://doi.org/10.1145/1278480.1278685", 6, "dac", 2007]], "Michael Orshansky": [0, ["Accurate Waveform Modeling using Singular Value Decomposition with Applications to Timing Analysis", ["Anand Ramalingam", "Ashish Kumar Singh", "Sani R. Nassif", "Michael Orshansky", "David Z. Pan"], "https://doi.org/10.1145/1278480.1278517", 6, "dac", 2007]], "Suwen Yang": [0.0044427464017644525, ["Simulating Improbable Events", ["Suwen Yang", "Mark R. Greenstreet"], "https://doi.org/10.1145/1278480.1278518", 4, "dac", 2007]], "Mark R. Greenstreet": [0, ["Simulating Improbable Events", ["Suwen Yang", "Mark R. Greenstreet"], "https://doi.org/10.1145/1278480.1278518", 4, "dac", 2007]], "Boyuan Yan": [0, ["SBPOR: Second-Order Balanced Truncation for Passive Order Reduction of RLC Circuits", ["Boyuan Yan", "Sheldon X.-D. Tan", "Pu Liu", "Bruce McGaughy"], "https://doi.org/10.1145/1278480.1278519", 4, "dac", 2007]], "Sheldon X.-D. Tan": [0, ["SBPOR: Second-Order Balanced Truncation for Passive Order Reduction of RLC Circuits", ["Boyuan Yan", "Sheldon X.-D. Tan", "Pu Liu", "Bruce McGaughy"], "https://doi.org/10.1145/1278480.1278519", 4, "dac", 2007]], "Pu Liu": [0, ["SBPOR: Second-Order Balanced Truncation for Passive Order Reduction of RLC Circuits", ["Boyuan Yan", "Sheldon X.-D. Tan", "Pu Liu", "Bruce McGaughy"], "https://doi.org/10.1145/1278480.1278519", 4, "dac", 2007]], "Bruce McGaughy": [0, ["SBPOR: Second-Order Balanced Truncation for Passive Order Reduction of RLC Circuits", ["Boyuan Yan", "Sheldon X.-D. Tan", "Pu Liu", "Bruce McGaughy"], "https://doi.org/10.1145/1278480.1278519", 4, "dac", 2007]], "Min Zhao": [0, ["On-Chip Decoupling Capacitance and P/G Wire Co-optimization for Dynamic Noise", ["Min Zhao", "Rajendran Panda", "Ben Reschke", "Yuhong Fu", "Trudi Mewett", "Sri Chandrasekaran", "Savithri Sundareswaran", "Shu Yan"], "https://doi.org/10.1145/1278480.1278521", 6, "dac", 2007]], "Rajendran Panda": [0, ["On-Chip Decoupling Capacitance and P/G Wire Co-optimization for Dynamic Noise", ["Min Zhao", "Rajendran Panda", "Ben Reschke", "Yuhong Fu", "Trudi Mewett", "Sri Chandrasekaran", "Savithri Sundareswaran", "Shu Yan"], "https://doi.org/10.1145/1278480.1278521", 6, "dac", 2007]], "Ben Reschke": [0, ["On-Chip Decoupling Capacitance and P/G Wire Co-optimization for Dynamic Noise", ["Min Zhao", "Rajendran Panda", "Ben Reschke", "Yuhong Fu", "Trudi Mewett", "Sri Chandrasekaran", "Savithri Sundareswaran", "Shu Yan"], "https://doi.org/10.1145/1278480.1278521", 6, "dac", 2007]], "Yuhong Fu": [0, ["On-Chip Decoupling Capacitance and P/G Wire Co-optimization for Dynamic Noise", ["Min Zhao", "Rajendran Panda", "Ben Reschke", "Yuhong Fu", "Trudi Mewett", "Sri Chandrasekaran", "Savithri Sundareswaran", "Shu Yan"], "https://doi.org/10.1145/1278480.1278521", 6, "dac", 2007]], "Trudi Mewett": [0, ["On-Chip Decoupling Capacitance and P/G Wire Co-optimization for Dynamic Noise", ["Min Zhao", "Rajendran Panda", "Ben Reschke", "Yuhong Fu", "Trudi Mewett", "Sri Chandrasekaran", "Savithri Sundareswaran", "Shu Yan"], "https://doi.org/10.1145/1278480.1278521", 6, "dac", 2007]], "Sri Chandrasekaran": [0, ["On-Chip Decoupling Capacitance and P/G Wire Co-optimization for Dynamic Noise", ["Min Zhao", "Rajendran Panda", "Ben Reschke", "Yuhong Fu", "Trudi Mewett", "Sri Chandrasekaran", "Savithri Sundareswaran", "Shu Yan"], "https://doi.org/10.1145/1278480.1278521", 6, "dac", 2007]], "Savithri Sundareswaran": [0, ["On-Chip Decoupling Capacitance and P/G Wire Co-optimization for Dynamic Noise", ["Min Zhao", "Rajendran Panda", "Ben Reschke", "Yuhong Fu", "Trudi Mewett", "Sri Chandrasekaran", "Savithri Sundareswaran", "Shu Yan"], "https://doi.org/10.1145/1278480.1278521", 6, "dac", 2007]], "Shu Yan": [0, ["On-Chip Decoupling Capacitance and P/G Wire Co-optimization for Dynamic Noise", ["Min Zhao", "Rajendran Panda", "Ben Reschke", "Yuhong Fu", "Trudi Mewett", "Sri Chandrasekaran", "Savithri Sundareswaran", "Shu Yan"], "https://doi.org/10.1145/1278480.1278521", 6, "dac", 2007]], "Behnam Amelifard": [0, ["Optimal Selection of Voltage Regulator Modules in a Power Delivery Network", ["Behnam Amelifard", "Massoud Pedram"], "https://doi.org/10.1145/1278480.1278522", 6, "dac", 2007]], "Massoud Pedram": [0, ["Optimal Selection of Voltage Regulator Modules in a Power Delivery Network", ["Behnam Amelifard", "Massoud Pedram"], "https://doi.org/10.1145/1278480.1278522", 6, "dac", 2007]], "Ravikishore Gandikota": [0, ["Top-k Aggressors Sets in Delay Noise Analysis", ["Ravikishore Gandikota", "Kaviraj Chopra", "David T. Blaauw", "Dennis Sylvester", "Murat R. Becer"], "https://doi.org/10.1145/1278480.1278523", 6, "dac", 2007]], "Kaviraj Chopra": [0, ["Top-k Aggressors Sets in Delay Noise Analysis", ["Ravikishore Gandikota", "Kaviraj Chopra", "David T. Blaauw", "Dennis Sylvester", "Murat R. Becer"], "https://doi.org/10.1145/1278480.1278523", 6, "dac", 2007]], "David T. Blaauw": [0, ["Top-k Aggressors Sets in Delay Noise Analysis", ["Ravikishore Gandikota", "Kaviraj Chopra", "David T. Blaauw", "Dennis Sylvester", "Murat R. Becer"], "https://doi.org/10.1145/1278480.1278523", 6, "dac", 2007], ["Analysis and Optimization of Sleep Modes in Subthreshold Circuit Design", ["Mingoo Seok", "Scott Hanson", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1278480.1278655", 6, "dac", 2007], ["Nanometer Device Scaling in Subthreshold Circuits", ["Scott Hanson", "Mingoo Seok", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1278480.1278656", 6, "dac", 2007]], "Dennis Sylvester": [0, ["Top-k Aggressors Sets in Delay Noise Analysis", ["Ravikishore Gandikota", "Kaviraj Chopra", "David T. Blaauw", "Dennis Sylvester", "Murat R. Becer"], "https://doi.org/10.1145/1278480.1278523", 6, "dac", 2007], ["Line-End Shortening is Not Always a Failure", ["Puneet Gupta", "Andrew B. Kahng", "Youngmin Kim", "Saumil Shah", "Dennis Sylvester"], "https://doi.org/10.1145/1278480.1278548", 2, "dac", 2007], ["Analysis and Optimization of Sleep Modes in Subthreshold Circuit Design", ["Mingoo Seok", "Scott Hanson", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1278480.1278655", 6, "dac", 2007], ["Nanometer Device Scaling in Subthreshold Circuits", ["Scott Hanson", "Mingoo Seok", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1278480.1278656", 6, "dac", 2007]], "Murat R. Becer": [0, ["Top-k Aggressors Sets in Delay Noise Analysis", ["Ravikishore Gandikota", "Kaviraj Chopra", "David T. Blaauw", "Dennis Sylvester", "Murat R. Becer"], "https://doi.org/10.1145/1278480.1278523", 6, "dac", 2007]], "Zhanyuan Jiang": [0, ["A New Twisted Differential Line Structure in Global Bus Design", ["Zhanyuan Jiang", "Shiyan Hu", "Weiping Shi"], "https://doi.org/10.1145/1278480.1278524", 4, "dac", 2007]], "Shiyan Hu": [0, ["A New Twisted Differential Line Structure in Global Bus Design", ["Zhanyuan Jiang", "Shiyan Hu", "Weiping Shi"], "https://doi.org/10.1145/1278480.1278524", 4, "dac", 2007], ["Gate Sizing For Cell Library-Based Designs", ["Shiyan Hu", "Mahesh Ketkar", "Jiang Hu"], "https://doi.org/10.1145/1278480.1278690", 6, "dac", 2007]], "Weiping Shi": [0, ["A New Twisted Differential Line Structure in Global Bus Design", ["Zhanyuan Jiang", "Shiyan Hu", "Weiping Shi"], "https://doi.org/10.1145/1278480.1278524", 4, "dac", 2007], ["Fast Capacitance Extraction in Multilayer, Conformal and Embedded Dielectric using Hybrid Boundary Element Method", ["Nancy Ying Zhou", "Zhuo Li", "Weiping Shi"], "https://doi.org/10.1145/1278480.1278687", 6, "dac", 2007]], "Abinash Roy": [0, ["Effects of Coupling Capacitance and Inductance on Delay Uncertainty and Clock Skew", ["Abinash Roy", "Noha H. Mahmoud", "Masud H. Chowdhury"], "https://doi.org/10.1145/1278480.1278525", 4, "dac", 2007]], "Noha H. Mahmoud": [0, ["Effects of Coupling Capacitance and Inductance on Delay Uncertainty and Clock Skew", ["Abinash Roy", "Noha H. Mahmoud", "Masud H. Chowdhury"], "https://doi.org/10.1145/1278480.1278525", 4, "dac", 2007]], "Masud H. Chowdhury": [0, ["Effects of Coupling Capacitance and Inductance on Delay Uncertainty and Clock Skew", ["Abinash Roy", "Noha H. Mahmoud", "Masud H. Chowdhury"], "https://doi.org/10.1145/1278480.1278525", 4, "dac", 2007]], "Moshe Y. Vardi": [0, ["Formal Techniques for SystemC Verification; Position Paper", ["Moshe Y. Vardi"], "https://doi.org/10.1145/1278480.1278527", 5, "dac", 2007]], "Anmol Mathur": [0, ["Design for Verification in System-level Models and RTL", ["Anmol Mathur", "Venkat Krishnaswamy"], "https://doi.org/10.1145/1278480.1278528", 6, "dac", 2007]], "Venkat Krishnaswamy": [0, ["Design for Verification in System-level Models and RTL", ["Anmol Mathur", "Venkat Krishnaswamy"], "https://doi.org/10.1145/1278480.1278528", 6, "dac", 2007]], "Atsushi Kasuya": [0, ["Verification Methodologies in a TLM-to-RTL Design Flow", ["Atsushi Kasuya", "Tesh Tesfaye"], "https://doi.org/10.1145/1278480.1278529", 6, "dac", 2007]], "Tesh Tesfaye": [0, ["Verification Methodologies in a TLM-to-RTL Design Flow", ["Atsushi Kasuya", "Tesh Tesfaye"], "https://doi.org/10.1145/1278480.1278529", 6, "dac", 2007]], "Alfred Kolbl": [0, ["Memory Modeling in ESL-RTL Equivalence Checking", ["Alfred Kolbl", "Jerry R. Burch", "Carl Pixley"], "https://doi.org/10.1145/1278480.1278530", 5, "dac", 2007]], "Jerry R. Burch": [0, ["Memory Modeling in ESL-RTL Equivalence Checking", ["Alfred Kolbl", "Jerry R. Burch", "Carl Pixley"], "https://doi.org/10.1145/1278480.1278530", 5, "dac", 2007]], "Carl Pixley": [0, ["Memory Modeling in ESL-RTL Equivalence Checking", ["Alfred Kolbl", "Jerry R. Burch", "Carl Pixley"], "https://doi.org/10.1145/1278480.1278530", 5, "dac", 2007]], "Gila Kamhi": [0, ["Early Power-Aware Design & Validation: Myth or Reality?", ["Gila Kamhi", "Sarah Miller", "Stephen Bailey Mentor", "Wolfgang Nebel", "Y. C. Wong", "Juergen Karmann", "Enrico Macii", "Stephen V. Kosonocky", "Steve Curtis"], "", 2, "dac", 2007]], "Sarah Miller": [0, ["Early Power-Aware Design & Validation: Myth or Reality?", ["Gila Kamhi", "Sarah Miller", "Stephen Bailey Mentor", "Wolfgang Nebel", "Y. C. Wong", "Juergen Karmann", "Enrico Macii", "Stephen V. Kosonocky", "Steve Curtis"], "", 2, "dac", 2007]], "Stephen Bailey Mentor": [0, ["Early Power-Aware Design & Validation: Myth or Reality?", ["Gila Kamhi", "Sarah Miller", "Stephen Bailey Mentor", "Wolfgang Nebel", "Y. C. Wong", "Juergen Karmann", "Enrico Macii", "Stephen V. Kosonocky", "Steve Curtis"], "", 2, "dac", 2007]], "Wolfgang Nebel": [0, ["Early Power-Aware Design & Validation: Myth or Reality?", ["Gila Kamhi", "Sarah Miller", "Stephen Bailey Mentor", "Wolfgang Nebel", "Y. C. Wong", "Juergen Karmann", "Enrico Macii", "Stephen V. Kosonocky", "Steve Curtis"], "", 2, "dac", 2007]], "Y. C. Wong": [0, ["Early Power-Aware Design & Validation: Myth or Reality?", ["Gila Kamhi", "Sarah Miller", "Stephen Bailey Mentor", "Wolfgang Nebel", "Y. C. Wong", "Juergen Karmann", "Enrico Macii", "Stephen V. Kosonocky", "Steve Curtis"], "", 2, "dac", 2007]], "Juergen Karmann": [0, ["Early Power-Aware Design & Validation: Myth or Reality?", ["Gila Kamhi", "Sarah Miller", "Stephen Bailey Mentor", "Wolfgang Nebel", "Y. C. Wong", "Juergen Karmann", "Enrico Macii", "Stephen V. Kosonocky", "Steve Curtis"], "", 2, "dac", 2007]], "Enrico Macii": [0, ["Early Power-Aware Design & Validation: Myth or Reality?", ["Gila Kamhi", "Sarah Miller", "Stephen Bailey Mentor", "Wolfgang Nebel", "Y. C. Wong", "Juergen Karmann", "Enrico Macii", "Stephen V. Kosonocky", "Steve Curtis"], "", 2, "dac", 2007]], "Stephen V. Kosonocky": [0, ["Early Power-Aware Design & Validation: Myth or Reality?", ["Gila Kamhi", "Sarah Miller", "Stephen Bailey Mentor", "Wolfgang Nebel", "Y. C. Wong", "Juergen Karmann", "Enrico Macii", "Stephen V. Kosonocky", "Steve Curtis"], "", 2, "dac", 2007]], "Steve Curtis": [0, ["Early Power-Aware Design & Validation: Myth or Reality?", ["Gila Kamhi", "Sarah Miller", "Stephen Bailey Mentor", "Wolfgang Nebel", "Y. C. Wong", "Juergen Karmann", "Enrico Macii", "Stephen V. Kosonocky", "Steve Curtis"], "", 2, "dac", 2007]], "Yuan-Hao Chang": [1.506132818462902e-07, ["Endurance Enhancement of Flash-Memory Storage, Systems: An Efficient Static Wear Leveling Design", ["Yuan-Hao Chang", "Jen-Wei Hsieh", "Tei-Wei Kuo"], "https://doi.org/10.1145/1278480.1278533", 6, "dac", 2007]], "Jen-Wei Hsieh": [0, ["Endurance Enhancement of Flash-Memory Storage, Systems: An Efficient Static Wear Leveling Design", ["Yuan-Hao Chang", "Jen-Wei Hsieh", "Tei-Wei Kuo"], "https://doi.org/10.1145/1278480.1278533", 6, "dac", 2007]], "Tei-Wei Kuo": [0, ["Endurance Enhancement of Flash-Memory Storage, Systems: An Efficient Static Wear Leveling Design", ["Yuan-Hao Chang", "Jen-Wei Hsieh", "Tei-Wei Kuo"], "https://doi.org/10.1145/1278480.1278533", 6, "dac", 2007]], "Ram Kumar": [0, ["A System For Coarse Grained Memory Protection In Tiny Embedded Processors", ["Ram Kumar", "Akhilesh Singhania", "Andrew Castner", "Eddie Kohler", "Mani B. Srivastava"], "https://doi.org/10.1145/1278480.1278534", 6, "dac", 2007]], "Akhilesh Singhania": [0, ["A System For Coarse Grained Memory Protection In Tiny Embedded Processors", ["Ram Kumar", "Akhilesh Singhania", "Andrew Castner", "Eddie Kohler", "Mani B. Srivastava"], "https://doi.org/10.1145/1278480.1278534", 6, "dac", 2007]], "Andrew Castner": [0, ["A System For Coarse Grained Memory Protection In Tiny Embedded Processors", ["Ram Kumar", "Akhilesh Singhania", "Andrew Castner", "Eddie Kohler", "Mani B. Srivastava"], "https://doi.org/10.1145/1278480.1278534", 6, "dac", 2007]], "Eddie Kohler": [0, ["A System For Coarse Grained Memory Protection In Tiny Embedded Processors", ["Ram Kumar", "Akhilesh Singhania", "Andrew Castner", "Eddie Kohler", "Mani B. Srivastava"], "https://doi.org/10.1145/1278480.1278534", 6, "dac", 2007]], "Mani B. Srivastava": [0, ["A System For Coarse Grained Memory Protection In Tiny Embedded Processors", ["Ram Kumar", "Akhilesh Singhania", "Andrew Castner", "Eddie Kohler", "Mani B. Srivastava"], "https://doi.org/10.1145/1278480.1278534", 6, "dac", 2007]], "Hakduran Koc": [0, ["Reducing Off-Chip Memory Access Costs Using Data Recomputation in Embedded Chip Multi-processors", ["Hakduran Koc", "Mahmut T. Kandemir", "Ehat Ercanli", "Ozcan Ozturk"], "https://doi.org/10.1145/1278480.1278535", 6, "dac", 2007]], "Mahmut T. Kandemir": [0, ["Reducing Off-Chip Memory Access Costs Using Data Recomputation in Embedded Chip Multi-processors", ["Hakduran Koc", "Mahmut T. Kandemir", "Ehat Ercanli", "Ozcan Ozturk"], "https://doi.org/10.1145/1278480.1278535", 6, "dac", 2007], ["A Memory-Conscious Code Parallelization Scheme", ["Liping Xue", "Ozcan Ozturk", "Mahmut T. Kandemir"], "https://doi.org/10.1145/1278480.1278536", 4, "dac", 2007]], "Ehat Ercanli": [0, ["Reducing Off-Chip Memory Access Costs Using Data Recomputation in Embedded Chip Multi-processors", ["Hakduran Koc", "Mahmut T. Kandemir", "Ehat Ercanli", "Ozcan Ozturk"], "https://doi.org/10.1145/1278480.1278535", 6, "dac", 2007]], "Ozcan Ozturk": [0, ["Reducing Off-Chip Memory Access Costs Using Data Recomputation in Embedded Chip Multi-processors", ["Hakduran Koc", "Mahmut T. Kandemir", "Ehat Ercanli", "Ozcan Ozturk"], "https://doi.org/10.1145/1278480.1278535", 6, "dac", 2007], ["A Memory-Conscious Code Parallelization Scheme", ["Liping Xue", "Ozcan Ozturk", "Mahmut T. Kandemir"], "https://doi.org/10.1145/1278480.1278536", 4, "dac", 2007]], "Liping Xue": [0, ["A Memory-Conscious Code Parallelization Scheme", ["Liping Xue", "Ozcan Ozturk", "Mahmut T. Kandemir"], "https://doi.org/10.1145/1278480.1278536", 4, "dac", 2007]], "Ann Gordon-Ross": [0, ["A Self-Tuning Configurable Cache", ["Ann Gordon-Ross", "Frank Vahid"], "https://doi.org/10.1145/1278480.1278537", 4, "dac", 2007]], "Frank Vahid": [0, ["A Self-Tuning Configurable Cache", ["Ann Gordon-Ross", "Frank Vahid"], "https://doi.org/10.1145/1278480.1278537", 4, "dac", 2007]], "Steven M. Burns": [0, ["Comparative Analysis of Conventional and Statistical Design Techniques", ["Steven M. Burns", "Mahesh Ketkar", "Noel Menezes", "Keith A. Bowman", "James Tschanz", "Vivek De"], "https://doi.org/10.1145/1278480.1278539", 6, "dac", 2007]], "Mahesh Ketkar": [0, ["Comparative Analysis of Conventional and Statistical Design Techniques", ["Steven M. Burns", "Mahesh Ketkar", "Noel Menezes", "Keith A. Bowman", "James Tschanz", "Vivek De"], "https://doi.org/10.1145/1278480.1278539", 6, "dac", 2007], ["Gate Sizing For Cell Library-Based Designs", ["Shiyan Hu", "Mahesh Ketkar", "Jiang Hu"], "https://doi.org/10.1145/1278480.1278690", 6, "dac", 2007]], "Noel Menezes": [0, ["Comparative Analysis of Conventional and Statistical Design Techniques", ["Steven M. Burns", "Mahesh Ketkar", "Noel Menezes", "Keith A. Bowman", "James Tschanz", "Vivek De"], "https://doi.org/10.1145/1278480.1278539", 6, "dac", 2007]], "Keith A. Bowman": [0, ["Comparative Analysis of Conventional and Statistical Design Techniques", ["Steven M. Burns", "Mahesh Ketkar", "Noel Menezes", "Keith A. Bowman", "James Tschanz", "Vivek De"], "https://doi.org/10.1145/1278480.1278539", 6, "dac", 2007]], "James Tschanz": [0, ["Comparative Analysis of Conventional and Statistical Design Techniques", ["Steven M. Burns", "Mahesh Ketkar", "Noel Menezes", "Keith A. Bowman", "James Tschanz", "Vivek De"], "https://doi.org/10.1145/1278480.1278539", 6, "dac", 2007]], "Vivek De": [0, ["Comparative Analysis of Conventional and Statistical Design Techniques", ["Steven M. Burns", "Mahesh Ketkar", "Noel Menezes", "Keith A. Bowman", "James Tschanz", "Vivek De"], "https://doi.org/10.1145/1278480.1278539", 6, "dac", 2007]], "Zhuo Feng": [0, ["Fast Second-Order Statistical Static Timing Analysis Using Parameter Dimension Reduction", ["Zhuo Feng", "Peng Li", "Yaping Zhan"], "https://doi.org/10.1145/1278480.1278540", 6, "dac", 2007], ["A Framework for Accounting for Process Model Uncertainty in Statistical Static Timing Analysis", ["Guo Yu", "Wei Dong", "Zhuo Feng", "Peng Li"], "https://doi.org/10.1145/1278480.1278686", 6, "dac", 2007]], "Peng Li": [0, ["Fast Second-Order Statistical Static Timing Analysis Using Parameter Dimension Reduction", ["Zhuo Feng", "Peng Li", "Yaping Zhan"], "https://doi.org/10.1145/1278480.1278540", 6, "dac", 2007], ["Accelerating Harmonic Balance Simulation Using Efficient Parallelizable Hierarchical Preconditioning", ["Wei Dong", "Peng Li"], "https://doi.org/10.1145/1278480.1278592", 4, "dac", 2007], ["A Framework for Accounting for Process Model Uncertainty in Statistical Static Timing Analysis", ["Guo Yu", "Wei Dong", "Zhuo Feng", "Peng Li"], "https://doi.org/10.1145/1278480.1278686", 6, "dac", 2007], ["Statistical Leakage Power Minimization Using Fast Equi-Slack Shell Based Optimization", ["Xiaoji Ye", "Yaping Zhan", "Peng Li"], "https://doi.org/10.1145/1278480.1278691", 6, "dac", 2007]], "Yaping Zhan": [0, ["Fast Second-Order Statistical Static Timing Analysis Using Parameter Dimension Reduction", ["Zhuo Feng", "Peng Li", "Yaping Zhan"], "https://doi.org/10.1145/1278480.1278540", 6, "dac", 2007], ["Statistical Leakage Power Minimization Using Fast Equi-Slack Shell Based Optimization", ["Xiaoji Ye", "Yaping Zhan", "Peng Li"], "https://doi.org/10.1145/1278480.1278691", 6, "dac", 2007]], "Lerong Cheng": [0, ["Non-Linear Statistical Static Timing Analysis for Non-Gaussian Variation Sources", ["Lerong Cheng", "Jinjun Xiong", "Lei He"], "https://doi.org/10.1145/1278480.1278541", 6, "dac", 2007]], "Jinjun Xiong": [0, ["Non-Linear Statistical Static Timing Analysis for Non-Gaussian Variation Sources", ["Lerong Cheng", "Jinjun Xiong", "Lei He"], "https://doi.org/10.1145/1278480.1278541", 6, "dac", 2007]], "Lei He": [0, ["Non-Linear Statistical Static Timing Analysis for Non-Gaussian Variation Sources", ["Lerong Cheng", "Jinjun Xiong", "Lei He"], "https://doi.org/10.1145/1278480.1278541", 6, "dac", 2007], ["Off-chip Decoupling Capacitor Allocation for Chip Package Co-Design", ["Hao Yu", "Chunta Chu", "Lei He"], "https://doi.org/10.1145/1278480.1278635", 4, "dac", 2007]], "Amith Singhee": [0, ["Beyond Low-Order Statistical Response Surfaces: Latent Variable Regression for Efficient, Highly Nonlinear Fitting", ["Amith Singhee", "Rob A. Rutenbar"], "https://doi.org/10.1145/1278480.1278542", 6, "dac", 2007]], "Rob A. Rutenbar": [0, ["Beyond Low-Order Statistical Response Surfaces: Latent Variable Regression for Efficient, Highly Nonlinear Fitting", ["Amith Singhee", "Rob A. Rutenbar"], "https://doi.org/10.1145/1278480.1278542", 6, "dac", 2007]], "Alex Solomatnikov": [0, ["Chip Multi-Processor Generator", ["Alex Solomatnikov", "Amin Firoozshahian", "Wajahat Qadeer", "Ofer Shacham", "Kyle Kelley", "Zain Asgar", "Megan Wachs", "Rehan Hameed", "Mark Horowitz"], "https://doi.org/10.1145/1278480.1278544", 2, "dac", 2007]], "Amin Firoozshahian": [0, ["Chip Multi-Processor Generator", ["Alex Solomatnikov", "Amin Firoozshahian", "Wajahat Qadeer", "Ofer Shacham", "Kyle Kelley", "Zain Asgar", "Megan Wachs", "Rehan Hameed", "Mark Horowitz"], "https://doi.org/10.1145/1278480.1278544", 2, "dac", 2007]], "Wajahat Qadeer": [0, ["Chip Multi-Processor Generator", ["Alex Solomatnikov", "Amin Firoozshahian", "Wajahat Qadeer", "Ofer Shacham", "Kyle Kelley", "Zain Asgar", "Megan Wachs", "Rehan Hameed", "Mark Horowitz"], "https://doi.org/10.1145/1278480.1278544", 2, "dac", 2007]], "Ofer Shacham": [0, ["Chip Multi-Processor Generator", ["Alex Solomatnikov", "Amin Firoozshahian", "Wajahat Qadeer", "Ofer Shacham", "Kyle Kelley", "Zain Asgar", "Megan Wachs", "Rehan Hameed", "Mark Horowitz"], "https://doi.org/10.1145/1278480.1278544", 2, "dac", 2007]], "Kyle Kelley": [0, ["Chip Multi-Processor Generator", ["Alex Solomatnikov", "Amin Firoozshahian", "Wajahat Qadeer", "Ofer Shacham", "Kyle Kelley", "Zain Asgar", "Megan Wachs", "Rehan Hameed", "Mark Horowitz"], "https://doi.org/10.1145/1278480.1278544", 2, "dac", 2007]], "Zain Asgar": [0, ["Chip Multi-Processor Generator", ["Alex Solomatnikov", "Amin Firoozshahian", "Wajahat Qadeer", "Ofer Shacham", "Kyle Kelley", "Zain Asgar", "Megan Wachs", "Rehan Hameed", "Mark Horowitz"], "https://doi.org/10.1145/1278480.1278544", 2, "dac", 2007]], "Megan Wachs": [0, ["Chip Multi-Processor Generator", ["Alex Solomatnikov", "Amin Firoozshahian", "Wajahat Qadeer", "Ofer Shacham", "Kyle Kelley", "Zain Asgar", "Megan Wachs", "Rehan Hameed", "Mark Horowitz"], "https://doi.org/10.1145/1278480.1278544", 2, "dac", 2007]], "Rehan Hameed": [0, ["Chip Multi-Processor Generator", ["Alex Solomatnikov", "Amin Firoozshahian", "Wajahat Qadeer", "Ofer Shacham", "Kyle Kelley", "Zain Asgar", "Megan Wachs", "Rehan Hameed", "Mark Horowitz"], "https://doi.org/10.1145/1278480.1278544", 2, "dac", 2007]], "Mark Horowitz": [0, ["Chip Multi-Processor Generator", ["Alex Solomatnikov", "Amin Firoozshahian", "Wajahat Qadeer", "Ofer Shacham", "Kyle Kelley", "Zain Asgar", "Megan Wachs", "Rehan Hameed", "Mark Horowitz"], "https://doi.org/10.1145/1278480.1278544", 2, "dac", 2007]], "Stephen A. Edwards": [0, ["The Case for the Precision Timed (PRET) Machine", ["Stephen A. Edwards", "Edward A. Lee"], "https://doi.org/10.1145/1278480.1278545", 2, "dac", 2007]], "Edward A. Lee": [4.7297218225272886e-11, ["The Case for the Precision Timed (PRET) Machine", ["Stephen A. Edwards", "Edward A. Lee"], "https://doi.org/10.1145/1278480.1278545", 2, "dac", 2007]], "Paul Bogdan": [0, ["Quantum-Like Effects in Network-on-Chip Buffers Behavior", ["Paul Bogdan", "Radu Marculescu"], "https://doi.org/10.1145/1278480.1278546", 2, "dac", 2007]], "Farinaz Koushanfar": [0, ["CAD-based Security, Cryptography, and Digital Rights Management", ["Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/1278480.1278547", 2, "dac", 2007]], "Miodrag Potkonjak": [0, ["CAD-based Security, Cryptography, and Digital Rights Management", ["Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/1278480.1278547", 2, "dac", 2007]], "Puneet Gupta": [0, ["Line-End Shortening is Not Always a Failure", ["Puneet Gupta", "Andrew B. Kahng", "Youngmin Kim", "Saumil Shah", "Dennis Sylvester"], "https://doi.org/10.1145/1278480.1278548", 2, "dac", 2007]], "Andrew B. Kahng": [8.938514595158153e-09, ["Line-End Shortening is Not Always a Failure", ["Puneet Gupta", "Andrew B. Kahng", "Youngmin Kim", "Saumil Shah", "Dennis Sylvester"], "https://doi.org/10.1145/1278480.1278548", 2, "dac", 2007]], "Youngmin Kim": [0.9552858769893646, ["Line-End Shortening is Not Always a Failure", ["Puneet Gupta", "Andrew B. Kahng", "Youngmin Kim", "Saumil Shah", "Dennis Sylvester"], "https://doi.org/10.1145/1278480.1278548", 2, "dac", 2007]], "Saumil Shah": [0, ["Line-End Shortening is Not Always a Failure", ["Puneet Gupta", "Andrew B. Kahng", "Youngmin Kim", "Saumil Shah", "Dennis Sylvester"], "https://doi.org/10.1145/1278480.1278548", 2, "dac", 2007]], "Steven P. Levitan": [0, ["You Can Get There From Here: Connectivity of Random Graphs on Grids", ["Steven P. Levitan"], "https://doi.org/10.1145/1278480.1278549", 2, "dac", 2007]], "Jing Li": [0, ["High Performance and Low Power Electronics on Flexible Substrate", ["Jing Li", "Kunhyuk Kang", "Aditya Bansal", "Kaushik Roy"], "https://doi.org/10.1145/1278480.1278550", 2, "dac", 2007]], "Kunhyuk Kang": [0.9992233216762543, ["High Performance and Low Power Electronics on Flexible Substrate", ["Jing Li", "Kunhyuk Kang", "Aditya Bansal", "Kaushik Roy"], "https://doi.org/10.1145/1278480.1278550", 2, "dac", 2007], ["Characterization and Estimation of Circuit Reliability Degradation under NBTI using On-Line IDDQ Measurement", ["Kunhyuk Kang", "Keejong Kim", "Ahmad E. Islam", "Muhammad Ashraful Alam", "Kaushik Roy"], "https://doi.org/10.1145/1278480.1278572", 6, "dac", 2007], ["Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop", ["Kunhyuk Kang", "Keejong Kim", "Kaushik Roy"], "https://doi.org/10.1145/1278480.1278710", 6, "dac", 2007]], "Aditya Bansal": [0, ["High Performance and Low Power Electronics on Flexible Substrate", ["Jing Li", "Kunhyuk Kang", "Aditya Bansal", "Kaushik Roy"], "https://doi.org/10.1145/1278480.1278550", 2, "dac", 2007]], "Kaushik Roy": [0, ["High Performance and Low Power Electronics on Flexible Substrate", ["Jing Li", "Kunhyuk Kang", "Aditya Bansal", "Kaushik Roy"], "https://doi.org/10.1145/1278480.1278550", 2, "dac", 2007], ["Characterization and Estimation of Circuit Reliability Degradation under NBTI using On-Line IDDQ Measurement", ["Kunhyuk Kang", "Keejong Kim", "Ahmad E. Islam", "Muhammad Ashraful Alam", "Kaushik Roy"], "https://doi.org/10.1145/1278480.1278572", 6, "dac", 2007], ["Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop", ["Kunhyuk Kang", "Keejong Kim", "Kaushik Roy"], "https://doi.org/10.1145/1278480.1278710", 6, "dac", 2007]], "J. Liu": [0, ["Novel CNTFET-based Reconfigurable Logic Gate Design", ["J. Liu", "Ian OConnor", "David Navarro", "Frederic Gaffiot"], "https://doi.org/10.1145/1278480.1278551", 2, "dac", 2007]], "Ian OConnor": [0, ["Novel CNTFET-based Reconfigurable Logic Gate Design", ["J. Liu", "Ian OConnor", "David Navarro", "Frederic Gaffiot"], "https://doi.org/10.1145/1278480.1278551", 2, "dac", 2007]], "David Navarro": [0, ["Novel CNTFET-based Reconfigurable Logic Gate Design", ["J. Liu", "Ian OConnor", "David Navarro", "Frederic Gaffiot"], "https://doi.org/10.1145/1278480.1278551", 2, "dac", 2007]], "Frederic Gaffiot": [0, ["Novel CNTFET-based Reconfigurable Logic Gate Design", ["J. Liu", "Ian OConnor", "David Navarro", "Frederic Gaffiot"], "https://doi.org/10.1145/1278480.1278551", 2, "dac", 2007]], "Abhijit Davare": [0, ["Period Optimization for Hard Real-time Distributed Automotive Systems", ["Abhijit Davare", "Qi Zhu", "Marco Di Natale", "Claudio Pinello", "Sri Kanajan", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1278480.1278553", 6, "dac", 2007]], "Qi Zhu": [0, ["Period Optimization for Hard Real-time Distributed Automotive Systems", ["Abhijit Davare", "Qi Zhu", "Marco Di Natale", "Claudio Pinello", "Sri Kanajan", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1278480.1278553", 6, "dac", 2007]], "Marco Di Natale": [0, ["Period Optimization for Hard Real-time Distributed Automotive Systems", ["Abhijit Davare", "Qi Zhu", "Marco Di Natale", "Claudio Pinello", "Sri Kanajan", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1278480.1278553", 6, "dac", 2007], ["Virtual Platforms and Timing Analysis: Status, Challenges and Future Directions", ["Marco Di Natale"], "https://doi.org/10.1145/1278480.1278620", 5, "dac", 2007]], "Claudio Pinello": [0, ["Period Optimization for Hard Real-time Distributed Automotive Systems", ["Abhijit Davare", "Qi Zhu", "Marco Di Natale", "Claudio Pinello", "Sri Kanajan", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1278480.1278553", 6, "dac", 2007]], "Sri Kanajan": [0, ["Period Optimization for Hard Real-time Distributed Automotive Systems", ["Abhijit Davare", "Qi Zhu", "Marco Di Natale", "Claudio Pinello", "Sri Kanajan", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1278480.1278553", 6, "dac", 2007]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Period Optimization for Hard Real-time Distributed Automotive Systems", ["Abhijit Davare", "Qi Zhu", "Marco Di Natale", "Claudio Pinello", "Sri Kanajan", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1278480.1278553", 6, "dac", 2007], ["Electronics: The New Differential in the Automotive Industry", ["Nick Smith", "Andrew Chien", "Christopher Hegarty", "Walden C. Rhines", "Alberto L. Sangiovanni-Vincentelli", "Frank Winters"], "", 0, "dac", 2007]], "Andrei Hagiescu": [0, ["Performance Analysis of FlexRay-based ECU Networks", ["Andrei Hagiescu", "Unmesh D. Bordoloi", "Samarjit Chakraborty", "Prahladavaradan Sampath", "P. Vignesh V. Ganesan", "S. Ramesh"], "https://doi.org/10.1145/1278480.1278554", 6, "dac", 2007]], "Unmesh D. Bordoloi": [0, ["Performance Analysis of FlexRay-based ECU Networks", ["Andrei Hagiescu", "Unmesh D. Bordoloi", "Samarjit Chakraborty", "Prahladavaradan Sampath", "P. Vignesh V. Ganesan", "S. Ramesh"], "https://doi.org/10.1145/1278480.1278554", 6, "dac", 2007]], "Samarjit Chakraborty": [0, ["Performance Analysis of FlexRay-based ECU Networks", ["Andrei Hagiescu", "Unmesh D. Bordoloi", "Samarjit Chakraborty", "Prahladavaradan Sampath", "P. Vignesh V. Ganesan", "S. Ramesh"], "https://doi.org/10.1145/1278480.1278554", 6, "dac", 2007], ["Reducing Data-Memory Footprint of Multimedia Applications by Delay Redistribution", ["Balaji Raman", "Samarjit Chakraborty", "Wei Tsang Ooi", "Santanu Dutta"], "https://doi.org/10.1145/1278480.1278664", 6, "dac", 2007]], "Prahladavaradan Sampath": [0, ["Performance Analysis of FlexRay-based ECU Networks", ["Andrei Hagiescu", "Unmesh D. Bordoloi", "Samarjit Chakraborty", "Prahladavaradan Sampath", "P. Vignesh V. Ganesan", "S. Ramesh"], "https://doi.org/10.1145/1278480.1278554", 6, "dac", 2007]], "P. Vignesh V. Ganesan": [0, ["Performance Analysis of FlexRay-based ECU Networks", ["Andrei Hagiescu", "Unmesh D. Bordoloi", "Samarjit Chakraborty", "Prahladavaradan Sampath", "P. Vignesh V. Ganesan", "S. Ramesh"], "https://doi.org/10.1145/1278480.1278554", 6, "dac", 2007]], "S. Ramesh": [0, ["Performance Analysis of FlexRay-based ECU Networks", ["Andrei Hagiescu", "Unmesh D. Bordoloi", "Samarjit Chakraborty", "Prahladavaradan Sampath", "P. Vignesh V. Ganesan", "S. Ramesh"], "https://doi.org/10.1145/1278480.1278554", 6, "dac", 2007]], "Juan R. Pimentel": [0, ["Experimental Jitter Analysis in a FlexCAN Based Drive-by-Wire Automotive Application", ["Juan R. Pimentel", "Jason Paskvan"], "https://doi.org/10.1145/1278480.1278555", 4, "dac", 2007]], "Jason Paskvan": [0, ["Experimental Jitter Analysis in a FlexCAN Based Drive-by-Wire Automotive Application", ["Juan R. Pimentel", "Jason Paskvan"], "https://doi.org/10.1145/1278480.1278555", 4, "dac", 2007]], "Zonghua Gu": [8.743758383999989e-09, ["Optimization of Static Task and Bus Access Schedules for Time-Triggered Distributed Embedded Systems with Model-Checking", ["Zonghua Gu", "Xiuqiang He", "Mingxuan Yuan"], "https://doi.org/10.1145/1278480.1278556", 6, "dac", 2007]], "Xiuqiang He": [0, ["Optimization of Static Task and Bus Access Schedules for Time-Triggered Distributed Embedded Systems with Model-Checking", ["Zonghua Gu", "Xiuqiang He", "Mingxuan Yuan"], "https://doi.org/10.1145/1278480.1278556", 6, "dac", 2007]], "Mingxuan Yuan": [0, ["Optimization of Static Task and Bus Access Schedules for Time-Triggered Distributed Embedded Systems with Model-Checking", ["Zonghua Gu", "Xiuqiang He", "Mingxuan Yuan"], "https://doi.org/10.1145/1278480.1278556", 6, "dac", 2007]], "Wei Zhang": [0, ["NanoMap: An Integrated Design Optimization Flow for a Hybrid Nanotube/CMOS Dynamically Reconfigurable Architecture", ["Wei Zhang", "Li Shang", "Niraj K. Jha"], "https://doi.org/10.1145/1278480.1278558", 6, "dac", 2007]], "Li Shang": [0, ["NanoMap: An Integrated Design Optimization Flow for a Hybrid Nanotube/CMOS Dynamically Reconfigurable Architecture", ["Wei Zhang", "Li Shang", "Niraj K. Jha"], "https://doi.org/10.1145/1278480.1278558", 6, "dac", 2007], ["Towards An Ultra-Low-Power Architecture Using Single-Electron Tunneling Transistors", ["Changyun Zhu", "Zhenyu Peter Gu", "Li Shang", "Robert P. Dick", "Robert G. Knobel"], "https://doi.org/10.1145/1278480.1278560", 6, "dac", 2007]], "Niraj K. Jha": [0, ["NanoMap: An Integrated Design Optimization Flow for a Hybrid Nanotube/CMOS Dynamically Reconfigurable Architecture", ["Wei Zhang", "Li Shang", "Niraj K. Jha"], "https://doi.org/10.1145/1278480.1278558", 6, "dac", 2007]], "Hamed F. Dadgour": [0, ["Design and Analysis of Hybrid NEMS-CMOS Circuits for Ultra Low-Power Applications", ["Hamed F. Dadgour", "Kaustav Banerjee"], "https://doi.org/10.1145/1278480.1278559", 6, "dac", 2007]], "Kaustav Banerjee": [0, ["Design and Analysis of Hybrid NEMS-CMOS Circuits for Ultra Low-Power Applications", ["Hamed F. Dadgour", "Kaustav Banerjee"], "https://doi.org/10.1145/1278480.1278559", 6, "dac", 2007]], "Changyun Zhu": [0, ["Towards An Ultra-Low-Power Architecture Using Single-Electron Tunneling Transistors", ["Changyun Zhu", "Zhenyu Peter Gu", "Li Shang", "Robert P. Dick", "Robert G. Knobel"], "https://doi.org/10.1145/1278480.1278560", 6, "dac", 2007]], "Zhenyu Peter Gu": [4.218951750456501e-11, ["Towards An Ultra-Low-Power Architecture Using Single-Electron Tunneling Transistors", ["Changyun Zhu", "Zhenyu Peter Gu", "Li Shang", "Robert P. Dick", "Robert G. Knobel"], "https://doi.org/10.1145/1278480.1278560", 6, "dac", 2007]], "Robert P. Dick": [0, ["Towards An Ultra-Low-Power Architecture Using Single-Electron Tunneling Transistors", ["Changyun Zhu", "Zhenyu Peter Gu", "Li Shang", "Robert P. Dick", "Robert G. Knobel"], "https://doi.org/10.1145/1278480.1278560", 6, "dac", 2007]], "Robert G. Knobel": [0, ["Towards An Ultra-Low-Power Architecture Using Single-Electron Tunneling Transistors", ["Changyun Zhu", "Zhenyu Peter Gu", "Li Shang", "Robert P. Dick", "Robert G. Knobel"], "https://doi.org/10.1145/1278480.1278560", 6, "dac", 2007]], "Lei Cheng": [0, ["GlitchMap: An FPGA Technology Mapper for Low Power Considering Glitches", ["Lei Cheng", "Deming Chen", "Martin D. F. Wong"], "https://doi.org/10.1145/1278480.1278562", 6, "dac", 2007], ["DDBDD: Delay-Driven BDD Synthesis for FPGAs", ["Lei Cheng", "Deming Chen", "Martin D. F. Wong"], "https://doi.org/10.1145/1278480.1278705", 6, "dac", 2007]], "Deming Chen": [0, ["GlitchMap: An FPGA Technology Mapper for Low Power Considering Glitches", ["Lei Cheng", "Deming Chen", "Martin D. F. Wong"], "https://doi.org/10.1145/1278480.1278562", 6, "dac", 2007], ["DDBDD: Delay-Driven BDD Synthesis for FPGAs", ["Lei Cheng", "Deming Chen", "Martin D. F. Wong"], "https://doi.org/10.1145/1278480.1278705", 6, "dac", 2007]], "Martin D. F. Wong": [0, ["GlitchMap: An FPGA Technology Mapper for Low Power Considering Glitches", ["Lei Cheng", "Deming Chen", "Martin D. F. Wong"], "https://doi.org/10.1145/1278480.1278562", 6, "dac", 2007], ["Improving Voltage Assignment by Outlier Detection and Incremental Placement", ["Huaizhi Wu", "Martin D. F. Wong"], "https://doi.org/10.1145/1278480.1278600", 6, "dac", 2007], ["DDBDD: Delay-Driven BDD Synthesis for FPGAs", ["Lei Cheng", "Deming Chen", "Martin D. F. Wong"], "https://doi.org/10.1145/1278480.1278705", 6, "dac", 2007]], "Tomasz S. Czajkowski": [0, ["Using Negative Edge Triggered FFs to Reduce Glitching Power in FPGA Circuits", ["Tomasz S. Czajkowski", "Stephen Dean Brown"], "https://doi.org/10.1145/1278480.1278563", 6, "dac", 2007]], "Stephen Dean Brown": [0, ["Using Negative Edge Triggered FFs to Reduce Glitching Power in FPGA Circuits", ["Tomasz S. Czajkowski", "Stephen Dean Brown"], "https://doi.org/10.1145/1278480.1278563", 6, "dac", 2007]], "Shahin Golshan": [0, ["Single-Event-Upset (SEU) Awareness in FPGA Routing", ["Shahin Golshan", "Elaheh Bozorgzadeh"], "https://doi.org/10.1145/1278480.1278564", 4, "dac", 2007]], "Elaheh Bozorgzadeh": [0, ["Single-Event-Upset (SEU) Awareness in FPGA Routing", ["Shahin Golshan", "Elaheh Bozorgzadeh"], "https://doi.org/10.1145/1278480.1278564", 4, "dac", 2007], ["Selective Band width and Resource Management in Scheduling for Dynamically Reconfigurable Architectures", ["Sudarshan Banerjee", "Elaheh Bozorgzadeh", "Nikil D. Dutt", "Juanjo Noguera"], "https://doi.org/10.1145/1278480.1278673", 6, "dac", 2007]], "Philip Brisk": [0, ["Enhancing FPGA Performance for Arithmetic Circuits", ["Philip Brisk", "Ajay K. Verma", "Paolo Ienne", "Hadi Parandeh-Afshar"], "https://doi.org/10.1145/1278480.1278565", 4, "dac", 2007], ["Progressive Decomposition: A Heuristic to Structure Arithmetic Circuits", ["Ajay K. Verma", "Philip Brisk", "Paolo Ienne"], "https://doi.org/10.1145/1278480.1278585", 6, "dac", 2007]], "Ajay K. Verma": [0, ["Enhancing FPGA Performance for Arithmetic Circuits", ["Philip Brisk", "Ajay K. Verma", "Paolo Ienne", "Hadi Parandeh-Afshar"], "https://doi.org/10.1145/1278480.1278565", 4, "dac", 2007], ["Progressive Decomposition: A Heuristic to Structure Arithmetic Circuits", ["Ajay K. Verma", "Philip Brisk", "Paolo Ienne"], "https://doi.org/10.1145/1278480.1278585", 6, "dac", 2007]], "Paolo Ienne": [0, ["Enhancing FPGA Performance for Arithmetic Circuits", ["Philip Brisk", "Ajay K. Verma", "Paolo Ienne", "Hadi Parandeh-Afshar"], "https://doi.org/10.1145/1278480.1278565", 4, "dac", 2007], ["Progressive Decomposition: A Heuristic to Structure Arithmetic Circuits", ["Ajay K. Verma", "Philip Brisk", "Paolo Ienne"], "https://doi.org/10.1145/1278480.1278585", 6, "dac", 2007]], "Hadi Parandeh-Afshar": [0, ["Enhancing FPGA Performance for Arithmetic Circuits", ["Philip Brisk", "Ajay K. Verma", "Paolo Ienne", "Hadi Parandeh-Afshar"], "https://doi.org/10.1145/1278480.1278565", 4, "dac", 2007]], "Ruiming Chen": [0, ["Fast Min-Cost Buffer Insertion under Process Variations", ["Ruiming Chen", "Hai Zhou"], "https://doi.org/10.1145/1278480.1278567", 6, "dac", 2007]], "Hai Zhou": [0, ["Fast Min-Cost Buffer Insertion under Process Variations", ["Ruiming Chen", "Hai Zhou"], "https://doi.org/10.1145/1278480.1278567", 6, "dac", 2007]], "Brian Taylor": [0, ["Exact Combinatorial Optimization Methods for Physical Design of Regular Logic Bricks", ["Brian Taylor", "Larry T. Pileggi"], "https://doi.org/10.1145/1278480.1278568", 6, "dac", 2007]], "Larry T. Pileggi": [0, ["Exact Combinatorial Optimization Methods for Physical Design of Regular Logic Bricks", ["Brian Taylor", "Larry T. Pileggi"], "https://doi.org/10.1145/1278480.1278568", 6, "dac", 2007]], "Olivier Rizzo": [0, ["Concurrent Wire Spreading, Widening, and Filling", ["Olivier Rizzo", "Hanno Melzner"], "https://doi.org/10.1145/1278480.1278569", 4, "dac", 2007]], "Hanno Melzner": [0, ["Concurrent Wire Spreading, Widening, and Filling", ["Olivier Rizzo", "Hanno Melzner"], "https://doi.org/10.1145/1278480.1278569", 4, "dac", 2007]], "Min-Chun Tsai": [0, ["Modeling Litho-Constrained Design Layout", ["Min-Chun Tsai", "Daniel Zhang", "Zongwu Tang"], "https://doi.org/10.1145/1278480.1278570", 4, "dac", 2007]], "Daniel Zhang": [0, ["Modeling Litho-Constrained Design Layout", ["Min-Chun Tsai", "Daniel Zhang", "Zongwu Tang"], "https://doi.org/10.1145/1278480.1278570", 4, "dac", 2007]], "Zongwu Tang": [0, ["Modeling Litho-Constrained Design Layout", ["Min-Chun Tsai", "Daniel Zhang", "Zongwu Tang"], "https://doi.org/10.1145/1278480.1278570", 4, "dac", 2007]], "Keejong Kim": [0.9958265721797943, ["Characterization and Estimation of Circuit Reliability Degradation under NBTI using On-Line IDDQ Measurement", ["Kunhyuk Kang", "Keejong Kim", "Ahmad E. Islam", "Muhammad Ashraful Alam", "Kaushik Roy"], "https://doi.org/10.1145/1278480.1278572", 6, "dac", 2007], ["Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop", ["Kunhyuk Kang", "Keejong Kim", "Kaushik Roy"], "https://doi.org/10.1145/1278480.1278710", 6, "dac", 2007]], "Ahmad E. Islam": [0, ["Characterization and Estimation of Circuit Reliability Degradation under NBTI using On-Line IDDQ Measurement", ["Kunhyuk Kang", "Keejong Kim", "Ahmad E. Islam", "Muhammad Ashraful Alam", "Kaushik Roy"], "https://doi.org/10.1145/1278480.1278572", 6, "dac", 2007]], "Muhammad Ashraful Alam": [0, ["Characterization and Estimation of Circuit Reliability Degradation under NBTI using On-Line IDDQ Measurement", ["Kunhyuk Kang", "Keejong Kim", "Ahmad E. Islam", "Muhammad Ashraful Alam", "Kaushik Roy"], "https://doi.org/10.1145/1278480.1278572", 6, "dac", 2007]], "Wenping Wang": [1.563995333242474e-08, ["The Impact of NBTI on the Performance of Combinational and Sequential Circuits", ["Wenping Wang", "Shengqi Yang", "Sarvesh Bhardwaj", "Rakesh Vattikonda", "Sarma B. K. Vrudhula", "Frank Liu", "Yu Cao"], "https://doi.org/10.1145/1278480.1278573", 6, "dac", 2007]], "Shengqi Yang": [3.523059331200784e-05, ["The Impact of NBTI on the Performance of Combinational and Sequential Circuits", ["Wenping Wang", "Shengqi Yang", "Sarvesh Bhardwaj", "Rakesh Vattikonda", "Sarma B. K. Vrudhula", "Frank Liu", "Yu Cao"], "https://doi.org/10.1145/1278480.1278573", 6, "dac", 2007]], "Sarvesh Bhardwaj": [0, ["The Impact of NBTI on the Performance of Combinational and Sequential Circuits", ["Wenping Wang", "Shengqi Yang", "Sarvesh Bhardwaj", "Rakesh Vattikonda", "Sarma B. K. Vrudhula", "Frank Liu", "Yu Cao"], "https://doi.org/10.1145/1278480.1278573", 6, "dac", 2007]], "Rakesh Vattikonda": [0, ["The Impact of NBTI on the Performance of Combinational and Sequential Circuits", ["Wenping Wang", "Shengqi Yang", "Sarvesh Bhardwaj", "Rakesh Vattikonda", "Sarma B. K. Vrudhula", "Frank Liu", "Yu Cao"], "https://doi.org/10.1145/1278480.1278573", 6, "dac", 2007]], "Sarma B. K. Vrudhula": [0, ["The Impact of NBTI on the Performance of Combinational and Sequential Circuits", ["Wenping Wang", "Shengqi Yang", "Sarvesh Bhardwaj", "Rakesh Vattikonda", "Sarma B. K. Vrudhula", "Frank Liu", "Yu Cao"], "https://doi.org/10.1145/1278480.1278573", 6, "dac", 2007]], "Frank Liu": [0, ["The Impact of NBTI on the Performance of Combinational and Sequential Circuits", ["Wenping Wang", "Shengqi Yang", "Sarvesh Bhardwaj", "Rakesh Vattikonda", "Sarma B. K. Vrudhula", "Frank Liu", "Yu Cao"], "https://doi.org/10.1145/1278480.1278573", 6, "dac", 2007], ["A General Framework for Spatial Correlation Modeling in VLSI Design", ["Frank Liu"], "https://doi.org/10.1145/1278480.1278684", 6, "dac", 2007], ["Modeling and Analysis of Non-Rectangular Gate for Post-Lithography Circuit Simulation", ["Ritu Singhal", "Asha Balijepalli", "Anupama R. Subramaniam", "Frank Liu", "Sani R. Nassif", "Yu Cao"], "https://doi.org/10.1145/1278480.1278685", 6, "dac", 2007]], "Yu Cao": [0, ["The Impact of NBTI on the Performance of Combinational and Sequential Circuits", ["Wenping Wang", "Shengqi Yang", "Sarvesh Bhardwaj", "Rakesh Vattikonda", "Sarma B. K. Vrudhula", "Frank Liu", "Yu Cao"], "https://doi.org/10.1145/1278480.1278573", 6, "dac", 2007], ["Modeling and Analysis of Non-Rectangular Gate for Post-Lithography Circuit Simulation", ["Ritu Singhal", "Asha Balijepalli", "Anupama R. Subramaniam", "Frank Liu", "Sani R. Nassif", "Yu Cao"], "https://doi.org/10.1145/1278480.1278685", 6, "dac", 2007]], "Sanjay V. Kumar": [0, ["NBTI-Aware Synthesis of Digital Circuits", ["Sanjay V. Kumar", "Chris H. Kim", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1278480.1278574", 6, "dac", 2007]], "Hartmut Hiller": [0, ["\"There Is More Than Moore In Automotive ...\"", ["Hartmut Hiller"], "https://doi.org/10.1145/1278480.1278576", 0, "dac", 2007]], "Leonid B. Goldgeisser": [0, ["Modeling Safe Operating Area in Hardware Description Languages", ["Leonid B. Goldgeisser", "Ernst Christen", "Zhichao Deng"], "https://doi.org/10.1145/1278480.1278577", 6, "dac", 2007]], "Ernst Christen": [0, ["Modeling Safe Operating Area in Hardware Description Languages", ["Leonid B. Goldgeisser", "Ernst Christen", "Zhichao Deng"], "https://doi.org/10.1145/1278480.1278577", 6, "dac", 2007]], "Zhichao Deng": [0, ["Modeling Safe Operating Area in Hardware Description Languages", ["Leonid B. Goldgeisser", "Ernst Christen", "Zhichao Deng"], "https://doi.org/10.1145/1278480.1278577", 6, "dac", 2007]], "Dave Ferguson": [0, ["Autonomous Automobiles: Developing Cars That Drive Themselves", ["Dave Ferguson"], "https://doi.org/10.1145/1278480.1278578", 0, "dac", 2007]], "Li-C. Wang": [9.818629041546956e-05, ["Design-Silicon Timing Correlation A Data Mining Perspective", ["Li-C. Wang", "Pouria Bastani", "Magdy S. Abadir"], "https://doi.org/10.1145/1278480.1278580", 6, "dac", 2007]], "Pouria Bastani": [0, ["Design-Silicon Timing Correlation A Data Mining Perspective", ["Li-C. Wang", "Pouria Bastani", "Magdy S. Abadir"], "https://doi.org/10.1145/1278480.1278580", 6, "dac", 2007]], "Magdy S. Abadir": [0, ["Design-Silicon Timing Correlation A Data Mining Perspective", ["Li-C. Wang", "Pouria Bastani", "Magdy S. Abadir"], "https://doi.org/10.1145/1278480.1278580", 6, "dac", 2007]], "Kip Killpack": [0, ["Silicon Speedpath Measurement and Feedback into EDA flows", ["Kip Killpack", "Chandramouli V. Kashyap", "Eli Chiprout"], "https://doi.org/10.1145/1278480.1278581", 6, "dac", 2007]], "Chandramouli V. Kashyap": [0, ["Silicon Speedpath Measurement and Feedback into EDA flows", ["Kip Killpack", "Chandramouli V. Kashyap", "Eli Chiprout"], "https://doi.org/10.1145/1278480.1278581", 6, "dac", 2007]], "Eli Chiprout": [0, ["Silicon Speedpath Measurement and Feedback into EDA flows", ["Kip Killpack", "Chandramouli V. Kashyap", "Eli Chiprout"], "https://doi.org/10.1145/1278480.1278581", 6, "dac", 2007]], "Kanak Agarwal": [0, ["Characterizing Process Variation in Nanometer CMOS", ["Kanak Agarwal", "Sani R. Nassif"], "https://doi.org/10.1145/1278480.1278582", 4, "dac", 2007]], "Makoto Nagata": [0, ["On-Chip Measurements Complementary to Design Flow for Integrity in SoCs", ["Makoto Nagata"], "https://doi.org/10.1145/1278480.1278583", 4, "dac", 2007]], "Rebecca L. Collins": [0, ["Topology-Based Optimization of Maximal Sustainable Throughput in a Latency-Insensitive System", ["Rebecca L. Collins", "Luca P. Carloni"], "https://doi.org/10.1145/1278480.1278586", 6, "dac", 2007]], "Jordi Cortadella": [0, ["Synchronous Elastic Circuits with Early Evaluation and Token Counterflow", ["Jordi Cortadella", "Michael Kishinevsky"], "https://doi.org/10.1145/1278480.1278587", 4, "dac", 2007]], "Michael Kishinevsky": [0, ["Synchronous Elastic Circuits with Early Evaluation and Token Counterflow", ["Jordi Cortadella", "Michael Kishinevsky"], "https://doi.org/10.1145/1278480.1278587", 4, "dac", 2007]], "Levent Aksoy": [0, ["Optimization of Area in Digital FIR Filters using Gate-Level Metrics", ["Levent Aksoy", "Eduardo A. C. da Costa", "Paulo F. Flores", "Jose C. Monteiro"], "https://doi.org/10.1145/1278480.1278588", 4, "dac", 2007]], "Eduardo A. C. da Costa": [0, ["Optimization of Area in Digital FIR Filters using Gate-Level Metrics", ["Levent Aksoy", "Eduardo A. C. da Costa", "Paulo F. Flores", "Jose C. Monteiro"], "https://doi.org/10.1145/1278480.1278588", 4, "dac", 2007]], "Paulo F. Flores": [0, ["Optimization of Area in Digital FIR Filters using Gate-Level Metrics", ["Levent Aksoy", "Eduardo A. C. da Costa", "Paulo F. Flores", "Jose C. Monteiro"], "https://doi.org/10.1145/1278480.1278588", 4, "dac", 2007]], "Jose C. Monteiro": [0, ["Optimization of Area in Digital FIR Filters using Gate-Level Metrics", ["Levent Aksoy", "Eduardo A. C. da Costa", "Paulo F. Flores", "Jose C. Monteiro"], "https://doi.org/10.1145/1278480.1278588", 4, "dac", 2007]], "Igor Vytyaz": [0, ["Parameter Finding Methods for Oscillators with a Specified Oscillation Frequency", ["Igor Vytyaz", "David C. Lee", "Suihua Lu", "Amit Mehrotra", "Un-Ku Moon", "Kartikeya Mayaram"], "https://doi.org/10.1145/1278480.1278590", 6, "dac", 2007]], "David C. Lee": [2.552527564314566e-10, ["Parameter Finding Methods for Oscillators with a Specified Oscillation Frequency", ["Igor Vytyaz", "David C. Lee", "Suihua Lu", "Amit Mehrotra", "Un-Ku Moon", "Kartikeya Mayaram"], "https://doi.org/10.1145/1278480.1278590", 6, "dac", 2007]], "Suihua Lu": [0, ["Parameter Finding Methods for Oscillators with a Specified Oscillation Frequency", ["Igor Vytyaz", "David C. Lee", "Suihua Lu", "Amit Mehrotra", "Un-Ku Moon", "Kartikeya Mayaram"], "https://doi.org/10.1145/1278480.1278590", 6, "dac", 2007]], "Amit Mehrotra": [0, ["Parameter Finding Methods for Oscillators with a Specified Oscillation Frequency", ["Igor Vytyaz", "David C. Lee", "Suihua Lu", "Amit Mehrotra", "Un-Ku Moon", "Kartikeya Mayaram"], "https://doi.org/10.1145/1278480.1278590", 6, "dac", 2007]], "Un-Ku Moon": [0.9603807777166367, ["Parameter Finding Methods for Oscillators with a Specified Oscillation Frequency", ["Igor Vytyaz", "David C. Lee", "Suihua Lu", "Amit Mehrotra", "Un-Ku Moon", "Kartikeya Mayaram"], "https://doi.org/10.1145/1278480.1278590", 6, "dac", 2007]], "Kartikeya Mayaram": [0, ["Parameter Finding Methods for Oscillators with a Specified Oscillation Frequency", ["Igor Vytyaz", "David C. Lee", "Suihua Lu", "Amit Mehrotra", "Un-Ku Moon", "Kartikeya Mayaram"], "https://doi.org/10.1145/1278480.1278590", 6, "dac", 2007]], "Henry H. Y. Chan": [0, ["Modeling Simultaneous Switching Noise-Induced Jitter for System-on-Chip Phase-Locked Loops", ["Henry H. Y. Chan", "Zeljko Zilic"], "https://doi.org/10.1145/1278480.1278591", 6, "dac", 2007]], "Zeljko Zilic": [0, ["Modeling Simultaneous Switching Noise-Induced Jitter for System-on-Chip Phase-Locked Loops", ["Henry H. Y. Chan", "Zeljko Zilic"], "https://doi.org/10.1145/1278480.1278591", 6, "dac", 2007]], "Wei Dong": [0.00018742435349849984, ["Accelerating Harmonic Balance Simulation Using Efficient Parallelizable Hierarchical Preconditioning", ["Wei Dong", "Peng Li"], "https://doi.org/10.1145/1278480.1278592", 4, "dac", 2007], ["A Framework for Accounting for Process Model Uncertainty in Statistical Static Timing Analysis", ["Guo Yu", "Wei Dong", "Zhuo Feng", "Peng Li"], "https://doi.org/10.1145/1278480.1278686", 6, "dac", 2007]], "Jaeha Kim": [0.9453413188457489, ["Fast, Non-Monte-Carlo Estimation of Transient Performance Variation Due to Device Mismatch", ["Jaeha Kim", "Kevin D. Jones", "Mark A. Horowitz"], "https://doi.org/10.1145/1278480.1278593", 4, "dac", 2007]], "Kevin D. Jones": [0, ["Fast, Non-Monte-Carlo Estimation of Transient Performance Variation Due to Device Mismatch", ["Jaeha Kim", "Kevin D. Jones", "Mark A. Horowitz"], "https://doi.org/10.1145/1278480.1278593", 4, "dac", 2007]], "Mark A. Horowitz": [0, ["Fast, Non-Monte-Carlo Estimation of Transient Performance Variation Due to Device Mismatch", ["Jaeha Kim", "Kevin D. Jones", "Mark A. Horowitz"], "https://doi.org/10.1145/1278480.1278593", 4, "dac", 2007]], "Daniel D. Gajski": [0, ["TLM: Crossing Over From Buzz To Adoption", ["Francine Bacchini", "Daniel D. Gajski", "Laurent Maillet-Contoz", "Haruhisa Kashiwagi", "Jack Donovan", "Tommi Makelainen", "Jack Greenbaum", "Rishiyur S. Nikhil"], "https://doi.org/10.1145/1278480.1278595", 2, "dac", 2007]], "Laurent Maillet-Contoz": [0, ["TLM: Crossing Over From Buzz To Adoption", ["Francine Bacchini", "Daniel D. Gajski", "Laurent Maillet-Contoz", "Haruhisa Kashiwagi", "Jack Donovan", "Tommi Makelainen", "Jack Greenbaum", "Rishiyur S. Nikhil"], "https://doi.org/10.1145/1278480.1278595", 2, "dac", 2007]], "Haruhisa Kashiwagi": [0, ["TLM: Crossing Over From Buzz To Adoption", ["Francine Bacchini", "Daniel D. Gajski", "Laurent Maillet-Contoz", "Haruhisa Kashiwagi", "Jack Donovan", "Tommi Makelainen", "Jack Greenbaum", "Rishiyur S. Nikhil"], "https://doi.org/10.1145/1278480.1278595", 2, "dac", 2007]], "Jack Donovan": [0, ["TLM: Crossing Over From Buzz To Adoption", ["Francine Bacchini", "Daniel D. Gajski", "Laurent Maillet-Contoz", "Haruhisa Kashiwagi", "Jack Donovan", "Tommi Makelainen", "Jack Greenbaum", "Rishiyur S. Nikhil"], "https://doi.org/10.1145/1278480.1278595", 2, "dac", 2007]], "Tommi Makelainen": [0, ["TLM: Crossing Over From Buzz To Adoption", ["Francine Bacchini", "Daniel D. Gajski", "Laurent Maillet-Contoz", "Haruhisa Kashiwagi", "Jack Donovan", "Tommi Makelainen", "Jack Greenbaum", "Rishiyur S. Nikhil"], "https://doi.org/10.1145/1278480.1278595", 2, "dac", 2007]], "Jack Greenbaum": [0, ["TLM: Crossing Over From Buzz To Adoption", ["Francine Bacchini", "Daniel D. Gajski", "Laurent Maillet-Contoz", "Haruhisa Kashiwagi", "Jack Donovan", "Tommi Makelainen", "Jack Greenbaum", "Rishiyur S. Nikhil"], "https://doi.org/10.1145/1278480.1278595", 2, "dac", 2007]], "Rishiyur S. Nikhil": [0, ["TLM: Crossing Over From Buzz To Adoption", ["Francine Bacchini", "Daniel D. Gajski", "Laurent Maillet-Contoz", "Haruhisa Kashiwagi", "Jack Donovan", "Tommi Makelainen", "Jack Greenbaum", "Rishiyur S. Nikhil"], "https://doi.org/10.1145/1278480.1278595", 2, "dac", 2007]], "Nick Smith": [0, ["Electronics: The New Differential in the Automotive Industry", ["Nick Smith", "Andrew Chien", "Christopher Hegarty", "Walden C. Rhines", "Alberto L. Sangiovanni-Vincentelli", "Frank Winters"], "", 0, "dac", 2007]], "Andrew Chien": [0, ["Electronics: The New Differential in the Automotive Industry", ["Nick Smith", "Andrew Chien", "Christopher Hegarty", "Walden C. Rhines", "Alberto L. Sangiovanni-Vincentelli", "Frank Winters"], "", 0, "dac", 2007]], "Christopher Hegarty": [0, ["Electronics: The New Differential in the Automotive Industry", ["Nick Smith", "Andrew Chien", "Christopher Hegarty", "Walden C. Rhines", "Alberto L. Sangiovanni-Vincentelli", "Frank Winters"], "", 0, "dac", 2007]], "Walden C. Rhines": [0, ["Electronics: The New Differential in the Automotive Industry", ["Nick Smith", "Andrew Chien", "Christopher Hegarty", "Walden C. Rhines", "Alberto L. Sangiovanni-Vincentelli", "Frank Winters"], "", 0, "dac", 2007]], "Frank Winters": [0, ["Electronics: The New Differential in the Automotive Industry", ["Nick Smith", "Andrew Chien", "Christopher Hegarty", "Walden C. Rhines", "Alberto L. Sangiovanni-Vincentelli", "Frank Winters"], "", 0, "dac", 2007]], "Tung-Chieh Chen": [0, ["MP-trees: A Packing-Based Macro Placement Algorithm for Mixed-Size Designs", ["Tung-Chieh Chen", "Ping-Hung Yuh", "Yao-Wen Chang", "Fwu-Juh Huang", "Denny Liu"], "https://doi.org/10.1145/1278480.1278598", 6, "dac", 2007]], "Ping-Hung Yuh": [0, ["MP-trees: A Packing-Based Macro Placement Algorithm for Mixed-Size Designs", ["Tung-Chieh Chen", "Ping-Hung Yuh", "Yao-Wen Chang", "Fwu-Juh Huang", "Denny Liu"], "https://doi.org/10.1145/1278480.1278598", 6, "dac", 2007]], "Yao-Wen Chang": [4.2530515109717726e-08, ["MP-trees: A Packing-Based Macro Placement Algorithm for Mixed-Size Designs", ["Tung-Chieh Chen", "Ping-Hung Yuh", "Yao-Wen Chang", "Fwu-Juh Huang", "Denny Liu"], "https://doi.org/10.1145/1278480.1278598", 6, "dac", 2007], ["An Integer Linear Programming Based Routing Algorithm for Flip-Chip Design", ["Jia-Wei Fang", "Chin-Hsiung Hsu", "Yao-Wen Chang"], "https://doi.org/10.1145/1278480.1278633", 6, "dac", 2007], ["A Provably Good Approximation Algorithm for Power Optimization Using Multiple Supply Voltages", ["Hung-Yi Liu", "Wan-Ping Lee", "Yao-Wen Chang"], "https://doi.org/10.1145/1278480.1278698", 4, "dac", 2007]], "Fwu-Juh Huang": [0, ["MP-trees: A Packing-Based Macro Placement Algorithm for Mixed-Size Designs", ["Tung-Chieh Chen", "Ping-Hung Yuh", "Yao-Wen Chang", "Fwu-Juh Huang", "Denny Liu"], "https://doi.org/10.1145/1278480.1278598", 6, "dac", 2007]], "Denny Liu": [0, ["MP-trees: A Packing-Based Macro Placement Algorithm for Mixed-Size Designs", ["Tung-Chieh Chen", "Ping-Hung Yuh", "Yao-Wen Chang", "Fwu-Juh Huang", "Denny Liu"], "https://doi.org/10.1145/1278480.1278598", 6, "dac", 2007]], "Natarajan Viswanathan": [0, ["RQL: Global Placement via Relaxed Quadratic Spreading and Linearization", ["Natarajan Viswanathan", "Gi-Joon Nam", "Charles J. Alpert", "Paul Villarrubia", "Haoxing Ren", "Chris C. N. Chu"], "https://doi.org/10.1145/1278480.1278599", 6, "dac", 2007]], "Gi-Joon Nam": [0.9842500239610672, ["RQL: Global Placement via Relaxed Quadratic Spreading and Linearization", ["Natarajan Viswanathan", "Gi-Joon Nam", "Charles J. Alpert", "Paul Villarrubia", "Haoxing Ren", "Chris C. N. Chu"], "https://doi.org/10.1145/1278480.1278599", 6, "dac", 2007]], "Charles J. Alpert": [0, ["RQL: Global Placement via Relaxed Quadratic Spreading and Linearization", ["Natarajan Viswanathan", "Gi-Joon Nam", "Charles J. Alpert", "Paul Villarrubia", "Haoxing Ren", "Chris C. N. Chu"], "https://doi.org/10.1145/1278480.1278599", 6, "dac", 2007]], "Paul Villarrubia": [0, ["RQL: Global Placement via Relaxed Quadratic Spreading and Linearization", ["Natarajan Viswanathan", "Gi-Joon Nam", "Charles J. Alpert", "Paul Villarrubia", "Haoxing Ren", "Chris C. N. Chu"], "https://doi.org/10.1145/1278480.1278599", 6, "dac", 2007]], "Haoxing Ren": [0, ["RQL: Global Placement via Relaxed Quadratic Spreading and Linearization", ["Natarajan Viswanathan", "Gi-Joon Nam", "Charles J. Alpert", "Paul Villarrubia", "Haoxing Ren", "Chris C. N. Chu"], "https://doi.org/10.1145/1278480.1278599", 6, "dac", 2007]], "Huaizhi Wu": [1.6791928524745314e-11, ["Improving Voltage Assignment by Outlier Detection and Incremental Placement", ["Huaizhi Wu", "Martin D. F. Wong"], "https://doi.org/10.1145/1278480.1278600", 6, "dac", 2007]], "Mark Po-Hung Lin": [0, ["Analog Placement Based on Novel Symmetry-Island Formulation", ["Mark Po-Hung Lin", "Shyh-Chang Lin"], "https://doi.org/10.1145/1278480.1278601", 6, "dac", 2007]], "Shyh-Chang Lin": [0, ["Analog Placement Based on Novel Symmetry-Island Formulation", ["Mark Po-Hung Lin", "Shyh-Chang Lin"], "https://doi.org/10.1145/1278480.1278601", 6, "dac", 2007]], "Raimund Kirner": [0, ["Modeling the Function Cache for Worst-Case Execution Time Analysis", ["Raimund Kirner", "Martin Schoeberl"], "https://doi.org/10.1145/1278480.1278603", 6, "dac", 2007]], "Martin Schoeberl": [0, ["Modeling the Function Cache for Worst-Case Execution Time Analysis", ["Raimund Kirner", "Martin Schoeberl"], "https://doi.org/10.1145/1278480.1278603", 6, "dac", 2007]], "Chung-Fu Kao": [0, ["An Embedded Multi-resolution AMBA Trace Analyzer for Microprocessor-based SoC Integration", ["Chung-Fu Kao", "Ing-Jer Huang", "Chi-Hung Lin"], "https://doi.org/10.1145/1278480.1278604", 6, "dac", 2007]], "Ing-Jer Huang": [0, ["An Embedded Multi-resolution AMBA Trace Analyzer for Microprocessor-based SoC Integration", ["Chung-Fu Kao", "Ing-Jer Huang", "Chi-Hung Lin"], "https://doi.org/10.1145/1278480.1278604", 6, "dac", 2007], ["Automatic Verification of External Interrupt Behaviors for Microprocessor Design", ["Fu-Ching Yang", "Wen-Kai Huang", "Ing-Jer Huang"], "https://doi.org/10.1145/1278480.1278701", 6, "dac", 2007]], "Chi-Hung Lin": [0, ["An Embedded Multi-resolution AMBA Trace Analyzer for Microprocessor-based SoC Integration", ["Chung-Fu Kao", "Ing-Jer Huang", "Chi-Hung Lin"], "https://doi.org/10.1145/1278480.1278604", 6, "dac", 2007]], "Shufu Mao": [0, ["Hardware Support for Secure Processing in Embedded Systems", ["Shufu Mao", "Tilman Wolf"], "https://doi.org/10.1145/1278480.1278605", 6, "dac", 2007]], "Tilman Wolf": [0, ["Hardware Support for Secure Processing in Embedded Systems", ["Shufu Mao", "Tilman Wolf"], "https://doi.org/10.1145/1278480.1278605", 6, "dac", 2007]], "Jude Angelo Ambrose": [0, ["RIJID: Random Code Injection to Mask Power Analysis based Side Channel Attacks", ["Jude Angelo Ambrose", "Roshan G. Ragel", "Sri Parameswaran"], "https://doi.org/10.1145/1278480.1278606", 4, "dac", 2007]], "Roshan G. Ragel": [0, ["RIJID: Random Code Injection to Mask Power Analysis based Side Channel Attacks", ["Jude Angelo Ambrose", "Roshan G. Ragel", "Sri Parameswaran"], "https://doi.org/10.1145/1278480.1278606", 4, "dac", 2007]], "Sri Parameswaran": [0, ["RIJID: Random Code Injection to Mask Power Analysis based Side Channel Attacks", ["Jude Angelo Ambrose", "Roshan G. Ragel", "Sri Parameswaran"], "https://doi.org/10.1145/1278480.1278606", 4, "dac", 2007], ["Design Methodology for Pipelined Heterogeneous Multiprocessor System", ["Seng Lin Shee", "Sri Parameswaran"], "https://doi.org/10.1145/1278480.1278682", 6, "dac", 2007]], "Piti Piyachon": [0, ["Compact State Machines for High Performance Pattern Matching", ["Piti Piyachon", "Yan Luo"], "https://doi.org/10.1145/1278480.1278607", 4, "dac", 2007]], "Yan Luo": [0, ["Compact State Machines for High Performance Pattern Matching", ["Piti Piyachon", "Yan Luo"], "https://doi.org/10.1145/1278480.1278607", 4, "dac", 2007]], "Qunzeng Liu": [0, ["Confidence Scalable Post-Silicon Statistical Delay Prediction under Process Variations", ["Qunzeng Liu", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1278480.1278609", 6, "dac", 2007]], "Choongyeun Cho": [0.9999718368053436, ["Statistical Framework for Technology-Model-Product Co-Design and Convergence", ["Choongyeun Cho", "Daeik D. Kim", "Jonghae Kim", "Jean-Olivier Plouchart", "Robert Trzcinski"], "https://doi.org/10.1145/1278480.1278610", 6, "dac", 2007]], "Daeik D. Kim": [0.7673282027244568, ["Statistical Framework for Technology-Model-Product Co-Design and Convergence", ["Choongyeun Cho", "Daeik D. Kim", "Jonghae Kim", "Jean-Olivier Plouchart", "Robert Trzcinski"], "https://doi.org/10.1145/1278480.1278610", 6, "dac", 2007]], "Jonghae Kim": [0.9846425652503967, ["Statistical Framework for Technology-Model-Product Co-Design and Convergence", ["Choongyeun Cho", "Daeik D. Kim", "Jonghae Kim", "Jean-Olivier Plouchart", "Robert Trzcinski"], "https://doi.org/10.1145/1278480.1278610", 6, "dac", 2007]], "Jean-Olivier Plouchart": [0, ["Statistical Framework for Technology-Model-Product Co-Design and Convergence", ["Choongyeun Cho", "Daeik D. Kim", "Jonghae Kim", "Jean-Olivier Plouchart", "Robert Trzcinski"], "https://doi.org/10.1145/1278480.1278610", 6, "dac", 2007]], "Robert Trzcinski": [0, ["Statistical Framework for Technology-Model-Product Co-Design and Convergence", ["Choongyeun Cho", "Daeik D. Kim", "Jonghae Kim", "Jean-Olivier Plouchart", "Robert Trzcinski"], "https://doi.org/10.1145/1278480.1278610", 6, "dac", 2007]], "Ying-Yen Chen": [0, ["Extraction of Statistical Timing Profiles Using Test Data", ["Ying-Yen Chen", "Jing-Jia Liou"], "https://doi.org/10.1145/1278480.1278611", 6, "dac", 2007]], "Jing-Jia Liou": [0, ["Extraction of Statistical Timing Profiles Using Test Data", ["Ying-Yen Chen", "Jing-Jia Liou"], "https://doi.org/10.1145/1278480.1278611", 6, "dac", 2007]], "Krishnan Sundaresan": [0, ["An Analysis of Timing Violations Due to Spatially Distributed Thermal Effects in Global Wires", ["Krishnan Sundaresan", "Nihar R. Mahapatra"], "https://doi.org/10.1145/1278480.1278612", 6, "dac", 2007]], "Nihar R. Mahapatra": [0, ["An Analysis of Timing Violations Due to Spatially Distributed Thermal Effects in Global Wires", ["Krishnan Sundaresan", "Nihar R. Mahapatra"], "https://doi.org/10.1145/1278480.1278612", 6, "dac", 2007]], "Michael E. Imhof": [0, ["Scan Test Planning for Power Reduction", ["Michael E. Imhof", "Christian G. Zoellin", "Hans-Joachim Wunderlich", "Nicolas Mading", "Jens Leenstra"], "https://doi.org/10.1145/1278480.1278614", 6, "dac", 2007]], "Christian G. Zoellin": [0, ["Scan Test Planning for Power Reduction", ["Michael E. Imhof", "Christian G. Zoellin", "Hans-Joachim Wunderlich", "Nicolas Mading", "Jens Leenstra"], "https://doi.org/10.1145/1278480.1278614", 6, "dac", 2007]], "Hans-Joachim Wunderlich": [0, ["Scan Test Planning for Power Reduction", ["Michael E. Imhof", "Christian G. Zoellin", "Hans-Joachim Wunderlich", "Nicolas Mading", "Jens Leenstra"], "https://doi.org/10.1145/1278480.1278614", 6, "dac", 2007]], "Nicolas Mading": [0, ["Scan Test Planning for Power Reduction", ["Michael E. Imhof", "Christian G. Zoellin", "Hans-Joachim Wunderlich", "Nicolas Mading", "Jens Leenstra"], "https://doi.org/10.1145/1278480.1278614", 6, "dac", 2007]], "Jens Leenstra": [0, ["Scan Test Planning for Power Reduction", ["Michael E. Imhof", "Christian G. Zoellin", "Hans-Joachim Wunderlich", "Nicolas Mading", "Jens Leenstra"], "https://doi.org/10.1145/1278480.1278614", 6, "dac", 2007]], "Xiaoqing Wen": [0, ["Critical-Path-Aware X-Filling for Effective IR-Drop Reduction in At-Speed Scan Testing", ["Xiaoqing Wen", "Kohei Miyase", "Tatsuya Suzuki", "Seiji Kajihara", "Yuji Ohsumi", "Kewal K. Saluja"], "https://doi.org/10.1145/1278480.1278615", 6, "dac", 2007]], "Kohei Miyase": [0, ["Critical-Path-Aware X-Filling for Effective IR-Drop Reduction in At-Speed Scan Testing", ["Xiaoqing Wen", "Kohei Miyase", "Tatsuya Suzuki", "Seiji Kajihara", "Yuji Ohsumi", "Kewal K. Saluja"], "https://doi.org/10.1145/1278480.1278615", 6, "dac", 2007]], "Tatsuya Suzuki": [0, ["Critical-Path-Aware X-Filling for Effective IR-Drop Reduction in At-Speed Scan Testing", ["Xiaoqing Wen", "Kohei Miyase", "Tatsuya Suzuki", "Seiji Kajihara", "Yuji Ohsumi", "Kewal K. Saluja"], "https://doi.org/10.1145/1278480.1278615", 6, "dac", 2007]], "Seiji Kajihara": [0, ["Critical-Path-Aware X-Filling for Effective IR-Drop Reduction in At-Speed Scan Testing", ["Xiaoqing Wen", "Kohei Miyase", "Tatsuya Suzuki", "Seiji Kajihara", "Yuji Ohsumi", "Kewal K. Saluja"], "https://doi.org/10.1145/1278480.1278615", 6, "dac", 2007]], "Yuji Ohsumi": [0, ["Critical-Path-Aware X-Filling for Effective IR-Drop Reduction in At-Speed Scan Testing", ["Xiaoqing Wen", "Kohei Miyase", "Tatsuya Suzuki", "Seiji Kajihara", "Yuji Ohsumi", "Kewal K. Saluja"], "https://doi.org/10.1145/1278480.1278615", 6, "dac", 2007]], "Kewal K. Saluja": [0, ["Critical-Path-Aware X-Filling for Effective IR-Drop Reduction in At-Speed Scan Testing", ["Xiaoqing Wen", "Kohei Miyase", "Tatsuya Suzuki", "Seiji Kajihara", "Yuji Ohsumi", "Kewal K. Saluja"], "https://doi.org/10.1145/1278480.1278615", 6, "dac", 2007]], "Nisar Ahmed": [0, ["Transition Delay Fault Test Pattern Generation Considering Supply Voltage Noise in a SOC Design", ["Nisar Ahmed", "Mohammad Tehranipoor", "Vinay Jayaram"], "https://doi.org/10.1145/1278480.1278616", 6, "dac", 2007]], "Mohammad Tehranipoor": [0, ["Transition Delay Fault Test Pattern Generation Considering Supply Voltage Noise in a SOC Design", ["Nisar Ahmed", "Mohammad Tehranipoor", "Vinay Jayaram"], "https://doi.org/10.1145/1278480.1278616", 6, "dac", 2007]], "Vinay Jayaram": [0, ["Transition Delay Fault Test Pattern Generation Considering Supply Voltage Noise in a SOC Design", ["Nisar Ahmed", "Mohammad Tehranipoor", "Vinay Jayaram"], "https://doi.org/10.1145/1278480.1278616", 6, "dac", 2007]], "Grzegorz Mrugalski": [0, ["New Test Data Decompressor for Low Power Applications", ["Grzegorz Mrugalski", "Janusz Rajski", "Dariusz Czysz", "Jerzy Tyszer"], "https://doi.org/10.1145/1278480.1278617", 6, "dac", 2007]], "Janusz Rajski": [0, ["New Test Data Decompressor for Low Power Applications", ["Grzegorz Mrugalski", "Janusz Rajski", "Dariusz Czysz", "Jerzy Tyszer"], "https://doi.org/10.1145/1278480.1278617", 6, "dac", 2007], ["Test Generation in the Presence of Timing Exceptions and Constraints", ["Dhiraj Goswami", "Kun-Han Tsai", "Mark Kassab", "Janusz Rajski"], "https://doi.org/10.1145/1278480.1278653", 6, "dac", 2007]], "Dariusz Czysz": [0, ["New Test Data Decompressor for Low Power Applications", ["Grzegorz Mrugalski", "Janusz Rajski", "Dariusz Czysz", "Jerzy Tyszer"], "https://doi.org/10.1145/1278480.1278617", 6, "dac", 2007]], "Jerzy Tyszer": [0, ["New Test Data Decompressor for Low Power Applications", ["Grzegorz Mrugalski", "Janusz Rajski", "Dariusz Czysz", "Jerzy Tyszer"], "https://doi.org/10.1145/1278480.1278617", 6, "dac", 2007]], "Razvan Racu": [0, ["Automotive Software Integration", ["Razvan Racu", "Arne Hamann", "Rolf Ernst", "Kai Richter"], "https://doi.org/10.1145/1278480.1278619", 6, "dac", 2007]], "Arne Hamann": [0, ["Automotive Software Integration", ["Razvan Racu", "Arne Hamann", "Rolf Ernst", "Kai Richter"], "https://doi.org/10.1145/1278480.1278619", 6, "dac", 2007]], "Rolf Ernst": [0, ["Automotive Software Integration", ["Razvan Racu", "Arne Hamann", "Rolf Ernst", "Kai Richter"], "https://doi.org/10.1145/1278480.1278619", 6, "dac", 2007], ["FlexWAFE - A High-end Real-Time Stream Processing Library for FPGAs", ["Amilcar do Carmo Lucas", "Sven Heithecker", "Rolf Ernst"], "https://doi.org/10.1145/1278480.1278706", 6, "dac", 2007]], "Kai Richter": [0, ["Automotive Software Integration", ["Razvan Racu", "Arne Hamann", "Rolf Ernst", "Kai Richter"], "https://doi.org/10.1145/1278480.1278619", 6, "dac", 2007]], "Antal Rajnak": [0, ["Computer-aided Architecture Design & Optimized Implementation of Distributed Automotive EE Systems", ["Antal Rajnak", "Ajay Kumar"], "https://doi.org/10.1145/1278480.1278621", 6, "dac", 2007]], "Ajay Kumar": [0, ["Computer-aided Architecture Design & Optimized Implementation of Distributed Automotive EE Systems", ["Antal Rajnak", "Ajay Kumar"], "https://doi.org/10.1145/1278480.1278621", 6, "dac", 2007]], "Kerry Bernstein": [0, ["Interconnects in the Third Dimension: Design Challenges for 3D ICs", ["Kerry Bernstein", "Paul Andry", "Jerome Cann", "Philip G. Emma", "David Greenberg", "Wilfried Haensch", "Mike Ignatowski", "Steven J. Koester", "John Magerlein", "Ruchir Puri", "Albert M. Young"], "https://doi.org/10.1145/1278480.1278623", 6, "dac", 2007]], "Paul Andry": [0, ["Interconnects in the Third Dimension: Design Challenges for 3D ICs", ["Kerry Bernstein", "Paul Andry", "Jerome Cann", "Philip G. Emma", "David Greenberg", "Wilfried Haensch", "Mike Ignatowski", "Steven J. Koester", "John Magerlein", "Ruchir Puri", "Albert M. Young"], "https://doi.org/10.1145/1278480.1278623", 6, "dac", 2007]], "Jerome Cann": [0, ["Interconnects in the Third Dimension: Design Challenges for 3D ICs", ["Kerry Bernstein", "Paul Andry", "Jerome Cann", "Philip G. Emma", "David Greenberg", "Wilfried Haensch", "Mike Ignatowski", "Steven J. Koester", "John Magerlein", "Ruchir Puri", "Albert M. Young"], "https://doi.org/10.1145/1278480.1278623", 6, "dac", 2007]], "Philip G. Emma": [0, ["Interconnects in the Third Dimension: Design Challenges for 3D ICs", ["Kerry Bernstein", "Paul Andry", "Jerome Cann", "Philip G. Emma", "David Greenberg", "Wilfried Haensch", "Mike Ignatowski", "Steven J. Koester", "John Magerlein", "Ruchir Puri", "Albert M. Young"], "https://doi.org/10.1145/1278480.1278623", 6, "dac", 2007]], "David Greenberg": [0, ["Interconnects in the Third Dimension: Design Challenges for 3D ICs", ["Kerry Bernstein", "Paul Andry", "Jerome Cann", "Philip G. Emma", "David Greenberg", "Wilfried Haensch", "Mike Ignatowski", "Steven J. Koester", "John Magerlein", "Ruchir Puri", "Albert M. Young"], "https://doi.org/10.1145/1278480.1278623", 6, "dac", 2007]], "Wilfried Haensch": [0, ["Interconnects in the Third Dimension: Design Challenges for 3D ICs", ["Kerry Bernstein", "Paul Andry", "Jerome Cann", "Philip G. Emma", "David Greenberg", "Wilfried Haensch", "Mike Ignatowski", "Steven J. Koester", "John Magerlein", "Ruchir Puri", "Albert M. Young"], "https://doi.org/10.1145/1278480.1278623", 6, "dac", 2007]], "Mike Ignatowski": [0, ["Interconnects in the Third Dimension: Design Challenges for 3D ICs", ["Kerry Bernstein", "Paul Andry", "Jerome Cann", "Philip G. Emma", "David Greenberg", "Wilfried Haensch", "Mike Ignatowski", "Steven J. Koester", "John Magerlein", "Ruchir Puri", "Albert M. Young"], "https://doi.org/10.1145/1278480.1278623", 6, "dac", 2007]], "Steven J. Koester": [0, ["Interconnects in the Third Dimension: Design Challenges for 3D ICs", ["Kerry Bernstein", "Paul Andry", "Jerome Cann", "Philip G. Emma", "David Greenberg", "Wilfried Haensch", "Mike Ignatowski", "Steven J. Koester", "John Magerlein", "Ruchir Puri", "Albert M. Young"], "https://doi.org/10.1145/1278480.1278623", 6, "dac", 2007]], "John Magerlein": [0, ["Interconnects in the Third Dimension: Design Challenges for 3D ICs", ["Kerry Bernstein", "Paul Andry", "Jerome Cann", "Philip G. Emma", "David Greenberg", "Wilfried Haensch", "Mike Ignatowski", "Steven J. Koester", "John Magerlein", "Ruchir Puri", "Albert M. Young"], "https://doi.org/10.1145/1278480.1278623", 6, "dac", 2007]], "Albert M. Young": [0, ["Interconnects in the Third Dimension: Design Challenges for 3D ICs", ["Kerry Bernstein", "Paul Andry", "Jerome Cann", "Philip G. Emma", "David Greenberg", "Wilfried Haensch", "Mike Ignatowski", "Steven J. Koester", "John Magerlein", "Ruchir Puri", "Albert M. Young"], "https://doi.org/10.1145/1278480.1278623", 6, "dac", 2007]], "Azad Naeemi": [0, ["Performance Modeling and Optimization for Single- and Multi-Wall Carbon Nanotube Interconnects", ["Azad Naeemi", "Reza Sarvari", "James D. Meindl"], "https://doi.org/10.1145/1278480.1278624", 6, "dac", 2007]], "Reza Sarvari": [0, ["Performance Modeling and Optimization for Single- and Multi-Wall Carbon Nanotube Interconnects", ["Azad Naeemi", "Reza Sarvari", "James D. Meindl"], "https://doi.org/10.1145/1278480.1278624", 6, "dac", 2007]], "James D. Meindl": [0, ["Performance Modeling and Optimization for Single- and Multi-Wall Carbon Nanotube Interconnects", ["Azad Naeemi", "Reza Sarvari", "James D. Meindl"], "https://doi.org/10.1145/1278480.1278624", 6, "dac", 2007]], "Louis Scheffer": [0, ["CAD Implications of New Interconnect Technologies", ["Louis Scheffer"], "https://doi.org/10.1145/1278480.1278626", 6, "dac", 2007]], "HyoJung Han": [0.9925979971885681, ["Alembic: An Efficient Algorithm for CNF Preprocessing", ["HyoJung Han", "Fabio Somenzi"], "https://doi.org/10.1145/1278480.1278628", 6, "dac", 2007]], "Fabio Somenzi": [0, ["Alembic: An Efficient Algorithm for CNF Preprocessing", ["HyoJung Han", "Fabio Somenzi"], "https://doi.org/10.1145/1278480.1278628", 6, "dac", 2007]], "Shujun Deng": [0, ["EHSAT: An Efficient RTL Satisfiability Solver Using an Extended DPLL Procedure", ["Shujun Deng", "Jinian Bian", "Weimin Wu", "Xiaoqing Yang", "Yanni Zhao"], "https://doi.org/10.1145/1278480.1278629", 6, "dac", 2007]], "Jinian Bian": [0, ["EHSAT: An Efficient RTL Satisfiability Solver Using an Extended DPLL Procedure", ["Shujun Deng", "Jinian Bian", "Weimin Wu", "Xiaoqing Yang", "Yanni Zhao"], "https://doi.org/10.1145/1278480.1278629", 6, "dac", 2007]], "Weimin Wu": [2.0082297851331532e-05, ["EHSAT: An Efficient RTL Satisfiability Solver Using an Extended DPLL Procedure", ["Shujun Deng", "Jinian Bian", "Weimin Wu", "Xiaoqing Yang", "Yanni Zhao"], "https://doi.org/10.1145/1278480.1278629", 6, "dac", 2007]], "Xiaoqing Yang": [1.1614811488893512e-12, ["EHSAT: An Efficient RTL Satisfiability Solver Using an Extended DPLL Procedure", ["Shujun Deng", "Jinian Bian", "Weimin Wu", "Xiaoqing Yang", "Yanni Zhao"], "https://doi.org/10.1145/1278480.1278629", 6, "dac", 2007]], "Yanni Zhao": [0, ["EHSAT: An Efficient RTL Satisfiability Solver Using an Extended DPLL Procedure", ["Shujun Deng", "Jinian Bian", "Weimin Wu", "Xiaoqing Yang", "Yanni Zhao"], "https://doi.org/10.1145/1278480.1278629", 6, "dac", 2007]], "Ohad Shacham": [0, ["On-The-Fly Resolve Trace Minimization", ["Ohad Shacham", "Karen Yorav"], "https://doi.org/10.1145/1278480.1278630", 6, "dac", 2007]], "Karen Yorav": [0, ["On-The-Fly Resolve Trace Minimization", ["Ohad Shacham", "Karen Yorav"], "https://doi.org/10.1145/1278480.1278630", 6, "dac", 2007]], "Satrajit Chatterjee": [0, ["On Resolution Proofs for Combinational Equivalence", ["Satrajit Chatterjee", "Alan Mishchenko", "Robert K. Brayton", "Andreas Kuehlmann"], "https://doi.org/10.1145/1278480.1278631", 6, "dac", 2007]], "Alan Mishchenko": [0, ["On Resolution Proofs for Combinational Equivalence", ["Satrajit Chatterjee", "Alan Mishchenko", "Robert K. Brayton", "Andreas Kuehlmann"], "https://doi.org/10.1145/1278480.1278631", 6, "dac", 2007]], "Robert K. Brayton": [0, ["On Resolution Proofs for Combinational Equivalence", ["Satrajit Chatterjee", "Alan Mishchenko", "Robert K. Brayton", "Andreas Kuehlmann"], "https://doi.org/10.1145/1278480.1278631", 6, "dac", 2007]], "Andreas Kuehlmann": [0, ["On Resolution Proofs for Combinational Equivalence", ["Satrajit Chatterjee", "Alan Mishchenko", "Robert K. Brayton", "Andreas Kuehlmann"], "https://doi.org/10.1145/1278480.1278631", 6, "dac", 2007]], "Jia-Wei Fang": [0, ["An Integer Linear Programming Based Routing Algorithm for Flip-Chip Design", ["Jia-Wei Fang", "Chin-Hsiung Hsu", "Yao-Wen Chang"], "https://doi.org/10.1145/1278480.1278633", 6, "dac", 2007]], "Chin-Hsiung Hsu": [0, ["An Integer Linear Programming Based Routing Algorithm for Flip-Chip Design", ["Jia-Wei Fang", "Chin-Hsiung Hsu", "Yao-Wen Chang"], "https://doi.org/10.1145/1278480.1278633", 6, "dac", 2007]], "Krishna Bharath": [0, ["Computationally Efficient Power Integrity Simulation for System-on-Package Applications", ["Krishna Bharath", "Ege Engin", "Madhavan Swaminathan", "Kazuhide Uriu", "Toru Yamada"], "https://doi.org/10.1145/1278480.1278634", 6, "dac", 2007]], "Ege Engin": [0, ["Computationally Efficient Power Integrity Simulation for System-on-Package Applications", ["Krishna Bharath", "Ege Engin", "Madhavan Swaminathan", "Kazuhide Uriu", "Toru Yamada"], "https://doi.org/10.1145/1278480.1278634", 6, "dac", 2007]], "Madhavan Swaminathan": [0, ["Computationally Efficient Power Integrity Simulation for System-on-Package Applications", ["Krishna Bharath", "Ege Engin", "Madhavan Swaminathan", "Kazuhide Uriu", "Toru Yamada"], "https://doi.org/10.1145/1278480.1278634", 6, "dac", 2007]], "Kazuhide Uriu": [0, ["Computationally Efficient Power Integrity Simulation for System-on-Package Applications", ["Krishna Bharath", "Ege Engin", "Madhavan Swaminathan", "Kazuhide Uriu", "Toru Yamada"], "https://doi.org/10.1145/1278480.1278634", 6, "dac", 2007]], "Toru Yamada": [0, ["Computationally Efficient Power Integrity Simulation for System-on-Package Applications", ["Krishna Bharath", "Ege Engin", "Madhavan Swaminathan", "Kazuhide Uriu", "Toru Yamada"], "https://doi.org/10.1145/1278480.1278634", 6, "dac", 2007]], "Hao Yu": [0.05930126644670963, ["Off-chip Decoupling Capacitor Allocation for Chip Package Co-Design", ["Hao Yu", "Chunta Chu", "Lei He"], "https://doi.org/10.1145/1278480.1278635", 4, "dac", 2007]], "Chunta Chu": [0.005936094559729099, ["Off-chip Decoupling Capacitor Allocation for Chip Package Co-Design", ["Hao Yu", "Chunta Chu", "Lei He"], "https://doi.org/10.1145/1278480.1278635", 4, "dac", 2007]], "Kiran Puttaswamy": [0, ["Scalability of 3D-Integrated Arithmetic Units in High-Performance Microprocessors", ["Kiran Puttaswamy", "Gabriel H. Loh"], "https://doi.org/10.1145/1278480.1278636", 4, "dac", 2007]], "Gabriel H. Loh": [0, ["Scalability of 3D-Integrated Arithmetic Units in High-Performance Microprocessors", ["Kiran Puttaswamy", "Gabriel H. Loh"], "https://doi.org/10.1145/1278480.1278636", 4, "dac", 2007]], "Brent Goplen": [0, ["Placement of 3D ICs with Thermal and Interlayer Via Considerations", ["Brent Goplen", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1278480.1278637", 6, "dac", 2007]], "Lauren Sarno": [0, ["Corezilla: Build and Tame the Multicore Beast?", ["Lauren Sarno", "Wen-mei W. Hwu", "Craig Lund", "Markus Levy", "James R. Larus", "James Reinders", "Gordon Cameron", "Chris Lennard", "Takashi Yoshimori"], "", 2, "dac", 2007], ["IP Exchange: I'll Show You Mine if You Show Me Yours", ["Lauren Sarno", "Ron Wilson", "Soo-Kwan Eo", "Laurent Lestringand", "John Goodenough", "Guri Stark", "Serge Leef", "Dave Witt"], "", 2, "dac", 2007]], "Wen-mei W. Hwu": [0, ["Corezilla: Build and Tame the Multicore Beast?", ["Lauren Sarno", "Wen-mei W. Hwu", "Craig Lund", "Markus Levy", "James R. Larus", "James Reinders", "Gordon Cameron", "Chris Lennard", "Takashi Yoshimori"], "", 2, "dac", 2007], ["Implicitly Parallel Programming Models for Thousand-Core Microprocessors", ["Wen-mei W. Hwu", "Shane Ryoo", "Sain-Zee Ueng", "John H. Kelm", "Isaac Gelado", "Sam S. Stone", "Robert E. Kidd", "Sara S. Baghsorkhi", "Aqeel Mahesri", "Stephanie C. Tsao", "Nacho Navarro", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1278480.1278669", 6, "dac", 2007]], "Craig Lund": [0, ["Corezilla: Build and Tame the Multicore Beast?", ["Lauren Sarno", "Wen-mei W. Hwu", "Craig Lund", "Markus Levy", "James R. Larus", "James Reinders", "Gordon Cameron", "Chris Lennard", "Takashi Yoshimori"], "", 2, "dac", 2007]], "Markus Levy": [0, ["Corezilla: Build and Tame the Multicore Beast?", ["Lauren Sarno", "Wen-mei W. Hwu", "Craig Lund", "Markus Levy", "James R. Larus", "James Reinders", "Gordon Cameron", "Chris Lennard", "Takashi Yoshimori"], "", 2, "dac", 2007], ["The KILL Rule for Multicore", ["Anant Agarwal", "Markus Levy"], "https://doi.org/10.1145/1278480.1278668", 4, "dac", 2007]], "James R. Larus": [0, ["Corezilla: Build and Tame the Multicore Beast?", ["Lauren Sarno", "Wen-mei W. Hwu", "Craig Lund", "Markus Levy", "James R. Larus", "James Reinders", "Gordon Cameron", "Chris Lennard", "Takashi Yoshimori"], "", 2, "dac", 2007]], "James Reinders": [0, ["Corezilla: Build and Tame the Multicore Beast?", ["Lauren Sarno", "Wen-mei W. Hwu", "Craig Lund", "Markus Levy", "James R. Larus", "James Reinders", "Gordon Cameron", "Chris Lennard", "Takashi Yoshimori"], "", 2, "dac", 2007]], "Gordon Cameron": [0, ["Corezilla: Build and Tame the Multicore Beast?", ["Lauren Sarno", "Wen-mei W. Hwu", "Craig Lund", "Markus Levy", "James R. Larus", "James Reinders", "Gordon Cameron", "Chris Lennard", "Takashi Yoshimori"], "", 2, "dac", 2007]], "Chris Lennard": [0, ["Corezilla: Build and Tame the Multicore Beast?", ["Lauren Sarno", "Wen-mei W. Hwu", "Craig Lund", "Markus Levy", "James R. Larus", "James Reinders", "Gordon Cameron", "Chris Lennard", "Takashi Yoshimori"], "", 2, "dac", 2007]], "Takashi Yoshimori": [0, ["Corezilla: Build and Tame the Multicore Beast?", ["Lauren Sarno", "Wen-mei W. Hwu", "Craig Lund", "Markus Levy", "James R. Larus", "James Reinders", "Gordon Cameron", "Chris Lennard", "Takashi Yoshimori"], "", 2, "dac", 2007]], "Ron Weiss": [0, ["Synthetic biology: from bacteria to stem cells", ["Ron Weiss"], "https://doi.org/10.1145/1278480.1278640", 2, "dac", 2007]], "Lingchong You": [0, ["Engineering synthetic killer circuits in bacteria", ["Lingchong You"], "https://doi.org/10.1145/1278480.1278641", 2, "dac", 2007]], "Jeffrey J. Tabor": [0, ["Programming Living Cells to Function as Massively Parallel Computers", ["Jeffrey J. Tabor"], "https://doi.org/10.1145/1278480.1278642", 2, "dac", 2007]], "Brian Fett": [0, ["Synthesizing Stochasticity in Biochemical Systems", ["Brian Fett", "Jehoshua Bruck", "Marc D. Riedel"], "https://doi.org/10.1145/1278480.1278643", 6, "dac", 2007]], "Jehoshua Bruck": [0, ["Synthesizing Stochasticity in Biochemical Systems", ["Brian Fett", "Jehoshua Bruck", "Marc D. Riedel"], "https://doi.org/10.1145/1278480.1278643", 6, "dac", 2007]], "Marc D. Riedel": [0, ["Synthesizing Stochasticity in Biochemical Systems", ["Brian Fett", "Jehoshua Bruck", "Marc D. Riedel"], "https://doi.org/10.1145/1278480.1278643", 6, "dac", 2007]], "Talal Bonny": [0, ["Instruction Splitting for Efficient Code Compression", ["Talal Bonny", "Jorg Henkel"], "https://doi.org/10.1145/1278480.1278645", 6, "dac", 2007]], "Jorg Henkel": [0, ["Instruction Splitting for Efficient Code Compression", ["Talal Bonny", "Jorg Henkel"], "https://doi.org/10.1145/1278480.1278645", 6, "dac", 2007], ["RISPP: Rotating Instruction Set Processing Platform", ["Lars Bauer", "Muhammad Shafique", "Simon Kramer", "Jorg Henkel"], "https://doi.org/10.1145/1278480.1278678", 6, "dac", 2007]], "Jui-Chin Chu": [0.057874683290719986, ["An Embedded Coherent-Multithreading Multimedia Processor and Its Programming Model", ["Jui-Chin Chu", "Wei-Chun Ku", "Shu-Hsuan Chou", "Tien-Fu Chen", "Jiun-In Guo"], "https://doi.org/10.1145/1278480.1278646", 6, "dac", 2007]], "Wei-Chun Ku": [2.460351061017718e-05, ["An Embedded Coherent-Multithreading Multimedia Processor and Its Programming Model", ["Jui-Chin Chu", "Wei-Chun Ku", "Shu-Hsuan Chou", "Tien-Fu Chen", "Jiun-In Guo"], "https://doi.org/10.1145/1278480.1278646", 6, "dac", 2007]], "Shu-Hsuan Chou": [0, ["An Embedded Coherent-Multithreading Multimedia Processor and Its Programming Model", ["Jui-Chin Chu", "Wei-Chun Ku", "Shu-Hsuan Chou", "Tien-Fu Chen", "Jiun-In Guo"], "https://doi.org/10.1145/1278480.1278646", 6, "dac", 2007]], "Tien-Fu Chen": [0, ["An Embedded Coherent-Multithreading Multimedia Processor and Its Programming Model", ["Jui-Chin Chu", "Wei-Chun Ku", "Shu-Hsuan Chou", "Tien-Fu Chen", "Jiun-In Guo"], "https://doi.org/10.1145/1278480.1278646", 6, "dac", 2007]], "Jiun-In Guo": [0, ["An Embedded Coherent-Multithreading Multimedia Processor and Its Programming Model", ["Jui-Chin Chu", "Wei-Chun Ku", "Shu-Hsuan Chou", "Tien-Fu Chen", "Jiun-In Guo"], "https://doi.org/10.1145/1278480.1278646", 6, "dac", 2007]], "Maarten Wiggers": [0, ["Efficient Computation of Buffer Capacities for Cyclo-Static Dataflow Graphs", ["Maarten Wiggers", "Marco Bekooij", "Gerard J. M. Smit"], "https://doi.org/10.1145/1278480.1278647", 6, "dac", 2007]], "Marco Bekooij": [0, ["Efficient Computation of Buffer Capacities for Cyclo-Static Dataflow Graphs", ["Maarten Wiggers", "Marco Bekooij", "Gerard J. M. Smit"], "https://doi.org/10.1145/1278480.1278647", 6, "dac", 2007]], "Gerard J. M. Smit": [0, ["Efficient Computation of Buffer Capacities for Cyclo-Static Dataflow Graphs", ["Maarten Wiggers", "Marco Bekooij", "Gerard J. M. Smit"], "https://doi.org/10.1145/1278480.1278647", 6, "dac", 2007]], "Changjiu Xian": [0, ["Energy-Aware Scheduling for Real-Time Multiprocessor Systems with Uncertain Task Execution Time", ["Changjiu Xian", "Yung-Hsiang Lu", "Zhiyuan Li"], "https://doi.org/10.1145/1278480.1278648", 6, "dac", 2007]], "Yung-Hsiang Lu": [0, ["Energy-Aware Scheduling for Real-Time Multiprocessor Systems with Uncertain Task Execution Time", ["Changjiu Xian", "Yung-Hsiang Lu", "Zhiyuan Li"], "https://doi.org/10.1145/1278480.1278648", 6, "dac", 2007]], "Zhiyuan Li": [0, ["Energy-Aware Scheduling for Real-Time Multiprocessor Systems with Uncertain Task Execution Time", ["Changjiu Xian", "Yung-Hsiang Lu", "Zhiyuan Li"], "https://doi.org/10.1145/1278480.1278648", 6, "dac", 2007]], "Praveen Bhojwani": [0, ["A Robust Protocol for Concurrent On-Line Test (COLT) of NoC-based Systems-on-a-Chip", ["Praveen Bhojwani", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1278480.1278650", 6, "dac", 2007]], "Rabi N. Mahapatra": [0, ["A Robust Protocol for Concurrent On-Line Test (COLT) of NoC-based Systems-on-a-Chip", ["Praveen Bhojwani", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1278480.1278650", 6, "dac", 2007]], "Qiang Xu": [0, ["SOC Test Architecture Optimization for Signal Integrity Faults on Core-External Interconnects", ["Qiang Xu", "Yubin Zhang", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/1278480.1278651", 6, "dac", 2007]], "Yubin Zhang": [0, ["SOC Test Architecture Optimization for Signal Integrity Faults on Core-External Interconnects", ["Qiang Xu", "Yubin Zhang", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/1278480.1278651", 6, "dac", 2007]], "Krishnendu Chakrabarty": [0, ["SOC Test Architecture Optimization for Signal Integrity Faults on Core-External Interconnects", ["Qiang Xu", "Yubin Zhang", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/1278480.1278651", 6, "dac", 2007], ["Integrated Droplet Routing in the Synthesis of Microfluidic Biochips", ["Tao Xu", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/1278480.1278714", 6, "dac", 2007]], "Hiroyuki Iwata": [0, ["A DFT Method for Time Expansion Model at Register Transfer Level", ["Hiroyuki Iwata", "Tomokazu Yoneda", "Hideo Fujiwara"], "https://doi.org/10.1145/1278480.1278652", 6, "dac", 2007]], "Tomokazu Yoneda": [0, ["A DFT Method for Time Expansion Model at Register Transfer Level", ["Hiroyuki Iwata", "Tomokazu Yoneda", "Hideo Fujiwara"], "https://doi.org/10.1145/1278480.1278652", 6, "dac", 2007]], "Hideo Fujiwara": [0, ["A DFT Method for Time Expansion Model at Register Transfer Level", ["Hiroyuki Iwata", "Tomokazu Yoneda", "Hideo Fujiwara"], "https://doi.org/10.1145/1278480.1278652", 6, "dac", 2007]], "Dhiraj Goswami": [0, ["Test Generation in the Presence of Timing Exceptions and Constraints", ["Dhiraj Goswami", "Kun-Han Tsai", "Mark Kassab", "Janusz Rajski"], "https://doi.org/10.1145/1278480.1278653", 6, "dac", 2007]], "Kun-Han Tsai": [0, ["Test Generation in the Presence of Timing Exceptions and Constraints", ["Dhiraj Goswami", "Kun-Han Tsai", "Mark Kassab", "Janusz Rajski"], "https://doi.org/10.1145/1278480.1278653", 6, "dac", 2007]], "Mark Kassab": [0, ["Test Generation in the Presence of Timing Exceptions and Constraints", ["Dhiraj Goswami", "Kun-Han Tsai", "Mark Kassab", "Janusz Rajski"], "https://doi.org/10.1145/1278480.1278653", 6, "dac", 2007]], "Mingoo Seok": [0.985820859670639, ["Analysis and Optimization of Sleep Modes in Subthreshold Circuit Design", ["Mingoo Seok", "Scott Hanson", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1278480.1278655", 6, "dac", 2007], ["Nanometer Device Scaling in Subthreshold Circuits", ["Scott Hanson", "Mingoo Seok", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1278480.1278656", 6, "dac", 2007]], "Scott Hanson": [0, ["Analysis and Optimization of Sleep Modes in Subthreshold Circuit Design", ["Mingoo Seok", "Scott Hanson", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1278480.1278655", 6, "dac", 2007], ["Nanometer Device Scaling in Subthreshold Circuits", ["Scott Hanson", "Mingoo Seok", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1278480.1278656", 6, "dac", 2007]], "Hedi Harizi": [0, ["Efficient Modeling Techniques for Dynamic Voltage Drop Analysis", ["Hedi Harizi", "Robert HauBler", "Markus Olbrich", "Erich Barke"], "https://doi.org/10.1145/1278480.1278657", 6, "dac", 2007]], "Robert HauBler": [0, ["Efficient Modeling Techniques for Dynamic Voltage Drop Analysis", ["Hedi Harizi", "Robert HauBler", "Markus Olbrich", "Erich Barke"], "https://doi.org/10.1145/1278480.1278657", 6, "dac", 2007]], "Markus Olbrich": [0, ["Efficient Modeling Techniques for Dynamic Voltage Drop Analysis", ["Hedi Harizi", "Robert HauBler", "Markus Olbrich", "Erich Barke"], "https://doi.org/10.1145/1278480.1278657", 6, "dac", 2007]], "Erich Barke": [0, ["Efficient Modeling Techniques for Dynamic Voltage Drop Analysis", ["Hedi Harizi", "Robert HauBler", "Markus Olbrich", "Erich Barke"], "https://doi.org/10.1145/1278480.1278657", 6, "dac", 2007]], "Ashesh Rastogi": [0, ["On Estimating Impact of Loading Effect on Leakage Current in Sub-65nm Scaled CMOS Circuits Based on Newton-Raphson Method", ["Ashesh Rastogi", "Wei Chen", "Sandip Kundu"], "https://doi.org/10.1145/1278480.1278658", 4, "dac", 2007]], "Wei Chen": [0, ["On Estimating Impact of Loading Effect on Leakage Current in Sub-65nm Scaled CMOS Circuits Based on Newton-Raphson Method", ["Ashesh Rastogi", "Wei Chen", "Sandip Kundu"], "https://doi.org/10.1145/1278480.1278658", 4, "dac", 2007]], "Sandip Kundu": [0, ["On Estimating Impact of Loading Effect on Leakage Current in Sub-65nm Scaled CMOS Circuits Based on Newton-Raphson Method", ["Ashesh Rastogi", "Wei Chen", "Sandip Kundu"], "https://doi.org/10.1145/1278480.1278658", 4, "dac", 2007]], "Yongsoo Joo": [0.9935221970081329, ["Energy-Aware Data Compression for Multi-Level Cell (MLC) Flash Memory", ["Yongsoo Joo", "Youngjin Cho", "Donghwa Shin", "Naehyuck Chang"], "https://doi.org/10.1145/1278480.1278659", 4, "dac", 2007]], "Youngjin Cho": [0.9949708133935928, ["Energy-Aware Data Compression for Multi-Level Cell (MLC) Flash Memory", ["Yongsoo Joo", "Youngjin Cho", "Donghwa Shin", "Naehyuck Chang"], "https://doi.org/10.1145/1278480.1278659", 4, "dac", 2007]], "Donghwa Shin": [0.927527517080307, ["Energy-Aware Data Compression for Multi-Level Cell (MLC) Flash Memory", ["Yongsoo Joo", "Youngjin Cho", "Donghwa Shin", "Naehyuck Chang"], "https://doi.org/10.1145/1278480.1278659", 4, "dac", 2007]], "Naehyuck Chang": [0.999998927116394, ["Energy-Aware Data Compression for Multi-Level Cell (MLC) Flash Memory", ["Yongsoo Joo", "Youngjin Cho", "Donghwa Shin", "Naehyuck Chang"], "https://doi.org/10.1145/1278480.1278659", 4, "dac", 2007], ["Dynamic Power Management with Hybrid Power Sources", ["Jianli Zhuo", "Chaitali Chakrabarti", "Kyungsoo Lee", "Naehyuck Chang"], "https://doi.org/10.1145/1278480.1278695", 6, "dac", 2007]], "Alex Bobrek": [0, ["Shared Resource Access Attributes for High-Level Contention Models", ["Alex Bobrek", "JoAnn M. Paul", "Donald E. Thomas"], "https://doi.org/10.1145/1278480.1278661", 6, "dac", 2007]], "JoAnn M. Paul": [0, ["Shared Resource Access Attributes for High-Level Contention Models", ["Alex Bobrek", "JoAnn M. Paul", "Donald E. Thomas"], "https://doi.org/10.1145/1278480.1278661", 6, "dac", 2007]], "Donald E. Thomas": [0, ["Shared Resource Access Attributes for High-Level Contention Models", ["Alex Bobrek", "JoAnn M. Paul", "Donald E. Thomas"], "https://doi.org/10.1145/1278480.1278661", 6, "dac", 2007]], "Akash Kumar": [0, ["A Probabilistic Approach to Model Resource Contention for Performance Estimation of Multi-featured Media Devices", ["Akash Kumar", "Bart Mesman", "Henk Corporaal", "Bart D. Theelen", "Yajun Ha"], "https://doi.org/10.1145/1278480.1278662", 6, "dac", 2007]], "Bart Mesman": [0, ["A Probabilistic Approach to Model Resource Contention for Performance Estimation of Multi-featured Media Devices", ["Akash Kumar", "Bart Mesman", "Henk Corporaal", "Bart D. Theelen", "Yajun Ha"], "https://doi.org/10.1145/1278480.1278662", 6, "dac", 2007]], "Bart D. Theelen": [0, ["A Probabilistic Approach to Model Resource Contention for Performance Estimation of Multi-featured Media Devices", ["Akash Kumar", "Bart Mesman", "Henk Corporaal", "Bart D. Theelen", "Yajun Ha"], "https://doi.org/10.1145/1278480.1278662", 6, "dac", 2007]], "Yajun Ha": [0.06267586536705494, ["A Probabilistic Approach to Model Resource Contention for Performance Estimation of Multi-featured Media Devices", ["Akash Kumar", "Bart Mesman", "Henk Corporaal", "Bart D. Theelen", "Yajun Ha"], "https://doi.org/10.1145/1278480.1278662", 6, "dac", 2007]], "Peter Hallschmid": [0, ["Automatic Cache Tuning for Energy-Efficiency using Local Regression Modeling", ["Peter Hallschmid", "Resve Saleh"], "https://doi.org/10.1145/1278480.1278663", 6, "dac", 2007]], "Resve Saleh": [0, ["Automatic Cache Tuning for Energy-Efficiency using Local Regression Modeling", ["Peter Hallschmid", "Resve Saleh"], "https://doi.org/10.1145/1278480.1278663", 6, "dac", 2007]], "Balaji Raman": [0, ["Reducing Data-Memory Footprint of Multimedia Applications by Delay Redistribution", ["Balaji Raman", "Samarjit Chakraborty", "Wei Tsang Ooi", "Santanu Dutta"], "https://doi.org/10.1145/1278480.1278664", 6, "dac", 2007]], "Wei Tsang Ooi": [0, ["Reducing Data-Memory Footprint of Multimedia Applications by Delay Redistribution", ["Balaji Raman", "Samarjit Chakraborty", "Wei Tsang Ooi", "Santanu Dutta"], "https://doi.org/10.1145/1278480.1278664", 6, "dac", 2007]], "Santanu Dutta": [0, ["Reducing Data-Memory Footprint of Multimedia Applications by Delay Redistribution", ["Balaji Raman", "Samarjit Chakraborty", "Wei Tsang Ooi", "Santanu Dutta"], "https://doi.org/10.1145/1278480.1278664", 6, "dac", 2007]], "Tom Fitzpatrick": [0, ["Verification Coverage: When is Enough, Enough?", ["Francine Bacchini", "Alan J. Hu", "Tom Fitzpatrick", "Rajeev Ranjan", "David Lacey", "Mercedes Tan", "Andrew Piziali", "Avi Ziv"], "", 2, "dac", 2007]], "Rajeev Ranjan": [0, ["Verification Coverage: When is Enough, Enough?", ["Francine Bacchini", "Alan J. Hu", "Tom Fitzpatrick", "Rajeev Ranjan", "David Lacey", "Mercedes Tan", "Andrew Piziali", "Avi Ziv"], "", 2, "dac", 2007]], "David Lacey": [0, ["Verification Coverage: When is Enough, Enough?", ["Francine Bacchini", "Alan J. Hu", "Tom Fitzpatrick", "Rajeev Ranjan", "David Lacey", "Mercedes Tan", "Andrew Piziali", "Avi Ziv"], "", 2, "dac", 2007]], "Mercedes Tan": [0, ["Verification Coverage: When is Enough, Enough?", ["Francine Bacchini", "Alan J. Hu", "Tom Fitzpatrick", "Rajeev Ranjan", "David Lacey", "Mercedes Tan", "Andrew Piziali", "Avi Ziv"], "", 2, "dac", 2007]], "Andrew Piziali": [0, ["Verification Coverage: When is Enough, Enough?", ["Francine Bacchini", "Alan J. Hu", "Tom Fitzpatrick", "Rajeev Ranjan", "David Lacey", "Mercedes Tan", "Andrew Piziali", "Avi Ziv"], "", 2, "dac", 2007]], "Avi Ziv": [0, ["Verification Coverage: When is Enough, Enough?", ["Francine Bacchini", "Alan J. Hu", "Tom Fitzpatrick", "Rajeev Ranjan", "David Lacey", "Mercedes Tan", "Andrew Piziali", "Avi Ziv"], "", 2, "dac", 2007]], "Shekhar Borkar": [0, ["Thousand Core ChipsA Technology Perspective", ["Shekhar Borkar"], "https://doi.org/10.1145/1278480.1278667", 4, "dac", 2007]], "Anant Agarwal": [0, ["The KILL Rule for Multicore", ["Anant Agarwal", "Markus Levy"], "https://doi.org/10.1145/1278480.1278668", 4, "dac", 2007]], "Shane Ryoo": [0, ["Implicitly Parallel Programming Models for Thousand-Core Microprocessors", ["Wen-mei W. Hwu", "Shane Ryoo", "Sain-Zee Ueng", "John H. Kelm", "Isaac Gelado", "Sam S. Stone", "Robert E. Kidd", "Sara S. Baghsorkhi", "Aqeel Mahesri", "Stephanie C. Tsao", "Nacho Navarro", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1278480.1278669", 6, "dac", 2007]], "Sain-Zee Ueng": [0, ["Implicitly Parallel Programming Models for Thousand-Core Microprocessors", ["Wen-mei W. Hwu", "Shane Ryoo", "Sain-Zee Ueng", "John H. Kelm", "Isaac Gelado", "Sam S. Stone", "Robert E. Kidd", "Sara S. Baghsorkhi", "Aqeel Mahesri", "Stephanie C. Tsao", "Nacho Navarro", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1278480.1278669", 6, "dac", 2007]], "John H. Kelm": [0, ["Implicitly Parallel Programming Models for Thousand-Core Microprocessors", ["Wen-mei W. Hwu", "Shane Ryoo", "Sain-Zee Ueng", "John H. Kelm", "Isaac Gelado", "Sam S. Stone", "Robert E. Kidd", "Sara S. Baghsorkhi", "Aqeel Mahesri", "Stephanie C. Tsao", "Nacho Navarro", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1278480.1278669", 6, "dac", 2007]], "Isaac Gelado": [0, ["Implicitly Parallel Programming Models for Thousand-Core Microprocessors", ["Wen-mei W. Hwu", "Shane Ryoo", "Sain-Zee Ueng", "John H. Kelm", "Isaac Gelado", "Sam S. Stone", "Robert E. Kidd", "Sara S. Baghsorkhi", "Aqeel Mahesri", "Stephanie C. Tsao", "Nacho Navarro", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1278480.1278669", 6, "dac", 2007]], "Sam S. Stone": [0, ["Implicitly Parallel Programming Models for Thousand-Core Microprocessors", ["Wen-mei W. Hwu", "Shane Ryoo", "Sain-Zee Ueng", "John H. Kelm", "Isaac Gelado", "Sam S. Stone", "Robert E. Kidd", "Sara S. Baghsorkhi", "Aqeel Mahesri", "Stephanie C. Tsao", "Nacho Navarro", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1278480.1278669", 6, "dac", 2007]], "Robert E. Kidd": [0, ["Implicitly Parallel Programming Models for Thousand-Core Microprocessors", ["Wen-mei W. Hwu", "Shane Ryoo", "Sain-Zee Ueng", "John H. Kelm", "Isaac Gelado", "Sam S. Stone", "Robert E. Kidd", "Sara S. Baghsorkhi", "Aqeel Mahesri", "Stephanie C. Tsao", "Nacho Navarro", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1278480.1278669", 6, "dac", 2007]], "Sara S. Baghsorkhi": [0, ["Implicitly Parallel Programming Models for Thousand-Core Microprocessors", ["Wen-mei W. Hwu", "Shane Ryoo", "Sain-Zee Ueng", "John H. Kelm", "Isaac Gelado", "Sam S. Stone", "Robert E. Kidd", "Sara S. Baghsorkhi", "Aqeel Mahesri", "Stephanie C. Tsao", "Nacho Navarro", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1278480.1278669", 6, "dac", 2007]], "Aqeel Mahesri": [0, ["Implicitly Parallel Programming Models for Thousand-Core Microprocessors", ["Wen-mei W. Hwu", "Shane Ryoo", "Sain-Zee Ueng", "John H. Kelm", "Isaac Gelado", "Sam S. Stone", "Robert E. Kidd", "Sara S. Baghsorkhi", "Aqeel Mahesri", "Stephanie C. Tsao", "Nacho Navarro", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1278480.1278669", 6, "dac", 2007]], "Stephanie C. Tsao": [0, ["Implicitly Parallel Programming Models for Thousand-Core Microprocessors", ["Wen-mei W. Hwu", "Shane Ryoo", "Sain-Zee Ueng", "John H. Kelm", "Isaac Gelado", "Sam S. Stone", "Robert E. Kidd", "Sara S. Baghsorkhi", "Aqeel Mahesri", "Stephanie C. Tsao", "Nacho Navarro", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1278480.1278669", 6, "dac", 2007]], "Nacho Navarro": [0, ["Implicitly Parallel Programming Models for Thousand-Core Microprocessors", ["Wen-mei W. Hwu", "Shane Ryoo", "Sain-Zee Ueng", "John H. Kelm", "Isaac Gelado", "Sam S. Stone", "Robert E. Kidd", "Sara S. Baghsorkhi", "Aqeel Mahesri", "Stephanie C. Tsao", "Nacho Navarro", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1278480.1278669", 6, "dac", 2007]], "Steven S. Lumetta": [0, ["Implicitly Parallel Programming Models for Thousand-Core Microprocessors", ["Wen-mei W. Hwu", "Shane Ryoo", "Sain-Zee Ueng", "John H. Kelm", "Isaac Gelado", "Sam S. Stone", "Robert E. Kidd", "Sara S. Baghsorkhi", "Aqeel Mahesri", "Stephanie C. Tsao", "Nacho Navarro", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1278480.1278669", 6, "dac", 2007]], "Matthew I. Frank": [0, ["Implicitly Parallel Programming Models for Thousand-Core Microprocessors", ["Wen-mei W. Hwu", "Shane Ryoo", "Sain-Zee Ueng", "John H. Kelm", "Isaac Gelado", "Sam S. Stone", "Robert E. Kidd", "Sara S. Baghsorkhi", "Aqeel Mahesri", "Stephanie C. Tsao", "Nacho Navarro", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1278480.1278669", 6, "dac", 2007]], "Sanjay J. Patel": [0, ["Implicitly Parallel Programming Models for Thousand-Core Microprocessors", ["Wen-mei W. Hwu", "Shane Ryoo", "Sain-Zee Ueng", "John H. Kelm", "Isaac Gelado", "Sam S. Stone", "Robert E. Kidd", "Sara S. Baghsorkhi", "Aqeel Mahesri", "Stephanie C. Tsao", "Nacho Navarro", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1278480.1278669", 6, "dac", 2007]], "John A. Darringer": [0, ["Multi-Core Design Automation Challenges", ["John A. Darringer"], "https://doi.org/10.1145/1278480.1278670", 5, "dac", 2007]], "Kyoung-Hwan Lim": [0.999101459980011, ["Interconnect and Communication Synthesis for Distributed Register-File Microarchitecture", ["Kyoung-Hwan Lim", "YongHwan Kim", "Taewhan Kim"], "https://doi.org/10.1145/1278480.1278672", 6, "dac", 2007]], "YongHwan Kim": [0.9232163578271866, ["Interconnect and Communication Synthesis for Distributed Register-File Microarchitecture", ["Kyoung-Hwan Lim", "YongHwan Kim", "Taewhan Kim"], "https://doi.org/10.1145/1278480.1278672", 6, "dac", 2007]], "Taewhan Kim": [1, ["Interconnect and Communication Synthesis for Distributed Register-File Microarchitecture", ["Kyoung-Hwan Lim", "YongHwan Kim", "Taewhan Kim"], "https://doi.org/10.1145/1278480.1278672", 6, "dac", 2007]], "Sudarshan Banerjee": [0, ["Selective Band width and Resource Management in Scheduling for Dynamically Reconfigurable Architectures", ["Sudarshan Banerjee", "Elaheh Bozorgzadeh", "Nikil D. Dutt", "Juanjo Noguera"], "https://doi.org/10.1145/1278480.1278673", 6, "dac", 2007]], "Nikil D. Dutt": [0, ["Selective Band width and Resource Management in Scheduling for Dynamically Reconfigurable Architectures", ["Sudarshan Banerjee", "Elaheh Bozorgzadeh", "Nikil D. Dutt", "Juanjo Noguera"], "https://doi.org/10.1145/1278480.1278673", 6, "dac", 2007]], "Juanjo Noguera": [0, ["Selective Band width and Resource Management in Scheduling for Dynamically Reconfigurable Architectures", ["Sudarshan Banerjee", "Elaheh Bozorgzadeh", "Nikil D. Dutt", "Juanjo Noguera"], "https://doi.org/10.1145/1278480.1278673", 6, "dac", 2007]], "Sander Stuijk": [0, ["Multiprocessor Resource Allocation for Throughput-Constrained Synchronous Dataflow Graphs", ["Sander Stuijk", "Twan Basten", "Marc Geilen", "Henk Corporaal"], "https://doi.org/10.1145/1278480.1278674", 6, "dac", 2007]], "Twan Basten": [0, ["Multiprocessor Resource Allocation for Throughput-Constrained Synchronous Dataflow Graphs", ["Sander Stuijk", "Twan Basten", "Marc Geilen", "Henk Corporaal"], "https://doi.org/10.1145/1278480.1278674", 6, "dac", 2007]], "Marc Geilen": [0, ["Multiprocessor Resource Allocation for Throughput-Constrained Synchronous Dataflow Graphs", ["Sander Stuijk", "Twan Basten", "Marc Geilen", "Henk Corporaal"], "https://doi.org/10.1145/1278480.1278674", 6, "dac", 2007]], "Girish Venkataramani": [0, ["Global Critical Path: A Tool for System-Level Timing Analysis", ["Girish Venkataramani", "Mihai Budiu", "Tiberiu Chelcea", "Seth Copen Goldstein"], "https://doi.org/10.1145/1278480.1278675", 4, "dac", 2007], ["Self-Resetting Latches for Asynchronous Micro-Pipelines", ["Tiberiu Chelcea", "Girish Venkataramani", "Seth Copen Goldstein"], "https://doi.org/10.1145/1278480.1278723", 4, "dac", 2007]], "Mihai Budiu": [0, ["Global Critical Path: A Tool for System-Level Timing Analysis", ["Girish Venkataramani", "Mihai Budiu", "Tiberiu Chelcea", "Seth Copen Goldstein"], "https://doi.org/10.1145/1278480.1278675", 4, "dac", 2007]], "Tiberiu Chelcea": [0, ["Global Critical Path: A Tool for System-Level Timing Analysis", ["Girish Venkataramani", "Mihai Budiu", "Tiberiu Chelcea", "Seth Copen Goldstein"], "https://doi.org/10.1145/1278480.1278675", 4, "dac", 2007], ["Self-Resetting Latches for Asynchronous Micro-Pipelines", ["Tiberiu Chelcea", "Girish Venkataramani", "Seth Copen Goldstein"], "https://doi.org/10.1145/1278480.1278723", 4, "dac", 2007]], "Seth Copen Goldstein": [0, ["Global Critical Path: A Tool for System-Level Timing Analysis", ["Girish Venkataramani", "Mihai Budiu", "Tiberiu Chelcea", "Seth Copen Goldstein"], "https://doi.org/10.1145/1278480.1278675", 4, "dac", 2007], ["Self-Resetting Latches for Asynchronous Micro-Pipelines", ["Tiberiu Chelcea", "Girish Venkataramani", "Seth Copen Goldstein"], "https://doi.org/10.1145/1278480.1278723", 4, "dac", 2007]], "Pramod Chandraiah": [0, ["Designer-Controlled Generation of Parallel and Flexible Heterogeneous MPSoC Specification", ["Pramod Chandraiah", "Rainer Domer"], "https://doi.org/10.1145/1278480.1278676", 4, "dac", 2007]], "Rainer Domer": [0, ["Designer-Controlled Generation of Parallel and Flexible Heterogeneous MPSoC Specification", ["Pramod Chandraiah", "Rainer Domer"], "https://doi.org/10.1145/1278480.1278676", 4, "dac", 2007]], "Lars Bauer": [0, ["RISPP: Rotating Instruction Set Processing Platform", ["Lars Bauer", "Muhammad Shafique", "Simon Kramer", "Jorg Henkel"], "https://doi.org/10.1145/1278480.1278678", 6, "dac", 2007]], "Muhammad Shafique": [0, ["RISPP: Rotating Instruction Set Processing Platform", ["Lars Bauer", "Muhammad Shafique", "Simon Kramer", "Jorg Henkel"], "https://doi.org/10.1145/1278480.1278678", 6, "dac", 2007]], "Simon Kramer": [0, ["RISPP: Rotating Instruction Set Processing Platform", ["Lars Bauer", "Muhammad Shafique", "Simon Kramer", "Jorg Henkel"], "https://doi.org/10.1145/1278480.1278678", 6, "dac", 2007]], "Paul Morgan": [0, ["ASIP Instruction Encoding for Energy and Area Reduction", ["Paul Morgan", "Richard Taylor"], "https://doi.org/10.1145/1278480.1278679", 4, "dac", 2007]], "Richard Taylor": [0, ["ASIP Instruction Encoding for Energy and Area Reduction", ["Paul Morgan", "Richard Taylor"], "https://doi.org/10.1145/1278480.1278679", 4, "dac", 2007]], "Christopher Ostler": [0, ["Approximation Algorithm for Data Mapping on Block Multi-threaded Network Processor Architectures", ["Christopher Ostler", "Karam S. Chatha"], "https://doi.org/10.1145/1278480.1278680", 4, "dac", 2007]], "Karam S. Chatha": [0, ["Approximation Algorithm for Data Mapping on Block Multi-threaded Network Processor Architectures", ["Christopher Ostler", "Karam S. Chatha"], "https://doi.org/10.1145/1278480.1278680", 4, "dac", 2007]], "Jia Yu": [0.05329906940460205, ["Program Mapping onto Network Processors by Recursive Bipartitioning and Refining", ["Jia Yu", "Jingnan Yao", "Laxmi N. Bhuyan", "Jun Yang"], "https://doi.org/10.1145/1278480.1278681", 6, "dac", 2007]], "Jingnan Yao": [0, ["Program Mapping onto Network Processors by Recursive Bipartitioning and Refining", ["Jia Yu", "Jingnan Yao", "Laxmi N. Bhuyan", "Jun Yang"], "https://doi.org/10.1145/1278480.1278681", 6, "dac", 2007]], "Laxmi N. Bhuyan": [0, ["Program Mapping onto Network Processors by Recursive Bipartitioning and Refining", ["Jia Yu", "Jingnan Yao", "Laxmi N. Bhuyan", "Jun Yang"], "https://doi.org/10.1145/1278480.1278681", 6, "dac", 2007]], "Jun Yang": [0.07243934646248817, ["Program Mapping onto Network Processors by Recursive Bipartitioning and Refining", ["Jia Yu", "Jingnan Yao", "Laxmi N. Bhuyan", "Jun Yang"], "https://doi.org/10.1145/1278480.1278681", 6, "dac", 2007]], "Seng Lin Shee": [0, ["Design Methodology for Pipelined Heterogeneous Multiprocessor System", ["Seng Lin Shee", "Sri Parameswaran"], "https://doi.org/10.1145/1278480.1278682", 6, "dac", 2007]], "Ritu Singhal": [0, ["Modeling and Analysis of Non-Rectangular Gate for Post-Lithography Circuit Simulation", ["Ritu Singhal", "Asha Balijepalli", "Anupama R. Subramaniam", "Frank Liu", "Sani R. Nassif", "Yu Cao"], "https://doi.org/10.1145/1278480.1278685", 6, "dac", 2007]], "Asha Balijepalli": [0, ["Modeling and Analysis of Non-Rectangular Gate for Post-Lithography Circuit Simulation", ["Ritu Singhal", "Asha Balijepalli", "Anupama R. Subramaniam", "Frank Liu", "Sani R. Nassif", "Yu Cao"], "https://doi.org/10.1145/1278480.1278685", 6, "dac", 2007]], "Anupama R. Subramaniam": [0, ["Modeling and Analysis of Non-Rectangular Gate for Post-Lithography Circuit Simulation", ["Ritu Singhal", "Asha Balijepalli", "Anupama R. Subramaniam", "Frank Liu", "Sani R. Nassif", "Yu Cao"], "https://doi.org/10.1145/1278480.1278685", 6, "dac", 2007]], "Guo Yu": [0.0030625263461843133, ["A Framework for Accounting for Process Model Uncertainty in Statistical Static Timing Analysis", ["Guo Yu", "Wei Dong", "Zhuo Feng", "Peng Li"], "https://doi.org/10.1145/1278480.1278686", 6, "dac", 2007]], "Nancy Ying Zhou": [0, ["Fast Capacitance Extraction in Multilayer, Conformal and Embedded Dielectric using Hybrid Boundary Element Method", ["Nancy Ying Zhou", "Zhuo Li", "Weiping Shi"], "https://doi.org/10.1145/1278480.1278687", 6, "dac", 2007]], "Zhuo Li": [0, ["Fast Capacitance Extraction in Multilayer, Conformal and Embedded Dielectric using Hybrid Boundary Element Method", ["Nancy Ying Zhou", "Zhuo Li", "Weiping Shi"], "https://doi.org/10.1145/1278480.1278687", 6, "dac", 2007]], "Giovanni Agosta": [0, ["A Unified Approach to Canonical Form-based Boolean Matching", ["Giovanni Agosta", "Francesco Bruschi", "Gerardo Pelosi", "Donatella Sciuto"], "https://doi.org/10.1145/1278480.1278689", 6, "dac", 2007]], "Francesco Bruschi": [0, ["A Unified Approach to Canonical Form-based Boolean Matching", ["Giovanni Agosta", "Francesco Bruschi", "Gerardo Pelosi", "Donatella Sciuto"], "https://doi.org/10.1145/1278480.1278689", 6, "dac", 2007]], "Gerardo Pelosi": [0, ["A Unified Approach to Canonical Form-based Boolean Matching", ["Giovanni Agosta", "Francesco Bruschi", "Gerardo Pelosi", "Donatella Sciuto"], "https://doi.org/10.1145/1278480.1278689", 6, "dac", 2007]], "Donatella Sciuto": [0, ["A Unified Approach to Canonical Form-based Boolean Matching", ["Giovanni Agosta", "Francesco Bruschi", "Gerardo Pelosi", "Donatella Sciuto"], "https://doi.org/10.1145/1278480.1278689", 6, "dac", 2007]], "Jiang Hu": [0, ["Gate Sizing For Cell Library-Based Designs", ["Shiyan Hu", "Mahesh Ketkar", "Jiang Hu"], "https://doi.org/10.1145/1278480.1278690", 6, "dac", 2007]], "Xiaoji Ye": [9.944475243273132e-10, ["Statistical Leakage Power Minimization Using Fast Equi-Slack Shell Based Optimization", ["Xiaoji Ye", "Yaping Zhan", "Peng Li"], "https://doi.org/10.1145/1278480.1278691", 6, "dac", 2007]], "Freddy Y. C. Mang": [0, ["Techniques for Effective Distributed Physical Synthesis", ["Freddy Y. C. Mang", "Wenting Hou", "Pei-Hsin Ho"], "https://doi.org/10.1145/1278480.1278692", 6, "dac", 2007]], "Wenting Hou": [0, ["Techniques for Effective Distributed Physical Synthesis", ["Freddy Y. C. Mang", "Wenting Hou", "Pei-Hsin Ho"], "https://doi.org/10.1145/1278480.1278692", 6, "dac", 2007]], "Pei-Hsin Ho": [0, ["Techniques for Effective Distributed Physical Synthesis", ["Freddy Y. C. Mang", "Wenting Hou", "Pei-Hsin Ho"], "https://doi.org/10.1145/1278480.1278692", 6, "dac", 2007]], "Yan Zhang": [0, ["SODA: Sensitivity Based Optimization of Disk Architecture", ["Yan Zhang", "Sudhanva Gurumurthi", "Mircea R. Stan"], "https://doi.org/10.1145/1278480.1278694", 6, "dac", 2007]], "Sudhanva Gurumurthi": [0, ["SODA: Sensitivity Based Optimization of Disk Architecture", ["Yan Zhang", "Sudhanva Gurumurthi", "Mircea R. Stan"], "https://doi.org/10.1145/1278480.1278694", 6, "dac", 2007]], "Mircea R. Stan": [0, ["SODA: Sensitivity Based Optimization of Disk Architecture", ["Yan Zhang", "Sudhanva Gurumurthi", "Mircea R. Stan"], "https://doi.org/10.1145/1278480.1278694", 6, "dac", 2007]], "Jianli Zhuo": [0, ["Dynamic Power Management with Hybrid Power Sources", ["Jianli Zhuo", "Chaitali Chakrabarti", "Kyungsoo Lee", "Naehyuck Chang"], "https://doi.org/10.1145/1278480.1278695", 6, "dac", 2007]], "Chaitali Chakrabarti": [0, ["Dynamic Power Management with Hybrid Power Sources", ["Jianli Zhuo", "Chaitali Chakrabarti", "Kyungsoo Lee", "Naehyuck Chang"], "https://doi.org/10.1145/1278480.1278695", 6, "dac", 2007]], "Kyungsoo Lee": [0.9999970495700836, ["Dynamic Power Management with Hybrid Power Sources", ["Jianli Zhuo", "Chaitali Chakrabarti", "Kyungsoo Lee", "Naehyuck Chang"], "https://doi.org/10.1145/1278480.1278695", 6, "dac", 2007]], "Saumya Chandra": [0, ["System-on-Chip Power Management Considering Leakage Power Variations", ["Saumya Chandra", "Kanishka Lahiri", "Anand Raghunathan", "Sujit Dey"], "https://doi.org/10.1145/1278480.1278696", 6, "dac", 2007]], "Kanishka Lahiri": [0, ["System-on-Chip Power Management Considering Leakage Power Variations", ["Saumya Chandra", "Kanishka Lahiri", "Anand Raghunathan", "Sujit Dey"], "https://doi.org/10.1145/1278480.1278696", 6, "dac", 2007], ["Accelerating System-on-Chip Power Analysis Using Hybrid Power Estimation", ["Mohammad Ali Ghodrat", "Kanishka Lahiri", "Anand Raghunathan"], "https://doi.org/10.1145/1278480.1278697", 4, "dac", 2007]], "Anand Raghunathan": [0, ["System-on-Chip Power Management Considering Leakage Power Variations", ["Saumya Chandra", "Kanishka Lahiri", "Anand Raghunathan", "Sujit Dey"], "https://doi.org/10.1145/1278480.1278696", 6, "dac", 2007], ["Accelerating System-on-Chip Power Analysis Using Hybrid Power Estimation", ["Mohammad Ali Ghodrat", "Kanishka Lahiri", "Anand Raghunathan"], "https://doi.org/10.1145/1278480.1278697", 4, "dac", 2007]], "Sujit Dey": [0, ["System-on-Chip Power Management Considering Leakage Power Variations", ["Saumya Chandra", "Kanishka Lahiri", "Anand Raghunathan", "Sujit Dey"], "https://doi.org/10.1145/1278480.1278696", 6, "dac", 2007]], "Mohammad Ali Ghodrat": [0, ["Accelerating System-on-Chip Power Analysis Using Hybrid Power Estimation", ["Mohammad Ali Ghodrat", "Kanishka Lahiri", "Anand Raghunathan"], "https://doi.org/10.1145/1278480.1278697", 4, "dac", 2007]], "Hung-Yi Liu": [0, ["A Provably Good Approximation Algorithm for Power Optimization Using Multiple Supply Voltages", ["Hung-Yi Liu", "Wan-Ping Lee", "Yao-Wen Chang"], "https://doi.org/10.1145/1278480.1278698", 4, "dac", 2007]], "Wan-Ping Lee": [2.9875291573944196e-08, ["A Provably Good Approximation Algorithm for Power Optimization Using Multiple Supply Voltages", ["Hung-Yi Liu", "Wan-Ping Lee", "Yao-Wen Chang"], "https://doi.org/10.1145/1278480.1278698", 4, "dac", 2007]], "Shady Copty": [0, ["Intelligent Interleaving of Scenarios: A Novel Approach to System Level Test Generation", ["Shady Copty", "Itai Jaeger", "Yoav Katz", "Michael Vinov"], "https://doi.org/10.1145/1278480.1278700", 5, "dac", 2007]], "Itai Jaeger": [0, ["Intelligent Interleaving of Scenarios: A Novel Approach to System Level Test Generation", ["Shady Copty", "Itai Jaeger", "Yoav Katz", "Michael Vinov"], "https://doi.org/10.1145/1278480.1278700", 5, "dac", 2007], ["A Framework for the Validation of Processor Architecture Compliance", ["Allon Adir", "Sigal Asaf", "Laurent Fournier", "Itai Jaeger", "Ofer Peled"], "https://doi.org/10.1145/1278480.1278702", 4, "dac", 2007]], "Yoav Katz": [0, ["Intelligent Interleaving of Scenarios: A Novel Approach to System Level Test Generation", ["Shady Copty", "Itai Jaeger", "Yoav Katz", "Michael Vinov"], "https://doi.org/10.1145/1278480.1278700", 5, "dac", 2007]], "Michael Vinov": [0, ["Intelligent Interleaving of Scenarios: A Novel Approach to System Level Test Generation", ["Shady Copty", "Itai Jaeger", "Yoav Katz", "Michael Vinov"], "https://doi.org/10.1145/1278480.1278700", 5, "dac", 2007]], "Fu-Ching Yang": [1.7026276964315912e-05, ["Automatic Verification of External Interrupt Behaviors for Microprocessor Design", ["Fu-Ching Yang", "Wen-Kai Huang", "Ing-Jer Huang"], "https://doi.org/10.1145/1278480.1278701", 6, "dac", 2007]], "Wen-Kai Huang": [0, ["Automatic Verification of External Interrupt Behaviors for Microprocessor Design", ["Fu-Ching Yang", "Wen-Kai Huang", "Ing-Jer Huang"], "https://doi.org/10.1145/1278480.1278701", 6, "dac", 2007]], "Allon Adir": [0, ["A Framework for the Validation of Processor Architecture Compliance", ["Allon Adir", "Sigal Asaf", "Laurent Fournier", "Itai Jaeger", "Ofer Peled"], "https://doi.org/10.1145/1278480.1278702", 4, "dac", 2007]], "Sigal Asaf": [0, ["A Framework for the Validation of Processor Architecture Compliance", ["Allon Adir", "Sigal Asaf", "Laurent Fournier", "Itai Jaeger", "Ofer Peled"], "https://doi.org/10.1145/1278480.1278702", 4, "dac", 2007]], "Laurent Fournier": [0, ["A Framework for the Validation of Processor Architecture Compliance", ["Allon Adir", "Sigal Asaf", "Laurent Fournier", "Itai Jaeger", "Ofer Peled"], "https://doi.org/10.1145/1278480.1278702", 4, "dac", 2007]], "Ofer Peled": [0, ["A Framework for the Validation of Processor Architecture Compliance", ["Allon Adir", "Sigal Asaf", "Laurent Fournier", "Itai Jaeger", "Ofer Peled"], "https://doi.org/10.1145/1278480.1278702", 4, "dac", 2007]], "Oleg Petlin": [0, ["Functional Verification of SiCortex Multiprocessor System-on-a-Chip", ["Oleg Petlin", "Wilson Snyder"], "https://doi.org/10.1145/1278480.1278703", 4, "dac", 2007]], "Wilson Snyder": [0, ["Functional Verification of SiCortex Multiprocessor System-on-a-Chip", ["Oleg Petlin", "Wilson Snyder"], "https://doi.org/10.1145/1278480.1278703", 4, "dac", 2007]], "Amilcar do Carmo Lucas": [0, ["FlexWAFE - A High-end Real-Time Stream Processing Library for FPGAs", ["Amilcar do Carmo Lucas", "Sven Heithecker", "Rolf Ernst"], "https://doi.org/10.1145/1278480.1278706", 6, "dac", 2007]], "Sven Heithecker": [0, ["FlexWAFE - A High-end Real-Time Stream Processing Library for FPGAs", ["Amilcar do Carmo Lucas", "Sven Heithecker", "Rolf Ernst"], "https://doi.org/10.1145/1278480.1278706", 6, "dac", 2007]], "Catherine L. Zhou": [0, ["How Much Can Logic Perturbation Help from Netlist to Final Routing for FPGAs", ["Catherine L. Zhou", "Wai-Chung Tang", "Wing-Hang Lo", "Yu-Liang Wu"], "https://doi.org/10.1145/1278480.1278707", 6, "dac", 2007]], "Wai-Chung Tang": [0, ["How Much Can Logic Perturbation Help from Netlist to Final Routing for FPGAs", ["Catherine L. Zhou", "Wai-Chung Tang", "Wing-Hang Lo", "Yu-Liang Wu"], "https://doi.org/10.1145/1278480.1278707", 6, "dac", 2007]], "Wing-Hang Lo": [0, ["How Much Can Logic Perturbation Help from Netlist to Final Routing for FPGAs", ["Catherine L. Zhou", "Wai-Chung Tang", "Wing-Hang Lo", "Yu-Liang Wu"], "https://doi.org/10.1145/1278480.1278707", 6, "dac", 2007]], "Yu-Liang Wu": [0.00020033385953865945, ["How Much Can Logic Perturbation Help from Netlist to Final Routing for FPGAs", ["Catherine L. Zhou", "Wai-Chung Tang", "Wing-Hang Lo", "Yu-Liang Wu"], "https://doi.org/10.1145/1278480.1278707", 6, "dac", 2007]], "Xin Li": [0, ["Efficient Parametric Yield Extraction for Multiple Correlated Non-Normal Performance Distributions of Analog/RF Circuits", ["Xin Li", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1278480.1278709", 6, "dac", 2007], ["Parameterized Macromodeling for Analog System-Level Design Exploration", ["Jian Wang", "Xin Li", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1278480.1278711", 4, "dac", 2007]], "Lawrence T. Pileggi": [0, ["Efficient Parametric Yield Extraction for Multiple Correlated Non-Normal Performance Distributions of Analog/RF Circuits", ["Xin Li", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1278480.1278709", 6, "dac", 2007], ["Parameterized Macromodeling for Analog System-Level Design Exploration", ["Jian Wang", "Xin Li", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1278480.1278711", 4, "dac", 2007]], "Jian Wang": [0.4041376858949661, ["Parameterized Macromodeling for Analog System-Level Design Exploration", ["Jian Wang", "Xin Li", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1278480.1278711", 4, "dac", 2007]], "Trent McConaghy": [0, ["Simultaneous Multi-Topology Multi-Objective Sizing Across Thousands of Analog Circuit Topologies", ["Trent McConaghy", "Pieter Palmers", "Georges G. E. Gielen", "Michiel Steyaert"], "https://doi.org/10.1145/1278480.1278712", 4, "dac", 2007]], "Pieter Palmers": [0, ["Simultaneous Multi-Topology Multi-Objective Sizing Across Thousands of Analog Circuit Topologies", ["Trent McConaghy", "Pieter Palmers", "Georges G. E. Gielen", "Michiel Steyaert"], "https://doi.org/10.1145/1278480.1278712", 4, "dac", 2007]], "Georges G. E. Gielen": [0, ["Simultaneous Multi-Topology Multi-Objective Sizing Across Thousands of Analog Circuit Topologies", ["Trent McConaghy", "Pieter Palmers", "Georges G. E. Gielen", "Michiel Steyaert"], "https://doi.org/10.1145/1278480.1278712", 4, "dac", 2007]], "Michiel Steyaert": [0, ["Simultaneous Multi-Topology Multi-Objective Sizing Across Thousands of Analog Circuit Topologies", ["Trent McConaghy", "Pieter Palmers", "Georges G. E. Gielen", "Michiel Steyaert"], "https://doi.org/10.1145/1278480.1278712", 4, "dac", 2007]], "Tao Xu": [0, ["Integrated Droplet Routing in the Synthesis of Microfluidic Biochips", ["Tao Xu", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/1278480.1278714", 6, "dac", 2007]], "Wojciech Maly": [0, ["OPC-Free and Minimally Irregular IC Design Style", ["Wojciech Maly", "Yi-Wei Lin", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/1278480.1278715", 4, "dac", 2007]], "Yi-Wei Lin": [0, ["OPC-Free and Minimally Irregular IC Design Style", ["Wojciech Maly", "Yi-Wei Lin", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/1278480.1278715", 4, "dac", 2007]], "Malgorzata Marek-Sadowska": [0, ["OPC-Free and Minimally Irregular IC Design Style", ["Wojciech Maly", "Yi-Wei Lin", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/1278480.1278715", 4, "dac", 2007], ["An Efficient Mechanism for Performance Optimization of Variable-Latency Designs", ["Yu-Shih Su", "Da-Chung Wang", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/1278480.1278721", 6, "dac", 2007]], "Nishant Patil": [0, ["Automated Design of Misaligned-Carbon-Nanotube-Immune Circuits", ["Nishant Patil", "Jie Deng", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/1278480.1278716", 4, "dac", 2007]], "Jie Deng": [0, ["Automated Design of Misaligned-Carbon-Nanotube-Immune Circuits", ["Nishant Patil", "Jie Deng", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/1278480.1278716", 4, "dac", 2007]], "H.-S. Philip Wong": [0, ["Automated Design of Misaligned-Carbon-Nanotube-Immune Circuits", ["Nishant Patil", "Jie Deng", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/1278480.1278716", 4, "dac", 2007]], "Subhasish Mitra": [0, ["Automated Design of Misaligned-Carbon-Nanotube-Immune Circuits", ["Nishant Patil", "Jie Deng", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/1278480.1278716", 4, "dac", 2007]], "Dmitri Maslov": [0, ["Quantum Circuit Placement: Optimizing Qubit-to-qubit Interactions through Mapping Quantum Circuits into a Physical Experiment", ["Dmitri Maslov", "Sean M. Falconer", "Michele Mosca"], "https://doi.org/10.1145/1278480.1278717", 4, "dac", 2007]], "Sean M. Falconer": [0, ["Quantum Circuit Placement: Optimizing Qubit-to-qubit Interactions through Mapping Quantum Circuits into a Physical Experiment", ["Dmitri Maslov", "Sean M. Falconer", "Michele Mosca"], "https://doi.org/10.1145/1278480.1278717", 4, "dac", 2007]], "Michele Mosca": [0, ["Quantum Circuit Placement: Optimizing Qubit-to-qubit Interactions through Mapping Quantum Circuits into a Physical Experiment", ["Dmitri Maslov", "Sean M. Falconer", "Michele Mosca"], "https://doi.org/10.1145/1278480.1278717", 4, "dac", 2007]], "Tsung-Ching Huang": [0, ["Reliability Analysis for Flexible Electronics: Case Study of Integrated a-Si: H TFT Scan Driver", ["Tsung-Ching Huang", "Huai-Yuan Tseng", "Chen-Pang Kung", "Kwang-Ting Cheng"], "https://doi.org/10.1145/1278480.1278718", 4, "dac", 2007]], "Huai-Yuan Tseng": [0, ["Reliability Analysis for Flexible Electronics: Case Study of Integrated a-Si: H TFT Scan Driver", ["Tsung-Ching Huang", "Huai-Yuan Tseng", "Chen-Pang Kung", "Kwang-Ting Cheng"], "https://doi.org/10.1145/1278480.1278718", 4, "dac", 2007]], "Chen-Pang Kung": [3.2244783142232336e-05, ["Reliability Analysis for Flexible Electronics: Case Study of Integrated a-Si: H TFT Scan Driver", ["Tsung-Ching Huang", "Huai-Yuan Tseng", "Chen-Pang Kung", "Kwang-Ting Cheng"], "https://doi.org/10.1145/1278480.1278718", 4, "dac", 2007]], "Kwang-Ting Cheng": [0, ["Reliability Analysis for Flexible Electronics: Case Study of Integrated a-Si: H TFT Scan Driver", ["Tsung-Ching Huang", "Huai-Yuan Tseng", "Chen-Pang Kung", "Kwang-Ting Cheng"], "https://doi.org/10.1145/1278480.1278718", 4, "dac", 2007]], "Shih-Hsu Huang": [0, ["Clock Period Minimization with Minimum Delay Insertion", ["Shih-Hsu Huang", "Chun-Hua Cheng", "Chia-Ming Chang", "Yow-Tyng Nieh"], "https://doi.org/10.1145/1278480.1278720", 6, "dac", 2007]], "Chun-Hua Cheng": [0, ["Clock Period Minimization with Minimum Delay Insertion", ["Shih-Hsu Huang", "Chun-Hua Cheng", "Chia-Ming Chang", "Yow-Tyng Nieh"], "https://doi.org/10.1145/1278480.1278720", 6, "dac", 2007]], "Chia-Ming Chang": [1.3903692064332063e-07, ["Clock Period Minimization with Minimum Delay Insertion", ["Shih-Hsu Huang", "Chun-Hua Cheng", "Chia-Ming Chang", "Yow-Tyng Nieh"], "https://doi.org/10.1145/1278480.1278720", 6, "dac", 2007]], "Yow-Tyng Nieh": [0, ["Clock Period Minimization with Minimum Delay Insertion", ["Shih-Hsu Huang", "Chun-Hua Cheng", "Chia-Ming Chang", "Yow-Tyng Nieh"], "https://doi.org/10.1145/1278480.1278720", 6, "dac", 2007]], "Yu-Shih Su": [0, ["An Efficient Mechanism for Performance Optimization of Variable-Latency Designs", ["Yu-Shih Su", "Da-Chung Wang", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/1278480.1278721", 6, "dac", 2007]], "Da-Chung Wang": [0.7824825942516327, ["An Efficient Mechanism for Performance Optimization of Variable-Latency Designs", ["Yu-Shih Su", "Da-Chung Wang", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/1278480.1278721", 6, "dac", 2007]], "Nikolaos Andrikos": [0, ["A Fully-Automated Desynchronization Flow for Synchronous Circuits", ["Nikolaos Andrikos", "Luciano Lavagno", "Davide Pandini", "Christos P. Sotiriou"], "https://doi.org/10.1145/1278480.1278722", 4, "dac", 2007]], "Luciano Lavagno": [0, ["A Fully-Automated Desynchronization Flow for Synchronous Circuits", ["Nikolaos Andrikos", "Luciano Lavagno", "Davide Pandini", "Christos P. Sotiriou"], "https://doi.org/10.1145/1278480.1278722", 4, "dac", 2007]], "Davide Pandini": [0, ["A Fully-Automated Desynchronization Flow for Synchronous Circuits", ["Nikolaos Andrikos", "Luciano Lavagno", "Davide Pandini", "Christos P. Sotiriou"], "https://doi.org/10.1145/1278480.1278722", 4, "dac", 2007]], "Christos P. Sotiriou": [0, ["A Fully-Automated Desynchronization Flow for Synchronous Circuits", ["Nikolaos Andrikos", "Luciano Lavagno", "Davide Pandini", "Christos P. Sotiriou"], "https://doi.org/10.1145/1278480.1278722", 4, "dac", 2007]], "Ron Wilson": [0, ["IP Exchange: I'll Show You Mine if You Show Me Yours", ["Lauren Sarno", "Ron Wilson", "Soo-Kwan Eo", "Laurent Lestringand", "John Goodenough", "Guri Stark", "Serge Leef", "Dave Witt"], "", 2, "dac", 2007]], "Soo-Kwan Eo": [0.9888117909431458, ["IP Exchange: I'll Show You Mine if You Show Me Yours", ["Lauren Sarno", "Ron Wilson", "Soo-Kwan Eo", "Laurent Lestringand", "John Goodenough", "Guri Stark", "Serge Leef", "Dave Witt"], "", 2, "dac", 2007]], "Laurent Lestringand": [0, ["IP Exchange: I'll Show You Mine if You Show Me Yours", ["Lauren Sarno", "Ron Wilson", "Soo-Kwan Eo", "Laurent Lestringand", "John Goodenough", "Guri Stark", "Serge Leef", "Dave Witt"], "", 2, "dac", 2007]], "John Goodenough": [0, ["IP Exchange: I'll Show You Mine if You Show Me Yours", ["Lauren Sarno", "Ron Wilson", "Soo-Kwan Eo", "Laurent Lestringand", "John Goodenough", "Guri Stark", "Serge Leef", "Dave Witt"], "", 2, "dac", 2007]], "Guri Stark": [0, ["IP Exchange: I'll Show You Mine if You Show Me Yours", ["Lauren Sarno", "Ron Wilson", "Soo-Kwan Eo", "Laurent Lestringand", "John Goodenough", "Guri Stark", "Serge Leef", "Dave Witt"], "", 2, "dac", 2007]], "Serge Leef": [0, ["IP Exchange: I'll Show You Mine if You Show Me Yours", ["Lauren Sarno", "Ron Wilson", "Soo-Kwan Eo", "Laurent Lestringand", "John Goodenough", "Guri Stark", "Serge Leef", "Dave Witt"], "", 2, "dac", 2007]], "Dave Witt": [0, ["IP Exchange: I'll Show You Mine if You Show Me Yours", ["Lauren Sarno", "Ron Wilson", "Soo-Kwan Eo", "Laurent Lestringand", "John Goodenough", "Guri Stark", "Serge Leef", "Dave Witt"], "", 2, "dac", 2007]]}