// Seed: 1770238982
module module_0 (
    input supply0 id_0,
    input supply1 id_1
);
  supply1 id_3 = 1'b0;
  logic [7:0] id_4;
  assign id_3 = id_1;
  wire id_5;
  assign id_4[{1, 1}] = 1;
  logic [7:0] id_6;
  tri0 id_7 = (!(1) == id_0);
  wire module_0;
  assign id_4 = id_6;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input tri0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wor id_5,
    output supply0 id_6,
    input wire id_7,
    output supply1 id_8,
    input tri id_9,
    input uwire id_10,
    output wor id_11,
    input tri0 id_12,
    input tri id_13,
    input tri0 id_14,
    input wand id_15,
    input uwire id_16,
    input wand id_17,
    input uwire id_18,
    input supply0 id_19,
    input wand id_20
);
  wire id_22;
  module_0(
      id_2, id_10
  );
endmodule
