/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire [15:0] celloutsig_0_3z;
  reg [7:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [12:0] celloutsig_1_12z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = !(celloutsig_1_0z ? celloutsig_1_2z[7] : celloutsig_1_2z[7]);
  assign celloutsig_1_8z = !(celloutsig_1_1z ? celloutsig_1_4z : in_data[127]);
  assign celloutsig_0_10z = ~(celloutsig_0_0z | in_data[23]);
  assign celloutsig_1_17z = ~(in_data[123] | celloutsig_1_11z);
  assign celloutsig_0_0z = ~((in_data[83] | in_data[90]) & in_data[4]);
  assign celloutsig_1_10z = ~((celloutsig_1_1z | celloutsig_1_0z) & in_data[178]);
  assign celloutsig_1_19z = ~((celloutsig_1_0z | celloutsig_1_12z[2]) & celloutsig_1_17z);
  assign celloutsig_1_4z = ~((celloutsig_1_3z | celloutsig_1_0z) & (celloutsig_1_3z | celloutsig_1_0z));
  assign celloutsig_1_1z = in_data[184] | ~(in_data[155]);
  assign celloutsig_0_11z = ~(celloutsig_0_5z[3] ^ celloutsig_0_4z[0]);
  assign celloutsig_1_0z = ~(in_data[109] ^ in_data[157]);
  assign celloutsig_0_1z = ! in_data[37:14];
  assign celloutsig_1_6z = - { celloutsig_1_2z[7:4], celloutsig_1_4z };
  assign celloutsig_0_5z = ~ { celloutsig_0_3z[8:5], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_5z = | { celloutsig_1_2z[5:3], celloutsig_1_1z };
  assign celloutsig_1_11z = ^ { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >> { in_data[160:155], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_12z = { in_data[164:157], celloutsig_1_6z } << { celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_3z = in_data[49:34] - in_data[20:5];
  assign celloutsig_1_18z = ~((celloutsig_1_17z & in_data[108]) | celloutsig_1_8z);
  always_latch
    if (clkin_data[0]) celloutsig_0_4z = 8'h00;
    else if (celloutsig_1_18z) celloutsig_0_4z = celloutsig_0_3z[14:7];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
