INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/Array2Mat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Array2Mat
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/Block_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/Filter2D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter2D
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/Filter2D_k_buf_0_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter2D_k_buf_0_bkb_ram
INFO: [VRFC 10-311] analyzing module Filter2D_k_buf_0_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/Mat2Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat2Array
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/Sobel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sobel
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/Sobel_mux_32_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sobel_mux_32_8_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/debouncer/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/fifo_w5_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w5_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w5_d2_A
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/fifo_w8_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w8_d2_A
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/ram/ram_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/ram/ram_dual_memsplit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dual_memsplit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/reset_sync/reset_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/start_for_Filter2eOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Filter2eOg_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Filter2eOg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/udm/hdl/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/udm/hdl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/udm/hdl/udm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/udm/hdl/udm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udm_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/arb_1m2s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arb_1m2s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/arb_2m1s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arb_2m1s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/arb_2m3s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arb_2m3s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/cpu_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/irq_adapter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irq_adapter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_5stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/sfr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/sigma.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma
INFO: [VRFC 10-2458] undeclared symbol done, assumed default net type wire [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/sigma.sv:293]
INFO: [VRFC 10-2458] undeclared symbol ready, assumed default net type wire [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/sigma.sv:294]
INFO: [VRFC 10-2458] undeclared symbol idle, assumed default net type wire [F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/hw/sigma.sv:295]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma_tile/hw/sigma_tile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma_tile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/tb/riscv_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/Downloads/Spec_sobel/activecore/designs/rtl/sigma/syn/syn_5stage/NEXYS4-DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
