// Seed: 4073519101
module module_0;
  logic id_1 = -1 == -1;
endmodule
module module_1 #(
    parameter id_18 = 32'd84
) (
    output wor id_0,
    output wor id_1,
    input  tri id_2
);
  wire id_4;
  wire id_5;
  ;
  logic [7:0]
      id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, _id_18;
  assign id_6 = id_13[id_18<-1];
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_19 = 32'd25,
    parameter id_20 = 32'd41
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  genvar id_17;
  nor primCall (id_1, id_10, id_12, id_14, id_16, id_2, id_5, id_6, id_7, id_8, id_9);
  wire id_18, _id_19, _id_20, id_21;
  wire [id_20 : id_19] id_22;
endmodule
