# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab6_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+I:/kab\ 6\ new/Updated_ECE385_lab6_provided_Spring_2018 {I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:16 on Oct 04,2018
# vlog -reportprogress 300 -sv -work work "+incdir+I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018" I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 12:33:16 on Oct 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/kab\ 6\ new/Updated_ECE385_lab6_provided_Spring_2018 {I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/ripple_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:16 on Oct 04,2018
# vlog -reportprogress 300 -sv -work work "+incdir+I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018" I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/ripple_adder.sv 
# -- Compiling module add_1
# -- Compiling module ripple_adder
# -- Compiling module four_bit_ra
# -- Compiling module full_adder
# 
# Top level modules:
# 	add_1
# 	ripple_adder
# End time: 12:33:16 on Oct 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/kab\ 6\ new/Updated_ECE385_lab6_provided_Spring_2018 {I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:16 on Oct 04,2018
# vlog -reportprogress 300 -sv -work work "+incdir+I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018" I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/reg.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 12:33:17 on Oct 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/kab\ 6\ new/Updated_ECE385_lab6_provided_Spring_2018 {I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:17 on Oct 04,2018
# vlog -reportprogress 300 -sv -work work "+incdir+I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018" I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 12:33:17 on Oct 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/kab\ 6\ new/Updated_ECE385_lab6_provided_Spring_2018 {I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:17 on Oct 04,2018
# vlog -reportprogress 300 -sv -work work "+incdir+I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018" I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 12:33:17 on Oct 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/kab\ 6\ new/Updated_ECE385_lab6_provided_Spring_2018 {I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:17 on Oct 04,2018
# vlog -reportprogress 300 -sv -work work "+incdir+I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018" I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 12:33:18 on Oct 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/kab\ 6\ new/Updated_ECE385_lab6_provided_Spring_2018 {I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:18 on Oct 04,2018
# vlog -reportprogress 300 -sv -work work "+incdir+I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018" I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 12:33:18 on Oct 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/kab\ 6\ new/Updated_ECE385_lab6_provided_Spring_2018 {I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:18 on Oct 04,2018
# vlog -reportprogress 300 -sv -work work "+incdir+I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018" I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 12:33:18 on Oct 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/kab\ 6\ new/Updated_ECE385_lab6_provided_Spring_2018 {I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:18 on Oct 04,2018
# vlog -reportprogress 300 -sv -work work "+incdir+I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018" I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 12:33:18 on Oct 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/kab\ 6\ new/Updated_ECE385_lab6_provided_Spring_2018 {I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:18 on Oct 04,2018
# vlog -reportprogress 300 -sv -work work "+incdir+I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018" I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 12:33:19 on Oct 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/kab\ 6\ new/Updated_ECE385_lab6_provided_Spring_2018 {I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:19 on Oct 04,2018
# vlog -reportprogress 300 -sv -work work "+incdir+I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018" I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 12:33:19 on Oct 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+I:/kab\ 6\ new/Updated_ECE385_lab6_provided_Spring_2018 {I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/test_bench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:19 on Oct 04,2018
# vlog -reportprogress 300 -sv -work work "+incdir+I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018" I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/test_bench.sv 
# -- Compiling module test_bench
# 
# Top level modules:
# 	test_bench
# End time: 12:33:19 on Oct 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  test_bench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" test_bench 
# Start time: 12:33:19 on Oct 04,2018
# Loading sv_std.std
# Loading work.test_bench
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.reg_16
# Loading work.add_1
# Loading work.four_bit_ra
# Loading work.full_adder
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.HexDriver
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv(67): [PCDPC] - Port size (17) does not match connection size (16) for port 'In'. The port definition is at: I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/ripple_adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/tp/my_slc/adder_PC File: I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/ripple_adder.sv
# ** Warning: (vsim-3015) I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv(67): [PCDPC] - Port size (17) does not match connection size (16) for port 'Out'. The port definition is at: I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/ripple_adder.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/tp/my_slc/adder_PC File: I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/ripple_adder.sv
# ** Warning: (vsim-3015) I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/ripple_adder.sv(10): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/ripple_adder.sv(48).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/tp/my_slc/adder_PC/FRA0 File: I:/kab 6 new/Updated_ECE385_lab6_provided_Spring_2018/ripple_adder.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# End time: 12:38:47 on Oct 04,2018, Elapsed time: 0:05:28
# Errors: 0, Warnings: 3
