 Timing Path to InputRegisterB_register_reg[0]/D 
  
 Path Start Point : Multiplier[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[0] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[0]                            Rise  0.2000 0.0000 0.1000 1.10658  1.05273 2.15931           1       92.4554  c             | 
|    InputRegisterB_register_reg[0]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[0]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.334338 6.58518  6.91952           1       92.4554  c    K/M      | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     mF            | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.201068 6.25843  6.45949           1       92.4554  mF   K/M      | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     mF            | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.53312  11.8107  15.3438           1       95.8817  mF   K/M      | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        mF            | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0270 11.8051  65.1098  76.9149           3       94.3638  mF   K/M      | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0720 0.0030 0.0270          7.95918                                     mFA           | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1210 0.0490 0.0240 34.656   31.2514  65.9074           32      97.3772  mFA  K/M      | 
|    InputRegisterB_register_reg[0]/CK        DFFR_X1       Rise  0.1230 0.0020 0.0240          0.976605                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1230 0.1230 | 
| library hold check                        |  0.0530 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0240        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[1]/D 
  
 Path Start Point : Multiplier[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[1] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[1]                            Rise  0.2000 0.0000 0.1000 1.50403  1.05273 2.55676           1       92.4554  c             | 
|    InputRegisterB_register_reg[1]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[1]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.334338 6.58518  6.91952           1       92.4554  c    K/M      | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     mF            | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.201068 6.25843  6.45949           1       92.4554  mF   K/M      | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     mF            | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.53312  11.8107  15.3438           1       95.8817  mF   K/M      | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        mF            | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0270 11.8051  65.1098  76.9149           3       94.3638  mF   K/M      | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0720 0.0030 0.0270          7.95918                                     mFA           | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1210 0.0490 0.0240 34.656   31.2514  65.9074           32      97.3772  mFA  K/M      | 
|    InputRegisterB_register_reg[1]/CK        DFFR_X1       Rise  0.1230 0.0020 0.0240          0.976605                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1230 0.1230 | 
| library hold check                        |  0.0530 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0240        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[10]/D 
  
 Path Start Point : Multiplier[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[10] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[10]                            Rise  0.2000 0.0000 0.1000 1.8347   1.05273 2.88743           1       92.4554  c             | 
|    InputRegisterB_register_reg[10]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    MF            | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[10]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.334338 6.58518  6.91952           1       92.4554  c    K/M      | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     mF            | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.201068 6.25843  6.45949           1       92.4554  mF   K/M      | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     mF            | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.53312  11.8107  15.3438           1       95.8817  mF   K/M      | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        mF            | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0270 11.8051  65.1098  76.9149           3       94.3638  mF   K/M      | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0720 0.0030 0.0270          7.95918                                     mFA           | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1210 0.0490 0.0240 34.656   31.2514  65.9074           32      97.3772  mFA  K/M      | 
|    InputRegisterB_register_reg[10]/CK       DFFR_X1       Rise  0.1230 0.0020 0.0240          0.976605                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1230 0.1230 | 
| library hold check                        |  0.0530 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0240        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[13]/D 
  
 Path Start Point : Multiplier[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[13] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[13]                            Rise  0.2000 0.0000 0.1000 1.16131  1.05273 2.21404           1       92.4554  c             | 
|    InputRegisterB_register_reg[13]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    MF            | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[13]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.334338 6.58518  6.91952           1       92.4554  c    K/M      | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     mF            | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.201068 6.25843  6.45949           1       92.4554  mF   K/M      | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     mF            | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.53312  11.8107  15.3438           1       95.8817  mF   K/M      | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        mF            | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0270 11.8051  65.1098  76.9149           3       94.3638  mF   K/M      | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0720 0.0030 0.0270          7.95918                                     mFA           | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1210 0.0490 0.0240 34.656   31.2514  65.9074           32      97.3772  mFA  K/M      | 
|    InputRegisterB_register_reg[13]/CK       DFFR_X1       Rise  0.1230 0.0020 0.0240          0.976605                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1230 0.1230 | 
| library hold check                        |  0.0530 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0240        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[14]/D 
  
 Path Start Point : Multiplier[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[14] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[14]                            Rise  0.2000 0.0000 0.1000 0.838776 1.05273 1.89151           1       92.4554  c             | 
|    InputRegisterB_register_reg[14]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    MF            | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[14]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.334338 6.58518  6.91952           1       92.4554  c    K/M      | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     mF            | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.201068 6.25843  6.45949           1       92.4554  mF   K/M      | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     mF            | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.53312  11.8107  15.3438           1       95.8817  mF   K/M      | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        mF            | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0270 11.8051  65.1098  76.9149           3       94.3638  mF   K/M      | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0720 0.0030 0.0270          7.95918                                     mFA           | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1210 0.0490 0.0240 34.656   31.2514  65.9074           32      97.3772  mFA  K/M      | 
|    InputRegisterB_register_reg[14]/CK       DFFR_X1       Rise  0.1230 0.0020 0.0240          0.976605                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1230 0.1230 | 
| library hold check                        |  0.0530 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0240        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[15]/D 
  
 Path Start Point : Multiplier[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[15] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[15]                            Rise  0.2000 0.0000 0.1000 1.49837  1.05273 2.55111           1       92.4554  c             | 
|    InputRegisterB_register_reg[15]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    MF            | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[15]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.334338 6.58518  6.91952           1       92.4554  c    K/M      | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     mF            | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.201068 6.25843  6.45949           1       92.4554  mF   K/M      | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     mF            | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.53312  11.8107  15.3438           1       95.8817  mF   K/M      | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        mF            | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0270 11.8051  65.1098  76.9149           3       94.3638  mF   K/M      | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0720 0.0030 0.0270          7.95918                                     mFA           | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1210 0.0490 0.0240 34.656   31.2514  65.9074           32      97.3772  mFA  K/M      | 
|    InputRegisterB_register_reg[15]/CK       DFFR_X1       Rise  0.1230 0.0020 0.0240          0.976605                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1230 0.1230 | 
| library hold check                        |  0.0530 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0240        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[16]/D 
  
 Path Start Point : Multiplier[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[16] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[16]                            Rise  0.2000 0.0000 0.1000 0.392304 1.05273 1.44504           1       92.4554  c             | 
|    InputRegisterB_register_reg[16]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    MF            | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[16]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.334338 6.58518  6.91952           1       92.4554  c    K/M      | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     mF            | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.201068 6.25843  6.45949           1       92.4554  mF   K/M      | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     mF            | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.53312  11.8107  15.3438           1       95.8817  mF   K/M      | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        mF            | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0270 11.8051  65.1098  76.9149           3       94.3638  mF   K/M      | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0720 0.0030 0.0270          7.95918                                     mFA           | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1210 0.0490 0.0240 34.656   31.2514  65.9074           32      97.3772  mFA  K/M      | 
|    InputRegisterB_register_reg[16]/CK       DFFR_X1       Rise  0.1230 0.0020 0.0240          0.976605                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1230 0.1230 | 
| library hold check                        |  0.0530 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0240        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[17]/D 
  
 Path Start Point : Multiplier[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[17] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[17]                            Rise  0.2000 0.0000 0.1000 1.10658  1.05273 2.15931           1       92.4554  c             | 
|    InputRegisterB_register_reg[17]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    MF            | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[17]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.334338 6.58518  6.91952           1       92.4554  c    K/M      | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     mF            | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.201068 6.25843  6.45949           1       92.4554  mF   K/M      | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     mF            | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.53312  11.8107  15.3438           1       95.8817  mF   K/M      | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        mF            | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0270 11.8051  65.1098  76.9149           3       94.3638  mF   K/M      | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0720 0.0030 0.0270          7.95918                                     mFA           | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1210 0.0490 0.0240 34.656   31.2514  65.9074           32      97.3772  mFA  K/M      | 
|    InputRegisterB_register_reg[17]/CK       DFFR_X1       Rise  0.1230 0.0020 0.0240          0.976605                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1230 0.1230 | 
| library hold check                        |  0.0530 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0240        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[18]/D 
  
 Path Start Point : Multiplier[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[18] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[18]                            Rise  0.2000 0.0000 0.1000 0.838776 1.05273 1.89151           1       92.4554  c             | 
|    InputRegisterB_register_reg[18]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    MF            | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[18]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.334338 6.58518  6.91952           1       92.4554  c    K/M      | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     mF            | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.201068 6.25843  6.45949           1       92.4554  mF   K/M      | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     mF            | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.53312  11.8107  15.3438           1       95.8817  mF   K/M      | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        mF            | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0270 11.8051  65.1098  76.9149           3       94.3638  mF   K/M      | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0720 0.0030 0.0270          7.95918                                     mFA           | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1210 0.0490 0.0240 34.656   31.2514  65.9074           32      97.3772  mFA  K/M      | 
|    InputRegisterB_register_reg[18]/CK       DFFR_X1       Rise  0.1230 0.0020 0.0240          0.976605                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1230 0.1230 | 
| library hold check                        |  0.0530 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0240        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[19]/D 
  
 Path Start Point : Multiplier[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[19] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[19]                            Rise  0.2000 0.0000 0.1000 0        1.05273 1.05273           1       92.4554  c             | 
|    InputRegisterB_register_reg[19]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    MF            | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[19]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.334338 6.58518  6.91952           1       92.4554  c    K/M      | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     mF            | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.201068 6.25843  6.45949           1       92.4554  mF   K/M      | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     mF            | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.53312  11.8107  15.3438           1       95.8817  mF   K/M      | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        mF            | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0270 11.8051  65.1098  76.9149           3       94.3638  mF   K/M      | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0720 0.0030 0.0270          7.95918                                     mFA           | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1210 0.0490 0.0240 34.656   31.2514  65.9074           32      97.3772  mFA  K/M      | 
|    InputRegisterB_register_reg[19]/CK       DFFR_X1       Rise  0.1230 0.0020 0.0240          0.976605                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1230 0.1230 | 
| library hold check                        |  0.0530 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0240        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 470M, CVMEM - 1687M, PVMEM - 1839M)
