INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
ERROR:sim - Unable to find
ERROR:sim -   
   C:\Xilinx\14.7\ISE_DS\SysGen\project\27_an108_adda_vga_test\sin512.coe
ERROR:sim -    Coregen is looking for
ERROR:sim -   
   C:\Xilinx\14.7\ISE_DS\SysGen\project\27_an108_adda_vga_test\sin512.coe
ERROR:sim - Unable to find
ERROR:sim -   
   C:\Xilinx\14.7\ISE_DS\SysGen\project\27_an108_adda_vga_test\sin512.coe
ERROR:sim -    Coregen is looking for
ERROR:sim -   
   C:\Xilinx\14.7\ISE_DS\SysGen\project\27_an108_adda_vga_test\sin512.coe
ERROR:sim - An invalid core configuration has been detected during
ERROR:sim -    Customization. Core parameters will be reset to their default
   values.
Resolving generics for 'blk_mem_gen_v7_3'...
Applying external generics to 'blk_mem_gen_v7_3'...
Delivering associated files for 'blk_mem_gen_v7_3'...
Delivering EJava files for 'blk_mem_gen_v7_3'...
Generating implementation netlist for 'blk_mem_gen_v7_3'...
INFO:sim - Pre-processing HDL files for 'blk_mem_gen_v7_3'...
Running synthesis for 'blk_mem_gen_v7_3'
Running ngcbuild...
Writing VEO instantiation template for 'blk_mem_gen_v7_3'...
Writing Verilog behavioral simulation model for 'blk_mem_gen_v7_3'...
WARNING:sim - Overwriting existing file
   D:/new/AX309/demo/23_an108_adda_vga_test/ipcore_dir/tmp/_cg/blk_mem_gen_v7_3/
   doc/blk_mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
D:/new/AX309/demo/23_an108_adda_vga_test/ipcore_dir/tmp/_cg/blk_mem_gen_v7_3
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'blk_mem_gen_v7_3'...
Generating metadata file...
Generating ISE project file for 'blk_mem_gen_v7_3'...
Generating ISE project...
XCO file found: blk_mem_gen_v7_3.xco
XMDF file found: blk_mem_gen_v7_3_xmdf.tcl
Adding
D:/new/AX309/demo/23_an108_adda_vga_test/ipcore_dir/tmp/_cg/blk_mem_gen_v7_3.asy
-view all -origin_type imported
Adding
D:/new/AX309/demo/23_an108_adda_vga_test/ipcore_dir/tmp/_cg/blk_mem_gen_v7_3.ngc
-view all -origin_type created
Checking file
"D:/new/AX309/demo/23_an108_adda_vga_test/ipcore_dir/tmp/_cg/blk_mem_gen_v7_3.ng
c" for project device match ...
File
"D:/new/AX309/demo/23_an108_adda_vga_test/ipcore_dir/tmp/_cg/blk_mem_gen_v7_3.ng
c" device information matches project device.
Adding
D:/new/AX309/demo/23_an108_adda_vga_test/ipcore_dir/tmp/_cg/blk_mem_gen_v7_3.sym
-view all -origin_type imported
Adding
D:/new/AX309/demo/23_an108_adda_vga_test/ipcore_dir/tmp/_cg/blk_mem_gen_v7_3.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/new/AX309/demo/23_an108_adda_vga_test/ipcore_dir/tmp/_cg/blk_mem_gen_v7_3
   .v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/new/AX309/demo/23_an108_adda_vga_test/ipcore_dir/tmp/_cg/blk_mem_gen_v7_3.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/blk_mem_gen_v7_3"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'da_rom'.
