# Assignment 2: VHDL Test Bench
1. Develop a test bench for a design in VHDL 
2. Add a comment citing the source
3. Run GHDL to generate a VCD file
4. Use GTKWave to view the VCD file and take a screen shot
5. Upload the design, test bench, and VCD files to the GitHub repository
6. Create a README.md to include the screen shot

[Screenshot of VCD file in GTKWave](./Screen%20Shot%202022-02-12%20at%201.09.24%20PM.png)
