#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Jul 24 07:15:03 2023
# Process ID: 397092
# Current directory: /home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_top_graph_top_rfi_C_0_0_synth_1
# Command line: vivado -log design_1_top_graph_top_rfi_C_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_graph_top_rfi_C_0_0.tcl
# Log file: /home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_top_graph_top_rfi_C_0_0_synth_1/design_1_top_graph_top_rfi_C_0_0.vds
# Journal file: /home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_top_graph_top_rfi_C_0_0_synth_1/vivado.jou
# Running On: pc-eii26, OS: Linux, CPU Frequency: 3917.903 MHz, CPU Physical cores: 4, Host memory: 33456 MB
#-----------------------------------------------------------
source design_1_top_graph_top_rfi_C_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/orenaud/preesm2/RFI/CodeFPGA/generated'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/orenaud/preesm2/RFI/CodeFPGA/generated' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_top_graph_top_rfi_C_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/orenaud/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_top_graph_top_rfi_C_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 397134
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2613.820 ; gain = 0.000 ; free physical = 1195 ; free virtual = 16656
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_top_graph_top_rfi_C_0_0' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_top_graph_top_rfi_C_0_0/synth/design_1_top_graph_top_rfi_C_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C.v:12]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_Brd_Acq_Im' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_Brd_Acq_Im.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_regslice_both' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_regslice_both' (1#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_Brd_Acq_Im' (2#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_Brd_Acq_Im.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_Brd_Acq_Real' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_Brd_Acq_Real.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_Brd_Acq_Real' (3#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_Brd_Acq_Real.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W' (4#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_loop_2' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_loop_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init' (5#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_loop_2' (6#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_loop_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1' (7#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17' (8#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_stdDeviationList' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.v:6]
INFO: [Synth 8-3876] $readmem data file './top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.dat' is read successfully [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' (9#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud.v:6]
INFO: [Synth 8-3876] $readmem data file './top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud.dat' is read successfully [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' (10#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe.v:6]
INFO: [Synth 8-3876] $readmem data file './top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe.dat' is read successfully [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' (11#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg.v:6]
INFO: [Synth 8-3876] $readmem data file './top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg.dat' is read successfully [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' (12#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.v:6]
INFO: [Synth 8-3876] $readmem data file './top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.dat' is read successfully [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' (13#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j.v:6]
INFO: [Synth 8-3876] $readmem data file './top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j.dat' is read successfully [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' (14#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi.v:6]
INFO: [Synth 8-3876] $readmem data file './top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi.dat' is read successfully [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' (15#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs.v:6]
INFO: [Synth 8-3876] $readmem data file './top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs.dat' is read successfully [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' (16#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC.v:6]
INFO: [Synth 8-3876] $readmem data file './top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC.dat' is read successfully [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' (17#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM.v:6]
INFO: [Synth 8-3876] $readmem data file './top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM.dat' is read successfully [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' (18#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW.v:6]
INFO: [Synth 8-3876] $readmem data file './top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW.dat' is read successfully [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW.v:25]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW' (19#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6.v:6]
INFO: [Synth 8-3876] $readmem data file './top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6.dat' is read successfully [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6' (20#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mul_54s_6ns_54_5_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_54s_6ns_54_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mul_54s_6ns_54_5_1' (21#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_54s_6ns_54_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mul_71ns_4ns_75_5_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_71ns_4ns_75_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mul_71ns_4ns_75_5_1' (22#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_71ns_4ns_75_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mul_6ns_73ns_79_5_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_6ns_73ns_79_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mul_6ns_73ns_79_5_1' (23#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_6ns_73ns_79_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mul_83ns_6ns_89_5_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_83ns_6ns_89_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mul_83ns_6ns_89_5_1' (24#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_83ns_6ns_89_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mul_6ns_92ns_98_5_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_6ns_92ns_98_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mul_6ns_92ns_98_5_1' (25#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_6ns_92ns_98_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mul_6ns_87ns_93_5_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_6ns_87ns_93_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mul_6ns_87ns_93_5_1' (26#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_6ns_87ns_93_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mul_6ns_82ns_88_5_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_6ns_82ns_88_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mul_6ns_82ns_88_5_1' (27#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_6ns_82ns_88_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mul_6ns_77ns_83_5_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_6ns_77ns_83_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mul_6ns_77ns_83_5_1' (28#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_6ns_77ns_83_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mul_12s_80ns_90_5_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_12s_80ns_90_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mul_12s_80ns_90_5_1' (29#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_12s_80ns_90_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mul_40ns_40ns_80_2_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_40ns_40ns_80_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mul_40ns_40ns_80_2_1' (30#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_40ns_40ns_80_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mul_13s_71s_71_5_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_13s_71s_71_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mul_13s_71s_71_5_1' (31#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_13s_71s_71_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mul_43ns_36ns_79_3_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_43ns_36ns_79_3_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mul_43ns_36ns_79_3_1' (32#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_43ns_36ns_79_3_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mul_49ns_44ns_93_5_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_49ns_44ns_93_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mul_49ns_44ns_93_5_1' (33#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_49ns_44ns_93_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mul_50ns_50ns_100_5_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_50ns_50ns_100_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mul_50ns_50ns_100_5_1' (34#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_50ns_50ns_100_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0' (35#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1' (36#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s' (37#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1_ip' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/ip/top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1_ip.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/home/orenaud/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62649]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (38#1) [/home/orenaud/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62649]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1_ip' (54#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/ip/top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1' (55#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1_ip' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/ip/top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1_ip' (60#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/ip/top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1' (61#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/ip/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip' (66#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/ip/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1' (67#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1.v:9]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_reg_507_reg' and it is trimmed from '64' to '52' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2694]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_stdDeviationList' (68#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1' (69#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18' (70#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1' (71#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_loop_3' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_loop_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_loop_3' (72#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_loop_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1_ip' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/ip/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1_ip' (73#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/ip/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1' (74#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s' (75#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_sorted_list_R_V_RAM_AUTO_1R1W' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_sorted_list_R_V_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_sorted_list_R_V_RAM_AUTO_1R1W' (76#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_sorted_list_R_V_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_1R1W' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_1R1W' (77#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1' (78#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_sortList' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_sortList.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_sortList_count_V_RAM_AUTO_1R1W' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_sortList_count_V_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_sortList_count_V_RAM_AUTO_1R1W' (79#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_sortList_count_V_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_28_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_28_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_28_1' (80#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_28_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_sortList_Pipeline_occurence_loop' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_sortList_Pipeline_occurence_loop.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_sortList_Pipeline_occurence_loop' (81#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_sortList_Pipeline_occurence_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_sortList_Pipeline_Inner' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_sortList_Pipeline_Inner.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_sortList_Pipeline_Inner' (82#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_sortList_Pipeline_Inner.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_sortList' (83#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_sortList.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_computeMedian' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_computeMedian.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1_ip' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/ip/top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1_ip' (91#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/ip/top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1' (92#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1_ip' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/ip/top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1_ip' (93#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/ip/top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1' (94#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_computeMedian' (95#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_computeMedian.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1' (96#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110' (97#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2' (98#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3' (99#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s' (100#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_Brd_STD_R' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_Brd_STD_R.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_Brd_STD_R' (101#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_Brd_STD_R.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_Brd_MAD_R' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_Brd_MAD_R.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_Brd_MAD_R' (102#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_Brd_MAD_R.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_Brd_MAD_I' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_Brd_MAD_I.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_Brd_MAD_I' (103#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_Brd_MAD_I.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_Brd_STD_I' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_Brd_STD_I.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_Brd_STD_I' (104#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_Brd_STD_I.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s_RRi_V_RAM_AUTO_1R1W' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s_RRi_V_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s_RRi_V_RAM_AUTO_1R1W' (105#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s_RRi_V_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2' (106#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1' (107#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19' (108#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3' (109#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s' (110#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_Brd_Res_Im' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_Brd_Res_Im.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_Brd_Res_Im' (111#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_Brd_Res_Im.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_Brd_Res_Real' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_Brd_Res_Real.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_Brd_Res_Real' (112#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_Brd_Res_Real.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_fifo_w16_d4078_A' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_fifo_w16_d4078_A.v:50]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_fifo_w16_d4078_A_ram' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_fifo_w16_d4078_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_fifo_w16_d4078_A_ram' (113#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_fifo_w16_d4078_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_fifo_w16_d4078_A' (114#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_fifo_w16_d4078_A.v:50]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_fifo_w16_d8156_A' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_fifo_w16_d8156_A.v:50]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_fifo_w16_d8156_A_ram' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_fifo_w16_d8156_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_fifo_w16_d8156_A_ram' (115#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_fifo_w16_d8156_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_fifo_w16_d8156_A' (116#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_fifo_w16_d8156_A.v:50]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C' (117#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_top_graph_top_rfi_C_0_0' (118#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_top_graph_top_rfi_C_0_0/synth/design_1_top_graph_top_rfi_C_0_0.v:58]
WARNING: [Synth 8-7129] Port reset in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s_RRi_V_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_dout[15] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_dout[14] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_dout[13] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_dout[12] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_dout[11] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_dout[10] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_dout[9] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_dout[8] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_dout[7] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_dout[6] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_dout[5] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_dout[4] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_dout[3] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_dout[2] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_dout[1] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_dout[0] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_dout[15] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_dout[14] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_dout[13] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_dout[12] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_dout[11] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_dout[10] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_dout[9] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_dout[8] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_dout[7] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_dout[6] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_dout[5] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_dout[4] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_dout[3] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_dout[2] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_dout[1] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_dout[0] in module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[30] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[29] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[28] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[27] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[26] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[25] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[24] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[23] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[22] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[21] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[20] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[19] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[18] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[17] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[16] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[14] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[13] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[12] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[11] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module fix_to_flt_conv_exp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized203 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized203 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized203 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized203 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized203 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[26] in module carry_chain__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized197 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized197 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized197 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized197 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2738.812 ; gain = 124.992 ; free physical = 2952 ; free virtual = 18437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2738.812 ; gain = 124.992 ; free physical = 2910 ; free virtual = 18395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2738.812 ; gain = 124.992 ; free physical = 2910 ; free virtual = 18395
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2738.812 ; gain = 0.000 ; free physical = 2807 ; free virtual = 18292
INFO: [Netlist 29-17] Analyzing 5285 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_top_graph_top_rfi_C_0_0/constraints/top_graph_top_rfi_C_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_top_graph_top_rfi_C_0_0/constraints/top_graph_top_rfi_C_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_top_graph_top_rfi_C_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_top_graph_top_rfi_C_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2843.594 ; gain = 0.000 ; free physical = 2678 ; free virtual = 18164
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  FDE => FDRE: 64 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2870.406 ; gain = 26.812 ; free physical = 2775 ; free virtual = 18261
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2870.406 ; gain = 256.586 ; free physical = 3139 ; free virtual = 18621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2870.406 ; gain = 256.586 ; free physical = 3139 ; free virtual = 18621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_top_graph_top_rfi_C_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2870.406 ; gain = 256.586 ; free physical = 3139 ; free virtual = 18621
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'i_V_9_reg_123_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_loop_2.v:160]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter150_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2760]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter149_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2758]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter148_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2757]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter147_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2756]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter146_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2755]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter145_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2754]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter144_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2753]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter143_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2752]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter142_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2751]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter141_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2750]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter140_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2749]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter139_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2747]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter138_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2746]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter137_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2745]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter136_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2744]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter135_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2743]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter134_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2742]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter133_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2741]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter132_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2740]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter131_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2739]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter130_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2738]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter129_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2736]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter128_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2735]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter127_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2734]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter126_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2733]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter125_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2732]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter124_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2731]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter123_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2730]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter122_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2729]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter121_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2728]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter120_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2727]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter119_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2725]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter118_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2724]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter117_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2723]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter116_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2722]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter115_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2721]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter114_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2720]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter113_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2719]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter112_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2718]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter111_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2717]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter110_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2716]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter109_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2714]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter108_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2713]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter107_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2712]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter106_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2711]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter105_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2710]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter104_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2709]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter103_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2708]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter102_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2707]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter101_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2706]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter100_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2705]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter99_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2705]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter98_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2851]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter97_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2850]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter96_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2849]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter95_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2848]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter94_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2847]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter93_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2846]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter92_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2845]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter91_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2844]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter90_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2843]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter89_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2841]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter88_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2840]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter87_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2839]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter86_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2838]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter85_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2837]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter84_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2836]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter83_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2835]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter82_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2834]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter81_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2833]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter80_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2832]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter79_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2830]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter78_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2829]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter77_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2828]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter76_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2827]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter75_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2826]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter74_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2825]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter73_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2824]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter72_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2823]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter71_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2822]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter70_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2821]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter69_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2819]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter68_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2818]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter67_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2817]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter66_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2816]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter65_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2815]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter64_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2814]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter63_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2813]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter62_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2812]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter61_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2811]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter60_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2810]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter59_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2808]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter58_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2807]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter57_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2806]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter56_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2805]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter55_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2804]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter54_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2803]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_reg_467_pp0_iter53_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_stdDeviationList.v:2802]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 2870.406 ; gain = 256.586 ; free physical = 2842 ; free virtual = 18335
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1:/top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1:/top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1:/top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized4) to 'top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1:/top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1:/top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized15) to 'top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1:/top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1:/top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized15) to 'top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1:/top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1:/top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1:/top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1:/top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1:/top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1:/top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1:/top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1:/top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1:/top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1:/top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1:/top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/fpext_32ns_64_2_no_dsp_1_U71/top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/fpext_32ns_64_2_no_dsp_1_U71/top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/fpext_32ns_64_2_no_dsp_1_U71/top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/fpext_32ns_64_2_no_dsp_1_U71/top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/fpext_32ns_64_2_no_dsp_1_U71/top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/fpext_32ns_64_2_no_dsp_1_U71/top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/dsqrt_64ns_64ns_64_57_no_dsp_1_U72/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/dsqrt_64ns_64ns_64_57_no_dsp_1_U72/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/dsqrt_64ns_64ns_64_57_no_dsp_1_U72/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized4) to 'inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/dsqrt_64ns_64ns_64_57_no_dsp_1_U72/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/dsqrt_64ns_64ns_64_57_no_dsp_1_U72/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized189) to 'inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/dsqrt_64ns_64ns_64_57_no_dsp_1_U72/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/dsqrt_64ns_64ns_64_57_no_dsp_1_U72/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized189) to 'inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/dsqrt_64ns_64ns_64_57_no_dsp_1_U72/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/dsqrt_64ns_64ns_64_57_no_dsp_1_U72/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/dsqrt_64ns_64ns_64_57_no_dsp_1_U72/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/dsqrt_64ns_64ns_64_57_no_dsp_1_U72/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/dsqrt_64ns_64ns_64_57_no_dsp_1_U72/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/dsqrt_64ns_64ns_64_57_no_dsp_1_U72/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/dsqrt_64ns_64ns_64_57_no_dsp_1_U72/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/dsqrt_64ns_64ns_64_57_no_dsp_1_U72/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/dsqrt_64ns_64ns_64_57_no_dsp_1_U72/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/STDCpt_2048_3_ap_int_16_U0/fsqrt_32ns_32ns_32_16_no_dsp_1_U92/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'inst/STDCpt_2048_3_ap_int_16_U0/fsqrt_32ns_32ns_32_16_no_dsp_1_U92/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/STDCpt_2048_3_ap_int_16_U0/fsqrt_32ns_32ns_32_16_no_dsp_1_U92/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized4) to 'inst/STDCpt_2048_3_ap_int_16_U0/fsqrt_32ns_32ns_32_16_no_dsp_1_U92/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/STDCpt_2048_3_ap_int_16_U0/fsqrt_32ns_32ns_32_16_no_dsp_1_U92/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized15) to 'inst/STDCpt_2048_3_ap_int_16_U0/fsqrt_32ns_32ns_32_16_no_dsp_1_U92/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/STDCpt_2048_3_ap_int_16_U0/fsqrt_32ns_32ns_32_16_no_dsp_1_U92/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized15) to 'inst/STDCpt_2048_3_ap_int_16_U0/fsqrt_32ns_32ns_32_16_no_dsp_1_U92/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/STDCpt_2048_3_ap_int_16_U0/fsqrt_32ns_32ns_32_16_no_dsp_1_U92/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/STDCpt_2048_3_ap_int_16_U0/fsqrt_32ns_32ns_32_16_no_dsp_1_U92/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/STDCpt_2048_3_ap_int_16_U0/fsqrt_32ns_32ns_32_16_no_dsp_1_U92/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/STDCpt_2048_3_ap_int_16_U0/fsqrt_32ns_32ns_32_16_no_dsp_1_U92/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/STDCpt_2048_3_ap_int_16_U0/fsqrt_32ns_32ns_32_16_no_dsp_1_U92/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/STDCpt_2048_3_ap_int_16_U0/fsqrt_32ns_32ns_32_16_no_dsp_1_U92/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/STDCpt_2048_3_ap_int_16_U0/fsqrt_32ns_32ns_32_16_no_dsp_1_U92/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/STDCpt_2048_3_ap_int_16_U0/fsqrt_32ns_32ns_32_16_no_dsp_1_U92/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1:/top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1:/top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1:/top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1:/top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1:/top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1:/top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1:/top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized4) to 'top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1:/top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1:/top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized189) to 'top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1:/top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1:/top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized189) to 'top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1:/top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1:/top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1:/top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1:/top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1:/top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1:/top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1:/top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1:/top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1:/top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1:/top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1:/top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_73ns_79_5_1_U29/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_6ns_73ns_79_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_83ns_6ns_89_5_1_U30/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_83ns_6ns_89_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_92ns_98_5_1_U31/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_6ns_92ns_98_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_87ns_93_5_1_U32/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_6ns_87ns_93_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_82ns_88_5_1_U33/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_6ns_82ns_88_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_12s_80ns_90_5_1_U35/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_12s_80ns_90_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_77ns_83_5_1_U34/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_6ns_77ns_83_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_73ns_79_5_1_U29/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_6ns_73ns_79_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_83ns_6ns_89_5_1_U30/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_83ns_6ns_89_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_92ns_98_5_1_U31/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_6ns_92ns_98_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_87ns_93_5_1_U32/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_6ns_87ns_93_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_82ns_88_5_1_U33/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_6ns_82ns_88_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_77ns_83_5_1_U34/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_6ns_77ns_83_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_71ns_4ns_75_5_1_U28/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_71ns_4ns_75_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_13s_71s_71_5_1_U37/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_13s_71s_71_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_54s_6ns_54_5_1_U27/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_54s_6ns_54_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_71ns_4ns_75_5_1_U28/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/6975/hdl/verilog/top_graph_top_rfi_C_mul_71ns_4ns_75_5_1.v:35]
WARNING: [Synth 8-3332] Sequential element (grp_sortList_fu_126/count_V_U/ram_reg_mux_sel__238) is unused and will be removed from module top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s.
WARNING: [Synth 8-3332] Sequential element (grp_sortList_fu_126/count_V_U/ram_reg_mux_sel__239) is unused and will be removed from module top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:55 ; elapsed = 00:02:01 . Memory (MB): peak = 2870.406 ; gain = 256.586 ; free physical = 1887 ; free virtual = 17424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:10 . Memory (MB): peak = 2870.406 ; gain = 256.586 ; free physical = 2649 ; free virtual = 18188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:18 ; elapsed = 00:02:24 . Memory (MB): peak = 2937.703 ; gain = 323.883 ; free physical = 2567 ; free virtual = 18117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/STDCpt_2048_3_ap_int_16_U0/grp_stdDeviationList_fu_178/grp_pow_generic_double_s_fu_132/pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/STDCpt_2048_3_ap_int_16_U0/RRi_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/STDCpt_2048_3_ap_int_16_U0/RRo_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/STDCpt_2048_3_ap_int_16_U0/RIi_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/STDCpt_2048_3_ap_int_16_U0/RIo_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/STDCpt_2048_3_ap_int_16_U0/deviation_list_R_i_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/STDCpt_2048_3_ap_int_16_U0/deviation_list_I_i_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/sorted_list_R_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/sorted_list_R_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/sorted_list_I_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/sorted_list_I_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/RDRi_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/RDIi_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/deviation_list_R_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/deviation_list_I_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/sorted_deviated_list_R_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/sorted_deviated_list_R_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/sorted_deviated_list_I_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/sorted_deviated_list_I_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/MRo_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/MIo_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/count_V_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/count_V_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/count_V_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/count_V_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/count_V_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/count_V_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/count_V_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/count_V_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/count_V_U/ram_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/count_V_U/ram_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/count_V_U/ram_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/count_V_U/ram_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/count_V_U/ram_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/count_V_U/ram_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/count_V_U/ram_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_ap_int_16_U0/grp_sortList_fu_126/count_V_U/ram_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/RFIFilter_0_2048_ap_int_16_U0/RRi_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/RFIFilter_0_2048_ap_int_16_U0/RRo_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/RFIFilter_0_2048_ap_int_16_U0/RIi_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/RFIFilter_0_2048_ap_int_16_U0/RIo_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_U/U_top_graph_top_rfi_C_fifo_w16_d8156_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_U/U_top_graph_top_rfi_C_fifo_w16_d8156_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_U/U_top_graph_top_rfi_C_fifo_w16_d8156_A_ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_U/U_top_graph_top_rfi_C_fifo_w16_d8156_A_ram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_U/U_top_graph_top_rfi_C_fifo_w16_d8156_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_U/U_top_graph_top_rfi_C_fifo_w16_d8156_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_U/U_top_graph_top_rfi_C_fifo_w16_d8156_A_ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_U/U_top_graph_top_rfi_C_fifo_w16_d8156_A_ram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream_STD_Computation_std_R_o_Brd_STD_R_in_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream_STD_Computation_std_R_o_Brd_STD_R_in_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream_STD_Computation_std_I_o_Brd_STD_I_in_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream_STD_Computation_std_I_o_Brd_STD_I_in_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_U/U_top_graph_top_rfi_C_fifo_w16_d4078_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:35 ; elapsed = 00:02:41 . Memory (MB): peak = 2956.969 ; gain = 343.148 ; free physical = 2477 ; free virtual = 18026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:44 ; elapsed = 00:02:50 . Memory (MB): peak = 2956.969 ; gain = 343.148 ; free physical = 2359 ; free virtual = 17909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:44 ; elapsed = 00:02:50 . Memory (MB): peak = 2956.969 ; gain = 343.148 ; free physical = 2359 ; free virtual = 17909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:49 ; elapsed = 00:02:55 . Memory (MB): peak = 2956.969 ; gain = 343.148 ; free physical = 2352 ; free virtual = 17902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:49 ; elapsed = 00:02:55 . Memory (MB): peak = 2956.969 ; gain = 343.148 ; free physical = 2354 ; free virtual = 17904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:49 ; elapsed = 00:02:56 . Memory (MB): peak = 2956.969 ; gain = 343.148 ; free physical = 2354 ; free virtual = 17904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:49 ; elapsed = 00:02:56 . Memory (MB): peak = 2956.969 ; gain = 343.148 ; free physical = 2354 ; free virtual = 17904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   949|
|2     |DSP48E1  |    97|
|35    |LUT1     |   477|
|36    |LUT2     |  2094|
|37    |LUT3     |  3905|
|38    |LUT4     |  1867|
|39    |LUT5     |   837|
|40    |LUT6     |  1531|
|41    |MUXCY    |  2596|
|42    |MUXF7    |     6|
|43    |RAMB18E1 |     7|
|49    |RAMB36E1 |    91|
|63    |SRL16E   |   942|
|64    |SRLC32E  |   201|
|65    |XORCY    |  2533|
|66    |FDE      |    64|
|67    |FDRE     | 14420|
|68    |FDSE     |    30|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:50 ; elapsed = 00:02:56 . Memory (MB): peak = 2956.969 ; gain = 343.148 ; free physical = 2354 ; free virtual = 17904
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 189 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:39 ; elapsed = 00:02:47 . Memory (MB): peak = 2956.969 ; gain = 211.555 ; free physical = 2419 ; free virtual = 17969
Synthesis Optimization Complete : Time (s): cpu = 00:02:50 ; elapsed = 00:02:56 . Memory (MB): peak = 2956.977 ; gain = 343.148 ; free physical = 2419 ; free virtual = 17969
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2956.977 ; gain = 0.000 ; free physical = 2517 ; free virtual = 18067
INFO: [Netlist 29-17] Analyzing 6343 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3008.828 ; gain = 0.000 ; free physical = 2717 ; free virtual = 18271
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 771 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 707 instances
  FDE => FDRE: 64 instances

Synth Design complete, checksum: cc5061c7
INFO: [Common 17-83] Releasing license: Synthesis
335 Infos, 221 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:13 ; elapsed = 00:03:14 . Memory (MB): peak = 3008.828 ; gain = 395.109 ; free physical = 3111 ; free virtual = 18665
INFO: [Common 17-1381] The checkpoint '/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_top_graph_top_rfi_C_0_0_synth_1/design_1_top_graph_top_rfi_C_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3040.844 ; gain = 32.016 ; free physical = 3944 ; free virtual = 19494
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_top_graph_top_rfi_C_0_0, cache-ID = 041230ecadf81fbe
INFO: [Coretcl 2-1174] Renamed 963 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_top_graph_top_rfi_C_0_0_synth_1/design_1_top_graph_top_rfi_C_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3040.844 ; gain = 0.000 ; free physical = 3703 ; free virtual = 19284
INFO: [runtcl-4] Executing : report_utilization -file design_1_top_graph_top_rfi_C_0_0_utilization_synth.rpt -pb design_1_top_graph_top_rfi_C_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 24 07:18:49 2023...
