digraph "CFG for '_Z15sphereTransformPfj' function" {
	label="CFG for '_Z15sphereTransformPfj' function";

	Node0x45dd790 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %4 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %5 = getelementptr i8, i8 addrspace(4)* %4, i64 4\l  %6 = bitcast i8 addrspace(4)* %5 to i16 addrspace(4)*\l  %7 = load i16, i16 addrspace(4)* %6, align 4, !range !5, !invariant.load !6\l  %8 = zext i16 %7 to i32\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = mul i32 %9, %8\l  %11 = add i32 %10, %3\l  %12 = icmp ult i32 %11, %1\l  br i1 %12, label %13, label %45\l|{<s0>T|<s1>F}}"];
	Node0x45dd790:s0 -> Node0x45df660;
	Node0x45dd790:s1 -> Node0x45df6f0;
	Node0x45df660 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%13:\l13:                                               \l  %14 = zext i32 %11 to i64\l  %15 = getelementptr inbounds float, float addrspace(1)* %0, i64 %14\l  %16 = load float, float addrspace(1)* %15, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %17 = fmul contract float %16, 3.600000e+02\l  %18 = fadd contract float %17, -1.800000e+02\l  store float %18, float addrspace(1)* %15, align 4, !tbaa !7\l  %19 = add i32 %11, %1\l  %20 = zext i32 %19 to i64\l  %21 = getelementptr inbounds float, float addrspace(1)* %0, i64 %20\l  %22 = load float, float addrspace(1)* %21, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %23 = fmul contract float %22, 2.000000e+00\l  %24 = fadd contract float %23, -1.000000e+00\l  %25 = tail call float @llvm.fabs.f32(float %24)\l  %26 = tail call float @llvm.fmuladd.f32(float %25, float -5.000000e-01,\l... float 5.000000e-01)\l  %27 = fmul float %24, %24\l  %28 = fcmp ogt float %25, 5.000000e-01\l  %29 = select i1 %28, float %26, float %27\l  %30 = tail call float @llvm.fmuladd.f32(float %29, float 0x3FA38434E0000000,\l... float 0x3F8BF8BB40000000)\l  %31 = tail call float @llvm.fmuladd.f32(float %29, float %30, float\l... 0x3FA0698780000000)\l  %32 = tail call float @llvm.fmuladd.f32(float %29, float %31, float\l... 0x3FA6C83620000000)\l  %33 = tail call float @llvm.fmuladd.f32(float %29, float %32, float\l... 0x3FB3337900000000)\l  %34 = tail call float @llvm.fmuladd.f32(float %29, float %33, float\l... 0x3FC5555580000000)\l  %35 = fmul float %29, %34\l  %36 = tail call float @llvm.sqrt.f32(float %29)\l  %37 = tail call float @llvm.fmuladd.f32(float %36, float %35, float %36)\l  %38 = fmul float %37, 2.000000e+00\l  %39 = fsub float 0x400921FB60000000, %38\l  %40 = fcmp olt float %24, 0.000000e+00\l  %41 = select i1 %40, float %39, float %38\l  %42 = tail call float @llvm.fmuladd.f32(float %24, float %35, float %24)\l  %43 = fsub float 0x3FF921FB60000000, %42\l  %44 = select i1 %28, float %41, float %43\l  store float %44, float addrspace(1)* %21, align 4, !tbaa !7\l  br label %45\l}"];
	Node0x45df660 -> Node0x45df6f0;
	Node0x45df6f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%45:\l45:                                               \l  ret void\l}"];
}
