// Seed: 437372807
module module_0 (
    input wor id_0,
    output wor id_1,
    id_6,
    input wand id_2,
    input wor id_3 id_7,
    input supply0 id_4
);
  assign id_6 = -1;
  module_2 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_1 (
    input  tri  id_0,
    output wire id_1,
    id_3
);
  assign id_1 = id_0;
  not primCall (id_1, id_0);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_7 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = (-1);
  wire id_6;
  assign module_0.id_1 = 0;
  assign id_3 = id_2;
endmodule
