

================================================================
== Vitis HLS Report for 'iris_module'
================================================================
* Date:           Thu Jul 28 18:23:10 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        iris_hls_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      138|      138|  1.380 us|  1.380 us|  139|  139|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 139
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 140 [1/1] (1.00ns)   --->   "%output_result_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_result" [main.cpp:3]   --->   Operation 140 'read' 'output_result_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 141 [1/1] (1.00ns)   --->   "%input_features_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_features" [main.cpp:3]   --->   Operation 141 'read' 'input_features_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %input_features_read, i32 2, i32 63" [main.cpp:19]   --->   Operation 142 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i62 %trunc_ln" [main.cpp:19]   --->   Operation 143 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln19" [main.cpp:19]   --->   Operation 144 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_result_read, i32 2, i32 63" [main.cpp:22]   --->   Operation 145 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i62 %trunc_ln1" [main.cpp:22]   --->   Operation 146 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln22" [main.cpp:22]   --->   Operation 147 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 148 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [main.cpp:19]   --->   Operation 148 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 149 [1/1] (7.30ns)   --->   "%empty_16 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 120" [main.cpp:22]   --->   Operation 149 'writereq' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 150 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [main.cpp:19]   --->   Operation 150 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 151 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [main.cpp:19]   --->   Operation 151 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 152 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [main.cpp:19]   --->   Operation 152 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 153 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [main.cpp:19]   --->   Operation 153 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 154 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [main.cpp:19]   --->   Operation 154 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 155 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [main.cpp:19]   --->   Operation 155 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 156 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 156 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 157 [1/1] (7.30ns)   --->   "%gmem_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 157 'read' 'gmem_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 158 [1/1] (7.30ns)   --->   "%gmem_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 158 'read' 'gmem_addr_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 159 [1/1] (7.30ns)   --->   "%gmem_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 159 'read' 'gmem_addr_read_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 6.92>
ST_13 : Operation 160 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19 = add i32 %gmem_addr_read, i32 %gmem_addr_read_2" [main.cpp:19]   --->   Operation 160 'add' 'add_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 161 [1/1] (2.55ns)   --->   "%add_ln19_1 = add i32 %gmem_addr_read_1, i32 %gmem_addr_read_3" [main.cpp:19]   --->   Operation 161 'add' 'add_ln19_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln19_2 = add i32 %add_ln19_1, i32 %add_ln19" [main.cpp:19]   --->   Operation 162 'add' 'add_ln19_2' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln19_2, i32 31" [main.cpp:19]   --->   Operation 163 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln19_s = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln19_2, i32 2, i32 31" [main.cpp:19]   --->   Operation 164 'partselect' 'trunc_ln19_s' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 5.77>
ST_14 : Operation 165 [1/1] (2.55ns)   --->   "%sub_ln19 = sub i32 0, i32 %add_ln19_2" [main.cpp:19]   --->   Operation 165 'sub' 'sub_ln19' <Predicate = (tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln19_9 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln19, i32 2, i32 31" [main.cpp:19]   --->   Operation 166 'partselect' 'trunc_ln19_9' <Predicate = (tmp)> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i30 %trunc_ln19_9" [main.cpp:19]   --->   Operation 167 'zext' 'zext_ln19' <Predicate = (tmp)> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (2.49ns)   --->   "%sub_ln19_1 = sub i31 0, i31 %zext_ln19" [main.cpp:19]   --->   Operation 168 'sub' 'sub_ln19_1' <Predicate = (tmp)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i30 %trunc_ln19_s" [main.cpp:19]   --->   Operation 169 'zext' 'zext_ln19_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (0.73ns)   --->   "%avg = select i1 %tmp, i31 %sub_ln19_1, i31 %zext_ln19_1" [main.cpp:19]   --->   Operation 170 'select' 'avg' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i31 %avg" [main.cpp:19]   --->   Operation 171 'sext' 'sext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_1, i4 15" [main.cpp:22]   --->   Operation 172 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 173 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_1, i4 15" [main.cpp:22]   --->   Operation 173 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 174 [1/1] (7.30ns)   --->   "%gmem_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 174 'read' 'gmem_addr_read_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 175 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_1, i4 15" [main.cpp:22]   --->   Operation 175 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 176 [1/1] (7.30ns)   --->   "%gmem_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 176 'read' 'gmem_addr_read_5' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 177 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_1, i4 15" [main.cpp:22]   --->   Operation 177 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 178 [1/1] (7.30ns)   --->   "%gmem_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 178 'read' 'gmem_addr_read_6' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 179 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_1, i4 15" [main.cpp:22]   --->   Operation 179 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 180 [1/1] (7.30ns)   --->   "%gmem_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 180 'read' 'gmem_addr_read_7' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 181 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_1, i4 15" [main.cpp:22]   --->   Operation 181 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 182 [1/1] (7.30ns)   --->   "%gmem_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 182 'read' 'gmem_addr_read_8' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19_3 = add i32 %gmem_addr_read_4, i32 %gmem_addr_read_6" [main.cpp:19]   --->   Operation 183 'add' 'add_ln19_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 184 [1/1] (2.55ns)   --->   "%add_ln19_4 = add i32 %gmem_addr_read_5, i32 %gmem_addr_read_7" [main.cpp:19]   --->   Operation 184 'add' 'add_ln19_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 185 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln19_5 = add i32 %add_ln19_4, i32 %add_ln19_3" [main.cpp:19]   --->   Operation 185 'add' 'add_ln19_5' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln19_5, i32 31" [main.cpp:19]   --->   Operation 186 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln19_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln19_5, i32 2, i32 31" [main.cpp:19]   --->   Operation 187 'partselect' 'trunc_ln19_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 188 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_1, i4 15" [main.cpp:22]   --->   Operation 188 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 189 [1/1] (7.30ns)   --->   "%gmem_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 189 'read' 'gmem_addr_read_9' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 190 [1/1] (2.55ns)   --->   "%sub_ln19_2 = sub i32 0, i32 %add_ln19_5" [main.cpp:19]   --->   Operation 190 'sub' 'sub_ln19_2' <Predicate = (tmp_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln19_2, i32 2, i32 31" [main.cpp:19]   --->   Operation 191 'partselect' 'trunc_ln19_1' <Predicate = (tmp_1)> <Delay = 0.00>
ST_22 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i30 %trunc_ln19_1" [main.cpp:19]   --->   Operation 192 'zext' 'zext_ln19_2' <Predicate = (tmp_1)> <Delay = 0.00>
ST_22 : Operation 193 [1/1] (2.49ns)   --->   "%sub_ln19_3 = sub i31 0, i31 %zext_ln19_2" [main.cpp:19]   --->   Operation 193 'sub' 'sub_ln19_3' <Predicate = (tmp_1)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i30 %trunc_ln19_2" [main.cpp:19]   --->   Operation 194 'zext' 'zext_ln19_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 195 [1/1] (0.73ns)   --->   "%avg_1 = select i1 %tmp_1, i31 %sub_ln19_3, i31 %zext_ln19_3" [main.cpp:19]   --->   Operation 195 'select' 'avg_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 196 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_1, i4 15" [main.cpp:22]   --->   Operation 196 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 197 [1/1] (7.30ns)   --->   "%gmem_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 197 'read' 'gmem_addr_read_10' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 198 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_1, i4 15" [main.cpp:22]   --->   Operation 198 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 199 [1/1] (7.30ns)   --->   "%gmem_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 199 'read' 'gmem_addr_read_11' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 200 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_1, i4 15" [main.cpp:22]   --->   Operation 200 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 201 [1/1] (7.30ns)   --->   "%gmem_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 201 'read' 'gmem_addr_read_12' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19_6 = add i32 %gmem_addr_read_8, i32 %gmem_addr_read_10" [main.cpp:19]   --->   Operation 202 'add' 'add_ln19_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 203 [1/1] (2.55ns)   --->   "%add_ln19_7 = add i32 %gmem_addr_read_9, i32 %gmem_addr_read_11" [main.cpp:19]   --->   Operation 203 'add' 'add_ln19_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 204 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln19_8 = add i32 %add_ln19_7, i32 %add_ln19_6" [main.cpp:19]   --->   Operation 204 'add' 'add_ln19_8' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln19_8, i32 31" [main.cpp:19]   --->   Operation 205 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln19_4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln19_8, i32 2, i32 31" [main.cpp:19]   --->   Operation 206 'partselect' 'trunc_ln19_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 207 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_1, i4 15" [main.cpp:22]   --->   Operation 207 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 208 [1/1] (7.30ns)   --->   "%gmem_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 208 'read' 'gmem_addr_read_13' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 209 [1/1] (2.55ns)   --->   "%sub_ln19_4 = sub i32 0, i32 %add_ln19_8" [main.cpp:19]   --->   Operation 209 'sub' 'sub_ln19_4' <Predicate = (tmp_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln19_3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln19_4, i32 2, i32 31" [main.cpp:19]   --->   Operation 210 'partselect' 'trunc_ln19_3' <Predicate = (tmp_2)> <Delay = 0.00>
ST_26 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln19_4 = zext i30 %trunc_ln19_3" [main.cpp:19]   --->   Operation 211 'zext' 'zext_ln19_4' <Predicate = (tmp_2)> <Delay = 0.00>
ST_26 : Operation 212 [1/1] (2.49ns)   --->   "%sub_ln19_5 = sub i31 0, i31 %zext_ln19_4" [main.cpp:19]   --->   Operation 212 'sub' 'sub_ln19_5' <Predicate = (tmp_2)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln19_5 = zext i30 %trunc_ln19_4" [main.cpp:19]   --->   Operation 213 'zext' 'zext_ln19_5' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_26 : Operation 214 [1/1] (0.73ns)   --->   "%avg_2 = select i1 %tmp_2, i31 %sub_ln19_5, i31 %zext_ln19_5" [main.cpp:19]   --->   Operation 214 'select' 'avg_2' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 215 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_1, i4 15" [main.cpp:22]   --->   Operation 215 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 216 [1/1] (7.30ns)   --->   "%gmem_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 216 'read' 'gmem_addr_read_14' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 217 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_1, i4 15" [main.cpp:22]   --->   Operation 217 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 218 [1/1] (7.30ns)   --->   "%gmem_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 218 'read' 'gmem_addr_read_15' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 219 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_1, i4 15" [main.cpp:22]   --->   Operation 219 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 220 [1/1] (7.30ns)   --->   "%gmem_addr_read_16 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 220 'read' 'gmem_addr_read_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19_9 = add i32 %gmem_addr_read_12, i32 %gmem_addr_read_14" [main.cpp:19]   --->   Operation 221 'add' 'add_ln19_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 222 [1/1] (2.55ns)   --->   "%add_ln19_10 = add i32 %gmem_addr_read_13, i32 %gmem_addr_read_15" [main.cpp:19]   --->   Operation 222 'add' 'add_ln19_10' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 223 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln19_11 = add i32 %add_ln19_10, i32 %add_ln19_9" [main.cpp:19]   --->   Operation 223 'add' 'add_ln19_11' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln19_11, i32 31" [main.cpp:19]   --->   Operation 224 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln19_6 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln19_11, i32 2, i32 31" [main.cpp:19]   --->   Operation 225 'partselect' 'trunc_ln19_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 226 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_1, i4 15" [main.cpp:22]   --->   Operation 226 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 227 [1/1] (7.30ns)   --->   "%gmem_addr_read_17 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 227 'read' 'gmem_addr_read_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln19_2 = sext i31 %avg_1" [main.cpp:19]   --->   Operation 228 'sext' 'sext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 229 [1/1] (2.55ns)   --->   "%sub_ln19_6 = sub i32 0, i32 %add_ln19_11" [main.cpp:19]   --->   Operation 229 'sub' 'sub_ln19_6' <Predicate = (tmp_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln19_5 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln19_6, i32 2, i32 31" [main.cpp:19]   --->   Operation 230 'partselect' 'trunc_ln19_5' <Predicate = (tmp_3)> <Delay = 0.00>
ST_30 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln19_6 = zext i30 %trunc_ln19_5" [main.cpp:19]   --->   Operation 231 'zext' 'zext_ln19_6' <Predicate = (tmp_3)> <Delay = 0.00>
ST_30 : Operation 232 [1/1] (2.49ns)   --->   "%sub_ln19_7 = sub i31 0, i31 %zext_ln19_6" [main.cpp:19]   --->   Operation 232 'sub' 'sub_ln19_7' <Predicate = (tmp_3)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln19_7 = zext i30 %trunc_ln19_6" [main.cpp:19]   --->   Operation 233 'zext' 'zext_ln19_7' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_30 : Operation 234 [1/1] (0.73ns)   --->   "%avg_3 = select i1 %tmp_3, i31 %sub_ln19_7, i31 %zext_ln19_7" [main.cpp:19]   --->   Operation 234 'select' 'avg_3' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 235 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_2, i4 15" [main.cpp:22]   --->   Operation 235 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 236 [1/1] (7.30ns)   --->   "%gmem_addr_read_18 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 236 'read' 'gmem_addr_read_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 237 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_2, i4 15" [main.cpp:22]   --->   Operation 237 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 238 [1/1] (7.30ns)   --->   "%gmem_addr_read_19 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 238 'read' 'gmem_addr_read_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 239 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_2, i4 15" [main.cpp:22]   --->   Operation 239 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 240 [1/1] (7.30ns)   --->   "%gmem_addr_read_20 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 240 'read' 'gmem_addr_read_20' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19_12 = add i32 %gmem_addr_read_16, i32 %gmem_addr_read_18" [main.cpp:19]   --->   Operation 241 'add' 'add_ln19_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 242 [1/1] (2.55ns)   --->   "%add_ln19_13 = add i32 %gmem_addr_read_17, i32 %gmem_addr_read_19" [main.cpp:19]   --->   Operation 242 'add' 'add_ln19_13' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 243 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln19_14 = add i32 %add_ln19_13, i32 %add_ln19_12" [main.cpp:19]   --->   Operation 243 'add' 'add_ln19_14' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln19_14, i32 31" [main.cpp:19]   --->   Operation 244 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln19_8 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln19_14, i32 2, i32 31" [main.cpp:19]   --->   Operation 245 'partselect' 'trunc_ln19_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 246 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_2, i4 15" [main.cpp:22]   --->   Operation 246 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 247 [1/1] (7.30ns)   --->   "%gmem_addr_read_21 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 247 'read' 'gmem_addr_read_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 248 [1/1] (2.55ns)   --->   "%sub_ln19_8 = sub i32 0, i32 %add_ln19_14" [main.cpp:19]   --->   Operation 248 'sub' 'sub_ln19_8' <Predicate = (tmp_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln19_7 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln19_8, i32 2, i32 31" [main.cpp:19]   --->   Operation 249 'partselect' 'trunc_ln19_7' <Predicate = (tmp_4)> <Delay = 0.00>
ST_34 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln19_8 = zext i30 %trunc_ln19_7" [main.cpp:19]   --->   Operation 250 'zext' 'zext_ln19_8' <Predicate = (tmp_4)> <Delay = 0.00>
ST_34 : Operation 251 [1/1] (2.49ns)   --->   "%sub_ln19_9 = sub i31 0, i31 %zext_ln19_8" [main.cpp:19]   --->   Operation 251 'sub' 'sub_ln19_9' <Predicate = (tmp_4)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln19_9 = zext i30 %trunc_ln19_8" [main.cpp:19]   --->   Operation 252 'zext' 'zext_ln19_9' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_34 : Operation 253 [1/1] (0.73ns)   --->   "%avg_4 = select i1 %tmp_4, i31 %sub_ln19_9, i31 %zext_ln19_9" [main.cpp:19]   --->   Operation 253 'select' 'avg_4' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 254 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_2, i4 15" [main.cpp:22]   --->   Operation 254 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 255 [1/1] (7.30ns)   --->   "%gmem_addr_read_22 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 255 'read' 'gmem_addr_read_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 256 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_2, i4 15" [main.cpp:22]   --->   Operation 256 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 257 [1/1] (7.30ns)   --->   "%gmem_addr_read_23 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 257 'read' 'gmem_addr_read_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 258 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_2, i4 15" [main.cpp:22]   --->   Operation 258 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 259 [1/1] (7.30ns)   --->   "%gmem_addr_read_24 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 259 'read' 'gmem_addr_read_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19_15 = add i32 %gmem_addr_read_20, i32 %gmem_addr_read_22" [main.cpp:19]   --->   Operation 260 'add' 'add_ln19_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 261 [1/1] (2.55ns)   --->   "%add_ln19_16 = add i32 %gmem_addr_read_21, i32 %gmem_addr_read_23" [main.cpp:19]   --->   Operation 261 'add' 'add_ln19_16' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 262 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln19_17 = add i32 %add_ln19_16, i32 %add_ln19_15" [main.cpp:19]   --->   Operation 262 'add' 'add_ln19_17' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln19_17, i32 31" [main.cpp:19]   --->   Operation 263 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln19_11 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln19_17, i32 2, i32 31" [main.cpp:19]   --->   Operation 264 'partselect' 'trunc_ln19_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 265 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_2, i4 15" [main.cpp:22]   --->   Operation 265 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 266 [1/1] (7.30ns)   --->   "%gmem_addr_read_25 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 266 'read' 'gmem_addr_read_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 267 [1/1] (2.55ns)   --->   "%sub_ln19_10 = sub i32 0, i32 %add_ln19_17" [main.cpp:19]   --->   Operation 267 'sub' 'sub_ln19_10' <Predicate = (tmp_5)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln19_10 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln19_10, i32 2, i32 31" [main.cpp:19]   --->   Operation 268 'partselect' 'trunc_ln19_10' <Predicate = (tmp_5)> <Delay = 0.00>
ST_38 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln19_10 = zext i30 %trunc_ln19_10" [main.cpp:19]   --->   Operation 269 'zext' 'zext_ln19_10' <Predicate = (tmp_5)> <Delay = 0.00>
ST_38 : Operation 270 [1/1] (2.49ns)   --->   "%sub_ln19_11 = sub i31 0, i31 %zext_ln19_10" [main.cpp:19]   --->   Operation 270 'sub' 'sub_ln19_11' <Predicate = (tmp_5)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln19_11 = zext i30 %trunc_ln19_11" [main.cpp:19]   --->   Operation 271 'zext' 'zext_ln19_11' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_38 : Operation 272 [1/1] (0.73ns)   --->   "%avg_5 = select i1 %tmp_5, i31 %sub_ln19_11, i31 %zext_ln19_11" [main.cpp:19]   --->   Operation 272 'select' 'avg_5' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 273 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_2, i4 15" [main.cpp:22]   --->   Operation 273 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 274 [1/1] (7.30ns)   --->   "%gmem_addr_read_26 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 274 'read' 'gmem_addr_read_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 275 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_2, i4 15" [main.cpp:22]   --->   Operation 275 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 276 [1/1] (7.30ns)   --->   "%gmem_addr_read_27 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 276 'read' 'gmem_addr_read_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 277 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_2, i4 15" [main.cpp:22]   --->   Operation 277 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 278 [1/1] (7.30ns)   --->   "%gmem_addr_read_28 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 278 'read' 'gmem_addr_read_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19_18 = add i32 %gmem_addr_read_24, i32 %gmem_addr_read_26" [main.cpp:19]   --->   Operation 279 'add' 'add_ln19_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 280 [1/1] (2.55ns)   --->   "%add_ln19_19 = add i32 %gmem_addr_read_25, i32 %gmem_addr_read_27" [main.cpp:19]   --->   Operation 280 'add' 'add_ln19_19' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 281 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln19_20 = add i32 %add_ln19_19, i32 %add_ln19_18" [main.cpp:19]   --->   Operation 281 'add' 'add_ln19_20' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln19_20, i32 31" [main.cpp:19]   --->   Operation 282 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln19_13 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln19_20, i32 2, i32 31" [main.cpp:19]   --->   Operation 283 'partselect' 'trunc_ln19_13' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 284 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_2, i4 15" [main.cpp:22]   --->   Operation 284 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 285 [1/1] (7.30ns)   --->   "%gmem_addr_read_29 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 285 'read' 'gmem_addr_read_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 286 [1/1] (2.55ns)   --->   "%sub_ln19_12 = sub i32 0, i32 %add_ln19_20" [main.cpp:19]   --->   Operation 286 'sub' 'sub_ln19_12' <Predicate = (tmp_6)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln19_12 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln19_12, i32 2, i32 31" [main.cpp:19]   --->   Operation 287 'partselect' 'trunc_ln19_12' <Predicate = (tmp_6)> <Delay = 0.00>
ST_42 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln19_12 = zext i30 %trunc_ln19_12" [main.cpp:19]   --->   Operation 288 'zext' 'zext_ln19_12' <Predicate = (tmp_6)> <Delay = 0.00>
ST_42 : Operation 289 [1/1] (2.49ns)   --->   "%sub_ln19_13 = sub i31 0, i31 %zext_ln19_12" [main.cpp:19]   --->   Operation 289 'sub' 'sub_ln19_13' <Predicate = (tmp_6)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln19_13 = zext i30 %trunc_ln19_13" [main.cpp:19]   --->   Operation 290 'zext' 'zext_ln19_13' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_42 : Operation 291 [1/1] (0.73ns)   --->   "%avg_6 = select i1 %tmp_6, i31 %sub_ln19_13, i31 %zext_ln19_13" [main.cpp:19]   --->   Operation 291 'select' 'avg_6' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 292 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_2, i4 15" [main.cpp:22]   --->   Operation 292 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 293 [1/1] (7.30ns)   --->   "%gmem_addr_read_30 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 293 'read' 'gmem_addr_read_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 294 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_2, i4 15" [main.cpp:22]   --->   Operation 294 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 295 [1/1] (7.30ns)   --->   "%gmem_addr_read_31 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [main.cpp:19]   --->   Operation 295 'read' 'gmem_addr_read_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 296 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_2, i4 15" [main.cpp:22]   --->   Operation 296 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln19_3 = sext i31 %avg_2" [main.cpp:19]   --->   Operation 297 'sext' 'sext_ln19_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19_21 = add i32 %gmem_addr_read_28, i32 %gmem_addr_read_30" [main.cpp:19]   --->   Operation 298 'add' 'add_ln19_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 299 [1/1] (2.55ns)   --->   "%add_ln19_22 = add i32 %gmem_addr_read_29, i32 %gmem_addr_read_31" [main.cpp:19]   --->   Operation 299 'add' 'add_ln19_22' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 300 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln19_23 = add i32 %add_ln19_22, i32 %add_ln19_21" [main.cpp:19]   --->   Operation 300 'add' 'add_ln19_23' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln19_23, i32 31" [main.cpp:19]   --->   Operation 301 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln19_15 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln19_23, i32 2, i32 31" [main.cpp:19]   --->   Operation 302 'partselect' 'trunc_ln19_15' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 303 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_3, i4 15" [main.cpp:22]   --->   Operation 303 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 304 [1/1] (2.55ns)   --->   "%sub_ln19_14 = sub i32 0, i32 %add_ln19_23" [main.cpp:19]   --->   Operation 304 'sub' 'sub_ln19_14' <Predicate = (tmp_7)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln19_14 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln19_14, i32 2, i32 31" [main.cpp:19]   --->   Operation 305 'partselect' 'trunc_ln19_14' <Predicate = (tmp_7)> <Delay = 0.00>
ST_46 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln19_14 = zext i30 %trunc_ln19_14" [main.cpp:19]   --->   Operation 306 'zext' 'zext_ln19_14' <Predicate = (tmp_7)> <Delay = 0.00>
ST_46 : Operation 307 [1/1] (2.49ns)   --->   "%sub_ln19_15 = sub i31 0, i31 %zext_ln19_14" [main.cpp:19]   --->   Operation 307 'sub' 'sub_ln19_15' <Predicate = (tmp_7)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln19_15 = zext i30 %trunc_ln19_15" [main.cpp:19]   --->   Operation 308 'zext' 'zext_ln19_15' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_46 : Operation 309 [1/1] (0.73ns)   --->   "%avg_7 = select i1 %tmp_7, i31 %sub_ln19_15, i31 %zext_ln19_15" [main.cpp:19]   --->   Operation 309 'select' 'avg_7' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 310 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_3, i4 15" [main.cpp:22]   --->   Operation 310 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 311 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_3, i4 15" [main.cpp:22]   --->   Operation 311 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 312 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_3, i4 15" [main.cpp:22]   --->   Operation 312 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 313 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_3, i4 15" [main.cpp:22]   --->   Operation 313 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 314 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_3, i4 15" [main.cpp:22]   --->   Operation 314 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 315 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_3, i4 15" [main.cpp:22]   --->   Operation 315 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 316 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_3, i4 15" [main.cpp:22]   --->   Operation 316 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 317 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_3, i4 15" [main.cpp:22]   --->   Operation 317 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 318 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_3, i4 15" [main.cpp:22]   --->   Operation 318 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 319 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_3, i4 15" [main.cpp:22]   --->   Operation 319 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 320 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_3, i4 15" [main.cpp:22]   --->   Operation 320 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 321 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_3, i4 15" [main.cpp:22]   --->   Operation 321 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 322 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_3, i4 15" [main.cpp:22]   --->   Operation 322 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 323 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_3, i4 15" [main.cpp:22]   --->   Operation 323 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln19_4 = sext i31 %avg_3" [main.cpp:19]   --->   Operation 324 'sext' 'sext_ln19_4' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 325 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_4, i4 15" [main.cpp:22]   --->   Operation 325 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 326 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_4, i4 15" [main.cpp:22]   --->   Operation 326 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 327 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_4, i4 15" [main.cpp:22]   --->   Operation 327 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 328 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_4, i4 15" [main.cpp:22]   --->   Operation 328 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 329 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_4, i4 15" [main.cpp:22]   --->   Operation 329 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 330 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_4, i4 15" [main.cpp:22]   --->   Operation 330 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 331 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_4, i4 15" [main.cpp:22]   --->   Operation 331 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 332 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_4, i4 15" [main.cpp:22]   --->   Operation 332 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 333 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_4, i4 15" [main.cpp:22]   --->   Operation 333 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 334 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_4, i4 15" [main.cpp:22]   --->   Operation 334 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 335 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_4, i4 15" [main.cpp:22]   --->   Operation 335 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 336 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_4, i4 15" [main.cpp:22]   --->   Operation 336 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 337 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_4, i4 15" [main.cpp:22]   --->   Operation 337 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 338 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_4, i4 15" [main.cpp:22]   --->   Operation 338 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 7.30>
ST_74 : Operation 339 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_4, i4 15" [main.cpp:22]   --->   Operation 339 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 7.30>
ST_75 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln19_5 = sext i31 %avg_4" [main.cpp:19]   --->   Operation 340 'sext' 'sext_ln19_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 341 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_5, i4 15" [main.cpp:22]   --->   Operation 341 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 7.30>
ST_76 : Operation 342 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_5, i4 15" [main.cpp:22]   --->   Operation 342 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 7.30>
ST_77 : Operation 343 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_5, i4 15" [main.cpp:22]   --->   Operation 343 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 7.30>
ST_78 : Operation 344 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_5, i4 15" [main.cpp:22]   --->   Operation 344 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 7.30>
ST_79 : Operation 345 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_5, i4 15" [main.cpp:22]   --->   Operation 345 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 7.30>
ST_80 : Operation 346 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_5, i4 15" [main.cpp:22]   --->   Operation 346 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 7.30>
ST_81 : Operation 347 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_5, i4 15" [main.cpp:22]   --->   Operation 347 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 7.30>
ST_82 : Operation 348 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_5, i4 15" [main.cpp:22]   --->   Operation 348 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 7.30>
ST_83 : Operation 349 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_5, i4 15" [main.cpp:22]   --->   Operation 349 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 7.30>
ST_84 : Operation 350 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_5, i4 15" [main.cpp:22]   --->   Operation 350 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 7.30>
ST_85 : Operation 351 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_5, i4 15" [main.cpp:22]   --->   Operation 351 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 7.30>
ST_86 : Operation 352 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_5, i4 15" [main.cpp:22]   --->   Operation 352 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 86> <Delay = 7.30>
ST_87 : Operation 353 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_5, i4 15" [main.cpp:22]   --->   Operation 353 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 87> <Delay = 7.30>
ST_88 : Operation 354 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_5, i4 15" [main.cpp:22]   --->   Operation 354 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 88> <Delay = 7.30>
ST_89 : Operation 355 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_5, i4 15" [main.cpp:22]   --->   Operation 355 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 89> <Delay = 7.30>
ST_90 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln19_6 = sext i31 %avg_5" [main.cpp:19]   --->   Operation 356 'sext' 'sext_ln19_6' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 357 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_6, i4 15" [main.cpp:22]   --->   Operation 357 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 90> <Delay = 7.30>
ST_91 : Operation 358 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_6, i4 15" [main.cpp:22]   --->   Operation 358 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 7.30>
ST_92 : Operation 359 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_6, i4 15" [main.cpp:22]   --->   Operation 359 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 7.30>
ST_93 : Operation 360 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_6, i4 15" [main.cpp:22]   --->   Operation 360 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 7.30>
ST_94 : Operation 361 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_6, i4 15" [main.cpp:22]   --->   Operation 361 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 94> <Delay = 7.30>
ST_95 : Operation 362 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_6, i4 15" [main.cpp:22]   --->   Operation 362 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 95> <Delay = 7.30>
ST_96 : Operation 363 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_6, i4 15" [main.cpp:22]   --->   Operation 363 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 96> <Delay = 7.30>
ST_97 : Operation 364 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_6, i4 15" [main.cpp:22]   --->   Operation 364 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 97> <Delay = 7.30>
ST_98 : Operation 365 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_6, i4 15" [main.cpp:22]   --->   Operation 365 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 98> <Delay = 7.30>
ST_99 : Operation 366 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_6, i4 15" [main.cpp:22]   --->   Operation 366 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 99> <Delay = 7.30>
ST_100 : Operation 367 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_6, i4 15" [main.cpp:22]   --->   Operation 367 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 100> <Delay = 7.30>
ST_101 : Operation 368 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_6, i4 15" [main.cpp:22]   --->   Operation 368 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 101> <Delay = 7.30>
ST_102 : Operation 369 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_6, i4 15" [main.cpp:22]   --->   Operation 369 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 102> <Delay = 7.30>
ST_103 : Operation 370 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_6, i4 15" [main.cpp:22]   --->   Operation 370 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 103> <Delay = 7.30>
ST_104 : Operation 371 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_6, i4 15" [main.cpp:22]   --->   Operation 371 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 104> <Delay = 7.30>
ST_105 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln19_7 = sext i31 %avg_6" [main.cpp:19]   --->   Operation 372 'sext' 'sext_ln19_7' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 373 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_7, i4 15" [main.cpp:22]   --->   Operation 373 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 105> <Delay = 7.30>
ST_106 : Operation 374 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_7, i4 15" [main.cpp:22]   --->   Operation 374 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 106> <Delay = 7.30>
ST_107 : Operation 375 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_7, i4 15" [main.cpp:22]   --->   Operation 375 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 107> <Delay = 7.30>
ST_108 : Operation 376 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_7, i4 15" [main.cpp:22]   --->   Operation 376 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 108> <Delay = 7.30>
ST_109 : Operation 377 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_7, i4 15" [main.cpp:22]   --->   Operation 377 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 109> <Delay = 7.30>
ST_110 : Operation 378 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_7, i4 15" [main.cpp:22]   --->   Operation 378 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 110> <Delay = 7.30>
ST_111 : Operation 379 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_7, i4 15" [main.cpp:22]   --->   Operation 379 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 111> <Delay = 7.30>
ST_112 : Operation 380 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_7, i4 15" [main.cpp:22]   --->   Operation 380 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 112> <Delay = 7.30>
ST_113 : Operation 381 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_7, i4 15" [main.cpp:22]   --->   Operation 381 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 113> <Delay = 7.30>
ST_114 : Operation 382 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_7, i4 15" [main.cpp:22]   --->   Operation 382 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 114> <Delay = 7.30>
ST_115 : Operation 383 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_7, i4 15" [main.cpp:22]   --->   Operation 383 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 115> <Delay = 7.30>
ST_116 : Operation 384 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_7, i4 15" [main.cpp:22]   --->   Operation 384 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 116> <Delay = 7.30>
ST_117 : Operation 385 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_7, i4 15" [main.cpp:22]   --->   Operation 385 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 117> <Delay = 7.30>
ST_118 : Operation 386 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_7, i4 15" [main.cpp:22]   --->   Operation 386 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 118> <Delay = 7.30>
ST_119 : Operation 387 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_7, i4 15" [main.cpp:22]   --->   Operation 387 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 119> <Delay = 7.30>
ST_120 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln19_8 = sext i31 %avg_7" [main.cpp:19]   --->   Operation 388 'sext' 'sext_ln19_8' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 389 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_8, i4 15" [main.cpp:22]   --->   Operation 389 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 120> <Delay = 7.30>
ST_121 : Operation 390 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_8, i4 15" [main.cpp:22]   --->   Operation 390 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 121> <Delay = 7.30>
ST_122 : Operation 391 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_8, i4 15" [main.cpp:22]   --->   Operation 391 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 122> <Delay = 7.30>
ST_123 : Operation 392 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_8, i4 15" [main.cpp:22]   --->   Operation 392 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 123> <Delay = 7.30>
ST_124 : Operation 393 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_8, i4 15" [main.cpp:22]   --->   Operation 393 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 124> <Delay = 7.30>
ST_125 : Operation 394 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_8, i4 15" [main.cpp:22]   --->   Operation 394 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 125> <Delay = 7.30>
ST_126 : Operation 395 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_8, i4 15" [main.cpp:22]   --->   Operation 395 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 126> <Delay = 7.30>
ST_127 : Operation 396 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_8, i4 15" [main.cpp:22]   --->   Operation 396 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 127> <Delay = 7.30>
ST_128 : Operation 397 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_8, i4 15" [main.cpp:22]   --->   Operation 397 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 128> <Delay = 7.30>
ST_129 : Operation 398 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_8, i4 15" [main.cpp:22]   --->   Operation 398 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 129> <Delay = 7.30>
ST_130 : Operation 399 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_8, i4 15" [main.cpp:22]   --->   Operation 399 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 130> <Delay = 7.30>
ST_131 : Operation 400 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_8, i4 15" [main.cpp:22]   --->   Operation 400 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 131> <Delay = 7.30>
ST_132 : Operation 401 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_8, i4 15" [main.cpp:22]   --->   Operation 401 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 132> <Delay = 7.30>
ST_133 : Operation 402 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_8, i4 15" [main.cpp:22]   --->   Operation 402 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 133> <Delay = 7.30>
ST_134 : Operation 403 [1/1] (7.30ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %sext_ln19_8, i4 15" [main.cpp:22]   --->   Operation 403 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 134> <Delay = 7.30>
ST_135 : Operation 404 [5/5] (7.30ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [main.cpp:22]   --->   Operation 404 'writeresp' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 135> <Delay = 7.30>
ST_136 : Operation 405 [4/5] (7.30ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [main.cpp:22]   --->   Operation 405 'writeresp' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 136> <Delay = 7.30>
ST_137 : Operation 406 [3/5] (7.30ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [main.cpp:22]   --->   Operation 406 'writeresp' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 137> <Delay = 7.30>
ST_138 : Operation 407 [2/5] (7.30ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [main.cpp:22]   --->   Operation 407 'writeresp' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 138> <Delay = 7.30>
ST_139 : Operation 408 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [main.cpp:3]   --->   Operation 408 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 409 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 409 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 410 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 410 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 411 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_features, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 411 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 412 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_features, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 412 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 413 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_result, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 413 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 414 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_result, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 414 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 415 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 415 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 416 [1/5] (7.30ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [main.cpp:22]   --->   Operation 416 'writeresp' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 417 [1/1] (0.00ns)   --->   "%ret_ln28 = ret" [main.cpp:28]   --->   Operation 417 'ret' 'ret_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('output_result', main.cpp:3) on port 'output_result' (main.cpp:3) [12]  (1 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', main.cpp:19) on port 'gmem' (main.cpp:19) [17]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', main.cpp:19) on port 'gmem' (main.cpp:19) [17]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', main.cpp:19) on port 'gmem' (main.cpp:19) [17]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', main.cpp:19) on port 'gmem' (main.cpp:19) [17]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', main.cpp:19) on port 'gmem' (main.cpp:19) [17]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', main.cpp:19) on port 'gmem' (main.cpp:19) [17]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', main.cpp:19) on port 'gmem' (main.cpp:19) [17]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', main.cpp:19) on port 'gmem' (main.cpp:19) [18]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_1', main.cpp:19) on port 'gmem' (main.cpp:19) [19]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_2', main.cpp:19) on port 'gmem' (main.cpp:19) [20]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_3', main.cpp:19) on port 'gmem' (main.cpp:19) [21]  (7.3 ns)

 <State 13>: 6.92ns
The critical path consists of the following:
	'add' operation ('add_ln19_1', main.cpp:19) [51]  (2.55 ns)
	'add' operation ('add_ln19_2', main.cpp:19) [52]  (4.37 ns)

 <State 14>: 5.78ns
The critical path consists of the following:
	'sub' operation ('sub_ln19', main.cpp:19) [54]  (2.55 ns)
	'sub' operation ('sub_ln19_1', main.cpp:19) [57]  (2.49 ns)
	'select' operation ('avg', main.cpp:19) [60]  (0.733 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [150]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [151]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_4', main.cpp:19) on port 'gmem' (main.cpp:19) [22]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_5', main.cpp:19) on port 'gmem' (main.cpp:19) [23]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_6', main.cpp:19) on port 'gmem' (main.cpp:19) [24]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_7', main.cpp:19) on port 'gmem' (main.cpp:19) [25]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_8', main.cpp:19) on port 'gmem' (main.cpp:19) [26]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_9', main.cpp:19) on port 'gmem' (main.cpp:19) [27]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_10', main.cpp:19) on port 'gmem' (main.cpp:19) [28]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_11', main.cpp:19) on port 'gmem' (main.cpp:19) [29]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_12', main.cpp:19) on port 'gmem' (main.cpp:19) [30]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_13', main.cpp:19) on port 'gmem' (main.cpp:19) [31]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_14', main.cpp:19) on port 'gmem' (main.cpp:19) [32]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_15', main.cpp:19) on port 'gmem' (main.cpp:19) [33]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_16', main.cpp:19) on port 'gmem' (main.cpp:19) [34]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_17', main.cpp:19) on port 'gmem' (main.cpp:19) [35]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_18', main.cpp:19) on port 'gmem' (main.cpp:19) [36]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_19', main.cpp:19) on port 'gmem' (main.cpp:19) [37]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_20', main.cpp:19) on port 'gmem' (main.cpp:19) [38]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_21', main.cpp:19) on port 'gmem' (main.cpp:19) [39]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_22', main.cpp:19) on port 'gmem' (main.cpp:19) [40]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_23', main.cpp:19) on port 'gmem' (main.cpp:19) [41]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_24', main.cpp:19) on port 'gmem' (main.cpp:19) [42]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_25', main.cpp:19) on port 'gmem' (main.cpp:19) [43]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_26', main.cpp:19) on port 'gmem' (main.cpp:19) [44]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_27', main.cpp:19) on port 'gmem' (main.cpp:19) [45]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_28', main.cpp:19) on port 'gmem' (main.cpp:19) [46]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_29', main.cpp:19) on port 'gmem' (main.cpp:19) [47]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_30', main.cpp:19) on port 'gmem' (main.cpp:19) [48]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_31', main.cpp:19) on port 'gmem' (main.cpp:19) [49]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [180]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [181]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [182]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [183]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [184]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [185]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [186]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [187]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [188]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [189]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [190]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [191]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [192]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [193]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [194]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [195]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [196]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [197]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [198]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [199]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [200]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [201]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [202]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [203]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [204]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [205]  (7.3 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [206]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [207]  (7.3 ns)

 <State 73>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [208]  (7.3 ns)

 <State 74>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [209]  (7.3 ns)

 <State 75>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [210]  (7.3 ns)

 <State 76>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [211]  (7.3 ns)

 <State 77>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [212]  (7.3 ns)

 <State 78>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [213]  (7.3 ns)

 <State 79>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [214]  (7.3 ns)

 <State 80>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [215]  (7.3 ns)

 <State 81>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [216]  (7.3 ns)

 <State 82>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [217]  (7.3 ns)

 <State 83>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [218]  (7.3 ns)

 <State 84>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [219]  (7.3 ns)

 <State 85>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [220]  (7.3 ns)

 <State 86>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [221]  (7.3 ns)

 <State 87>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [222]  (7.3 ns)

 <State 88>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [223]  (7.3 ns)

 <State 89>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [224]  (7.3 ns)

 <State 90>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [225]  (7.3 ns)

 <State 91>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [226]  (7.3 ns)

 <State 92>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [227]  (7.3 ns)

 <State 93>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [228]  (7.3 ns)

 <State 94>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [229]  (7.3 ns)

 <State 95>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [230]  (7.3 ns)

 <State 96>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [231]  (7.3 ns)

 <State 97>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [232]  (7.3 ns)

 <State 98>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [233]  (7.3 ns)

 <State 99>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [234]  (7.3 ns)

 <State 100>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [235]  (7.3 ns)

 <State 101>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [236]  (7.3 ns)

 <State 102>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [237]  (7.3 ns)

 <State 103>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [238]  (7.3 ns)

 <State 104>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [239]  (7.3 ns)

 <State 105>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [240]  (7.3 ns)

 <State 106>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [241]  (7.3 ns)

 <State 107>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [242]  (7.3 ns)

 <State 108>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [243]  (7.3 ns)

 <State 109>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [244]  (7.3 ns)

 <State 110>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [245]  (7.3 ns)

 <State 111>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [246]  (7.3 ns)

 <State 112>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [247]  (7.3 ns)

 <State 113>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [248]  (7.3 ns)

 <State 114>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [249]  (7.3 ns)

 <State 115>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [250]  (7.3 ns)

 <State 116>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [251]  (7.3 ns)

 <State 117>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [252]  (7.3 ns)

 <State 118>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [253]  (7.3 ns)

 <State 119>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [254]  (7.3 ns)

 <State 120>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [255]  (7.3 ns)

 <State 121>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [256]  (7.3 ns)

 <State 122>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [257]  (7.3 ns)

 <State 123>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [258]  (7.3 ns)

 <State 124>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [259]  (7.3 ns)

 <State 125>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [260]  (7.3 ns)

 <State 126>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [261]  (7.3 ns)

 <State 127>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [262]  (7.3 ns)

 <State 128>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [263]  (7.3 ns)

 <State 129>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [264]  (7.3 ns)

 <State 130>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [265]  (7.3 ns)

 <State 131>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [266]  (7.3 ns)

 <State 132>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [267]  (7.3 ns)

 <State 133>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [268]  (7.3 ns)

 <State 134>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln22', main.cpp:22) on port 'gmem' (main.cpp:22) [269]  (7.3 ns)

 <State 135>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_17', main.cpp:22) on port 'gmem' (main.cpp:22) [270]  (7.3 ns)

 <State 136>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_17', main.cpp:22) on port 'gmem' (main.cpp:22) [270]  (7.3 ns)

 <State 137>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_17', main.cpp:22) on port 'gmem' (main.cpp:22) [270]  (7.3 ns)

 <State 138>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_17', main.cpp:22) on port 'gmem' (main.cpp:22) [270]  (7.3 ns)

 <State 139>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_17', main.cpp:22) on port 'gmem' (main.cpp:22) [270]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
