

================================================================
== Vitis HLS Report for 'feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21'
================================================================
* Date:           Sun Jun 15 01:02:49 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.993 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     8197|     8197|  81.970 us|  81.970 us|  8193|  8193|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_49_1_VITIS_LOOP_52_2  |     8195|     8195|         5|          1|          1|  8192|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    152|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|     333|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|     333|    343|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|                                   Module                                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |W2_U   |feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_W2_ROM_AUTO_1R  |        1|  0|   0|    0|  8192|    1|     1|         8192|
    +-------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                                                                            |        1|  0|   0|    0|  8192|    1|     1|         8192|
    +-------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln49_1_fu_204_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln49_fu_187_p2       |         +|   0|  0|  17|          14|           1|
    |add_ln52_fu_240_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln54_fu_282_p2       |         +|   0|  0|  14|          13|          13|
    |cnt_1_fu_322_p2          |         +|   0|  0|  15|           8|           8|
    |icmp_ln49_fu_181_p2      |      icmp|   0|  0|  20|          14|          15|
    |icmp_ln52_1_fu_246_p2    |      icmp|   0|  0|  14|           8|           9|
    |icmp_ln52_fu_210_p2      |      icmp|   0|  0|  14|           8|           9|
    |select_ln49_1_fu_300_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln49_2_fu_224_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln49_fu_216_p3    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln23_1_fu_312_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln23_fu_307_p2       |       xor|   0|  0|   2|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 152|          86|          71|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   14|         28|
    |cnt_fu_64                              |   9|          2|    8|         16|
    |indvar_flatten6_fu_76                  |   9|          2|   14|         28|
    |x_fu_72                                |   9|          2|    7|         14|
    |y_fu_68                                |   9|          2|    8|         16|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  63|         14|   53|        106|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |W2_load_reg_419                    |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |cnt_fu_64                          |   8|   0|    8|          0|
    |empty_reg_395                      |   6|   0|    6|          0|
    |icmp_ln52_1_reg_400                |   1|   0|    1|          0|
    |icmp_ln52_reg_380                  |   1|   0|    1|          0|
    |indvar_flatten6_fu_76              |  14|   0|   14|          0|
    |lshr_ln49_1_reg_404                |   4|   0|    4|          0|
    |select_ln49_reg_385                |   8|   0|    8|          0|
    |select_ln49_reg_385_pp0_iter2_reg  |   8|   0|    8|          0|
    |trunc_ln49_reg_391                 |   2|   0|    2|          0|
    |x_fu_72                            |   7|   0|    7|          0|
    |y_fu_68                            |   8|   0|    8|          0|
    |icmp_ln52_1_reg_400                |  64|  32|    1|          0|
    |icmp_ln52_reg_380                  |  64|  32|    1|          0|
    |lshr_ln49_1_reg_404                |  64|  32|    4|          0|
    |trunc_ln49_reg_391                 |  64|  32|    2|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 333| 128|   85|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21|  return value|
|layer1_quant_address0          |  out|    7|   ap_memory|                                                 layer1_quant|         array|
|layer1_quant_ce0               |  out|    1|   ap_memory|                                                 layer1_quant|         array|
|layer1_quant_q0                |   in|    1|   ap_memory|                                                 layer1_quant|         array|
|layer2_activations_address0    |  out|    4|   ap_memory|                                           layer2_activations|         array|
|layer2_activations_ce0         |  out|    1|   ap_memory|                                           layer2_activations|         array|
|layer2_activations_we0         |  out|    1|   ap_memory|                                           layer2_activations|         array|
|layer2_activations_d0          |  out|   32|   ap_memory|                                           layer2_activations|         array|
|layer2_activations_1_address0  |  out|    4|   ap_memory|                                         layer2_activations_1|         array|
|layer2_activations_1_ce0       |  out|    1|   ap_memory|                                         layer2_activations_1|         array|
|layer2_activations_1_we0       |  out|    1|   ap_memory|                                         layer2_activations_1|         array|
|layer2_activations_1_d0        |  out|   32|   ap_memory|                                         layer2_activations_1|         array|
|layer2_activations_2_address0  |  out|    4|   ap_memory|                                         layer2_activations_2|         array|
|layer2_activations_2_ce0       |  out|    1|   ap_memory|                                         layer2_activations_2|         array|
|layer2_activations_2_we0       |  out|    1|   ap_memory|                                         layer2_activations_2|         array|
|layer2_activations_2_d0        |  out|   32|   ap_memory|                                         layer2_activations_2|         array|
|layer2_activations_3_address0  |  out|    4|   ap_memory|                                         layer2_activations_3|         array|
|layer2_activations_3_ce0       |  out|    1|   ap_memory|                                         layer2_activations_3|         array|
|layer2_activations_3_we0       |  out|    1|   ap_memory|                                         layer2_activations_3|         array|
|layer2_activations_3_d0        |  out|   32|   ap_memory|                                         layer2_activations_3|         array|
+-------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

