#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Oct 22 22:52:04 2023
# Process ID: 78293
# Current directory: /media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/basic_pipeline/basic_pipeline.runs/synth_1
# Command line: vivado -log OTTER_MCU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source OTTER_MCU.tcl
# Log file: /media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/basic_pipeline/basic_pipeline.runs/synth_1/OTTER_MCU.vds
# Journal file: /media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/basic_pipeline/basic_pipeline.runs/synth_1/vivado.jou
# Running On: danny-Laptop-12th-Gen-Intel-Core, OS: Linux, CPU Frequency: 2500.000 MHz, CPU Physical cores: 12, Host memory: 33345 MB
#-----------------------------------------------------------
source OTTER_MCU.tcl -notrace
Command: synth_design -top OTTER_MCU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 78334
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'pcSource_E', assumed default net type 'wire' [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:40]
INFO: [Synth 8-11241] undeclared symbol 'memWrite_M', assumed default net type 'wire' [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:58]
INFO: [Synth 8-11241] undeclared symbol 'ALU_result_M', assumed default net type 'wire' [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:60]
INFO: [Synth 8-11241] undeclared symbol 'rd_M', assumed default net type 'wire' [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:61]
INFO: [Synth 8-11241] undeclared symbol 'memRead_data_M', assumed default net type 'wire' [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:67]
INFO: [Synth 8-11241] undeclared symbol 'rf_write_data_W', assumed default net type 'wire' [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:104]
INFO: [Synth 8-11241] undeclared symbol 'regWrite_W', assumed default net type 'wire' [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:106]
INFO: [Synth 8-11241] undeclared symbol 'rd_W', assumed default net type 'wire' [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:109]
WARNING: [Synth 8-8895] 'pcSource_E' is already implicitly declared on line 40 [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:131]
INFO: [Synth 8-11241] undeclared symbol 'PC_plus4_E', assumed default net type 'wire' [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:160]
WARNING: [Synth 8-8895] 'memWrite_M' is already implicitly declared on line 58 [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:186]
WARNING: [Synth 8-8895] 'rd_M' is already implicitly declared on line 61 [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:189]
WARNING: [Synth 8-8895] 'ALU_result_M' is already implicitly declared on line 60 [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:190]
WARNING: [Synth 8-8895] 'memRead_data_M' is already implicitly declared on line 67 [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:193]
WARNING: [Synth 8-8895] 'regWrite_W' is already implicitly declared on line 106 [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:221]
WARNING: [Synth 8-8895] 'rd_W' is already implicitly declared on line 109 [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:223]
WARNING: [Synth 8-8895] 'rf_write_data_W' is already implicitly declared on line 104 [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:224]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1633.125 ; gain = 308.801 ; free physical = 16360 ; free virtual = 26216
Synthesis current peak Physical Memory [PSS] (MB): peak = 1067.961; parent = 852.473; children = 215.488
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2602.902; parent = 1633.129; children = 969.773
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OTTER_MCU' [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux_2t1_nb' [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv:31]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'mux_2t1_nb' (0#1) [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv:31]
INFO: [Synth 8-6157] synthesizing module 'reg_nb' [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/register_nb.sv:24]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_nb' (0#1) [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/register_nb.sv:24]
INFO: [Synth 8-6157] synthesizing module 'Memory' [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_memory.sv:47]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'otter_memory.mem'; please make sure the file is added to project and has read permission, ignoring [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_memory.sv:72]
INFO: [Synth 8-155] case statement is not full and has no default [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_memory.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (0#1) [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_memory.sv:47]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg_fetch_decode' [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg_fetch_decode' (0#1) [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Decoder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Decoder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/reg_file.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (0#1) [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/reg_file.sv:37]
INFO: [Synth 8-6157] synthesizing module 'immed_gen' [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/immed_gen.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'immed_gen' (0#1) [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/immed_gen.sv:38]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg_decode_execute' [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg_decode_execute' (0#1) [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'alu_srcB_E' does not match port width (2) of module 'Pipeline_reg_decode_execute' [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:155]
WARNING: [Synth 8-689] width (1) of port connection 'PC_plus4_E' does not match port width (32) of module 'Pipeline_reg_decode_execute' [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:160]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/alu.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/alu.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg_execute_memory' [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg_execute_memory' (0#1) [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg_memory_writeback' [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg_memory_writeback' (0#1) [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv:22]
WARNING: [Synth 8-689] width (2) of port connection 'rf_wr_sel_M' does not match port width (1) of module 'Pipeline_reg_memory_writeback' [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:229]
WARNING: [Synth 8-689] width (2) of port connection 'rf_wr_sel_W' does not match port width (1) of module 'Pipeline_reg_memory_writeback' [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:235]
INFO: [Synth 8-6157] synthesizing module 'mux_4t1_nb' [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv:24]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'mux_4t1_nb' (0#1) [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'OTTER_MCU' (0#1) [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:23]
WARNING: [Synth 8-3848] Net IOBUS_OUT in module/entity OTTER_MCU does not have driver. [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:28]
WARNING: [Synth 8-7129] Port ir[31] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[30] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[29] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[28] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[27] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[26] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[25] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[24] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[23] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[22] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[21] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[20] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[19] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[18] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[17] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[16] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[15] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[14] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[13] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[12] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[11] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[10] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[9] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[8] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[7] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[6] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[5] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[4] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[3] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[2] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[1] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[0] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port immed_sel[2] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port immed_sel[1] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port immed_sel[0] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[31] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[30] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[29] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[28] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[27] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[26] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[25] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[24] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[23] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[22] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[21] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[20] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[19] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[18] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[17] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[16] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[15] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[14] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[13] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[12] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[11] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[10] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[9] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[8] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[7] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[6] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[5] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[4] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[3] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[2] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[1] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[0] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port INTR in module OTTER_MCU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1715.094 ; gain = 390.770 ; free physical = 16435 ; free virtual = 26292
Synthesis current peak Physical Memory [PSS] (MB): peak = 1067.961; parent = 852.473; children = 215.488
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2684.871; parent = 1715.098; children = 969.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1721.031 ; gain = 396.707 ; free physical = 16423 ; free virtual = 26279
Synthesis current peak Physical Memory [PSS] (MB): peak = 1067.961; parent = 852.473; children = 215.488
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2690.809; parent = 1721.035; children = 969.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1729.035 ; gain = 404.711 ; free physical = 16421 ; free virtual = 26277
Synthesis current peak Physical Memory [PSS] (MB): peak = 1067.961; parent = 852.473; children = 215.488
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2698.812; parent = 1729.039; children = 969.773
---------------------------------------------------------------------------------
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1745.051 ; gain = 420.727 ; free physical = 16380 ; free virtual = 26238
Synthesis current peak Physical Memory [PSS] (MB): peak = 1067.961; parent = 852.473; children = 215.488
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2714.828; parent = 1745.055; children = 969.773
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 18    
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---RAMs : 
	             512K Bit	(16384 X 32 bit)          RAMs := 1     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   9 Input   32 Bit        Muxes := 2     
	  16 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'pipeline_reg_D_E/PC_plus4_E_reg' and it is trimmed from '32' to '1' bits. [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'pipeline_reg_F_D/PC_plus4_D_reg' and it is trimmed from '32' to '1' bits. [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'pipeline_reg_D_E/PC_instr_E_reg' and it is trimmed from '32' to '15' bits. [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv:54]
WARNING: [Synth 8-3936] Found unconnected internal register 'pipeline_reg_F_D/PC_instr_D_reg' and it is trimmed from '32' to '15' bits. [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'pipeline_reg_D_E/alu_srcB_E_reg' and it is trimmed from '2' to '1' bits. [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'pipeline_reg_E_M/rf_wr_sel_M_reg' and it is trimmed from '2' to '1' bits. [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'pipeline_reg_D_E/rf_wr_sel_E_reg' and it is trimmed from '2' to '1' bits. [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv:62]
WARNING: [Synth 8-7129] Port IOBUS_OUT[31] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[30] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[29] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[28] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[27] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[26] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[25] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[24] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[23] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[22] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[21] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[20] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[19] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[18] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[17] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[16] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[15] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[14] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[13] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[12] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[11] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[10] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[9] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[8] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[7] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[6] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[5] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[4] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[3] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[2] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[1] in module OTTER_MCU is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOBUS_OUT[0] in module OTTER_MCU is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-3971] The signal "OTTER_MCU/OTTER_reg_file/reg_file_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/memory_reg_mux_sel_a_pos_3) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/memory_reg_mux_sel_a_pos_2) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/memory_reg_mux_sel_a_pos_1) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/memory_reg_mux_sel_a_pos_0) is unused and will be removed from module OTTER_MCU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1905.520 ; gain = 581.195 ; free physical = 16081 ; free virtual = 25943
Synthesis current peak Physical Memory [PSS] (MB): peak = 1307.710; parent = 1092.622; children = 215.488
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2875.297; parent = 1905.523; children = 969.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|OTTER_MCU   | OTTER_MEMORY/memory_reg | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1905.520 ; gain = 581.195 ; free physical = 16080 ; free virtual = 25941
Synthesis current peak Physical Memory [PSS] (MB): peak = 1308.308; parent = 1093.220; children = 215.488
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2875.297; parent = 1905.523; children = 969.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|OTTER_MCU   | OTTER_MEMORY/memory_reg | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_reg_file/reg_file_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_reg_file/reg_file_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1905.520 ; gain = 581.195 ; free physical = 16078 ; free virtual = 25940
Synthesis current peak Physical Memory [PSS] (MB): peak = 1308.464; parent = 1093.376; children = 215.488
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2875.297; parent = 1905.523; children = 969.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1905.520 ; gain = 581.195 ; free physical = 16075 ; free virtual = 25936
Synthesis current peak Physical Memory [PSS] (MB): peak = 1309.104; parent = 1094.017; children = 215.488
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2875.297; parent = 1905.523; children = 969.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1905.520 ; gain = 581.195 ; free physical = 16075 ; free virtual = 25936
Synthesis current peak Physical Memory [PSS] (MB): peak = 1309.183; parent = 1094.095; children = 215.488
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2875.297; parent = 1905.523; children = 969.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1905.520 ; gain = 581.195 ; free physical = 16074 ; free virtual = 25936
Synthesis current peak Physical Memory [PSS] (MB): peak = 1309.269; parent = 1094.181; children = 215.488
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2875.297; parent = 1905.523; children = 969.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1905.520 ; gain = 581.195 ; free physical = 16074 ; free virtual = 25936
Synthesis current peak Physical Memory [PSS] (MB): peak = 1309.272; parent = 1094.185; children = 215.488
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2875.297; parent = 1905.523; children = 969.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1905.520 ; gain = 581.195 ; free physical = 16074 ; free virtual = 25936
Synthesis current peak Physical Memory [PSS] (MB): peak = 1309.339; parent = 1094.251; children = 215.488
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2875.297; parent = 1905.523; children = 969.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1905.520 ; gain = 581.195 ; free physical = 16074 ; free virtual = 25936
Synthesis current peak Physical Memory [PSS] (MB): peak = 1309.358; parent = 1094.271; children = 215.488
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2875.297; parent = 1905.523; children = 969.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|OTTER_MCU   | pipeline_reg_M_W/regWrite_W_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|OTTER_MCU   | pipeline_reg_E_M/rd_M_reg[4]    | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Decoder       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |Decoder  |     1|
|2     |BUFG     |     1|
|3     |CARRY4   |    20|
|4     |LUT1     |     1|
|5     |LUT2     |    88|
|6     |LUT3     |    45|
|7     |LUT4     |    46|
|8     |LUT5     |   213|
|9     |LUT6     |   407|
|10    |MUXF7    |    64|
|11    |MUXF8    |    32|
|12    |RAMB18E1 |     2|
|13    |RAMB36E1 |    16|
|14    |SRL16E   |     6|
|15    |FDCE     |    14|
|16    |FDRE     |    91|
|17    |IBUF     |     2|
|18    |OBUF     |    33|
|19    |OBUFT    |    32|
+------+---------+------+

Report Instance Areas: 
+------+-------------------+------------------------------+------+
|      |Instance           |Module                        |Cells |
+------+-------------------+------------------------------+------+
|1     |top                |                              |  1127|
|2     |  OTTER_ALU        |ALU                           |    16|
|3     |  OTTER_MEMORY     |Memory                        |   244|
|4     |  OTTER_reg_file   |RegFile                       |   300|
|5     |  Program_Counter  |reg_nb                        |    35|
|6     |  pipeline_reg_D_E |Pipeline_reg_decode_execute   |   197|
|7     |  pipeline_reg_E_M |Pipeline_reg_execute_memory   |   215|
|8     |  pipeline_reg_F_D |Pipeline_reg_fetch_decode     |    32|
|9     |  pipeline_reg_M_W |Pipeline_reg_memory_writeback |     6|
+------+-------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1905.520 ; gain = 581.195 ; free physical = 16074 ; free virtual = 25936
Synthesis current peak Physical Memory [PSS] (MB): peak = 1309.390; parent = 1094.302; children = 215.488
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2875.297; parent = 1905.523; children = 969.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 126 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1905.520 ; gain = 581.195 ; free physical = 16080 ; free virtual = 25942
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1905.527 ; gain = 581.195 ; free physical = 16080 ; free virtual = 25942
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1905.527 ; gain = 0.000 ; free physical = 16170 ; free virtual = 26032
INFO: [Netlist 29-17] Analyzing 134 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2003.355 ; gain = 0.000 ; free physical = 16093 ; free virtual = 25955
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6d4b694b
INFO: [Common 17-83] Releasing license: Synthesis
103 Infos, 125 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2003.355 ; gain = 679.031 ; free physical = 16303 ; free virtual = 26164
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/basic_pipeline/basic_pipeline.runs/synth_1/OTTER_MCU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file OTTER_MCU_utilization_synth.rpt -pb OTTER_MCU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 22 22:52:33 2023...
