--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml tecladops2.twx tecladops2.ncd -o tecladops2.twr
tecladops2.pcf -ucf constraintsLab05.ucf

Design file:              tecladops2.ncd
Physical constraint file: tecladops2.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clkTeclado
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
serialTeclado|    1.115(R)|    2.134(R)|clkTeclado_BUFGP  |   0.000|
-------------+------------+------------+------------------+--------+

Clock clkTeclado to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
display<0>  |    9.693(R)|clkTeclado_BUFGP  |   0.000|
display<1>  |    9.640(R)|clkTeclado_BUFGP  |   0.000|
display<2>  |   10.182(R)|clkTeclado_BUFGP  |   0.000|
display<3>  |   10.194(R)|clkTeclado_BUFGP  |   0.000|
display<4>  |   10.243(R)|clkTeclado_BUFGP  |   0.000|
display<5>  |   10.188(R)|clkTeclado_BUFGP  |   0.000|
display<6>  |   11.228(R)|clkTeclado_BUFGP  |   0.000|
display<7>  |   11.674(R)|clkTeclado_BUFGP  |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clkTeclado
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkTeclado     |    3.737|    3.225|    1.564|         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Sep 24 12:12:26 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 164 MB



