
*** Running vivado
    with args -log nn_fcc_combined_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source nn_fcc_combined_0_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source nn_fcc_combined_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top nn_fcc_combined_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 409573
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2357.969 ; gain = 0.000 ; free physical = 11082 ; free virtual = 21904
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nn_fcc_combined_0_0' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_fcc_combined_0_0/synth/nn_fcc_combined_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'fcc_combined' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined.v:12]
	Parameter ap_ST_fsm_state1 bound to: 33'b000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 33'b000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 33'b000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 33'b000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 33'b000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 33'b000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 33'b000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 33'b000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 33'b000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 33'b000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 33'b000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 33'b000000000000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 33'b000000000000000000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 33'b000000000000000000010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 33'b000000000000000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 33'b000000000000000001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 33'b000000000000000010000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 33'b000000000000000100000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 33'b000000000000001000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 33'b000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 33'b000000000000100000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 33'b000000000001000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 33'b000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 33'b000000000100000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 33'b000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 33'b000000010000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 33'b000000100000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 33'b000001000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 33'b000010000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 33'b000100000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 33'b001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 33'b010000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 33'b100000000000000000000000000000000 
	Parameter C_S_AXI_CRTL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_CRTL_BUS_s_axi' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_CRTL_BUS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_XDIM_DATA_0 bound to: 6'b010000 
	Parameter ADDR_XDIM_CTRL bound to: 6'b010100 
	Parameter ADDR_YDIM_DATA_0 bound to: 6'b011000 
	Parameter ADDR_YDIM_CTRL bound to: 6'b011100 
	Parameter ADDR_FWPROP_DATA_0 bound to: 6'b100000 
	Parameter ADDR_FWPROP_CTRL bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_CRTL_BUS_s_axi.v:207]
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_CRTL_BUS_s_axi' (1#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_CRTL_BUS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_control_s_axi' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_control_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_W_DATA_0 bound to: 6'b010000 
	Parameter ADDR_W_CTRL bound to: 6'b010100 
	Parameter ADDR_DW_DATA_0 bound to: 6'b011000 
	Parameter ADDR_DW_CTRL bound to: 6'b011100 
	Parameter ADDR_B_DATA_0 bound to: 6'b100000 
	Parameter ADDR_B_CTRL bound to: 6'b100100 
	Parameter ADDR_DB_DATA_0 bound to: 6'b101000 
	Parameter ADDR_DB_CTRL bound to: 6'b101100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_control_s_axi.v:182]
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_control_s_axi' (2#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_gmem_m_axi' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_gmem_m_axi_write' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_gmem_m_axi_fifo' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_gmem_m_axi_fifo' (3#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_gmem_m_axi_decoder' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v:694]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_gmem_m_axi_decoder' (4#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v:694]
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_gmem_m_axi_reg_slice' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_gmem_m_axi_reg_slice' (5#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_gmem_m_axi_fifo__parameterized0' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_gmem_m_axi_fifo__parameterized0' (5#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_gmem_m_axi_buffer' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_gmem_m_axi_buffer' (6#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_gmem_m_axi_fifo__parameterized1' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_gmem_m_axi_fifo__parameterized1' (6#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_gmem_m_axi_fifo__parameterized2' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_gmem_m_axi_fifo__parameterized2' (6#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_gmem_m_axi_write' (7#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_gmem_m_axi_read' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_gmem_m_axi_buffer__parameterized0' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_gmem_m_axi_buffer__parameterized0' (7#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_gmem_m_axi_reg_slice__parameterized0' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_gmem_m_axi_reg_slice__parameterized0' (7#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_gmem_m_axi_read' (8#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v:932]
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_gmem_m_axi_throttle' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_gmem_m_axi_throttle' (9#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v:710]
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_gmem_m_axi' (10#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_wbuf_V' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_wbuf_V.v:37]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1000000 - type: integer 
	Parameter AddressWidth bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_wbuf_V_ram' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_wbuf_V.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 20 - type: integer 
	Parameter MEM_SIZE bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_wbuf_V_ram' (11#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_wbuf_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_wbuf_V' (12#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_wbuf_V.v:37]
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_bbuf_V' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_bbuf_V.v:37]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1000 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_bbuf_V_ram' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_bbuf_V.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_bbuf_V_ram' (13#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_bbuf_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_bbuf_V' (14#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_bbuf_V.v:37]
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_dwbuf_V' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_dwbuf_V.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1000000 - type: integer 
	Parameter AddressWidth bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_dwbuf_V_ram' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_dwbuf_V.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 20 - type: integer 
	Parameter MEM_SIZE bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_dwbuf_V_ram' (15#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_dwbuf_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_dwbuf_V' (16#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_dwbuf_V.v:46]
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_dbbuf_V' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_dbbuf_V.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1000 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_dbbuf_V_ram' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_dbbuf_V.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_dbbuf_V_ram' (17#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_dbbuf_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_dbbuf_V' (18#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_dbbuf_V.v:46]
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_mul_31s_31s_31_2_1' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mul_31s_31s_31_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 31 - type: integer 
	Parameter din1_WIDTH bound to: 31 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_mul_31s_31s_31_2_1_Multiplier_0' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mul_31s_31s_31_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_mul_31s_31s_31_2_1_Multiplier_0' (19#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mul_31s_31s_31_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_mul_31s_31s_31_2_1' (20#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mul_31s_31s_31_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_mul_31ns_32ns_63_2_1' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mul_31ns_32ns_63_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 31 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 63 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mul_31ns_32ns_63_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1' (21#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mul_31ns_32ns_63_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_mul_31ns_32ns_63_2_1' (22#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mul_31ns_32ns_63_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_mul_mul_10ns_11ns_20_4_1' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mul_mul_10ns_11ns_20_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_mul_mul_10ns_11ns_20_4_1_DSP48_0' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mul_mul_10ns_11ns_20_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_mul_mul_10ns_11ns_20_4_1_DSP48_0' (23#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mul_mul_10ns_11ns_20_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_mul_mul_10ns_11ns_20_4_1' (24#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mul_mul_10ns_11ns_20_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_mac_muladd_10ns_11ns_20ns_20_4_1' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mac_muladd_10ns_11ns_20ns_20_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_mac_muladd_10ns_11ns_20ns_20_4_1_DSP48_1' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mac_muladd_10ns_11ns_20ns_20_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_mac_muladd_10ns_11ns_20ns_20_4_1_DSP48_1' (25#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mac_muladd_10ns_11ns_20ns_20_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_mac_muladd_10ns_11ns_20ns_20_4_1' (26#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mac_muladd_10ns_11ns_20ns_20_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_mac_muladd_16s_16s_23ns_23_4_1' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 23 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2' (27#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_mac_muladd_16s_16s_23ns_23_4_1' (28#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_mul_mul_16s_16s_23_4_1' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mul_mul_16s_16s_23_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fcc_combined_mul_mul_16s_16s_23_4_1_DSP48_3' [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mul_mul_16s_16s_23_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_mul_mul_16s_16s_23_4_1_DSP48_3' (29#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mul_mul_16s_16s_23_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined_mul_mul_16s_16s_23_4_1' (30#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mul_mul_16s_16s_23_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'fcc_combined' (31#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined.v:12]
INFO: [Synth 8-6155] done synthesizing module 'nn_fcc_combined_0_0' (32#1) [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_fcc_combined_0_0/synth/nn_fcc_combined_0_0.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2663.086 ; gain = 305.117 ; free physical = 11827 ; free virtual = 22650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2663.086 ; gain = 305.117 ; free physical = 11829 ; free virtual = 22651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2663.086 ; gain = 305.117 ; free physical = 11829 ; free virtual = 22651
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2663.086 ; gain = 0.000 ; free physical = 11820 ; free virtual = 22643
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_fcc_combined_0_0/constraints/fcc_combined_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_fcc_combined_0_0/constraints/fcc_combined_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_fcc_combined_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_fcc_combined_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2727.117 ; gain = 0.000 ; free physical = 11715 ; free virtual = 22538
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2727.117 ; gain = 0.000 ; free physical = 11713 ; free virtual = 22536
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2727.117 ; gain = 369.148 ; free physical = 11803 ; free virtual = 22626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2727.117 ; gain = 369.148 ; free physical = 11803 ; free virtual = 22626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_fcc_combined_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2727.117 ; gain = 369.148 ; free physical = 11803 ; free virtual = 22626
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fcc_combined_CRTL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fcc_combined_CRTL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fcc_combined_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fcc_combined_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fcc_combined_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fcc_combined_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fcc_combined_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fcc_combined_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fcc_combined_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fcc_combined_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fcc_combined_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fcc_combined_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2727.117 ; gain = 369.148 ; free physical = 11793 ; free virtual = 22617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 8     
	   2 Input   31 Bit       Adders := 3     
	   2 Input   20 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 8     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 10    
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 6     
	               63 Bit    Registers := 2     
	               35 Bit    Registers := 3     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 28    
	               31 Bit    Registers := 10    
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 16    
	               18 Bit    Registers := 8     
	               16 Bit    Registers := 12    
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 15    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 104   
+---Multipliers : 
	              31x32  Multipliers := 1     
	              31x31  Multipliers := 1     
+---RAMs : 
	           15625K Bit	(1000000 X 16 bit)          RAMs := 2     
	              15K Bit	(1000 X 16 bit)          RAMs := 2     
	               8K Bit	(256 X 35 bit)          RAMs := 1     
	               4K Bit	(256 X 18 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   35 Bit        Muxes := 1     
	   3 Input   33 Bit        Muxes := 1     
	  34 Input   33 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 12    
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   3 Input   27 Bit        Muxes := 1     
	   3 Input   25 Bit        Muxes := 1     
	   3 Input   22 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 5     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 7     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 8     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 10    
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 9     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 44    
	   3 Input    2 Bit        Muxes := 10    
	   5 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 85    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mac_muladd_10ns_11ns_20ns_20_4_1_U4/fcc_combined_mac_muladd_10ns_11ns_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3e8)')')'.
DSP Report: register mac_muladd_10ns_11ns_20ns_20_4_1_U4/fcc_combined_mac_muladd_10ns_11ns_20ns_20_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_10ns_11ns_20ns_20_4_1_U4/fcc_combined_mac_muladd_10ns_11ns_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_11ns_20ns_20_4_1_U4/fcc_combined_mac_muladd_10ns_11ns_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_10ns_11ns_20ns_20_4_1_U4/fcc_combined_mac_muladd_10ns_11ns_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register trunc_ln1118_reg_1067_pp2_iter1_reg_reg is absorbed into DSP mac_muladd_10ns_11ns_20ns_20_4_1_U4/fcc_combined_mac_muladd_10ns_11ns_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_11ns_20ns_20_4_1_U4/fcc_combined_mac_muladd_10ns_11ns_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_10ns_11ns_20ns_20_4_1_U4/fcc_combined_mac_muladd_10ns_11ns_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_11ns_20ns_20_4_1_U4/fcc_combined_mac_muladd_10ns_11ns_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_10ns_11ns_20ns_20_4_1_U4/fcc_combined_mac_muladd_10ns_11ns_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_10ns_11ns_20ns_20_4_1_U4/fcc_combined_mac_muladd_10ns_11ns_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10ns_11ns_20ns_20_4_1_U4/fcc_combined_mac_muladd_10ns_11ns_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_10ns_11ns_20ns_20_4_1_U4/fcc_combined_mac_muladd_10ns_11ns_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10ns_11ns_20ns_20_4_1_U4/fcc_combined_mac_muladd_10ns_11ns_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_23ns_23_4_1_U5/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_23ns_23_4_1_U5/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_23ns_23_4_1_U5/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_23ns_23_4_1_U5/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_23ns_23_4_1_U5/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_23ns_23_4_1_U5/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_23ns_23_4_1_U5/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_23ns_23_4_1_U5/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_23ns_23_4_1_U5/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_23ns_23_4_1_U5/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_23ns_23_4_1_U5/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_23ns_23_4_1_U5/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_23ns_23_4_1_U5/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U2/fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg.
DSP Report: Generating DSP mul_mul_16s_16s_23_4_1_U6/fcc_combined_mul_mul_16s_16s_23_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register sext_ln55_reg_1093_pp2_iter3_reg_reg is absorbed into DSP mul_mul_16s_16s_23_4_1_U6/fcc_combined_mul_mul_16s_16s_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_23_4_1_U6/fcc_combined_mul_mul_16s_16s_23_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_23_4_1_U6/fcc_combined_mul_mul_16s_16s_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_23_4_1_U6/fcc_combined_mul_mul_16s_16s_23_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_23_4_1_U6/fcc_combined_mul_mul_16s_16s_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_23_4_1_U6/fcc_combined_mul_mul_16s_16s_23_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_23_4_1_U6/fcc_combined_mul_mul_16s_16s_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_23_4_1_U6/fcc_combined_mul_mul_16s_16s_23_4_1_DSP48_3_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_23_4_1_U6/fcc_combined_mul_mul_16s_16s_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_23_4_1_U6/fcc_combined_mul_mul_16s_16s_23_4_1_DSP48_3_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_23_4_1_U6/fcc_combined_mul_mul_16s_16s_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_23ns_23_4_1_U8/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_23ns_23_4_1_U8/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_23ns_23_4_1_U8/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_23ns_23_4_1_U5/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_23ns_23_4_1_U8/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_23ns_23_4_1_U8/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_23ns_23_4_1_U8/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_23ns_23_4_1_U8/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_23ns_23_4_1_U8/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_23ns_23_4_1_U8/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_23ns_23_4_1_U8/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_23ns_23_4_1_U8/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_23ns_23_4_1_U8/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register i_reg_348_reg is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register i_reg_348_reg is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U1/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_mul_10ns_11ns_20_4_1_U3/fcc_combined_mul_mul_10ns_11ns_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((A:0x3e8)'*B2)'.
DSP Report: register mul_mul_10ns_11ns_20_4_1_U3/fcc_combined_mul_mul_10ns_11ns_20_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_10ns_11ns_20_4_1_U3/fcc_combined_mul_mul_10ns_11ns_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_10ns_11ns_20_4_1_U3/fcc_combined_mul_mul_10ns_11ns_20_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_10ns_11ns_20_4_1_U3/fcc_combined_mul_mul_10ns_11ns_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_10ns_11ns_20_4_1_U3/fcc_combined_mul_mul_10ns_11ns_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_10ns_11ns_20_4_1_U3/fcc_combined_mul_mul_10ns_11ns_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_10ns_11ns_20_4_1_U3/fcc_combined_mul_mul_10ns_11ns_20_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_10ns_11ns_20_4_1_U3/fcc_combined_mul_mul_10ns_11ns_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_10ns_11ns_20_4_1_U3/fcc_combined_mul_mul_10ns_11ns_20_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_10ns_11ns_20_4_1_U3/fcc_combined_mul_mul_10ns_11ns_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_10ns_11ns_20_4_1_U7/fcc_combined_mul_mul_10ns_11ns_20_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((A:0x3e8)'*B2)'.
DSP Report: register mul_mul_10ns_11ns_20_4_1_U7/fcc_combined_mul_mul_10ns_11ns_20_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_10ns_11ns_20_4_1_U7/fcc_combined_mul_mul_10ns_11ns_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_10ns_11ns_20_4_1_U7/fcc_combined_mul_mul_10ns_11ns_20_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_10ns_11ns_20_4_1_U7/fcc_combined_mul_mul_10ns_11ns_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_10ns_11ns_20_4_1_U7/fcc_combined_mul_mul_10ns_11ns_20_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_10ns_11ns_20_4_1_U7/fcc_combined_mul_mul_10ns_11ns_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_10ns_11ns_20_4_1_U7/fcc_combined_mul_mul_10ns_11ns_20_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_10ns_11ns_20_4_1_U7/fcc_combined_mul_mul_10ns_11ns_20_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_10ns_11ns_20_4_1_U7/fcc_combined_mul_mul_10ns_11ns_20_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_10ns_11ns_20_4_1_U7/fcc_combined_mul_mul_10ns_11ns_20_4_1_DSP48_0_U/p_reg_reg.
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2727.117 ; gain = 369.148 ; free physical = 11742 ; free virtual = 22597
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-7048] Resources of type BRAM have been overutilized even after performing resource management. Used = 992, Available = 280. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+--------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/wbuf_V_U | fcc_combined_wbuf_V_ram_U/ram_reg | 976 K x 16(READ_FIRST) | W | R |                        |   |   | Port A           | 0      | 496    | 
+--------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------+--------------------------------------------+-----------+----------------------+--------------------------------------------------------------------------+
|Module Name       | RTL Object                                 | Inference | Size (Depth x Width) | Primitives                                                               | 
+------------------+--------------------------------------------+-----------+----------------------+--------------------------------------------------------------------------+
|inst/gmem_m_axi_U | bus_read/buff_rdata/mem_reg                | Implied   | 256 x 35             | RAM64X1D x 8	RAM64M x 44	                                                | 
|inst              | bbuf_V_U/fcc_combined_bbuf_V_ram_U/ram_reg | Implied   | 1 K x 16             | RAM16X1S x 16	RAM32X1S x 16	RAM64X1S x 16	RAM128X1S x 16	RAM256X1S x 48	 | 
+------------------+--------------------------------------------+-----------+----------------------+--------------------------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                           | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fcc_combined_mac_muladd_10ns_11ns_20ns_20_4_1_DSP48_1 | (C'+(A2*(B:0x3e8)')')' | 20     | 18     | 20     | -      | 20     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2   | (C+(A2*B2)')'          | 17     | 17     | 23     | -      | 23     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|fcc_combined                                          | A2*B2                  | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fcc_combined                                          | (PCIN>>17)+A*B2        | 16     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fcc_combined                                          | A2*B2                  | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fcc_combined                                          | (PCIN>>17)+A2*B        | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fcc_combined                                          | (A2*B'')'              | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|fcc_combined_mac_muladd_16s_16s_23ns_23_4_1_DSP48_2   | (C+(A2*B2)')'          | 17     | 17     | 23     | -      | 23     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|fcc_combined                                          | A2*B2                  | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fcc_combined                                          | (PCIN>>17)+A2*B        | 14     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fcc_combined                                          | A2*B2                  | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fcc_combined                                          | (PCIN>>17)+A2*B        | 18     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fcc_combined_mul_mul_10ns_11ns_20_4_1_DSP48_0         | ((A:0x3e8)'*B2)'       | 10     | 11     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|fcc_combined_mul_mul_10ns_11ns_20_4_1_DSP48_0         | ((A:0x3e8)'*B2)'       | 10     | 11     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2727.117 ; gain = 369.148 ; free physical = 11597 ; free virtual = 22422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2727.117 ; gain = 369.148 ; free physical = 11570 ; free virtual = 22396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/wbuf_V_U | fcc_combined_wbuf_V_ram_U/ram_reg | 976 K x 16(READ_FIRST) | W | R |                        |   |   | Port A           | 0      | 496    | 
+--------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------------+--------------------------------------------+-----------+----------------------+--------------------------------------------------------------------------+
|Module Name       | RTL Object                                 | Inference | Size (Depth x Width) | Primitives                                                               | 
+------------------+--------------------------------------------+-----------+----------------------+--------------------------------------------------------------------------+
|inst/gmem_m_axi_U | bus_read/buff_rdata/mem_reg                | Implied   | 256 x 35             | RAM64X1D x 8	RAM64M x 44	                                                | 
|inst              | bbuf_V_U/fcc_combined_bbuf_V_ram_U/ram_reg | Implied   | 1 K x 16             | RAM16X1S x 16	RAM32X1S x 16	RAM64X1S x 16	RAM128X1S x 16	RAM256X1S x 48	 | 
+------------------+--------------------------------------------+-----------+----------------------+--------------------------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_3_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_3_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_3_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_3_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_3_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_3_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_3_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_5_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_5_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_5_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_5_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_5_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_5_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_5_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_5_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_5_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_5_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_5_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_5_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_5_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_5_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_7_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_7_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_7_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_7_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_7_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_7_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_7_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_7_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_7_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_7_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_7_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_7_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_7_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_7_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_9_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_9_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_9_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_9_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_9_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_9_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_9_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_9_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_9_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_9_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_9_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_9_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_9_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_9_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_9_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_9_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_11_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_11_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_11_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_11_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_11_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_11_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_11_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_11_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_11_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_11_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_11_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_11_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_11_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_11_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_11_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_11_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_13_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_13_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_13_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram_reg_13_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2727.117 ; gain = 369.148 ; free physical = 11570 ; free virtual = 22395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2727.117 ; gain = 369.148 ; free physical = 11566 ; free virtual = 22390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2727.117 ; gain = 369.148 ; free physical = 11567 ; free virtual = 22391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2727.117 ; gain = 369.148 ; free physical = 11566 ; free virtual = 22391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2727.117 ; gain = 369.148 ; free physical = 11566 ; free virtual = 22391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2727.117 ; gain = 369.148 ; free physical = 11566 ; free virtual = 22391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2727.117 ; gain = 369.148 ; free physical = 11566 ; free virtual = 22391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+--------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+--------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fcc_combined | zext_ln1118_reg_1083_pp2_iter6_reg_reg[19] | 5      | 20    | NO           | NO                 | YES               | 20     | 0       | 
|fcc_combined | icmp_ln55_reg_1048_pp2_iter6_reg_reg[0]    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fcc_combined | ap_CS_fsm_reg[19]                          | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
+-------------+--------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   185|
|2     |DSP48E1   |    12|
|7     |LUT1      |    46|
|8     |LUT2      |   316|
|9     |LUT3      |   666|
|10    |LUT4      |   201|
|11    |LUT5      |   104|
|12    |LUT6      |  1400|
|13    |MUXF7     |    33|
|14    |MUXF8     |    16|
|15    |RAM128X1S |    16|
|16    |RAM16X1S  |    16|
|17    |RAM256X1S |    48|
|18    |RAM32X1S  |    16|
|19    |RAM64M    |    44|
|20    |RAM64X1D  |     4|
|21    |RAM64X1S  |    16|
|22    |RAMB36E1  |   496|
|25    |SRL16E    |    92|
|26    |FDRE      |  2124|
|27    |FDSE      |     3|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2727.117 ; gain = 369.148 ; free physical = 11566 ; free virtual = 22391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2727.117 ; gain = 305.117 ; free physical = 11632 ; free virtual = 22457
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2727.117 ; gain = 369.148 ; free physical = 11632 ; free virtual = 22457
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2727.117 ; gain = 0.000 ; free physical = 11687 ; free virtual = 22518
INFO: [Netlist 29-17] Analyzing 902 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2727.117 ; gain = 0.000 ; free physical = 11620 ; free virtual = 22451
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 160 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 16 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 48 instances
  RAM32X1S => RAM32X1S (RAMS32): 16 instances
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
207 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:44 . Memory (MB): peak = 2727.117 ; gain = 369.219 ; free physical = 11807 ; free virtual = 22638
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_fcc_combined_0_0_synth_1/nn_fcc_combined_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 29 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_fcc_combined_0_0_synth_1/nn_fcc_combined_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file nn_fcc_combined_0_0_utilization_synth.rpt -pb nn_fcc_combined_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  6 16:45:38 2022...
