$date
	Tue Aug 23 20:42:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_id_fsm $end
$var wire 1 ! out $end
$var reg 8 " char [7:0] $end
$var reg 1 # clk $end
$scope module u_id_fsm $end
$var wire 8 $ char [7:0] $end
$var wire 1 # clk $end
$var reg 1 % flag $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
b11110 $
0#
b11110 "
0!
$end
#5000
1#
#10000
0#
#15000
1#
#20000
0#
b1011000 "
b1011000 $
#25000
1%
1#
#30000
0#
b11110 "
b11110 $
#35000
1!
1#
#40000
0#
#45000
1#
#50000
0#
b11101 "
b11101 $
#55000
0%
0!
1#
#60000
0#
b1011001 "
b1011001 $
#65000
1%
1#
#70000
0#
