// Seed: 433128031
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input wire id_2,
    output wor id_3,
    input wor id_4,
    input tri1 id_5,
    input tri0 id_6,
    output supply1 id_7,
    output wand id_8,
    output wand id_9,
    output uwire id_10,
    output tri0 id_11,
    input supply1 id_12,
    input wand id_13,
    input wand id_14,
    input supply0 id_15
);
  wire id_17;
  assign id_10 = -1;
  logic id_18;
endmodule
module module_1 #(
    parameter id_12 = 32'd59,
    parameter id_7  = 32'd3
) (
    input wand id_0
    , _id_12,
    input supply0 id_1,
    input wire id_2,
    input tri1 id_3,
    output tri1 id_4,
    input wand id_5,
    output wor id_6,
    input supply0 _id_7,
    output wand id_8,
    input uwire id_9,
    output uwire id_10
);
  assign id_12 = id_12;
  wire [id_12 : id_7] id_13;
  assign id_6 = id_5;
  localparam id_14 = 1 - 1;
  wire  id_15;
  wire  id_16;
  logic id_17;
  parameter id_18 = id_14;
  if ({1'b0, 1, -1}) wire id_19;
  else begin : LABEL_0
    logic [-1 'd0 : 1] id_20;
  end
  module_0 modCall_1 (
      id_3,
      id_9,
      id_5,
      id_8,
      id_3,
      id_2,
      id_3,
      id_10,
      id_4,
      id_10,
      id_4,
      id_4,
      id_5,
      id_1,
      id_3,
      id_1
  );
endmodule
