{
  "design": {
    "design_info": {
      "boundary_crc": "0x5218992752189927",
      "design_src": "E:/Documents/Study/Verilog/SDR/sdr-psk-fpga/sdr-psk-fpga.srcs/sources_1/bd/costas_loop/costas_loop.bd",
      "device": "xc7z020clg484-1",
      "name": "costas_loop_inst_0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "variant": "true"
    },
    "design_tree": {
      "xlconstant_0": ""
    },
    "ports": {
      "dout_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "costas_loop_inst_0_xlconstant_0_0",
        "xci_path": "ip\\costas_loop_inst_0_xlconstant_0_0\\costas_loop_inst_0_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0"
      }
    },
    "nets": {
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "dout_0"
        ]
      }
    }
  }
}