

================================================================
== Vitis HLS Report for 'consumer_Pipeline_VITIS_LOOP_15_1'
================================================================
* Date:           Fri Jan  9 14:28:16 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.665 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       51|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       88|     -|
|Register             |        -|      -|       34|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       34|      139|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_76_p2          |         +|   0|  0|  31|          31|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_fu_70_p2         |      icmp|   0|  0|  16|          32|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  51|          65|          36|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   8|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   8|          2|    1|          2|
    |ap_sig_allocacmp_i_load       |  32|          2|   31|         62|
    |dualInfeasRay_SVfifo_i_blk_n  |   8|          2|    1|          2|
    |i_fu_30                       |  32|          2|   31|         62|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  88|         10|   65|        130|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_30                  |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  34|   0|   34|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|  consumer_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|  consumer_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|  consumer_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|  consumer_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|  consumer_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|  consumer_Pipeline_VITIS_LOOP_15_1|  return value|
|dualInfeasRay_SVfifo_i_dout            |   in|  512|     ap_fifo|             dualInfeasRay_SVfifo_i|       pointer|
|dualInfeasRay_SVfifo_i_num_data_valid  |   in|    3|     ap_fifo|             dualInfeasRay_SVfifo_i|       pointer|
|dualInfeasRay_SVfifo_i_fifo_cap        |   in|    3|     ap_fifo|             dualInfeasRay_SVfifo_i|       pointer|
|dualInfeasRay_SVfifo_i_empty_n         |   in|    1|     ap_fifo|             dualInfeasRay_SVfifo_i|       pointer|
|dualInfeasRay_SVfifo_i_read            |  out|    1|     ap_fifo|             dualInfeasRay_SVfifo_i|       pointer|
|n                                      |   in|   32|     ap_none|                                  n|        scalar|
+---------------------------------------+-----+-----+------------+-----------------------------------+--------------+

