;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-130
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT -1, <-10
	SUB -207, <-130
	CMP #72, @201
	SLT 20, @13
	MOV -1, <-26
	SUB -207, <-120
	SUB @0, @2
	SUB -127, 100
	SUB #72, @201
	SLT 12, @10
	SUB #72, @201
	SLT 12, @10
	SLT 12, @10
	CMP 0, -0
	MOV @121, 106
	SUB #-127, 103
	SUB -207, <-180
	DJN <121, 106
	SUB -207, <-180
	SUB <-127, 100
	SLT 121, -70
	SPL 0, <-20
	ADD #270, <1
	ADD 10, 20
	ADD 10, 20
	CMP @0, @2
	SUB @0, @2
	ADD #273, @1
	SUB @130, 9
	CMP #72, @201
	SUB -207, <-130
	SUB -127, 100
	SPL 12, <10
	ADD 210, 60
	MOV @121, 106
	SUB @0, @2
	DJN @260, @651
	CMP -207, <-120
	SPL 0, <753
	ADD #270, <1
	ADD #270, <1
	ADD 10, 20
	SLT 121, -70
	MOV -1, <-26
	MOV -1, <-26
	MOV -1, <-26
