
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.1

Hostname: GOWIN-PC

Implementation : rev_1
Synopsys HDL compiler and linker, Version comp2019q1p1, Build 231R, Built Aug  2 2019 09:58:27

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
12       C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v (2019-09-27 16:01:02, 2019-09-27 16:13:10)

*******************************************************************
Modules that may have changed as a result of file changes: 4
MID:  lib.cell.view
0        work.GATED_CLK.verilog may have changed because the following files changed:
                        C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v (2019-09-27 16:01:02, 2019-09-27 16:13:10) <-- (may instantiate this module)
7        work.LCD_FIFO.verilog may have changed because the following files changed:
                        C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v (2019-09-27 16:01:02, 2019-09-27 16:13:10) <-- (may instantiate this module)
8        work.LCD_PSRAM.verilog may have changed because the following files changed:
                        C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v (2019-09-27 16:01:02, 2019-09-27 16:13:10) <-- (module definition)
9        work.\~fifo.LCD_FIFO_.verilog may have changed because the following files changed:
                        C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v (2019-09-27 16:01:02, 2019-09-27 16:13:10) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 10
FID:  path (timestamp)
0        C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw1n.v (2019-08-03 01:46:04)
1        C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\vlog\hypermods.v (2019-08-03 00:54:14)
2        C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\vlog\scemi_objects.v (2019-08-03 00:54:14)
3        C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\vlog\scemi_pipes.svh (2019-08-03 00:54:14)
4        C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\vlog\umr_capim.v (2019-08-03 00:54:14)
5        C:\fpga\Tang-Nano-examples\nano\src\GATED_CLK.v (2019-09-27 15:10:09)
11       C:\fpga\Tang-Nano-examples\nano\src\LCD_FIFO\LCD_FIFO.v (2019-09-27 12:38:24)
7        C:\fpga\Tang-Nano-examples\nano\src\SYNC_SIGNAL.v (2019-09-24 17:30:34)
8        C:\fpga\Tang-Nano-examples\nano\src\TOP.v (2019-09-27 15:54:05)
10       C:\fpga\Tang-Nano-examples\nano\src\gowin_pll\PLL0.v (2019-09-27 16:04:23)

*******************************************************************
Unchanged modules: 3
MID:  lib.cell.view
1        work.PLL0.verilog
4        work.SYNC_SIGNAL.verilog
5        work.TOP.verilog
