

================================================================
== Vitis HLS Report for 'mars_kernel_0_1_node_3_stage_2_38_1_Pipeline_L3'
================================================================
* Date:           Thu Dec 12 22:28:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Cnn
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   100424|   100424|  0.402 ms|  0.402 ms|  100424|  100424|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- L3      |   100422|   100422|        72|          1|          1|  100352|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      909|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       90|    -|
|Register             |        -|     -|      957|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      957|      999|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1858_1_fu_496_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln1858_fu_445_p2       |         +|   0|  0|  16|          16|          16|
    |add_ln95_1_fu_630_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln95_fu_603_p2         |         +|   0|  0|  34|          27|          27|
    |i_3_fu_483_p2              |         +|   0|  0|  24|          17|           1|
    |index1_1_fu_542_p2         |         +|   0|  0|  71|          64|           1|
    |index2_5_fu_520_p2         |         +|   0|  0|  71|          64|           1|
    |index3_5_fu_514_p2         |         +|   0|  0|  71|          64|           1|
    |sub_ln1858_1_fu_471_p2     |         -|   0|  0|  24|          17|          17|
    |sub_ln1858_fu_439_p2       |         -|   0|  0|  16|          16|          16|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1845_fu_477_p2      |      icmp|   0|  0|  24|          17|          16|
    |icmp_ln1862_1_fu_508_p2    |      icmp|   0|  0|  71|          64|           8|
    |icmp_ln1862_fu_502_p2      |      icmp|   0|  0|  71|          64|           4|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |index1_2_fu_564_p3         |    select|   0|  0|  63|           1|           1|
    |index2_6_fu_534_p3         |    select|   0|  0|  63|           1|           1|
    |index2_7_fu_556_p3         |    select|   0|  0|  63|           1|          64|
    |index3_6_fu_526_p3         |    select|   0|  0|  63|           1|          64|
    |index3_7_fu_548_p3         |    select|   0|  0|  63|           1|          64|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 909|         519|         387|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                     |   9|          2|    1|          2|
    |i_2_fu_130                                  |   9|          2|   17|         34|
    |index1_fu_142                               |   9|          2|   64|        128|
    |index2_fu_138                               |   9|          2|   64|        128|
    |index3_fu_134                               |   9|          2|   64|        128|
    |merlin_gmem_Cnn_512_merlin_output_blk_n_AW  |   9|          2|    1|          2|
    |merlin_gmem_Cnn_512_merlin_output_blk_n_B   |   9|          2|    1|          2|
    |merlin_gmem_Cnn_512_merlin_output_blk_n_W   |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |  90|         20|  215|        430|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln1858_1_reg_806               |  17|   0|   17|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter70_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter71_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |buf_tmp_10_reg_946                 |  32|   0|   32|          0|
    |buf_tmp_11_reg_951                 |  32|   0|   32|          0|
    |buf_tmp_12_reg_956                 |  32|   0|   32|          0|
    |buf_tmp_13_reg_961                 |  32|   0|   32|          0|
    |buf_tmp_14_reg_966                 |  32|   0|   32|          0|
    |buf_tmp_15_reg_971                 |  32|   0|   32|          0|
    |buf_tmp_1_reg_901                  |  32|   0|   32|          0|
    |buf_tmp_2_reg_906                  |  32|   0|   32|          0|
    |buf_tmp_3_reg_911                  |  32|   0|   32|          0|
    |buf_tmp_4_reg_916                  |  32|   0|   32|          0|
    |buf_tmp_5_reg_921                  |  32|   0|   32|          0|
    |buf_tmp_6_reg_926                  |  32|   0|   32|          0|
    |buf_tmp_7_reg_931                  |  32|   0|   32|          0|
    |buf_tmp_8_reg_936                  |  32|   0|   32|          0|
    |buf_tmp_9_reg_941                  |  32|   0|   32|          0|
    |buf_tmp_reg_896                    |  32|   0|   32|          0|
    |i_2_fu_130                         |  17|   0|   17|          0|
    |i_reg_797                          |  17|   0|   17|          0|
    |index1_fu_142                      |  64|   0|   64|          0|
    |index2_fu_138                      |  64|   0|   64|          0|
    |index3_fu_134                      |  64|   0|   64|          0|
    |trunc_ln95_s_reg_891               |  58|   0|   58|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 957|   0|  957|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+--------------------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_3_stage_2.38.1_Pipeline_L3|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_3_stage_2.38.1_Pipeline_L3|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_3_stage_2.38.1_Pipeline_L3|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_3_stage_2.38.1_Pipeline_L3|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_3_stage_2.38.1_Pipeline_L3|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_3_stage_2.38.1_Pipeline_L3|  return value|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWVALID   |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWREADY   |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWADDR    |  out|   64|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWID      |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWLEN     |  out|   32|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWSIZE    |  out|    3|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWBURST   |  out|    2|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWLOCK    |  out|    2|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWCACHE   |  out|    4|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWPROT    |  out|    3|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWQOS     |  out|    4|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWREGION  |  out|    4|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWUSER    |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WVALID    |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WREADY    |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WDATA     |  out|  512|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WSTRB     |  out|   64|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WLAST     |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WID       |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WUSER     |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARVALID   |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARREADY   |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARADDR    |  out|   64|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARID      |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARLEN     |  out|   32|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARSIZE    |  out|    3|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARBURST   |  out|    2|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARLOCK    |  out|    2|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARCACHE   |  out|    4|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARPROT    |  out|    3|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARQOS     |  out|    4|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARREGION  |  out|    4|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARUSER    |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RVALID    |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RREADY    |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RDATA     |   in|  512|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RLAST     |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RID       |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RFIFONUM  |   in|    9|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RUSER     |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RRESP     |   in|    2|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_BVALID    |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_BREADY    |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_BRESP     |   in|    2|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_BID       |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_BUSER     |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|mul_ln1771                                        |   in|   27|     ap_none|                                       mul_ln1771|        scalar|
|merlin_output                                     |   in|   64|     ap_none|                                    merlin_output|        scalar|
|merlin_output_buf_0_0_address0                    |  out|   17|   ap_memory|                            merlin_output_buf_0_0|         array|
|merlin_output_buf_0_0_ce0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_0|         array|
|merlin_output_buf_0_0_q0                          |   in|   32|   ap_memory|                            merlin_output_buf_0_0|         array|
|merlin_output_buf_0_1_address0                    |  out|   17|   ap_memory|                            merlin_output_buf_0_1|         array|
|merlin_output_buf_0_1_ce0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_1|         array|
|merlin_output_buf_0_1_q0                          |   in|   32|   ap_memory|                            merlin_output_buf_0_1|         array|
|merlin_output_buf_0_2_address0                    |  out|   17|   ap_memory|                            merlin_output_buf_0_2|         array|
|merlin_output_buf_0_2_ce0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_2|         array|
|merlin_output_buf_0_2_q0                          |   in|   32|   ap_memory|                            merlin_output_buf_0_2|         array|
|merlin_output_buf_0_3_address0                    |  out|   17|   ap_memory|                            merlin_output_buf_0_3|         array|
|merlin_output_buf_0_3_ce0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_3|         array|
|merlin_output_buf_0_3_q0                          |   in|   32|   ap_memory|                            merlin_output_buf_0_3|         array|
|merlin_output_buf_0_4_address0                    |  out|   17|   ap_memory|                            merlin_output_buf_0_4|         array|
|merlin_output_buf_0_4_ce0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_4|         array|
|merlin_output_buf_0_4_q0                          |   in|   32|   ap_memory|                            merlin_output_buf_0_4|         array|
|merlin_output_buf_0_5_address0                    |  out|   17|   ap_memory|                            merlin_output_buf_0_5|         array|
|merlin_output_buf_0_5_ce0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_5|         array|
|merlin_output_buf_0_5_q0                          |   in|   32|   ap_memory|                            merlin_output_buf_0_5|         array|
|merlin_output_buf_0_6_address0                    |  out|   17|   ap_memory|                            merlin_output_buf_0_6|         array|
|merlin_output_buf_0_6_ce0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_6|         array|
|merlin_output_buf_0_6_q0                          |   in|   32|   ap_memory|                            merlin_output_buf_0_6|         array|
|merlin_output_buf_0_7_address0                    |  out|   17|   ap_memory|                            merlin_output_buf_0_7|         array|
|merlin_output_buf_0_7_ce0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_7|         array|
|merlin_output_buf_0_7_q0                          |   in|   32|   ap_memory|                            merlin_output_buf_0_7|         array|
|merlin_output_buf_0_8_address0                    |  out|   17|   ap_memory|                            merlin_output_buf_0_8|         array|
|merlin_output_buf_0_8_ce0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_8|         array|
|merlin_output_buf_0_8_q0                          |   in|   32|   ap_memory|                            merlin_output_buf_0_8|         array|
|merlin_output_buf_0_9_address0                    |  out|   17|   ap_memory|                            merlin_output_buf_0_9|         array|
|merlin_output_buf_0_9_ce0                         |  out|    1|   ap_memory|                            merlin_output_buf_0_9|         array|
|merlin_output_buf_0_9_q0                          |   in|   32|   ap_memory|                            merlin_output_buf_0_9|         array|
|merlin_output_buf_0_10_address0                   |  out|   17|   ap_memory|                           merlin_output_buf_0_10|         array|
|merlin_output_buf_0_10_ce0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_10|         array|
|merlin_output_buf_0_10_q0                         |   in|   32|   ap_memory|                           merlin_output_buf_0_10|         array|
|merlin_output_buf_0_11_address0                   |  out|   17|   ap_memory|                           merlin_output_buf_0_11|         array|
|merlin_output_buf_0_11_ce0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_11|         array|
|merlin_output_buf_0_11_q0                         |   in|   32|   ap_memory|                           merlin_output_buf_0_11|         array|
|merlin_output_buf_0_12_address0                   |  out|   17|   ap_memory|                           merlin_output_buf_0_12|         array|
|merlin_output_buf_0_12_ce0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_12|         array|
|merlin_output_buf_0_12_q0                         |   in|   32|   ap_memory|                           merlin_output_buf_0_12|         array|
|merlin_output_buf_0_13_address0                   |  out|   17|   ap_memory|                           merlin_output_buf_0_13|         array|
|merlin_output_buf_0_13_ce0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_13|         array|
|merlin_output_buf_0_13_q0                         |   in|   32|   ap_memory|                           merlin_output_buf_0_13|         array|
|merlin_output_buf_0_14_address0                   |  out|   17|   ap_memory|                           merlin_output_buf_0_14|         array|
|merlin_output_buf_0_14_ce0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_14|         array|
|merlin_output_buf_0_14_q0                         |   in|   32|   ap_memory|                           merlin_output_buf_0_14|         array|
|merlin_output_buf_0_15_address0                   |  out|   17|   ap_memory|                           merlin_output_buf_0_15|         array|
|merlin_output_buf_0_15_ce0                        |  out|    1|   ap_memory|                           merlin_output_buf_0_15|         array|
|merlin_output_buf_0_15_q0                         |   in|   32|   ap_memory|                           merlin_output_buf_0_15|         array|
+--------------------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+

