$date
	Wed Apr 03 17:37:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module not32bit_tb $end
$var wire 32 ! out [31:0] $end
$var reg 32 " a [31:0] $end
$scope module a1 $end
$var wire 32 # a [31:0] $end
$var wire 32 $ b [31:0] $end
$var wire 32 % out [31:0] $end
$scope module a1 $end
$var wire 4 & a [3:0] $end
$var wire 4 ' out [3:0] $end
$scope module a1 $end
$var wire 1 ( a $end
$var wire 1 ) out $end
$upscope $end
$scope module a2 $end
$var wire 1 * a $end
$var wire 1 + out $end
$upscope $end
$scope module a3 $end
$var wire 1 , a $end
$var wire 1 - out $end
$upscope $end
$scope module a4 $end
$var wire 1 . a $end
$var wire 1 / out $end
$upscope $end
$upscope $end
$scope module a2 $end
$var wire 4 0 a [3:0] $end
$var wire 4 1 out [3:0] $end
$scope module a1 $end
$var wire 1 2 a $end
$var wire 1 3 out $end
$upscope $end
$scope module a2 $end
$var wire 1 4 a $end
$var wire 1 5 out $end
$upscope $end
$scope module a3 $end
$var wire 1 6 a $end
$var wire 1 7 out $end
$upscope $end
$scope module a4 $end
$var wire 1 8 a $end
$var wire 1 9 out $end
$upscope $end
$upscope $end
$scope module a3 $end
$var wire 4 : a [3:0] $end
$var wire 4 ; out [3:0] $end
$scope module a1 $end
$var wire 1 < a $end
$var wire 1 = out $end
$upscope $end
$scope module a2 $end
$var wire 1 > a $end
$var wire 1 ? out $end
$upscope $end
$scope module a3 $end
$var wire 1 @ a $end
$var wire 1 A out $end
$upscope $end
$scope module a4 $end
$var wire 1 B a $end
$var wire 1 C out $end
$upscope $end
$upscope $end
$scope module a4 $end
$var wire 4 D a [3:0] $end
$var wire 4 E out [3:0] $end
$scope module a1 $end
$var wire 1 F a $end
$var wire 1 G out $end
$upscope $end
$scope module a2 $end
$var wire 1 H a $end
$var wire 1 I out $end
$upscope $end
$scope module a3 $end
$var wire 1 J a $end
$var wire 1 K out $end
$upscope $end
$scope module a4 $end
$var wire 1 L a $end
$var wire 1 M out $end
$upscope $end
$upscope $end
$scope module a5 $end
$var wire 4 N a [3:0] $end
$var wire 4 O out [3:0] $end
$scope module a1 $end
$var wire 1 P a $end
$var wire 1 Q out $end
$upscope $end
$scope module a2 $end
$var wire 1 R a $end
$var wire 1 S out $end
$upscope $end
$scope module a3 $end
$var wire 1 T a $end
$var wire 1 U out $end
$upscope $end
$scope module a4 $end
$var wire 1 V a $end
$var wire 1 W out $end
$upscope $end
$upscope $end
$scope module a6 $end
$var wire 4 X a [3:0] $end
$var wire 4 Y out [3:0] $end
$scope module a1 $end
$var wire 1 Z a $end
$var wire 1 [ out $end
$upscope $end
$scope module a2 $end
$var wire 1 \ a $end
$var wire 1 ] out $end
$upscope $end
$scope module a3 $end
$var wire 1 ^ a $end
$var wire 1 _ out $end
$upscope $end
$scope module a4 $end
$var wire 1 ` a $end
$var wire 1 a out $end
$upscope $end
$upscope $end
$scope module a7 $end
$var wire 4 b a [3:0] $end
$var wire 4 c out [3:0] $end
$scope module a1 $end
$var wire 1 d a $end
$var wire 1 e out $end
$upscope $end
$scope module a2 $end
$var wire 1 f a $end
$var wire 1 g out $end
$upscope $end
$scope module a3 $end
$var wire 1 h a $end
$var wire 1 i out $end
$upscope $end
$scope module a4 $end
$var wire 1 j a $end
$var wire 1 k out $end
$upscope $end
$upscope $end
$scope module a8 $end
$var wire 4 l a [3:0] $end
$var wire 4 m out [3:0] $end
$scope module a1 $end
$var wire 1 n a $end
$var wire 1 o out $end
$upscope $end
$scope module a2 $end
$var wire 1 p a $end
$var wire 1 q out $end
$upscope $end
$scope module a3 $end
$var wire 1 r a $end
$var wire 1 s out $end
$upscope $end
$scope module a4 $end
$var wire 1 t a $end
$var wire 1 u out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0u
1t
0s
1r
0q
1p
0o
1n
b0 m
b1111 l
0k
1j
0i
1h
0g
1f
0e
1d
b0 c
b1111 b
0a
1`
0_
1^
0]
1\
0[
1Z
b0 Y
b1111 X
0W
1V
0U
1T
0S
1R
0Q
1P
b0 O
b1111 N
0M
1L
0K
1J
0I
1H
0G
1F
b0 E
b1111 D
0C
1B
0A
1@
0?
1>
0=
1<
b0 ;
b1111 :
09
18
07
16
05
14
03
12
b0 1
b1111 0
0/
1.
0-
1,
0+
1*
0)
1(
b0 '
b1111 &
b0 %
bz $
b11111111111111111111111111111111 #
b11111111111111111111111111111111 "
b0 !
$end
#1
1+
1-
b1110 '
1/
13
15
17
b1111 1
19
1=
1?
1A
b1111 ;
1C
1G
1I
1K
b1111 E
1M
1Q
1S
1U
b1111 O
1W
1[
1]
1_
b1111 Y
1a
1e
1g
1i
b1111 c
1k
1o
1q
1s
b11111111111111111111111111111110 !
b11111111111111111111111111111110 %
b1111 m
1u
0*
0,
0.
02
04
06
08
0<
0>
0@
0B
0F
0H
0J
0L
0P
0R
0T
0V
0Z
0\
0^
0`
0d
0f
0h
0j
0n
0p
0r
0t
b1 &
b0 0
b0 :
b0 D
b0 N
b0 X
b0 b
b0 l
b1 "
b1 #
#2
b11101111111111111111111111111110 !
b11101111111111111111111111111110 %
b1110 m
0o
1n
b1 l
b10000000000000000000000000001 "
b10000000000000000000000000001 #
#3
