# //  Questa Sim-64
# //  Version 10.6c_1 linux_x86_64 Sep 15 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim . 
# Start time: 09:41:18 on Nov 21,2018
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 09:41:19 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim -voptargs=+acc work.tb_seqgen
# vsim -voptargs="+acc" work.tb_seqgen 
# Start time: 09:41:25 on Nov 21,2018
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "seq_gen(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_seqgen(testbench)#1
# Loading work.seq_gen(rtl)#1
add wave -position insertpoint  \
sim:/tb_seqgen/clk \
sim:/tb_seqgen/rst \
sim:/tb_seqgen/run \
sim:/tb_seqgen/q
run 500 ns
# Causality operation skipped due to absence of debug database file
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_seqgen(testbench)#1
# Loading work.seq_gen(rtl)#1
run 500 ms
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 500 ns
add wave -position insertpoint sim:/tb_seqgen/UUT/state_reg/*
# (vish-4014) No objects found matching '/tb_seqgen/UUT/state_reg/*'.
add wave -position insertpoint sim:/tb_seqgen/UUT/state_comb/*
# (vish-4014) No objects found matching '/tb_seqgen/UUT/state_comb/*'.
add wave -position insertpoint  \
sim:/tb_seqgen/UUT/st \
sim:/tb_seqgen/UUT/st_next
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 1 ms
add wave -position insertpoint  \
sim:/tb_seqgen/UUT/q_int
add wave -position insertpoint  \
sim:/tb_seqgen/UUT/q
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 1 ms
run 1 us
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 1us
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "seq_gen(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_seqgen(testbench)#1
# Loading work.seq_gen(rtl)#1
run 1 us
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "seq_gen(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_seqgen(testbench)#1
# Loading work.seq_gen(rtl)#1
run 1 us
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_seqgen(testbench)#1
# Loading work.seq_gen(rtl)#1
run 1 us
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_seqgen(testbench)#1
# Loading work.seq_gen(rtl)#1
run 1 us
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "seq_gen(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_seqgen(testbench)#1
# Loading work.seq_gen(rtl)#1
run 1 us
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "seq_gen(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_seqgen(testbench)#1
# Loading work.seq_gen(rtl)#1
run 1 us
# End time: 10:49:07 on Nov 21,2018, Elapsed time: 1:07:42
# Errors: 2, Warnings: 1
