/*****************************************************************************
*  Copyright Statement:
*  --------------------
*  This software is protected by Copyright and the information contained
*  herein is confidential. The software may not be copied and the information
*  contained herein may not be used or disclosed except with the written
*  permission of MediaTek Inc. (C) 2005
*
*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
*
*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE. 
*
*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
*
*****************************************************************************/

/*****************************************************************************
 *
 * Filename:
 * ---------
 *   mml1_rf_reg_mt6293.h
 *
 * Project:
 * --------
 *   MT6293
 *
 * Description:
 * ------------
 *   Multi-Mode RF Central Register address define
 *
 * Author:
 * -------
 * -------
 *
 *============================================================================
 *             HISTORY
 * Below this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *----------------------------------------------------------------------------
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 *
 *----------------------------------------------------------------------------
 * Upper this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *============================================================================
 ****************************************************************************/

#ifndef _MML1_RF_REG_MT6739_H_
#define _MML1_RF_REG_MT6739_H_

#include "reg_base.h"

/*=================================================================================================================================*/
typedef volatile unsigned short* SRAMADDR;         /* SRAM addr is 16 bits  */
typedef volatile unsigned short  SRAMDATA;         /* SRAM data is 16 bits  */
typedef volatile unsigned short* APBADDR;          /* APB addr is 16 bits   */
typedef volatile unsigned short  APBDATA;          /* APB data is 16 bits   */
typedef volatile unsigned long*  APBADDR32;        /* APB addr is 32 bits   */
typedef volatile unsigned long   APBDATA32;        /* APB data is 32 bits   */
typedef volatile unsigned short* DPRAMADDR;        /* DPRAM addr is 16 bits */
typedef volatile signed   short* DPRAMADDR_S;      /* DPRAM addr is 16 bits */
typedef volatile unsigned short  DPRAMDATA;        /* DPRAM data is 16 bits */
/*=================================================================================================================================*/


#define MMRF_REG_DEVICE_TYPE(x)                 (((x) & (~MDSYS_PERI_ACC_TYPE_MASK)) | (MDSYS_PERI_DEVICE_TYPE))
#define MMRF_REG_SO_TYPE(x)                     (((x) & (~MDSYS_PERI_ACC_TYPE_MASK)) | (MDSYS_PERI_SO_TYPE))

#define MMRF_REG_TYPE_BANK_A(addr)                  (((addr)&0x0FFFFFFF)|(0xA0000000))
#define MMRF_REG_TYPE_BUFF(addr)                    (((addr)&0x0FFFFFFF)|(0xB0000000))
#define MMRF_REG_TYPE_FAST_READ(addr)               (((addr)&0x0FFFFFFF)|(0xF0000000))

/** REG_BASE */
#define BSI_MM_REG_BASE                                                         BASE_NADDR_FESYS_MDL1AO_BSI_MM_2
#define BSI_MM_ARBSPI_REG_BASE                                                  BASE_NADDR_FESYS_MDL1AO_BSI_MM_3
#define BPI_MM_REG_BASE                                                         BASE_NADDR_FESYS_BPI_MM
#define BSI_MM_SCH_REG_BASE                                                     BASE_NADDR_FESYS_BSI_MM
#define MM_EVENTGEN_REG_BASE                                                    BASE_NADDR_RXDFESYS_MM_EVENTGEN
#define TXDFE_RF_REG_BASE                                                       BASE_NADDR_FESYS_TXDFE_RF
#define TXDFE_BB_REG_BASE                                                       BASE_NADDR_FESYS_TXDFE_BB
#define TXK_REG_BASE                                                            (0xA8440000)
#define BSI_MM_SCH_INSTANCE_ADDRESS_OFFSET                                      (0x00010000)
#define TXSYS_CON0_REG_BASE                                                     (0xA8190000)
#define TXSYS_CON1_REG_BASE                                                     (0xA84F0000)
#define BSI_MM_SCH_RFIC_REG_BASE                                                (BSI_MM_SCH_REG_BASE)
#define BSI_MM_SCH_PMIC_REG_BASE                                                (BSI_MM_SCH_RFIC_REG_BASE + BSI_MM_SCH_INSTANCE_ADDRESS_OFFSET)
#define TXDFE_RF_PATH_ADDR_OFFSET                                               (0x00010000)
#define TXDFE_RF_RAT_ADDR_OFFSET                                                (0x00001000)
#define TXDFE_RF_P0_REG_BASE                                                    (TXDFE_RF_REG_BASE)
#define TXDFE_RF_P1_REG_BASE                                                    (TXDFE_RF_REG_BASE + TXDFE_RF_PATH_ADDR_OFFSET)
#define TXDFE_BB_PATH_ADDR_OFFSET                                               (0x00040000)
#define TXDFE_BB_P0_REG_BASE                                                    (TXDFE_BB_REG_BASE)
#define TXDFE_BB_P1_REG_BASE                                                    (TXDFE_BB_REG_BASE + TXDFE_BB_PATH_ADDR_OFFSET)
#define TXK_PATH_ADDR_OFFSET                                                    (0x00010000)
#define TXK_RAT_ADDR_OFFSET                                                     (0x00001000)
#define RXDFE_FCCALTC_REG_BASE                                                  MMRF_REG_TYPE_BUFF(0xA70B0000)
#define RXDFE_FC_WBUF_REG_BASE                                                  MMRF_REG_TYPE_BUFF(0xA7440000)
#define RXDFE_FC_ACT_REG_BASE                                                   MMRF_REG_TYPE_BUFF(0xA70C0000)
#define RXDFE_FC_IMM_REG_BASE                                                   MMRF_REG_TYPE_BUFF(0xA70C0000)
#define RXDFE_FCCALTC_SRAM_REG_BASE                                             MMRF_REG_TYPE_BUFF(0xA7430000)
#define RXDFE_CQ_REG_BASE                                                       MMRF_REG_TYPE_BUFF(0xA7100000)
#define RXDFE_MS_REG_BASE                                                       MMRF_REG_TYPE_BUFF(0xA70A0000)
#define RXDFE_ATIMER_REG_BASE                                                   MMRF_REG_TYPE_BUFF(0xA70D0000)
#define RXDFESYS_CONFIG_REG_BASE                                                MMRF_REG_TYPE_BUFF(0xA7010000)
#define RXDFE_MEM_CONFIG_FESYS_REG_BASE                                         (0xA6110000)
#define ABB_MIXEDSYS_DIG_BASE                                                   (0xA610C000)
#define ABB_MIXEDSYS_BASE                                                       (0xA619D000)

//ABB Mixedsys Register base
#define MMRF_ABB_DIG_RX0_REG_BASE                                               (ABB_MIXEDSYS_DIG_BASE+0x00000000)
#define MMRF_ABB_DIG_RX1_REG_BASE                                               (ABB_MIXEDSYS_DIG_BASE+0x00000100)
#define MMRF_ABB_DIG_TX0_REG_BASE                                               (ABB_MIXEDSYS_DIG_BASE+0x00000400)
#define MMRF_ABB_DIG_TX1_REG_BASE                                               (ABB_MIXEDSYS_DIG_BASE+0x00000500)
#define MMRF_ABB_DIG_SINE0_REG_BASE                                             (ABB_MIXEDSYS_DIG_BASE+0x00000600)
#define MMRF_ABB_DIG_SINE1_REG_BASE                                             (ABB_MIXEDSYS_DIG_BASE+0x00000700)
#define MMRF_ABB_DIG_APC0_REG_BASE                                              (ABB_MIXEDSYS_DIG_BASE+0x00000800)
#define MMRF_ABB_DIG_RCK_REG_BASE                                               (ABB_MIXEDSYS_DIG_BASE+0x00000A00)
#define MMRF_ABB_DIG_DBG_REG_BASE                                               (ABB_MIXEDSYS_DIG_BASE+0x00000B00)
#define MMRF_ABB_DIG_RSV_REG_BASE                                               (ABB_MIXEDSYS_DIG_BASE+0x00000C00)
#define MMRF_ABB_LTEPBBRX0_REG_BASE                                             (ABB_MIXEDSYS_BASE+0x00000000)
#define MMRF_ABB_LTEDBBRX0_REG_BASE                                             (ABB_MIXEDSYS_BASE+0x00000100)
#define MMRF_ABB_LTEPBBRX1_REG_BASE                                             (ABB_MIXEDSYS_BASE+0x00000200)
#define MMRF_ABB_LTEDBBRX1_REG_BASE                                             (ABB_MIXEDSYS_BASE+0x00000300)
#define MMRF_ABB_LTEBBTX0_REG_BASE                                              (ABB_MIXEDSYS_BASE+0x00000800)
#define MMRF_ABB_LTEBBTX1_REG_BASE                                              (ABB_MIXEDSYS_BASE+0x00000900)
#define MMRF_ABB_DPDADC0_REG_BASE                                               (ABB_MIXEDSYS_BASE+0x00000A00)
#define MMRF_ABB_DPDADC1_REG_BASE                                               (ABB_MIXEDSYS_BASE+0x00000B00)
#define MMRF_ABB_ETDAC0_REG_BASE                                                (ABB_MIXEDSYS_BASE+0x00000C00)
#define MMRF_ABB_ETDAC1_REG_BASE                                                (ABB_MIXEDSYS_BASE+0x00000D00)
#define MMRF_ABB_APC0_REG_BASE                                                  (ABB_MIXEDSYS_BASE+0x00000E00)
#define MMRF_ABB_RSV_REG_BASE                                                   (ABB_MIXEDSYS_BASE+0x00000F00)

/** REG_BASE end */
#define BSI_MM_end                                                              (BSI_MM_REG_BASE + 0x8004 + (128)*4*2 - 1*2*4)
#define BSI_MM_ARBSPI_end                                                       (BSI_MM_ARBSPI_REG_BASE + 0x0104 + 1*4)
#define BPI_MM_end                                                              (BPI_MM_REG_BASE + 0x8000 + 144*4*2)
#define BSI_MM_SCH_end                                                          (BSI_MM_SCH_REG_BASE + 0x8004 + 864*4*2)
#define MM_EVENTGEN_end                                                         (MM_EVENTGEN_REG_BASE + 0x3300 + 144*4)
#define TXDFE_RF_END                                                            (TXDFE_RF_REG_BASE + 0xFFC + 1*3)
#define TXDFE_BB_END                                                            (TXDFE_BB_REG_BASE + 0x78 + 1*3)
#define TXK_END                                                                 (TXK_REG_BASE + 0x0FFC + 1*3)
#define BSI_MM_SCH_RFIC_end                                                     (BSI_MM_SCH_end)
#define BSI_MM_SCH_PMIC_end                                                     (BSI_MM_SCH_RFIC_end + BSI_MM_SCH_INSTANCE_ADDRESS_OFFSET)
#define TXDFE_RF_P0_END                                                         (TXDFE_RF_END)
#define TXDFE_RF_P1_END                                                         (TXDFE_RF_END + TXDFE_RF_PATH_ADDR_OFFSET)
#define TXSYS_CON0_END                                                          (TXSYS_CON0_REG_BASE + 0x0100 + 1*4)
#define TXSYS_CON1_END                                                          (TXSYS_CON1_REG_BASE + 0x0100 + 1*4)
#define RXDFE_FCCALTC_end                                                       (RXDFE_FCCALTC_REG_BASE + 0x0B04 + 1*4)
#define RXDFE_FC_WBUF_end                                                       (RXDFE_FC_WBUF_REG_BASE + 0x0FA0 + 1*4)
#define RXDFE_FC_ACT_end                                                        (RXDFE_FC_ACT_REG_BASE + 0x01A0 + 1*4)
#define RXDFE_FC_IMM_end                                                        (RXDFE_FC_IMM_REG_BASE + 0xFFFC + 1*4)
#define RXDFE_FCCALTC_SRAM_end                                                  (RXDFE_FCCALTC_SRAM_REG_BASE + 0x0000FFFF)
#define RXDFE_CQ_end                                                            (RXDFE_CQ_REG_BASE + 0x0300 + 1*4)
#define RXDFE_MS_END                                                            (RXDFE_MS_REG_BASE + 0x0400 + 1*4)
#define RXDFE_ATIMER_END                                                        (RXDFE_ATIMER_REG_BASE + 0x100C + 1*4)
#define RXDFESYS_CONFIG_END                                                     (RXDFESYS_CONFIG_REG_BASE + 0x00000384 + 1*4)

#define MMRF_ABB_DIG_RX0_end                                                    (MMRF_ABB_DIG_RX0_REG_BASE + 0x00D4 + 1*2)
#define MMRF_ABB_DIG_RX1_end                                                    (MMRF_ABB_DIG_RX1_REG_BASE + 0x00D4 + 1*2)
#define MMRF_ABB_DIG_TX0_end                                                    (MMRF_ABB_DIG_TX0_REG_BASE + 0x005C + 1*2)
#define MMRF_ABB_DIG_TX1_end                                                    (MMRF_ABB_DIG_TX1_REG_BASE + 0x005C + 1*2)
#define MMRF_ABB_DIG_SINE0_end                                                  (MMRF_ABB_DIG_SINE0_REG_BASE + 0x0030 + 1*2)
#define MMRF_ABB_DIG_SINE1_end                                                  (MMRF_ABB_DIG_SINE1_REG_BASE + 0x0030 + 1*2)
#define MMRF_ABB_DIG_APC0_end                                                   (MMRF_ABB_DIG_APC0_REG_BASE + 0x000C + 1*2)
#define MMRF_ABB_DIG_RCK_end                                                    (MMRF_ABB_DIG_RCK_REG_BASE + 0x0018 + 1*2)
#define MMRF_ABB_DIG_DBG_end                                                    (MMRF_ABB_DIG_DBG_REG_BASE + 0x0044 + 1*2)
#define MMRF_ABB_DIG_RSV_end                                                    (MMRF_ABB_DIG_RSV_REG_BASE + 0x0014 + 1*2)
#define MMRF_ABB_LTEPBBRX0_end                                                  (MMRF_ABB_LTEPBBRX0_REG_BASE + 0x0050 + 1*2)
#define MMRF_ABB_LTEDBBRX0_end                                                  (MMRF_ABB_LTEDBBRX0_REG_BASE + 0x0050 + 1*2)
#define MMRF_ABB_LTEPBBRX1_end                                                  (MMRF_ABB_LTEPBBRX1_REG_BASE + 0x0050 + 1*2)
#define MMRF_ABB_LTEDBBRX1_end                                                  (MMRF_ABB_LTEDBBRX1_REG_BASE + 0x0050 + 1*2)
#define MMRF_ABB_LTEBBTX0_end                                                   (MMRF_ABB_LTEBBTX0_REG_BASE + 0x005C + 1*2)
#define MMRF_ABB_LTEBBTX1_end                                                   (MMRF_ABB_LTEBBTX1_REG_BASE + 0x005C + 1*2)
#define MMRF_ABB_DPDADC0_end                                                    (MMRF_ABB_DPDADC0_REG_BASE + 0x0038 + 1*2)
#define MMRF_ABB_DPDADC1_end                                                    (MMRF_ABB_DPDADC1_REG_BASE + 0x0038 + 1*2)
#define MMRF_ABB_ETDAC0_end                                                     (MMRF_ABB_ETDAC0_REG_BASE + 0x0058 + 1*2)
#define MMRF_ABB_ETDAC1_end                                                     (MMRF_ABB_ETDAC1_REG_BASE + 0x0058 + 1*2)
#define MMRF_ABB_APC0_end                                                       (MMRF_ABB_APC0_REG_BASE + 0x0000 + 1*2)
#define MMRF_ABB_RSV_end                                                        (MMRF_ABB_RSV_REG_BASE + 0x0014 + 1*2)

/** BSI_MM_ARBSPI: define for internal use (BSI_MM_ARBSPI) */
#define BSI_MM_ARBSPI_INST_OFFSET                                               (0x1000)
#define BSI_MM_ARBSPI_RFIC0_OFFSET                                              (0x0000)
#define BSI_MM_ARBSPI_PMIC_OFFSET                                               (0x2000)
#define BSI_MM_ARBSPI_MIPI0_OFFSET                                              (0x3000)
#define BSI_MM_ARBSPI_MIPI1_OFFSET                                              (0x4000)
#define BSI_MM_ARBSPI_MIPI2_OFFSET                                              (0x5000)
#define BSI_MM_ARBSPI_MIPI3_OFFSET                                              (0x6000)
#define BSI_MM_ARBSPI_MIPI4_OFFSET                                              (0x7000)

#define BSI_MM_ARBSPI_RFIC0_BASE                                                (BSI_MM_ARBSPI_REG_BASE + BSI_MM_ARBSPI_RFIC0_OFFSET)
#define BSI_MM_ARBSPI_PMIC_BASE                                                 (BSI_MM_ARBSPI_REG_BASE + BSI_MM_ARBSPI_PMIC_OFFSET )
#define BSI_MM_ARBSPI_MIPI0_BASE                                                (BSI_MM_ARBSPI_REG_BASE + BSI_MM_ARBSPI_MIPI0_OFFSET)
#define BSI_MM_ARBSPI_MIPI1_BASE                                                (BSI_MM_ARBSPI_REG_BASE + BSI_MM_ARBSPI_MIPI1_OFFSET)
#define BSI_MM_ARBSPI_MIPI2_BASE                                                (BSI_MM_ARBSPI_REG_BASE + BSI_MM_ARBSPI_MIPI2_OFFSET)
#define BSI_MM_ARBSPI_MIPI3_BASE                                                (BSI_MM_ARBSPI_REG_BASE + BSI_MM_ARBSPI_MIPI3_OFFSET)
#define BSI_MM_ARBSPI_MIPI4_BASE                                                (BSI_MM_ARBSPI_REG_BASE + BSI_MM_ARBSPI_MIPI4_OFFSET)

#define BSI_MM_ARBSPI_RFIC0_end                                                 (BSI_MM_ARBSPI_RFIC0_BASE + 0x04FF)
#define BSI_MM_ARBSPI_PMIC_end                                                  (BSI_MM_ARBSPI_PMIC_BASE  + 0x01FF)
#define BSI_MM_ARBSPI_MIPI0_end                                                 (BSI_MM_ARBSPI_MIPI0_BASE + 0x02FF)
#define BSI_MM_ARBSPI_MIPI1_end                                                 (BSI_MM_ARBSPI_MIPI1_BASE + 0x02FF)
#define BSI_MM_ARBSPI_MIPI2_end                                                 (BSI_MM_ARBSPI_MIPI2_BASE + 0x02FF)
#define BSI_MM_ARBSPI_MIPI3_end                                                 (BSI_MM_ARBSPI_MIPI3_BASE + 0x02FF)
#define BSI_MM_ARBSPI_MIPI4_end                                                 (BSI_MM_ARBSPI_MIPI4_BASE + 0x02FF)

/** TXDFE_RF: define for internal use */
#define TXDFE_RF_3GFDD_ADDR_OFFSET                                              (0x00001000)
#define TXDFE_RF_3GC2K_ADDR_OFFSET                                              (0x00002000)
#define TXDFE_RF_3GTDD_ADDR_OFFSET                                              (0x00004000)
#define TXDFE_RF_4GLTE_ADDR_OFFSET                                              (0x00008000)

#define TXDFE_RF_3GFDD                                                          (0)
#define TXDFE_RF_3GC2K                                                          (1)
#define TXDFE_RF_3GTDD                                                          (2)
#define TXDFE_RF_4GLTE                                                          (3)

#define TXDFE_RF_3GFDD_BASE(p)                                                  (TXDFE_RF_REG_BASE + (p)*TXDFE_RF_PATH_ADDR_OFFSET + TXDFE_RF_3GFDD_ADDR_OFFSET)
#define TXDFE_RF_3GC2K_BASE(p)                                                  (TXDFE_RF_REG_BASE + (p)*TXDFE_RF_PATH_ADDR_OFFSET + TXDFE_RF_3GC2K_ADDR_OFFSET)
#define TXDFE_RF_3GTDD_BASE(p)                                                  (TXDFE_RF_REG_BASE + (p)*TXDFE_RF_PATH_ADDR_OFFSET + TXDFE_RF_3GTDD_ADDR_OFFSET)
#define TXDFE_RF_4GLTE_BASE(p)                                                  (TXDFE_RF_REG_BASE + (p)*TXDFE_RF_PATH_ADDR_OFFSET + TXDFE_RF_4GLTE_ADDR_OFFSET)

#define TXDFE_RF_3GFDD_BASE_END(p)                                              (TXDFE_RF_END      + (p)*TXDFE_RF_PATH_ADDR_OFFSET + TXDFE_RF_3GFDD_ADDR_OFFSET)
#define TXDFE_RF_3GC2K_BASE_END(p)                                              (TXDFE_RF_END      + (p)*TXDFE_RF_PATH_ADDR_OFFSET + TXDFE_RF_3GC2K_ADDR_OFFSET)
#define TXDFE_RF_3GTDD_BASE_END(p)                                              (TXDFE_RF_END      + (p)*TXDFE_RF_PATH_ADDR_OFFSET + TXDFE_RF_3GTDD_ADDR_OFFSET)
#define TXDFE_RF_4GLTE_BASE_END(p)                                              (TXDFE_RF_END      + (p)*TXDFE_RF_PATH_ADDR_OFFSET + TXDFE_RF_4GLTE_ADDR_OFFSET)

/** TXK: define for internal use */
#define TXK_3GFDD                                                               (0)
#define TXK_3GC2K                                                               (1)
#define TXK_3GTDD                                                               (2)
#define TXK_4GLTE                                                               (3)

/** RXDFE_FC: user defined */
#define RXDFE_FC_WBUF_REG_BASE_SET(n)                                           (RXDFE_FC_WBUF_REG_BASE + n*128*4)  // n=0~7

/** BSI_MM */
#define BSI_MM_IDC_RFICON_WDATA0                                                ((APBADDR32)(BSI_MM_REG_BASE + 0x0000))
#define BSI_MM_IDC_RFICON_WDATA1                                                ((APBADDR32)(BSI_MM_REG_BASE + 0x0004))
#define BSI_MM_IDC_RFICOFF_WDATA0                                               ((APBADDR32)(BSI_MM_REG_BASE + 0x0008))
#define BSI_MM_IDC_RFICOFF_WDATA1                                               ((APBADDR32)(BSI_MM_REG_BASE + 0x000C))
#define BSI_MM_IDC_RFIC_CONF                                                    ((APBADDR32)(BSI_MM_REG_BASE + 0x0010))
#define BSI_MM_IDC_RFIC_SW_TRIG                                                 ((APBADDR32)(BSI_MM_REG_BASE + 0x0014))
#define BSI_MM_IMM_CONF_0                                                       ((APBADDR32)(BSI_MM_REG_BASE + 0x1000))
#define BSI_MM_IMM_WDATA0_0                                                     ((APBADDR32)(BSI_MM_REG_BASE + 0x1004))
#define BSI_MM_IMM_STATUS_0                                                     ((APBADDR32)(BSI_MM_REG_BASE + 0x1008))
#define BSI_MM_IMM_RDAT_L_0                                                     ((APBADDR32)(BSI_MM_REG_BASE + 0x100C))
#define BSI_MM_IMM_RDAT_H_0                                                     ((APBADDR32)(BSI_MM_REG_BASE + 0x1010))
#define BSI_MM_IMM_RW_LEN0_0                                                    ((APBADDR32)(BSI_MM_REG_BASE + 0x1014))
#define BSI_MM_IMM_WDATA1_0                                                     ((APBADDR32)(BSI_MM_REG_BASE + 0x1018))
#define BSI_MM_IMM_RW_LEN1_0                                                    ((APBADDR32)(BSI_MM_REG_BASE + 0x101C))
#define BSI_MM_IMM_CONF_1                                                       ((APBADDR32)(BSI_MM_REG_BASE + 0x1100))
#define BSI_MM_IMM_WDATA0_1                                                     ((APBADDR32)(BSI_MM_REG_BASE + 0x1104))
#define BSI_MM_IMM_STATUS_1                                                     ((APBADDR32)(BSI_MM_REG_BASE + 0x1108))
#define BSI_MM_IMM_RDAT_L_1                                                     ((APBADDR32)(BSI_MM_REG_BASE + 0x110C))
#define BSI_MM_IMM_RDAT_H_1                                                     ((APBADDR32)(BSI_MM_REG_BASE + 0x1110))
#define BSI_MM_IMM_RW_LEN0_1                                                    ((APBADDR32)(BSI_MM_REG_BASE + 0x1114))
#define BSI_MM_IMM_WDATA1_1                                                     ((APBADDR32)(BSI_MM_REG_BASE + 0x1118))
#define BSI_MM_IMM_RW_LEN1_1                                                    ((APBADDR32)(BSI_MM_REG_BASE + 0x111C))
#define BSI_MM_IMM_READ_STATUS_CLR                                              ((APBADDR32)(BSI_MM_REG_BASE + 0x1200))
#define BSI_MM_IMM_READ_STATUS                                                  ((APBADDR32)(BSI_MM_REG_BASE + 0x1204))
#define BSI_G_TXDATA_CON                                                        ((APBADDR32)(BSI_MM_REG_BASE + 0x2000))
#define BSI_G_ERR_DET                                                           ((APBADDR32)(BSI_MM_REG_BASE + 0x2004))
#define BSI_MM_SW_CTRL                                                          ((APBADDR32)(BSI_MM_REG_BASE + 0x3000))
#define BSI_MM_RFPOR_EVT_ENA                                                    ((APBADDR32)(BSI_MM_REG_BASE + 0x4000))
#define BSI_MM_RFPOR_CONF                                                       ((APBADDR32)(BSI_MM_REG_BASE + 0x4004))
#define BSI_MM_RFPOR_STATUS                                                     ((APBADDR32)(BSI_MM_REG_BASE + 0x4008))
#define BSI_MM_RFPOR_STATUS_CLR                                                 ((APBADDR32)(BSI_MM_REG_BASE + 0x400C))
#define BSI_MM_EVENT_OFFSET                                                     ((APBADDR32)(BSI_MM_REG_BASE + 0x4010))
#define BSI_MM_EVENT_CON                                                        ((APBADDR32)(BSI_MM_REG_BASE + 0x4014))
#define BSI_MM_RFPOR_DATA                                                       ((APBADDR32)(BSI_MM_REG_BASE + 0x8000))
#define BSI_MM_RFPOR_MIPI_CONF                                                  ((APBADDR32)(BSI_MM_REG_BASE + 0x8004))

/** BSI_MM_ARBSPI */
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM                                         ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + 0x0004))
#define BSI_MM_ARBSPI_BSISPI_SW_MODE                                            ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + 0x0008))
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1                                         ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + 0x000C))
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM2                                         ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + 0x0010))
#define BSI_MM_ARBSPI_BSISPI_GSM_TXDATA_PARAM                                   ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + 0x0014))
#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_IDC                                      ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + 0x0040))
#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_DFE                                      ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + 0x0044))
#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_SCH                                      ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + 0x0048))
#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_BFE_IMM                                  ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + 0x004C))
#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_RFPOR                                    ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + 0x0050))
#define BSI_MM_ARBSPI_BSI_SPICTRL_DEBUG0                                        ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + 0x0060))
#define BSI_MM_ARBSPI_BSI_SPICTRL_DEBUG1                                        ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + 0x0064))
#define BSI_MM_ARBSPI_BSI_SPICTRL_DEBUG2                                        ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + 0x0068))
#define BSI_MM_ARBSPI_BSI_ARB_DEBUG0                                            ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + 0x0070))
#define BSI_MM_ARBSPI_BSI_ARB_DEBUG1                                            ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + 0x0074))
#define BSI_MM_ARBSPI_BSI_ARB_DEBUG2                                            ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + 0x0078))
#define BSI_MM_ARBSPI_BSI_ARB_DEBUG3                                            ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + 0x007C))
#define BSI_MM_ARBSPI_BSISPI_LOGGER_PARAM                                       ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + 0x0090))
#define BSI_MM_ARBSPI_BSISPI_LOGGER_DATA_L                                      ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + 0x0100))
#define BSI_MM_ARBSPI_BSISPI_LOGGER_DATA_H                                      ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + 0x0104))

/** BSI_MM_ARBSPI: register addresses are offseted as per the INST (Define for internal use) */
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_INST(i)                                 ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + ((i) * BSI_MM_ARBSPI_INST_OFFSET) + 0x0004        ))
#define BSI_MM_ARBSPI_BSISPI_SW_MODE_INST(i)                                    ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + ((i) * BSI_MM_ARBSPI_INST_OFFSET) + 0x0008        ))
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_INST(i)                                 ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + ((i) * BSI_MM_ARBSPI_INST_OFFSET) + 0x000C        ))
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM2_INST(i)                                 ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + ((i) * BSI_MM_ARBSPI_INST_OFFSET) + 0x0010        ))
#define BSI_MM_ARBSPI_BSISPI_GSM_TXDATA_PARAM_INST(i)                           ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + ((i) * BSI_MM_ARBSPI_INST_OFFSET) + 0x0014        ))
#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_IDC_INST(i)                              ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + ((i) * BSI_MM_ARBSPI_INST_OFFSET) + 0x0040        ))
#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_DFE_INST(i)                              ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + ((i) * BSI_MM_ARBSPI_INST_OFFSET) + 0x0044        ))
#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_SCH_INST(i)                              ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + ((i) * BSI_MM_ARBSPI_INST_OFFSET) + 0x0048        ))
#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_BFE_IMM_INST(i)                          ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + ((i) * BSI_MM_ARBSPI_INST_OFFSET) + 0x004C        ))
#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_RFPOR_INST(i)                            ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + ((i) * BSI_MM_ARBSPI_INST_OFFSET) + 0x0050        ))
#define BSI_MM_ARBSPI_BSI_SPICTRL_DEBUG0_INST(i)                                ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + ((i) * BSI_MM_ARBSPI_INST_OFFSET) + 0x0060        ))
#define BSI_MM_ARBSPI_BSI_SPICTRL_DEBUG1_INST(i)                                ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + ((i) * BSI_MM_ARBSPI_INST_OFFSET) + 0x0064        ))
#define BSI_MM_ARBSPI_BSI_SPICTRL_DEBUG2_INST(i)                                ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + ((i) * BSI_MM_ARBSPI_INST_OFFSET) + 0x0068        ))
#define BSI_MM_ARBSPI_BSI_ARB_DEBUG0_INST(i)                                    ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + ((i) * BSI_MM_ARBSPI_INST_OFFSET) + 0x0070        ))
#define BSI_MM_ARBSPI_BSI_ARB_DEBUG1_INST(i)                                    ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + ((i) * BSI_MM_ARBSPI_INST_OFFSET) + 0x0074        ))
#define BSI_MM_ARBSPI_BSI_ARB_DEBUG2_INST(i)                                    ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + ((i) * BSI_MM_ARBSPI_INST_OFFSET) + 0x0078        ))
#define BSI_MM_ARBSPI_BSI_ARB_DEBUG3_INST(i)                                    ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + ((i) * BSI_MM_ARBSPI_INST_OFFSET) + 0x007C        ))
#define BSI_MM_ARBSPI_BSISPI_LOGGER_PARAM_INST(i)                               ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + ((i) * BSI_MM_ARBSPI_INST_OFFSET) + 0x0090        ))
#define BSI_MM_ARBSPI_BSISPI_LOGGER_DATA_L_INST(i, n)                           ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + ((i) * BSI_MM_ARBSPI_INST_OFFSET) + 0x0100 + (n)*8))  //n is from 0 to 127
#define BSI_MM_ARBSPI_BSISPI_LOGGER_DATA_H_INST(i, n)                           ((APBADDR32)(BSI_MM_ARBSPI_REG_BASE + ((i) * BSI_MM_ARBSPI_INST_OFFSET) + 0x0104 + (n)*8))  //n is from 0 to 127

/** BPI_MM */
#define BPI_TOP_TPC_AGC_AND_EN                                                  ((APBADDR32)(BPI_MM_REG_BASE + 0x0000))
#define BPI_TOP_TPC_AGC_DATA                                                    ((APBADDR32)(BPI_MM_REG_BASE + 0x0004))
#define BPI_TOP_OUT_OR                                                          ((APBADDR32)(BPI_MM_REG_BASE + 0x0008))
#define BPI_TOP_OUT_AND                                                         ((APBADDR32)(BPI_MM_REG_BASE + 0x000C))
#define BPI_TOP_MASK_GSM                                                        ((APBADDR32)(BPI_MM_REG_BASE + 0x0010))
#define BPI_TOP_MASK_FDD                                                        ((APBADDR32)(BPI_MM_REG_BASE + 0x0014))
#define BPI_TOP_MASK_TDD                                                        ((APBADDR32)(BPI_MM_REG_BASE + 0x0018))
#define BPI_TOP_MASK_LTE                                                        ((APBADDR32)(BPI_MM_REG_BASE + 0x001C))
#define BPI_TOP_MASK_C2K1X                                                      ((APBADDR32)(BPI_MM_REG_BASE + 0x0020))
#define BPI_TOP_MASK_C2KDO                                                      ((APBADDR32)(BPI_MM_REG_BASE + 0x0024))
#define BPI_TOP_OUT_BUS_DATA                                                    ((APBADDR32)(BPI_MM_REG_BASE + 0x0028))
#define BPI_TOP_GSM_BUS_DATA                                                    ((APBADDR32)(BPI_MM_REG_BASE + 0x002C))
#define BPI_TOP_FDD_BUS_DATA                                                    ((APBADDR32)(BPI_MM_REG_BASE + 0x0030))
#define BPI_TOP_TDD_BUS_DATA                                                    ((APBADDR32)(BPI_MM_REG_BASE + 0x0034))
#define BPI_TOP_LTE_BUS_DATA                                                    ((APBADDR32)(BPI_MM_REG_BASE + 0x0038))
#define BPI_TOP_C2K1X_BUS_DATA                                                  ((APBADDR32)(BPI_MM_REG_BASE + 0x003C))
#define BPI_TOP_C2KDO_BUS_DATA                                                  ((APBADDR32)(BPI_MM_REG_BASE + 0x0040))
#define BPI_TOP_GSM_BIN_BPISTR_LOGGER                                           ((APBADDR32)(BPI_MM_REG_BASE + 0x0044))
#define BPI_TOP_FDD_BIN_BPISTR_LOGGER                                           ((APBADDR32)(BPI_MM_REG_BASE + 0x0048))
#define BPI_TOP_TDD_BIN_BPISTR_LOGGER                                           ((APBADDR32)(BPI_MM_REG_BASE + 0x004C))
#define BPI_TOP_LTE_BIN_BPISTR_LOGGER                                           ((APBADDR32)(BPI_MM_REG_BASE + 0x0050))
#define BPI_TOP_C2K1X_BIN_BPISTR_LOGGER                                         ((APBADDR32)(BPI_MM_REG_BASE + 0x0054))
#define BPI_TOP_C2KDO_BIN_BPISTR_LOGGER                                         ((APBADDR32)(BPI_MM_REG_BASE + 0x0058))
#define BPI_TOP_BPISTR_RESYNC_P0                                                ((APBADDR32)(BPI_MM_REG_BASE + 0x005C))
#define BPI_TOP_BPISTR_RESYNC_P1                                                ((APBADDR32)(BPI_MM_REG_BASE + 0x0060))
#define BPI_TOP_BPISTR_RESYNC_P2                                                ((APBADDR32)(BPI_MM_REG_BASE + 0x0064))
#define BPI_TOP_BPISTR_RESYNC_P3                                                ((APBADDR32)(BPI_MM_REG_BASE + 0x0068))
#define BPI_TOP_BPISTR_RESYNC_P4                                                ((APBADDR32)(BPI_MM_REG_BASE + 0x006C))
#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_CLR                                     ((APBADDR32)(BPI_MM_REG_BASE + 0x0100))
#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG                                         ((APBADDR32)(BPI_MM_REG_BASE + 0x0104))
#define BPI_TOP_BIT31_RAT_CONFLICT_FRCVAL_START_P0                              ((APBADDR32)(BPI_MM_REG_BASE + 0x0108))
#define BPI_TOP_BIT31_RAT_CONFLICT_FRCVAL_START_P1                              ((APBADDR32)(BPI_MM_REG_BASE + 0x010C))
#define BPI_TOP_BIT31_RAT_CONFLICT_FRCVAL_END_P0                                ((APBADDR32)(BPI_MM_REG_BASE + 0x0110))
#define BPI_TOP_BIT31_RAT_CONFLICT_FRCVAL_END_P1                                ((APBADDR32)(BPI_MM_REG_BASE + 0x0114))
#define BPI_TOP_BIT31_GSM_CONFLICT_BUS_DATA                                     ((APBADDR32)(BPI_MM_REG_BASE + 0x0118))
#define BPI_TOP_BIT31_FDD_CONFLICT_BUS_DATA                                     ((APBADDR32)(BPI_MM_REG_BASE + 0x011C))
#define BPI_TOP_BIT31_TDD_CONFLICT_BUS_DATA                                     ((APBADDR32)(BPI_MM_REG_BASE + 0x0120))
#define BPI_TOP_BIT31_LTE_CONFLICT_BUS_DATA                                     ((APBADDR32)(BPI_MM_REG_BASE + 0x0124))
#define BPI_TOP_BIT31_C2K1X_CONFLICT_BUS_DATA                                   ((APBADDR32)(BPI_MM_REG_BASE + 0x0128))
#define BPI_TOP_BIT31_C2KDO_CONFLICT_BUS_DATA                                   ((APBADDR32)(BPI_MM_REG_BASE + 0x012C))
#define BPI_TOP_BIT31_GSM_CONFLICT_BINSTR_START                                 ((APBADDR32)(BPI_MM_REG_BASE + 0x0130))
#define BPI_TOP_BIT31_GSM_CONFLICT_BINSTR_END                                   ((APBADDR32)(BPI_MM_REG_BASE + 0x0134))
#define BPI_TOP_BIT31_FDD_CONFLICT_BINSTR_START                                 ((APBADDR32)(BPI_MM_REG_BASE + 0x0138))
#define BPI_TOP_BIT31_FDD_CONFLICT_BINSTR_END                                   ((APBADDR32)(BPI_MM_REG_BASE + 0x013C))
#define BPI_TOP_BIT31_TDD_CONFLICT_BINSTR_START                                 ((APBADDR32)(BPI_MM_REG_BASE + 0x0140))
#define BPI_TOP_BIT31_TDD_CONFLICT_BINSTR_END                                   ((APBADDR32)(BPI_MM_REG_BASE + 0x0144))
#define BPI_TOP_BIT31_LTE_CONFLICT_BINSTR_START                                 ((APBADDR32)(BPI_MM_REG_BASE + 0x0148))
#define BPI_TOP_BIT31_LTE_CONFLICT_BINSTR_END                                   ((APBADDR32)(BPI_MM_REG_BASE + 0x014C))
#define BPI_TOP_BIT31_C2K1X_CONFLICT_BINSTR_START                               ((APBADDR32)(BPI_MM_REG_BASE + 0x0150))
#define BPI_TOP_BIT31_C2K1X_CONFLICT_BINSTR_END                                 ((APBADDR32)(BPI_MM_REG_BASE + 0x0154))
#define BPI_TOP_BIT31_C2KDO_CONFLICT_BINSTR_START                               ((APBADDR32)(BPI_MM_REG_BASE + 0x0158))
#define BPI_TOP_BIT31_C2KDO_CONFLICT_BINSTR_END                                 ((APBADDR32)(BPI_MM_REG_BASE + 0x015C))
#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_CLR                                     ((APBADDR32)(BPI_MM_REG_BASE + 0x0200))
#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG                                         ((APBADDR32)(BPI_MM_REG_BASE + 0x0204))
#define BPI_TOP_BIT30_RAT_CONFLICT_FRCVAL_START_P0                              ((APBADDR32)(BPI_MM_REG_BASE + 0x0208))
#define BPI_TOP_BIT30_RAT_CONFLICT_FRCVAL_START_P1                              ((APBADDR32)(BPI_MM_REG_BASE + 0x020C))
#define BPI_TOP_BIT30_RAT_CONFLICT_FRCVAL_END_P0                                ((APBADDR32)(BPI_MM_REG_BASE + 0x0210))
#define BPI_TOP_BIT30_RAT_CONFLICT_FRCVAL_END_P1                                ((APBADDR32)(BPI_MM_REG_BASE + 0x0214))
#define BPI_TOP_BIT30_GSM_CONFLICT_BUS_DATA                                     ((APBADDR32)(BPI_MM_REG_BASE + 0x0218))
#define BPI_TOP_BIT30_FDD_CONFLICT_BUS_DATA                                     ((APBADDR32)(BPI_MM_REG_BASE + 0x021C))
#define BPI_TOP_BIT30_TDD_CONFLICT_BUS_DATA                                     ((APBADDR32)(BPI_MM_REG_BASE + 0x0220))
#define BPI_TOP_BIT30_LTE_CONFLICT_BUS_DATA                                     ((APBADDR32)(BPI_MM_REG_BASE + 0x0224))
#define BPI_TOP_BIT30_C2K1X_CONFLICT_BUS_DATA                                   ((APBADDR32)(BPI_MM_REG_BASE + 0x0228))
#define BPI_TOP_BIT30_C2KDO_CONFLICT_BUS_DATA                                   ((APBADDR32)(BPI_MM_REG_BASE + 0x022C))
#define BPI_TOP_BIT30_GSM_CONFLICT_BINSTR_START                                 ((APBADDR32)(BPI_MM_REG_BASE + 0x0230))
#define BPI_TOP_BIT30_GSM_CONFLICT_BINSTR_END                                   ((APBADDR32)(BPI_MM_REG_BASE + 0x0234))
#define BPI_TOP_BIT30_FDD_CONFLICT_BINSTR_START                                 ((APBADDR32)(BPI_MM_REG_BASE + 0x0238))
#define BPI_TOP_BIT30_FDD_CONFLICT_BINSTR_END                                   ((APBADDR32)(BPI_MM_REG_BASE + 0x023C))
#define BPI_TOP_BIT30_TDD_CONFLICT_BINSTR_START                                 ((APBADDR32)(BPI_MM_REG_BASE + 0x0240))
#define BPI_TOP_BIT30_TDD_CONFLICT_BINSTR_END                                   ((APBADDR32)(BPI_MM_REG_BASE + 0x0244))
#define BPI_TOP_BIT30_LTE_CONFLICT_BINSTR_START                                 ((APBADDR32)(BPI_MM_REG_BASE + 0x0248))
#define BPI_TOP_BIT30_LTE_CONFLICT_BINSTR_END                                   ((APBADDR32)(BPI_MM_REG_BASE + 0x024C))
#define BPI_TOP_BIT30_C2K1X_CONFLICT_BINSTR_START                               ((APBADDR32)(BPI_MM_REG_BASE + 0x0250))
#define BPI_TOP_BIT30_C2K1X_CONFLICT_BINSTR_END                                 ((APBADDR32)(BPI_MM_REG_BASE + 0x0254))
#define BPI_TOP_BIT30_C2KDO_CONFLICT_BINSTR_START                               ((APBADDR32)(BPI_MM_REG_BASE + 0x0258))
#define BPI_TOP_BIT30_C2KDO_CONFLICT_BINSTR_END                                 ((APBADDR32)(BPI_MM_REG_BASE + 0x025C))
#define BPI_MM_TPC_EVT_CLR_RACH_EN                                              ((APBADDR32)(BPI_MM_REG_BASE + 0x0500))
#define BPI_MM_TPC_EVT_CLR_RACH_DEBUG                                           ((APBADDR32)(BPI_MM_REG_BASE + 0x0504))
#define BPI_MM_TPC_EVT_CLR_NOACK_SET                                            ((APBADDR32)(BPI_MM_REG_BASE + 0x0508))
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR                                            ((APBADDR32)(BPI_MM_REG_BASE + 0x050C))
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS                                         ((APBADDR32)(BPI_MM_REG_BASE + 0x0510))
#define BPI_MM_TPC_EVT_CLR_ACK_SET                                              ((APBADDR32)(BPI_MM_REG_BASE + 0x0514))
#define BPI_MM_TPC_EVT_CLR_ACK_CLR                                              ((APBADDR32)(BPI_MM_REG_BASE + 0x0518))
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS                                           ((APBADDR32)(BPI_MM_REG_BASE + 0x051C))
#define BPI_MM_TPC_EVT_CLR_NACK_SET                                             ((APBADDR32)(BPI_MM_REG_BASE + 0x0520))
#define BPI_MM_TPC_EVT_CLR_NACK_CLR                                             ((APBADDR32)(BPI_MM_REG_BASE + 0x0524))
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS                                          ((APBADDR32)(BPI_MM_REG_BASE + 0x0528))
#define BPI_MM_EVT_ENA_SET_0                                                    ((APBADDR32)(BPI_MM_REG_BASE + 0x0600))
#define BPI_MM_EVT_ENA_SET_1                                                    ((APBADDR32)(BPI_MM_REG_BASE + 0x0604))
#define BPI_MM_EVT_ENA_SET_2                                                    ((APBADDR32)(BPI_MM_REG_BASE + 0x0608))
#define BPI_MM_EVT_ENA_SET_3                                                    ((APBADDR32)(BPI_MM_REG_BASE + 0x060C))
#define BPI_MM_EVT_ENA_SET_4                                                    ((APBADDR32)(BPI_MM_REG_BASE + 0x0610))
#define BPI_MM_EVT_ENA_CLR_0                                                    ((APBADDR32)(BPI_MM_REG_BASE + 0x0614))
#define BPI_MM_EVT_ENA_CLR_1                                                    ((APBADDR32)(BPI_MM_REG_BASE + 0x0618))
#define BPI_MM_EVT_ENA_CLR_2                                                    ((APBADDR32)(BPI_MM_REG_BASE + 0x061C))
#define BPI_MM_EVT_ENA_CLR_3                                                    ((APBADDR32)(BPI_MM_REG_BASE + 0x0620))
#define BPI_MM_EVT_ENA_CLR_4                                                    ((APBADDR32)(BPI_MM_REG_BASE + 0x0624))
#define BPI_MM_EVT_ENA_STATUS_0                                                 ((APBADDR32)(BPI_MM_REG_BASE + 0x0628))
#define BPI_MM_EVT_ENA_STATUS_1                                                 ((APBADDR32)(BPI_MM_REG_BASE + 0x062C))
#define BPI_MM_EVT_ENA_STATUS_2                                                 ((APBADDR32)(BPI_MM_REG_BASE + 0x0630))
#define BPI_MM_EVT_ENA_STATUS_3                                                 ((APBADDR32)(BPI_MM_REG_BASE + 0x0634))
#define BPI_MM_EVT_ENA_STATUS_4                                                 ((APBADDR32)(BPI_MM_REG_BASE + 0x0638))
#define BPI_MM_BUF_IMM                                                          ((APBADDR32)(BPI_MM_REG_BASE + 0x0F00))
#define BPI_MM_BUF_IMM_CFG                                                      ((APBADDR32)(BPI_MM_REG_BASE + 0x0F04))
#define BPI_MM_BUF_M                                                            ((APBADDR32)(BPI_MM_REG_BASE + 0x8000))
#define BPI_MM_BUF_M_CFG                                                        ((APBADDR32)(BPI_MM_REG_BASE + 0x8004))


/** BSI_MM_SCH */
#define BSI_SCH_WR_EVT_ENA_SET_0                                                ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0000))
#define BSI_SCH_WR_EVT_ENA_SET_1                                                ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0004))
#define BSI_SCH_WR_EVT_ENA_SET_2                                                ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0008))
#define BSI_SCH_WR_EVT_ENA_SET_3                                                ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x000C))
#define BSI_SCH_WR_EVT_ENA_SET_4                                                ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0010))
#define BSI_SCH_WR_EVT_ENA_SET_5                                                ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0014))
#define BSI_SCH_WR_EVT_ENA_SET_6                                                ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0018))
#define BSI_SCH_WR_EVT_ENA_SET_7                                                ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x001C))
#define BSI_SCH_WR_EVT_ENA_SET_8                                                ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0020))
#define BSI_SCH_WR_EVT_ENA_SET_9                                                ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0024))
#define BSI_SCH_WR_EVT_ENA_CLR_0                                                ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0028))
#define BSI_SCH_WR_EVT_ENA_CLR_1                                                ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x002C))
#define BSI_SCH_WR_EVT_ENA_CLR_2                                                ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0030))
#define BSI_SCH_WR_EVT_ENA_CLR_3                                                ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0034))
#define BSI_SCH_WR_EVT_ENA_CLR_4                                                ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0038))
#define BSI_SCH_WR_EVT_ENA_CLR_5                                                ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x003C))
#define BSI_SCH_WR_EVT_ENA_CLR_6                                                ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0040))
#define BSI_SCH_WR_EVT_ENA_CLR_7                                                ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0044))
#define BSI_SCH_WR_EVT_ENA_CLR_8                                                ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0048))
#define BSI_SCH_WR_EVT_ENA_CLR_9                                                ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x004C))
#define BSI_SCH_WR_EVT_ENA_STATUS_0                                             ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0050))
#define BSI_SCH_WR_EVT_ENA_STATUS_1                                             ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0054))
#define BSI_SCH_WR_EVT_ENA_STATUS_2                                             ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0058))
#define BSI_SCH_WR_EVT_ENA_STATUS_3                                             ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x005C))
#define BSI_SCH_WR_EVT_ENA_STATUS_4                                             ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0060))
#define BSI_SCH_WR_EVT_ENA_STATUS_5                                             ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0064))
#define BSI_SCH_WR_EVT_ENA_STATUS_6                                             ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0068))
#define BSI_SCH_WR_EVT_ENA_STATUS_7                                             ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x006C))
#define BSI_SCH_WR_EVT_ENA_STATUS_8                                             ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0070))
#define BSI_SCH_WR_EVT_ENA_STATUS_9                                             ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0074))
#define BSI_SCH_RD_EVT_CON_0                                                    ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0078))
#define BSI_SCH_RD_EVT_ADDR_CON_0                                               ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x007C))
#define BSI_SCH_RD_EVT_ADDR_0                                                   ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0080))
#define BSI_SCH_RD_EVT_DAT_L_0                                                  ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0084))
#define BSI_SCH_RD_EVT_DAT_H_0                                                  ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0088))
#define BSI_SCH_RD_EVT_CON_1                                                    ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x008C))
#define BSI_SCH_RD_EVT_ADDR_CON_1                                               ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0090))
#define BSI_SCH_RD_EVT_ADDR_1                                                   ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0094))
#define BSI_SCH_RD_EVT_DAT_L_1                                                  ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0098))
#define BSI_SCH_RD_EVT_DAT_H_1                                                  ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x009C))
#define BSI_SCH_RD_EVT_CON_2                                                    ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x00A0))
#define BSI_SCH_RD_EVT_ADDR_CON_2                                               ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x00A4))
#define BSI_SCH_RD_EVT_ADDR_2                                                   ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x00A8))
#define BSI_SCH_RD_EVT_DAT_L_2                                                  ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x00AC))
#define BSI_SCH_RD_EVT_DAT_H_2                                                  ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x00B0))
#define BSI_SCH_RD_EVT_CON_3                                                    ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x00B4))
#define BSI_SCH_RD_EVT_ADDR_CON_3                                               ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x00B8))
#define BSI_SCH_RD_EVT_ADDR_3                                                   ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x00BC))
#define BSI_SCH_RD_EVT_DAT_L_3                                                  ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x00C0))
#define BSI_SCH_RD_EVT_DAT_H_3                                                  ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x00C4))
#define BSI_SCH_RD_EVT_CON_4                                                    ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x00C8))
#define BSI_SCH_RD_EVT_ADDR_CON_4                                               ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x00CC))
#define BSI_SCH_RD_EVT_ADDR_4                                                   ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x00D0))
#define BSI_SCH_RD_EVT_DAT_L_4                                                  ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x00D4))
#define BSI_SCH_RD_EVT_DAT_H_4                                                  ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x00D8))
#define BSI_SCH_RD_EVT_CON_5                                                    ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x00DC))
#define BSI_SCH_RD_EVT_ADDR_CON_5                                               ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x00E0))
#define BSI_SCH_RD_EVT_ADDR_5                                                   ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x00E4))
#define BSI_SCH_RD_EVT_DAT_L_5                                                  ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x00E8))
#define BSI_SCH_RD_EVT_DAT_H_5                                                  ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x00EC))
#define BSI_SCH_RD_EVT_CON_6                                                    ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x00F0))
#define BSI_SCH_RD_EVT_ADDR_CON_6                                               ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x00F4))
#define BSI_SCH_RD_EVT_ADDR_6                                                   ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x00F8))
#define BSI_SCH_RD_EVT_DAT_L_6                                                  ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x00FC))
#define BSI_SCH_RD_EVT_DAT_H_6                                                  ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0100))
#define BSI_SCH_RD_EVT_CON_7                                                    ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0104))
#define BSI_SCH_RD_EVT_ADDR_CON_7                                               ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0108))
#define BSI_SCH_RD_EVT_ADDR_7                                                   ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x010C))
#define BSI_SCH_RD_EVT_DAT_L_7                                                  ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0110))
#define BSI_SCH_RD_EVT_DAT_H_7                                                  ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0114))
#define BSI_SCH_RD_EVT_CON_8                                                    ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0118))
#define BSI_SCH_RD_EVT_ADDR_CON_8                                               ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x011C))
#define BSI_SCH_RD_EVT_ADDR_8                                                   ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0120))
#define BSI_SCH_RD_EVT_DAT_L_8                                                  ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0124))
#define BSI_SCH_RD_EVT_DAT_H_8                                                  ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0128))
#define BSI_SCH_RD_EVT_CON_9                                                    ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x012C))
#define BSI_SCH_RD_EVT_ADDR_CON_9                                               ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0130))
#define BSI_SCH_RD_EVT_ADDR_9                                                   ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0134))
#define BSI_SCH_RD_EVT_DAT_L_9                                                  ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0138))
#define BSI_SCH_RD_EVT_DAT_H_9                                                  ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x013C))
#define BSI_SCH_RD_EVT_CON_10                                                   ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0140))
#define BSI_SCH_RD_EVT_ADDR_CON_10                                              ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0144))
#define BSI_SCH_RD_EVT_ADDR_10                                                  ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0148))
#define BSI_SCH_RD_EVT_DAT_L_10                                                 ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x014C))
#define BSI_SCH_RD_EVT_DAT_H_10                                                 ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0150))
#define BSI_SCH_RD_EVT_CON_11                                                   ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0154))
#define BSI_SCH_RD_EVT_ADDR_CON_11                                              ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0158))
#define BSI_SCH_RD_EVT_ADDR_11                                                  ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x015C))
#define BSI_SCH_RD_EVT_DAT_L_11                                                 ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0160))
#define BSI_SCH_RD_EVT_DAT_H_11                                                 ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0164))
#define BSI_SCH_RD_EVT_CON_12                                                   ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0168))
#define BSI_SCH_RD_EVT_ADDR_CON_12                                              ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x016C))
#define BSI_SCH_RD_EVT_ADDR_12                                                  ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0170))
#define BSI_SCH_RD_EVT_DAT_L_12                                                 ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0174))
#define BSI_SCH_RD_EVT_DAT_H_12                                                 ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0178))
#define BSI_SCH_RD_EVT_CON_13                                                   ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x017C))
#define BSI_SCH_RD_EVT_ADDR_CON_13                                              ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0180))
#define BSI_SCH_RD_EVT_ADDR_13                                                  ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0184))
#define BSI_SCH_RD_EVT_DAT_L_13                                                 ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0188))
#define BSI_SCH_RD_EVT_DAT_H_13                                                 ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x018C))
#define BSI_SCH_RD_EVT_CON_14                                                   ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0190))
#define BSI_SCH_RD_EVT_ADDR_CON_14                                              ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0194))
#define BSI_SCH_RD_EVT_ADDR_14                                                  ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0198))
#define BSI_SCH_RD_EVT_DAT_L_14                                                 ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x019C))
#define BSI_SCH_RD_EVT_DAT_H_14                                                 ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x01A0))
#define BSI_SCH_RD_EVT_CON_15                                                   ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x01A4))
#define BSI_SCH_RD_EVT_ADDR_CON_15                                              ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x01A8))
#define BSI_SCH_RD_EVT_ADDR_15                                                  ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x01AC))
#define BSI_SCH_RD_EVT_DAT_L_15                                                 ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x01B0))
#define BSI_SCH_RD_EVT_DAT_H_15                                                 ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x01B4))
#define BSI_SCH_RD_EVT_CON_16                                                   ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x01B8))
#define BSI_SCH_RD_EVT_ADDR_CON_16                                              ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x01BC))
#define BSI_SCH_RD_EVT_ADDR_16                                                  ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x01C0))
#define BSI_SCH_RD_EVT_DAT_L_16                                                 ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x01C4))
#define BSI_SCH_RD_EVT_DAT_H_16                                                 ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x01C8))
#define BSI_SCH_RD_EVT_CON_17                                                   ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x01CC))
#define BSI_SCH_RD_EVT_ADDR_CON_17                                              ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x01D0))
#define BSI_SCH_RD_EVT_ADDR_17                                                  ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x01D4))
#define BSI_SCH_RD_EVT_DAT_L_17                                                 ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x01D8))
#define BSI_SCH_RD_EVT_DAT_H_17                                                 ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x01DC))
#define BSI_RXDFE_LOWPWR_MODE_SET                                               ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x01E0))
#define BSI_RXDFE_LOWPWR_MODE_CLR                                               ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x01E4))
#define BSI_RXDFE_LOWPWR_MODE_STATUS                                            ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x01E8))
#define BSI_RXDFE_LOWPWR_IMM_SET                                                ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x01EC))
#define BSI_RXDFE_LOWPWR_IMM_CLR                                                ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x01F0))
#define BSI_RXDFE_LOWPWR_IMM_STATUS                                             ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x01F4))
#define BSI_TPC_EVT_CLR_RACH_EN                                                 ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x01F8))
#define BSI_TPC_EVT_CLR_RACH_DEBUG                                              ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x01FC))
#define BSI_TPC_EVT_CLR_NOACK_SET_0                                             ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0200))
#define BSI_TPC_EVT_CLR_NOACK_SET_1                                             ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0204))
#define BSI_TPC_EVT_CLR_NOACK_CLR_0                                             ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0208))
#define BSI_TPC_EVT_CLR_NOACK_CLR_1                                             ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x020C))
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0                                          ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0210))
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1                                          ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0214))
#define BSI_TPC_EVT_CLR_ACK_SET_0                                               ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0218))
#define BSI_TPC_EVT_CLR_ACK_SET_1                                               ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x021C))
#define BSI_TPC_EVT_CLR_ACK_CLR_0                                               ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0220))
#define BSI_TPC_EVT_CLR_ACK_CLR_1                                               ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0224))
#define BSI_TPC_EVT_CLR_ACK_STATUS_0                                            ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0228))
#define BSI_TPC_EVT_CLR_ACK_STATUS_1                                            ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x022C))
#define BSI_TPC_EVT_CLR_NACK_SET_0                                              ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0230))
#define BSI_TPC_EVT_CLR_NACK_SET_1                                              ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0234))
#define BSI_TPC_EVT_CLR_NACK_CLR_0                                              ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0238))
#define BSI_TPC_EVT_CLR_NACK_CLR_1                                              ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x023C))
#define BSI_TPC_EVT_CLR_NACK_STATUS_0                                           ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0240))
#define BSI_TPC_EVT_CLR_NACK_STATUS_1                                           ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0244))
#define BSI_FSM_STATUS                                                          ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x0248))
#define BSI_EVT_TRIG_DEBUG_MODE                                                 ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x024C))
#define BSI_EVENT_INFO_0                                                        ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x4000))
#define BSI_SCH_CW_DATA_0                                                       ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x8000))
#define BSI_SCH_CW_DATA_CONFIG_0                                                ((APBADDR32)(BSI_MM_SCH_REG_BASE + 0x8004))

/** MM_EVENTGEN */
#define MM_EVENTGEN_LTE_BSI_BIAS                                                ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x0000))
#define MM_EVENTGEN_FDD_BSI_BIAS                                                ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x0004))
#define MM_EVENTGEN_GSM_BSI_BIAS                                                ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x0008))
#define MM_EVENTGEN_BSI_EVENT_STATUS_0                                          ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x0100))
#define MM_EVENTGEN_BSI_EVENT_STATUS_1                                          ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x0104))
#define MM_EVENTGEN_BSI_EVENT_STATUS_2                                          ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x0108))
#define MM_EVENTGEN_BSI_EVENT_STATUS_3                                          ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x010C))
#define MM_EVENTGEN_BSI_EVENT_STATUS_4                                          ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x0110))
#define MM_EVENTGEN_BSI_EVENT_STATUS_5                                          ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x0114))
#define MM_EVENTGEN_BSI_EVENT_STATUS_6                                          ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x0118))
#define MM_EVENTGEN_BSI_EVENT_STATUS_7                                          ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x011C))
#define MM_EVENTGEN_BSI_EVENT_STATUS_8                                          ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x0120))
#define MM_EVENTGEN_BSI_EVENT_STATUS_9                                          ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x0124))
#define MM_EVENTGEN_BSI_EVENT_STOP_0                                            ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x0200))
#define MM_EVENTGEN_BSI_EVENT_STOP_1                                            ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x0204))
#define MM_EVENTGEN_BSI_EVENT_STOP_2                                            ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x0208))
#define MM_EVENTGEN_BSI_EVENT_STOP_3                                            ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x020C))
#define MM_EVENTGEN_BSI_EVENT_STOP_4                                            ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x0210))
#define MM_EVENTGEN_BSI_EVENT_STOP_5                                            ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x0214))
#define MM_EVENTGEN_BSI_EVENT_STOP_6                                            ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x0218))
#define MM_EVENTGEN_BSI_EVENT_STOP_7                                            ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x021C))
#define MM_EVENTGEN_BSI_EVENT_STOP_8                                            ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x0220))
#define MM_EVENTGEN_BSI_EVENT_STOP_9                                            ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x0224))
#define MM_EVENTGEN_BSI_EVENT(n)                                                ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x0300 + (n)*4))   //n is from 0 to 288
#define MM_EVENTGEN_BSI_RD_EVENT_STATUS                                         ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x1100))
#define MM_EVENTGEN_BSI_RD_EVENT_STOP                                           ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x1200))
#define MM_EVENTGEN_BSI_RD_EVENT(n)                                             ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x1300 + (n)*4))   //n is from 0 to 17
#define MM_EVENTGEN_LTE_MIPI_BIAS                                               ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x2000))
#define MM_EVENTGEN_FDD_MIPI_BIAS                                               ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x2004))
#define MM_EVENTGEN_GSM_MIPI_BIAS                                               ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x2008))
#define MM_EVENTGEN_MIPI_EVENT_STATUS_0                                         ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x2100))
#define MM_EVENTGEN_MIPI_EVENT_STATUS_1                                         ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x2104))
#define MM_EVENTGEN_MIPI_EVENT_STATUS_2                                         ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x2108))
#define MM_EVENTGEN_MIPI_EVENT_STATUS_3                                         ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x210C))
#define MM_EVENTGEN_MIPI_EVENT_STATUS_4                                         ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x2110))
#define MM_EVENTGEN_MIPI_EVENT_STATUS_5                                         ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x2114))
#define MM_EVENTGEN_MIPI_EVENT_STATUS_6                                         ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x2118))
#define MM_EVENTGEN_MIPI_EVENT_STOP_0                                           ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x2200))
#define MM_EVENTGEN_MIPI_EVENT_STOP_1                                           ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x2204))
#define MM_EVENTGEN_MIPI_EVENT_STOP_2                                           ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x2208))
#define MM_EVENTGEN_MIPI_EVENT_STOP_3                                           ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x220C))
#define MM_EVENTGEN_MIPI_EVENT_STOP_4                                           ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x2210))
#define MM_EVENTGEN_MIPI_EVENT_STOP_5                                           ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x2214))
#define MM_EVENTGEN_MIPI_EVENT_STOP_6                                           ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x2218))
#define MM_EVENTGEN_MIPI_EVENT(n)                                               ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x2300 + (n)*4))   //n is from 0 to 210
#define MM_EVENTGEN_LTE_BPI_BIAS                                                ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x3000))
#define MM_EVENTGEN_FDD_BPI_BIAS                                                ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x3004))
#define MM_EVENTGEN_GSM_BPI_BIAS                                                ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x3008))
#define MM_EVENTGEN_BPI_EVENT_STATUS_0                                          ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x3100))
#define MM_EVENTGEN_BPI_EVENT_STATUS_1                                          ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x3104))
#define MM_EVENTGEN_BPI_EVENT_STATUS_2                                          ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x3108))
#define MM_EVENTGEN_BPI_EVENT_STATUS_3                                          ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x310C))
#define MM_EVENTGEN_BPI_EVENT_STATUS_4                                          ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x3110))
#define MM_EVENTGEN_BPI_EVENT_STOP_0                                            ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x3200))
#define MM_EVENTGEN_BPI_EVENT_STOP_1                                            ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x3204))
#define MM_EVENTGEN_BPI_EVENT_STOP_2                                            ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x3208))
#define MM_EVENTGEN_BPI_EVENT_STOP_3                                            ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x320C))
#define MM_EVENTGEN_BPI_EVENT_STOP_4                                            ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x3210))
#define MM_EVENTGEN_BPI_EVENT(n)                                                ((APBADDR32)(MM_EVENTGEN_REG_BASE + 0x3300 + (n)*4))   //n is from 0 to 143


/** TXDFE_RF */
/** r: TXDFE_RF_3GFDD/TXDFE_RF_3GC2K/TXDFE_RF_3GTDD/TXDFE_RF_4GLTE */
/** p: TXDFE_RF_P0/TXDFE_RF_P1 */
#define TXDFE_RF_TXDFE_DC_COMP_CON(r,p,n)                                       ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x000 + (n)*4))   //n is from 0 to 15
#define TXDFE_RF_TXDFE_FI_COMP_CON(r,p,n)                                       ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x040 + (n)*4))   //n is from 0 to 15
#define TXDFE_RF_TXDFE_FDAD_COMP_0(r,p,n)                                       ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x080 + (n)*4))   //n is from 0 to 7
#define TXDFE_RF_TXDFE_FDAD_COMP_1(r,p,n)                                       ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x0A0 + (n)*4))   //n is from 0 to 7
#define TXDFE_RF_TXDFE_FDAD_COMP_2(r,p,n)                                       ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x0C0 + (n)*4))   //n is from 0 to 7
#define TXDFE_RF_TXDFE_FDAD_COMP_3(r,p,n)                                       ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x0E0 + (n)*4))   //n is from 0 to 7
#define TXDFE_RF_TXDFE_FDAD_COMP_4(r,p,n)                                       ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x100 + (n)*4))   //n is from 0 to 7
#define TXDFE_RF_TXDFE_FDAD_COMP_5(r,p,n)                                       ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x120 + (n)*4))   //n is from 0 to 7
#define TXDFE_RF_TXDFE_FDAD_COMP_6(r,p,n)                                       ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x140 + (n)*4))   //n is from 0 to 7
#define TXDFE_RF_TXDFE_FDAD_COMP_7(r,p,n)                                       ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x160 + (n)*4))   //n is from 0 to 7
#define TXDFE_RF_TXDFE_FDAD_COMP_8(r,p,n)                                       ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x180 + (n)*4))   //n is from 0 to 7
#define TXDFE_RF_TXDFE_FDAD_COMP_9(r,p,n)                                       ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x1A0 + (n)*4))   //n is from 0 to 7
#define TXDFE_RF_TXDFE_FDAD_COMP_10(r,p,n)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x1C0 + (n)*4))   //n is from 0 to 7
#define TXDFE_RF_TXDFE_FDAD_COMP_11(r,p,n)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x1E0 + (n)*4))   //n is from 0 to 7
#define TXDFE_RF_TXDFE_FDAD_COMP_12(r,p,n)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x200 + (n)*4))   //n is from 0 to 7
#define TXDFE_RF_TXDFE_ET_AM_LUT(r,p,n)                                         ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x220 + (n)*4))   //n is from 0 to 3
#define TXDFE_RF_TXDFE_DPD_AM_LUT_0(r,p,n)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x230 + (n)*4))   //n is from 0 to 3
#define TXDFE_RF_TXDFE_DPD_AM_LUT_1(r,p,n)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x240 + (n)*4))   //n is from 0 to 3
#define TXDFE_RF_TXDFE_DPD_AM_LUT_2(r,p,n)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x250 + (n)*4))   //n is from 0 to 3
#define TXDFE_RF_TXDFE_DPD_AM_LUT_3(r,p,n)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x260 + (n)*4))   //n is from 0 to 3
#define TXDFE_RF_TXDFE_DPD_AM_LUT_4(r,p,n)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x270 + (n)*4))   //n is from 0 to 3
#define TXDFE_RF_TXDFE_DPD_AM_LUT_5(r,p,n)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x280 + (n)*4))   //n is from 0 to 3
#define TXDFE_RF_TXDFE_DPD_AM_LUT_6(r,p,n)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x290 + (n)*4))   //n is from 0 to 3
#define TXDFE_RF_TXDFE_DPD_AM_LUT_7(r,p,n)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x2A0 + (n)*4))   //n is from 0 to 3
#define TXDFE_RF_TXDFE_DPD_AM_LUT_8(r,p,n)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x2B0 + (n)*4))   //n is from 0 to 3
#define TXDFE_RF_TXDFE_ET_PM_LUT(r,p,n)                                         ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x2C0 + (n)*4))   //n is from 0 to 3
#define TXDFE_RF_TXDFE_DPD_PM_LUT_0(r,p,n)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x2D0 + (n)*4))   //n is from 0 to 3
#define TXDFE_RF_TXDFE_DPD_PM_LUT_1(r,p,n)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x2E0 + (n)*4))   //n is from 0 to 3
#define TXDFE_RF_TXDFE_DPD_PM_LUT_2(r,p,n)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x2F0 + (n)*4))   //n is from 0 to 3
#define TXDFE_RF_TXDFE_DPD_PM_LUT_3(r,p,n)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x300 + (n)*4))   //n is from 0 to 3
#define TXDFE_RF_TXDFE_DPD_PM_LUT_4(r,p,n)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x310 + (n)*4))   //n is from 0 to 3
#define TXDFE_RF_TXDFE_DPD_PM_LUT_5(r,p,n)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x320 + (n)*4))   //n is from 0 to 3
#define TXDFE_RF_TXDFE_DPD_PM_LUT_6(r,p,n)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x330 + (n)*4))   //n is from 0 to 3
#define TXDFE_RF_TXDFE_DPD_PM_LUT_7(r,p,n)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x340 + (n)*4))   //n is from 0 to 3
#define TXDFE_RF_TXDFE_DPD_PM_LUT_8(r,p,n)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x350 + (n)*4))   //n is from 0 to 3
#define TXDFE_RF_TXDFE_ASYMM_COMP_0(r,p,n)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x360 + (n)*4))   //n is from 0 to 2
#define TXDFE_RF_TXDFE_ASYMM_COMP_1(r,p,n)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x36C + (n)*4))   //n is from 0 to 2
#define TXDFE_RF_TXDFE_ASYMM_COMP_2(r,p,n)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x378 + (n)*4))   //n is from 0 to 2
#define TXDFE_RF_TXDFE_ASYMM_COMP_3(r,p,n)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x384 + (n)*4))   //n is from 0 to 2
#define TXDFE_RF_TXDFE_ASYMM_COMP_4(r,p,n)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x390 + (n)*4))   //n is from 0 to 2
#define TXDFE_RF_TXDFE_SW_SR_CON(r,p)                                           ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x700))
#define TXDFE_RF_TXDFE_SW_INTRA_BAND_CCA_CON(r,p)                               ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x704))
#define TXDFE_RF_TXDFE_SRAM_READ_CON(r,p)                                       ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x710))
#define TXDFE_RF_TXDFE_CONFIG_READY_CON(r,p)                                    ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x720))
#define TXDFE_RF_TXDFE_DPD_AM_LUT_READY_CON(r,p)                                ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x730))
#define TXDFE_RF_TXDFE_DPD_PM_LUT_READY_CON(r,p)                                ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x734))
#define TXDFE_RF_TXDFE_ET_AM_LUT_READY_CON(r,p)                                 ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x738))
#define TXDFE_RF_TXDFE_ET_PM_LUT_READY_CON(r,p)                                 ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x73C))
#define TXDFE_RF_TXDFE_READY_FLAG_DBG_CON0(r,p)                                 ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x740))
#define TXDFE_RF_TXDFE_READY_FLAG_DBG_CON1(r,p)                                 ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x74C))
#define TXDFE_RF_TXDFE_IQ_SWAP_CON(r,p)                                         ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x800))
#define TXDFE_RF_TXDFE_DPD_CON(r,p)                                             ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x810))
#define TXDFE_RF_TXDFE_THETA_RF_CON(r,p)                                        ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x814))
#define TXDFE_RF_TXDFE_THETA_PA_CON0(r,p)                                       ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x818))
#define TXDFE_RF_TXDFE_THETA_PA_CON1(r,p)                                       ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x81C))
#define TXDFE_RF_TXDFE_GAIN_BKF_CON(r,p)                                        ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x820))
#define TXDFE_RF_TXDFE_ASYMM_COMP_CON(r,p)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x830))
#define TXDFE_RF_TXDFE_FDAD_COMP_CON(r,p)                                       ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x840))
#define TXDFE_RF_TXDFE_TXDAC_RATE_CON(r,p)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x850))
#define TXDFE_RF_TXDFE_PATH_SWAP_CON(r,p)                                       ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x858))
#define TXDFE_RF_TXDFE_BBTX_AFIFO_CON(r,p)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x85C))
#define TXDFE_RF_TXDFE_TTG_GAIN_CON(r,p)                                        ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x900))
#define TXDFE_RF_TXDFE_TTG_1ST_CON(r,p)                                         ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x910))
#define TXDFE_RF_TXDFE_TTG_1ST_CON1(r,p)                                        ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x914))
#define TXDFE_RF_TXDFE_TTG_DC_CON(r,p)                                          ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x918))
#define TXDFE_RF_TXDFE_TTG_2ND_CON(r,p)                                         ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x920))
#define TXDFE_RF_TXDFE_TTG_2ND_CON1(r,p)                                        ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x924))
#define TXDFE_RF_TXDFE_DPD_RAMP_CON(r,p)                                        ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0x930))
#define TXDFE_RF_TXDFE_SW_TPC_MODE_CON0(r,p)                                    ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xA00))
#define TXDFE_RF_TXDFE_SW_TPC_MODE_CON1(r,p)                                    ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xA04))
#define TXDFE_RF_TXDFE_SW_TPC_MODE_CON2(r,p)                                    ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xA08))
#define TXDFE_RF_TXDFE_SW_TPC_MODE_CON3(r,p)                                    ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xA0C))
#define TXDFE_RF_TXDFE_TDD_TPC_CON0(r,p)                                        ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xA10))
#define TXDFE_RF_TXDFE_TDD_TPC_CON1(r,p)                                        ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xA14))
#define TXDFE_RF_TXDFE_SW_MODE_CON0(r,p)                                        ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xA20))
#define TXDFE_RF_TXDFE_SW_MODE_CON1(r,p)                                        ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xA30))
#define TXDFE_RF_TXDFE_SW_MODE_CON2(r,p)                                        ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xA34))
#define TXDFE_RF_TXDFE_CRC_CON_WIN0(r,p)                                        ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xB00))
#define TXDFE_RF_TXDFE_CRC_OUT_WIN0(r,p)                                        ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xB04))
#define TXDFE_RF_TXDFE_CRC_CON_WIN1(r,p)                                        ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xB10))
#define TXDFE_RF_TXDFE_CRC_OUT_WIN1(r,p)                                        ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xB14))
#define TXDFE_RF_TXDFE_OUT_SEL_CON(r,p)                                         ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xB20))
#define TXDFE_RF_TXDFE_DBG_REG_0(r,p)                                           ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xB30))
#define TXDFE_RF_TXDFE_DBG_REG_1(r,p)                                           ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xB34))
#define TXDFE_RF_TXDFE_DBG_REG_2(r,p)                                           ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xB38))
#define TXDFE_RF_TXDFE_DBG_REG_3(r,p)                                           ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xB3C))
#define TXDFE_RF_TXDFE_OTFC_DPD_CON(r,p)                                        ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xC00))
#define TXDFE_RF_TXDFE_OTFC_DPD_AM_LUT(r,p,n)                                   ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xC10 + (n)*4))   //n is from 0 to 3
#define TXDFE_RF_TXDFE_OTFC_DPD_PM_LUT(r,p,n)                                   ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xC20 + (n)*4))   //n is from 0 to 3
#define TXDFE_RF_TXDFE_OTFC_DPD_READY(r,p)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xC30))
#define TXDFE_RF_TXDFE_OTFC_DBG_CON0(r,p)                                       ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xC40))
#define TXDFE_RF_TXDFE_OTFC_DBG_CON1(r,p)                                       ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xC44))
#define TXDFE_RF_TXDFE_DBG_DC_COMP_CON(r,p)                                     ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xD00))
#define TXDFE_RF_TXDFE_DBG_FI_COMP_CON(r,p)                                     ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xD04))
#define TXDFE_RF_TXDFE_DBG_ASYMM_COMP_0(r,p)                                    ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xD08))
#define TXDFE_RF_TXDFE_DBG_ASYMM_COMP_1(r,p)                                    ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xD0C))
#define TXDFE_RF_TXDFE_DBG_ASYMM_COMP_2(r,p)                                    ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xD10))
#define TXDFE_RF_TXDFE_DBG_ASYMM_COMP_3(r,p)                                    ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xD14))
#define TXDFE_RF_TXDFE_DBG_ASYMM_COMP_4(r,p)                                    ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xD18))
#define TXDFE_RF_TXDFE_DBG_FDAD_COMP_0(r,p)                                     ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xD1C))
#define TXDFE_RF_TXDFE_DBG_FDAD_COMP_1(r,p)                                     ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xD20))
#define TXDFE_RF_TXDFE_DBG_FDAD_COMP_2(r,p)                                     ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xD24))
#define TXDFE_RF_TXDFE_DBG_FDAD_COMP_3(r,p)                                     ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xD28))
#define TXDFE_RF_TXDFE_DBG_FDAD_COMP_4(r,p)                                     ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xD2C))
#define TXDFE_RF_TXDFE_DBG_FDAD_COMP_5(r,p)                                     ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xD30))
#define TXDFE_RF_TXDFE_DBG_FDAD_COMP_6(r,p)                                     ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xD34))
#define TXDFE_RF_TXDFE_DBG_FDAD_COMP_7(r,p)                                     ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xD38))
#define TXDFE_RF_TXDFE_DBG_FDAD_COMP_8(r,p)                                     ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xD3C))
#define TXDFE_RF_TXDFE_DBG_FDAD_COMP_9(r,p)                                     ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xD40))
#define TXDFE_RF_TXDFE_DBG_FDAD_COMP_10(r,p)                                    ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xD44))
#define TXDFE_RF_TXDFE_DBG_FDAD_COMP_11(r,p)                                    ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xD48))
#define TXDFE_RF_TXDFE_DBG_FDAD_COMP_12(r,p)                                    ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xD4C))
#define TXDFE_RF_TXDFE_DBG_AM_LUT(r,p,n)                                        ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xD50 + (n)*4))   //n is from 0 to 3
#define TXDFE_RF_TXDFE_DBG_PM_LUT_0(r,p,n)                                      ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xD60 + (n)*4))   //n is from 0 to 3
#define TXDFE_RF_TXDFE_DBG_TPC_CON(r,p)                                         ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xD70))
#define TXDFE_RF_TXDFE_ACCESS_RIGHT_CON(r,p)                                    ((APBADDR32)(TXDFE_RF_REG_BASE + (1<<r)*TXDFE_RF_RAT_ADDR_OFFSET + (p)*TXDFE_RF_PATH_ADDR_OFFSET + 0xFFC))

/** TXDFE_BB */
#define TXDFE_BB_GLB_CON(p)                                                     ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x0))
#define TXDFE_BB_L_GROUP_SEL_WIN0(p)                                            ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x4))
#define TXDFE_BB_L_GROUP_SEL_WIN1(p)                                            ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x8))
#define TXDFE_BB_DATA_RATE_G0(p)                                                ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0xc))
#define TXDFE_BB_DATA_RATE_G1(p)                                                ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x10))
#define TXDFE_BB_SW_CON_WIN(p)                                                  ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x14))
#define TXDFE_BB_SW_CON_MODE(p)                                                 ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x18))
#define TXDFE_BB_L_CON_DEL_CAL(p)                                               ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x1c))
#define TXDFE_BB_SW_CON_SINE(p)                                                 ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x20))
#define TXDFE_BB_SRC_FIFO_PTR_CON(p)                                            ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x24))
#define TXDFE_BB_WTC_NCO_CON(p)                                                 ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x28))
#define TXDFE_BB_L_NCO_CON0(p)                                                  ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x2c))
#define TXDFE_BB_L_NCO_CON1(p)                                                  ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x30))
#define TXDFE_BB_L_NCO_CON2(p)                                                  ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x34))
#define TXDFE_BB_WTC_NCO_DELTA_F_RES_CON(p)                                     ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x38))
#define TXDFE_BB_SW_PAPR_TH(p)                                                  ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x3c))
#define TXDFE_BB_CFR_CON0(p)                                                    ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x40))
#define TXDFE_BB_CFR_CON1(p)                                                    ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x44))
#define TXDFE_BB_CRC_CON0(p)                                                    ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x48))
#define TXDFE_BB_CRC_OUT_G0(p)                                                  ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x4c))
#define TXDFE_BB_CRC_CON1(p)                                                    ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x50))
#define TXDFE_BB_CRC_OUT_G1(p)                                                  ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x54))
#define TXDFE_BB_C2K_IS95_CON(p)                                                ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x58))
#define TXDFE_BB_FPGA_CON_0(p)                                                  ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x5c))
#define TXDFE_BB_IRQ_MASK(p)                                                    ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x60))
#define TXDFE_BB_DBG_SEL(p)                                                     ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x64))
#define TXDFE_BB_DBG_0(p)                                                       ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x68))
#define TXDFE_BB_DBG_1(p)                                                       ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x6c))
#define TXDFE_BB_DBG_2(p)                                                       ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x70))
#define TXDFE_BB_DBG_3(p)                                                       ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x74))
#define TXDFE_BB_DBG_4(p)                                                       ((APBADDR32)(TXDFE_BB_REG_BASE + (p)*TXDFE_BB_PATH_ADDR_OFFSET + 0x78))

/** TXK */
#define TXK_CTRL_SW_CON0(r,p)                                                   ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0004))
#define TXK_CTRL_SW_CON1(r,p)                                                   ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0008))
#define TXK_CTRL_CNT_SEL(r,p)                                                   ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x000C))
#define TXK_OTFC_SW_TRG0(r,p)                                                   ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0010))
#define TXK_LOG_CON0(r,p)                                                       ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0014))
#define TXK_LOG_CON1(r,p)                                                       ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0018))
#define TXK_SC_IN_SW0(r,p)                                                      ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x001C))
#define TXK_SC_IN_SW1(r,p)                                                      ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0020))
#define TXK_TTG_CON(r,p)                                                        ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0040))
#define TXK_TTG_SW_TRG(r,p)                                                     ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0044))
#define TXK_TTG_SW_CON(r,p)                                                     ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0048))
#define TXK_TRG_AD(r,p)                                                         ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0050))
#define TXK_TRG_L_DETADC_SET0(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0054))
#define TXK_TRG_T_DETADC_SET(r,p)                                               ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0058))
#define TXK_TRG_W_DETADC_SET(r,p)                                               ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x005C))
#define TXK_TRG_C_1X_DETADC_SET(r,p)                                            ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0060))
#define TXK_TRG_C_DO_DETADC_SET(r,p)                                            ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0064))
#define TXK_TRG_GLO_CON0(r,p,n)                                                 ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0100 + (n)*4))   //n is from 0 to 4
#define TXK_TRG_GLO_CON1(r,p,n)                                                 ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0130 + (n)*4))   //n is from 0 to 4
#define TXK_TRG_GLO_CON2(r,p,n)                                                 ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0160 + (n)*4))   //n is from 0 to 4
#define TXK_REF_DFE_CON(r,p)                                                    ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0200))
#define TXK_REF_DFE_DELAY(r,p)                                                  ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0204))
#define TXK_REF_DFE_DELAY_SW(r,p)                                               ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0208))
#define TXK_REF_DFE_DELAY_RESULT(r,p)                                           ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x020C))
#define TXK_DET_DFE_CON(r,p)                                                    ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0300))
#define TXK_DET_DC_COMP(r,p,n)                                                  ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0304 + (n)*4))   //n is from 0 to 14
#define TXK_DET_DC_COMP_OFST(r,p,n)                                             ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0354 + (n)*4))   //n is from 0 to 14
#define TXK_DET_FIIQ_COMP0(r,p)                                                 ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x03A4))
#define TXK_DET_FIIQ_COMP1(r,p)                                                 ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x03A8))
#define TXK_DET_EQLPF_0_MID_C(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x03AC))
#define TXK_DET_EQLPF_1_MID_C(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x03B0))
#define TXK_DET_EQLPF_2_MID_C(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x03B4))
#define TXK_DET_EQLPF_3_MID_C(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x03B8))
#define TXK_DET_EQLPF_4_MID_C(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x03BC))
#define TXK_DET_EQLPF_5_MID_C(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x03C0))
#define TXK_DET_EQLPF_6_MID_C(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x03C4))
#define TXK_DET_EQLPF_7_MID_C(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x03C8))
#define TXK_DET_EQLPF_8_MID_C(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x03CC))
#define TXK_DET_EQLPF_9_MID_C(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x03D0))
#define TXK_DET_EQLPF_10_MID_C(r,p)                                             ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x03D4))
#define TXK_DET_EQLPF_0_LOW_C(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x03D8))
#define TXK_DET_EQLPF_1_LOW_C(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x03DC))
#define TXK_DET_EQLPF_2_LOW_C(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x03E0))
#define TXK_DET_EQLPF_3_LOW_C(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x03E4))
#define TXK_DET_EQLPF_4_LOW_C(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x03E8))
#define TXK_DET_EQLPF_5_LOW_C(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x03EC))
#define TXK_DET_EQLPF_6_LOW_C(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x03F0))
#define TXK_DET_EQLPF_7_LOW_C(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x03F4))
#define TXK_DET_EQLPF_8_LOW_C(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x03F8))
#define TXK_DET_EQLPF_9_LOW_C(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x03FC))
#define TXK_DET_EQLPF_10_LOW_C(r,p)                                             ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0400))
#define TXK_DET_EQLPF_SCALE(r,p)                                                ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0404))
#define TXK_DET_READY_BIT_CON(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0408))
#define TXK_DET_DBG0(r,p)                                                       ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x040C))
#define TXK_DET_DBG1(r,p)                                                       ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0410))
#define TXK_DET_DBG2(r,p)                                                       ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0414))
#define TXK_RFK_CON0(r,p)                                                       ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0500))
#define TXK_RFK_CON1(r,p)                                                       ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0504))
#define TXK_RFK_NCO_0(r,p)                                                      ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0508))
#define TXK_RFK_NCO_1(r,p)                                                      ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x050C))
#define TXK_RFK_RESULT_DET_ACC_I_SQR_0(r,p)                                     ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0510))
#define TXK_RFK_RESULT_DET_ACC_Q_SQR_0(r,p)                                     ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0514))
#define TXK_RFK_RESULT_DET_ACC_I_0(r,p)                                         ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0518))
#define TXK_RFK_RESULT_DET_ACC_Q_0(r,p)                                         ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x051C))
#define TXK_RFK_RESULT_DET_ACC_IQ_0(r,p)                                        ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0520))
#define TXK_RFK_RESULT_DET_ACC_I_SQR_1(r,p)                                     ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0524))
#define TXK_RFK_RESULT_DET_ACC_Q_SQR_1(r,p)                                     ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0528))
#define TXK_RFK_RESULT_DET_ACC_I_1(r,p)                                         ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x052C))
#define TXK_RFK_RESULT_DET_ACC_Q_1(r,p)                                         ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0530))
#define TXK_RFK_RESULT_DET_ACC_IQ_1(r,p)                                        ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0534))
#define TXK_RFK_RESULT_NCO_ACC_I_P0(r,p)                                        ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0538))
#define TXK_RFK_RESULT_NCO_ACC_I_N0(r,p)                                        ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x053C))
#define TXK_RFK_RESULT_NCO_ACC_Q_P0(r,p)                                        ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0540))
#define TXK_RFK_RESULT_NCO_ACC_Q_N0(r,p)                                        ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0544))
#define TXK_RFK_RESULT_ACC_I_0(r,p)                                             ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0548))
#define TXK_RFK_RESULT_ACC_Q_0(r,p)                                             ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x054C))
#define TXK_RFK_RESULT_NCO_ACC_I_P1(r,p)                                        ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0550))
#define TXK_RFK_RESULT_NCO_ACC_I_N1(r,p)                                        ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0554))
#define TXK_RFK_RESULT_NCO_ACC_Q_P1(r,p)                                        ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0558))
#define TXK_RFK_RESULT_NCO_ACC_Q_N1(r,p)                                        ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x055C))
#define TXK_RFK_RESULT_ACC_I_1(r,p)                                             ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0560))
#define TXK_RFK_RESULT_ACC_Q_1(r,p)                                             ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0564))
#define TXK_DDPC_SET0(r,p,n)                                                    ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0600 + (n)*4))   //n is from 0 to 3
#define TXK_DDPC_SET1(r,p,n)                                                    ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0620 + (n)*4))   //n is from 0 to 3
#define TXK_DDPC_RESULT_DET_ACC_DC0(r,p)                                        ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0640))
#define TXK_DDPC_RESULT_DET_ACC_POW0(r,p)                                       ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0644))
#define TXK_DDPC_RESULT_REF_ACC_DC0(r,p)                                        ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0648))
#define TXK_DDPC_RESULT_REF_ACC_POW0(r,p)                                       ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x064C))
#define TXK_GD_CON0(r,p)                                                        ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0700))
#define TXK_GD_CON1(r,p)                                                        ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0704))
#define TXK_GD_RESULT_DET_DC_I(r,p)                                             ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0708))
#define TXK_GD_RESULT_DET_DC_Q(r,p)                                             ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x070C))
#define TXK_GD_RESULT_DET_POW(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0710))
#define TXK_GD_RESULT_REF_DC_I(r,p)                                             ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0714))
#define TXK_GD_RESULT_REF_DC_Q(r,p)                                             ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0718))
#define TXK_GD_RESULT_REF_POW(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x071C))
#define TXK_GD_RESULT_CORR_I(r,p)                                               ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0720))
#define TXK_GD_RESULT_CORR_Q(r,p)                                               ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0724))
#define TXK_TDE_OTFC_COARSE_CON0(r,p)                                           ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0800))
#define TXK_TDE_OTFC_COARSE_CON1(r,p)                                           ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0804))
#define TXK_TDE_OTFC_COARSE_CON2(r,p)                                           ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0808))
#define TXK_TDE_OTFC_FINE_CON0(r,p)                                             ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x080C))
#define TXK_TDE_OTFC_FINE_CON1(r,p)                                             ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0810))
#define TXK_TDE_OTFC_FINE_CON2(r,p)                                             ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0818))
#define TXK_TDE_OTFC_DEALY_EST(r,p)                                             ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x081C))
#define TXK_TDE_OTFC_DEALY_EST_DETAIL(r,p)                                      ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0820))
#define TXK_TDE_OTFC_CORR_HW0(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0824))
#define TXK_TDE_OTFC_CORR_HW1(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0828))
#define TXK_TDE_OTFC_CORR_HW2(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x082C))
#define TXK_TDE_OTFC_POW_T(r,p)                                                 ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0830))
#define TXK_TDE_OTFC_DBG0(r,p)                                                  ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0834))
#define TXK_TDE_OTFC_DBG1(r,p)                                                  ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0838))
#define TXK_TDE_OTFC_DBG2(r,p)                                                  ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x083C))
#define TXK_TDE_OTFC_DBG3(r,p)                                                  ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0840))
#define TXK_TDE_OTFC_DBG4(r,p)                                                  ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0844))
#define TXK_TDE_OTFC_DBG5(r,p)                                                  ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0848))
#define TXK_TDE_OTFC_DBG6(r,p)                                                  ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x084C))
#define TXK_TDE_OTFC_DBG7(r,p)                                                  ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0850))
#define TXK_TDE_OTFC_DBG8(r,p)                                                  ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0854))
#define TXK_TDE_OTFC_DBG9(r,p)                                                  ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0858))
#define TXK_TDE_OTFC_DBG10(r,p)                                                 ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x085C))
#define TXK_TDE_OTFC_DBG11(r,p)                                                 ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0860))
#define TXK_ETDPD_OTFC_CON0(r,p)                                                ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0900))
#define TXK_ETDPD_OTFC_CON1(r,p)                                                ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0904))
#define TXK_DPD_FK_CON0(r,p)                                                    ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0908))
#define TXK_DPD_FK_CON1(r,p)                                                    ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x090C))
#define TXK_DPD_FK_RAMP_CON(r,p)                                                ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0910))
#define TXK_ED_RESULT_COR_Q(r,p,n)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0914 + (n)*4))   //n is from 0 to 15
#define TXK_ED_RESULT_COR_I(r,p,n)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0954 + (n)*4))   //n is from 0 to 15
#define TXK_ED_RESULT_POW(r,p,n)                                                ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0994 + (n)*4))   //n is from 0 to 15
#define TXK_ED_RESULT_COUNT0(r,p)                                               ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x09D4))
#define TXK_ED_RESULT_COUNT2(r,p)                                               ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x09D8))
#define TXK_ED_RESULT_COUNT4(r,p)                                               ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x09DC))
#define TXK_ED_RESULT_COUNT6(r,p)                                               ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x09E0))
#define TXK_ED_RESULT_COUNT8(r,p)                                               ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x09E4))
#define TXK_ED_RESULT_COUNT10(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x09E8))
#define TXK_ED_RESULT_COUNT12(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x09EC))
#define TXK_ED_RESULT_COUNT14(r,p)                                              ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x09F0))
#define TXK_DPD_FK_DBG0(r,p)                                                    ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x09F4))
#define TXK_MEAS_SC_SW0(r,p)                                                    ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0A00))
#define TXK_MEAS_SC_SW1(r,p)                                                    ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0A04))
#define TXK_SW_TRG_RESULT_ACC_0_I(r,p)                                          ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0A08))
#define TXK_SW_TRG_RESULT_ACC_0_Q(r,p)                                          ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0A0C))
#define TXK_SW_TRG_RESULT_ACC_1_I(r,p)                                          ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0A10))
#define TXK_SW_TRG_RESULT_ACC_1_Q(r,p)                                          ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0A14))
#define TXK_SW_TRG_RESULT_ACC_2_I(r,p)                                          ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0A18))
#define TXK_SW_TRG_RESULT_ACC_2_Q(r,p)                                          ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0A1C))
#define TXK_CAL_STATE_DBG0(r,p)                                                 ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0B00))
#define TXK_IO_DBG0(r,p)                                                        ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0B04))
#define TXK_TTG_DBG0(r,p)                                                       ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0B08))
#define TXK_TRG_GLO_DBG0(r,p)                                                   ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0B0C))
#define TXK_TRG_GLO_DBG1(r,p)                                                   ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0B10))
#define TXK_FSM_DBG0(r,p)                                                       ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0B14))
#define TXK_FSM_DBG1(r,p)                                                       ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0B1C))
#define TXK_FSM_DBG2(r,p)                                                       ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0B20))
#define TXK_FSM_DBG3(r,p)                                                       ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0B24))
#define TXK_SC_DBG0(r,p)                                                        ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0B28))
#define TXK_SC_DBG1(r,p)                                                        ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0B2C))
#define TXK_ACCESS_RIGHT_CON(r,p)                                               ((APBADDR32)(TXK_REG_BASE + (1<<r)*TXK_RAT_ADDR_OFFSET + (p)*TXK_PATH_ADDR_OFFSET + 0x0FFC))

/** TXSYS CON0*/
#define DIV_TXBRP                                                               ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x0000))
#define DIV_TXCRP                                                               ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x0004))
#define BUS_TXBRP_SW_CKCTRL                                                     ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x000c))
#define TXSYS_CK_DIV_DBG_SEL                                                    ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x0018))
#define DEBUG_SEL                                                               ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x001C))
#define CONG0_DEBUG_TRIG_SEL                                                    ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x0020))
#define DEBUG_WITH_CK                                                           ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x0024))
#define CON0_TXSYS_DEBUG_BUS                                                    ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x0028))
#define TXBRP_CC0_SW_CKEN                                                       ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x002c))
#define TXBRP_CC1_SW_CKEN                                                       ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x0030))
#define RG_SW_ADDR_DATA_VLD                                                     ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x0034))
#define TXBRP0_SW_RESET                                                         ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x0038))
#define TXBRP1_SW_RESET                                                         ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x003c))
#define TXBRP_CC0_BUS_CK_SW_CKEN                                                ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x0040))
#define TXBRP_CC1_BUS_CK_SW_CKEN                                                ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x0044))
#define TXBRP_CC0_BUS_CK_SW_CKCTRL                                              ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x0048))
#define TXBRP_CC1_BUS_CK_SW_CKCTRL                                              ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x004c))
#define MASK_TXBRP0_BUS2X_CK_IDLE_DIV                                           ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x0050))
#define MASK_TXBRP1_BUS2X_CK_IDLE_DIV                                           ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x0054))
#define MASK_TXCRP_CK_IDLE_DIV                                                  ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x0058))
#define MASK_TXBRP_MAS_BUS_IDLE                                                 ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x005c))
#define MASK_TXBRP_SLV_BUS_IDLE                                                 ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x0060))
#define TXCRP_SP_WCRP_APB_SW_RESET                                              ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x0064))
#define TXCRP_RG_TAPB_SW_RESET                                                  ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x0068))
#define TXCRP_RG_C1X_SW_RESET                                                   ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x006C))
#define TXCRP_RG_CDO_SW_RESET                                                   ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x0070))
#define TXCRP_CK_SW_CKEN                                                        ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x0074))
#define TXCRP_CK_SW_CKCTRL                                                      ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x0078))
#define SW_CK_IDLE_DIV                                                          ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x007c))
#define R2TX_SW_DISABLE_HW                                                      ((APBADDR32)(TXSYS_CON0_REG_BASE + 0x0100))

/** TXSYS CON1*/
#define BUS_BUS2X_SW_CKCTRL                                                     ((APBADDR32)(TXSYS_CON1_REG_BASE + 0x0014))
#define BUS_TXDFE_SW_CKCTRL                                                     ((APBADDR32)(TXSYS_CON1_REG_BASE + 0x0018))
#define TXDFE_RF_CK_SW_CKEN                                                     ((APBADDR32)(TXSYS_CON1_REG_BASE + 0x0024))
#define TXDFE_BB_CK_SW_CKEN                                                     ((APBADDR32)(TXSYS_CON1_REG_BASE + 0x002c))
#define TPC_F208M_BCLK_CK_SW_CKEN                                               ((APBADDR32)(TXSYS_CON1_REG_BASE + 0x0030))
#define TPC_F208M_BCLK_CK_SW_CKCTRL                                             ((APBADDR32)(TXSYS_CON1_REG_BASE + 0x0040))
#define FDD_TTR_F13M_SW_CKEN                                                    ((APBADDR32)(TXSYS_CON1_REG_BASE + 0x004c))
#define TDD_TTR_F4P3M_SW_CKEN                                                   ((APBADDR32)(TXSYS_CON1_REG_BASE + 0x0054))
#define TXK_F208M_BCLK_CK_SW_CKEN                                               ((APBADDR32)(TXSYS_CON1_REG_BASE + 0x006c))
#define TXSYS_DEBUG_BUS                                                         ((APBADDR32)(TXSYS_CON1_REG_BASE + 0x0074))
#define DEBUG_TRIG_SEL                                                          ((APBADDR32)(TXSYS_CON1_REG_BASE + 0x0078))
#define LTE_TTR0_F104M_SW_CKEN                                                  ((APBADDR32)(TXSYS_CON1_REG_BASE + 0x007C))
#define LTE_TTR1_F104M_SW_CKEN                                                  ((APBADDR32)(TXSYS_CON1_REG_BASE + 0x0084))
#define INTRA_BAND_CA                                                           ((APBADDR32)(TXSYS_CON1_REG_BASE + 0x0100))

/** RXDFE */
#define RG_RXDFE_FCCALTC_OFFSET(n)                                              ((APBADDR32)(RXDFE_FCCALTC_REG_BASE + 0x0000 + (n)*4))   //n is from 0 to 4
#define RG_RXDFE_FCCALTC_TQ_SEL(n)                                              ((APBADDR32)(RXDFE_FCCALTC_REG_BASE + 0x0200 + (n)*4))   //n is from 0 to 11
#define RG_RXDFE_FCCALTC_TQ_TRG(n)                                              ((APBADDR32)(MMRF_REG_TYPE_BANK_A(RXDFE_FCCALTC_REG_BASE + 0x0280 + (n)*4)))   //n is from 0 to 11
#define RG_RXDFE_FCCALTC_TQ_RO(n)                                               ((APBADDR32)(RXDFE_FCCALTC_REG_BASE + 0x0300 + (n)*4))   //n is from 0 to 11
#define RG_RXDFE_FCCALTC_TQ_ALL_RO                                              ((APBADDR32)(RXDFE_FCCALTC_REG_BASE + 0x0600))
#define RG_RXDFE_FCCALTC_LPM_CFG                                                ((APBADDR32)(RXDFE_FCCALTC_REG_BASE + 0x0800))
#define RG_RXDFE_FCCALTC_LPM_RO(n)                                              ((APBADDR32)(RXDFE_FCCALTC_REG_BASE + 0x0810 + (n)*4))   //n is from 0 to 1
#define RG_RXDFE_FCCALTC_LPM_SW_MODE(n)                                         ((APBADDR32)(RXDFE_FCCALTC_REG_BASE + 0x0820 + (n)*4))   //n is from 0 to 1
#define RG_RXDFE_FCCALTC_IRQ                                                    ((APBADDR32)(RXDFE_FCCALTC_REG_BASE + 0x0A00))
#define RG_RXDFE_FCCALTC_WIN_RO(n)                                              ((APBADDR32)(MMRF_REG_TYPE_FAST_READ((RXDFE_FCCALTC_REG_BASE + 0x0A80 + (n)*4))))   //n is from 0 to 1
#define RG_RXDFE_FCCALTC_DBG                                                    ((APBADDR32)(RXDFE_FCCALTC_REG_BASE + 0x0B00))
#define RG_RXDFE_FCCALTC_DUMP                                                   ((APBADDR32)(RXDFE_FCCALTC_REG_BASE + 0x0B04))

#define RXDFE_FC_WBUF_P_SWAP                                                    ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0000))
#define RXDFE_FC_WBUF_A_SWAP_P0                                                 ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0004))
#define RXDFE_FC_WBUF_MS_WB_0_P0                                                ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0008))
#define RXDFE_FC_WBUF_MS_WB_1_P0                                                ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x000C))
#define RXDFE_FC_WBUF_A_SWAP_P1                                                 ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0010))
#define RXDFE_FC_WBUF_MS_WB_0_P1                                                ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0014))
#define RXDFE_FC_WBUF_MS_WB_1_P1                                                ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0018))
#define RXDFE_FC_WBUF_P_CON_P0_A0                                               ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x001C))
#define RXDFE_FC_WBUF_SW_DCOC_P0_A0                                             ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0020))
#define RXDFE_FC_WBUF_P_CON_P0_A1                                               ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0024))
#define RXDFE_FC_WBUF_SW_DCOC_P0_A1                                             ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0028))
#define RXDFE_FC_WBUF_P_CON_P1_A0                                               ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x002C))
#define RXDFE_FC_WBUF_SW_DCOC_P1_A0                                             ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0030))
#define RXDFE_FC_WBUF_P_CON_P1_A1                                               ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0034))
#define RXDFE_FC_WBUF_SW_DCOC_P1_A1                                             ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0038))
#define RXDFE_FC_WBUF_C_CON_C0_A0                                               ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x003C))
#define RXDFE_FC_WBUF_SW_DAGC_C0_A0                                             ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0040))
#define RXDFE_FC_WBUF_SW_CS_DAGC_C0_A0                                          ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0044))
#define RXDFE_FC_WBUF_SW_NCO_LNA_COMP_C0_A0                                     ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0048))
#define RXDFE_FC_WBUF_C_CON_C0_A1                                               ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x004C))
#define RXDFE_FC_WBUF_SW_DAGC_C0_A1                                             ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0050))
#define RXDFE_FC_WBUF_SW_CS_DAGC_C0_A1                                          ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0054))
#define RXDFE_FC_WBUF_SW_NCO_LNA_COMP_C0_A1                                     ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0058))
#define RXDFE_FC_WBUF_C_CON_C1_A0                                               ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x005C))
#define RXDFE_FC_WBUF_SW_DAGC_C1_A0                                             ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0060))
#define RXDFE_FC_WBUF_SW_CS_DAGC_C1_A0                                          ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0064))
#define RXDFE_FC_WBUF_SW_NCO_LNA_COMP_C1_A0                                     ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0068))
#define RXDFE_FC_WBUF_C_CON_C1_A1                                               ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x006C))
#define RXDFE_FC_WBUF_SW_DAGC_C1_A1                                             ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0070))
#define RXDFE_FC_WBUF_SW_CS_DAGC_C1_A1                                          ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0074))
#define RXDFE_FC_WBUF_SW_NCO_LNA_COMP_C1_A1                                     ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0078))
#define RXDFE_FC_WBUF_FDPM_0_P0_A0                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x007C))
#define RXDFE_FC_WBUF_FDPM_1_P0_A0                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0080))
#define RXDFE_FC_WBUF_FDPM_2_P0_A0                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0084))
#define RXDFE_FC_WBUF_RFEQ_0_P0_A0                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0088))
#define RXDFE_FC_WBUF_RFEQ_1_P0_A0                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x008C))
#define RXDFE_FC_WBUF_RFEQ_2_P0_A0                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0090))
#define RXDFE_FC_WBUF_RFEQ_3_P0_A0                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0094))
#define RXDFE_FC_WBUF_RFEQ_4_P0_A0                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0098))
#define RXDFE_FC_WBUF_IQC_P0_A0                                                 ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x009C))
#define RXDFE_FC_WBUF_FDPM_0_P0_A1                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x00A0))
#define RXDFE_FC_WBUF_FDPM_1_P0_A1                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x00A4))
#define RXDFE_FC_WBUF_FDPM_2_P0_A1                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x00A8))
#define RXDFE_FC_WBUF_RFEQ_0_P0_A1                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x00AC))
#define RXDFE_FC_WBUF_RFEQ_1_P0_A1                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x00B0))
#define RXDFE_FC_WBUF_RFEQ_2_P0_A1                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x00B4))
#define RXDFE_FC_WBUF_RFEQ_3_P0_A1                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x00B8))
#define RXDFE_FC_WBUF_RFEQ_4_P0_A1                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x00BC))
#define RXDFE_FC_WBUF_IQC_P0_A1                                                 ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x00C0))
#define RXDFE_FC_WBUF_FDPM_0_P1_A0                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x00C4))
#define RXDFE_FC_WBUF_FDPM_1_P1_A0                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x00C8))
#define RXDFE_FC_WBUF_FDPM_2_P1_A0                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x00CC))
#define RXDFE_FC_WBUF_RFEQ_0_P1_A0                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x00D0))
#define RXDFE_FC_WBUF_RFEQ_1_P1_A0                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x00D4))
#define RXDFE_FC_WBUF_RFEQ_2_P1_A0                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x00D8))
#define RXDFE_FC_WBUF_RFEQ_3_P1_A0                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x00DC))
#define RXDFE_FC_WBUF_RFEQ_4_P1_A0                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x00E0))
#define RXDFE_FC_WBUF_IQC_P1_A0                                                 ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x00E4))
#define RXDFE_FC_WBUF_FDPM_0_P1_A1                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x00E8))
#define RXDFE_FC_WBUF_FDPM_1_P1_A1                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x00EC))
#define RXDFE_FC_WBUF_FDPM_2_P1_A1                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x00F0))
#define RXDFE_FC_WBUF_RFEQ_0_P1_A1                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x00F4))
#define RXDFE_FC_WBUF_RFEQ_1_P1_A1                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x00F8))
#define RXDFE_FC_WBUF_RFEQ_2_P1_A1                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x00FC))
#define RXDFE_FC_WBUF_RFEQ_3_P1_A1                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0100))
#define RXDFE_FC_WBUF_RFEQ_4_P1_A1                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0104))
#define RXDFE_FC_WBUF_IQC_P1_A1                                                 ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0108))
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_A_P0_A0(n)                                 ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x010C + (n)*4))   //n is from 0 to 3
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P0_A0(n)                                 ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x011C + (n)*4))   //n is from 0 to 3
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_A_P0_A1(n)                                 ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x012C + (n)*4))   //n is from 0 to 3
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P0_A1(n)                                 ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x013C + (n)*4))   //n is from 0 to 3
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_A_P1_A0(n)                                 ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x014C + (n)*4))   //n is from 0 to 3
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P1_A0(n)                                 ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x015C + (n)*4))   //n is from 0 to 3
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_A_P1_A1(n)                                 ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x016C + (n)*4))   //n is from 0 to 3
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P1_A1(n)                                 ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x017C + (n)*4))   //n is from 0 to 3
#define RXDFE_FC_WBUF_NCO_C0_A0                                                 ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x018C))
#define RXDFE_FC_WBUF_NCO_C0_A1                                                 ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0190))
#define RXDFE_FC_WBUF_NCO_C1_A0                                                 ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0194))
#define RXDFE_FC_WBUF_NCO_C1_A1                                                 ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x0198))
#define RXDFE_FC_WBUF_NCO_MBSFN_C0                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x019C))
#define RXDFE_FC_WBUF_NCO_MBSFN_C1                                              ((APBADDR32)(RXDFE_FC_WBUF_REG_BASE + 0x01A0))

#define RXDFE_FC_ACT_RXDFE_FC_P_SWAP                                            ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0000))
#define RXDFE_FC_ACT_RXDFE_FC_A_SWAP_P0                                         ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0004))
#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_0_P0                                        ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0008))
#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_1_P0                                        ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x000C))
#define RXDFE_FC_ACT_RXDFE_FC_A_SWAP_P1                                         ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0010))
#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_0_P1                                        ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0014))
#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_1_P1                                        ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0018))
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0                                       ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x001C))
#define RXDFE_FC_ACT_RXDFE_FC_SW_DCOC_P0_A0                                     ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0020))
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1                                       ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0024))
#define RXDFE_FC_ACT_RXDFE_FC_SW_DCOC_P0_A1                                     ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0028))
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0                                       ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x002C))
#define RXDFE_FC_ACT_RXDFE_FC_SW_DCOC_P1_A0                                     ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0030))
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1                                       ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0034))
#define RXDFE_FC_ACT_RXDFE_FC_SW_DCOC_P1_A1                                     ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0038))
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0                                       ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x003C))
#define RXDFE_FC_ACT_RXDFE_FC_SW_DAGC_C0_A0                                     ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0040))
#define RXDFE_FC_ACT_RXDFE_FC_SW_CS_DAGC_C0_A0                                  ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0044))
#define RXDFE_FC_ACT_RXDFE_FC_SW_NCO_LNA_COMP_C0_A0                             ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0048))
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1                                       ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x004C))
#define RXDFE_FC_ACT_RXDFE_FC_SW_DAGC_C0_A1                                     ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0050))
#define RXDFE_FC_ACT_RXDFE_FC_SW_CS_DAGC_C0_A1                                  ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0054))
#define RXDFE_FC_ACT_RXDFE_FC_SW_NCO_LNA_COMP_C0_A1                             ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0058))
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0                                       ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x005C))
#define RXDFE_FC_ACT_RXDFE_FC_SW_DAGC_C1_A0                                     ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0060))
#define RXDFE_FC_ACT_RXDFE_FC_SW_CS_DAGC_C1_A0                                  ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0064))
#define RXDFE_FC_ACT_RXDFE_FC_SW_NCO_LNA_COMP_C1_A0                             ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0068))
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1                                       ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x006C))
#define RXDFE_FC_ACT_RXDFE_FC_SW_DAGC_C1_A1                                     ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0070))
#define RXDFE_FC_ACT_RXDFE_FC_SW_CS_DAGC_C1_A1                                  ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0074))
#define RXDFE_FC_ACT_RXDFE_FC_SW_NCO_LNA_COMP_C1_A1                             ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0078))
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_0_P0_A0                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x007C))
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_1_P0_A0                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0080))
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P0_A0                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0084))
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P0_A0                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0088))
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P0_A0                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x008C))
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P0_A0                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0090))
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P0_A0                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0094))
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A0                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0098))
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P0_A0                                         ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x009C))
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_0_P0_A1                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x00A0))
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_1_P0_A1                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x00A4))
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P0_A1                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x00A8))
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P0_A1                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x00AC))
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P0_A1                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x00B0))
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P0_A1                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x00B4))
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P0_A1                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x00B8))
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A1                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x00BC))
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P0_A1                                         ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x00C0))
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_0_P1_A0                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x00C4))
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_1_P1_A0                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x00C8))
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P1_A0                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x00CC))
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P1_A0                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x00D0))
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P1_A0                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x00D4))
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P1_A0                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x00D8))
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P1_A0                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x00DC))
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A0                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x00E0))
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P1_A0                                         ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x00E4))
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_0_P1_A1                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x00E8))
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_1_P1_A1                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x00EC))
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P1_A1                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x00F0))
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P1_A1                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x00F4))
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P1_A1                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x00F8))
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P1_A1                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x00FC))
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P1_A1                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0100))
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A1                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0104))
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P1_A1                                         ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0108))
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_A_P0_A0(n)                         ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x010C + (n)*4))   //n is from 0 to 3
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P0_A0(n)                         ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x011C + (n)*4))   //n is from 0 to 3
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_A_P0_A1(n)                         ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x012C + (n)*4))   //n is from 0 to 3
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P0_A1(n)                         ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x013C + (n)*4))   //n is from 0 to 3
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_A_P1_A0(n)                         ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x014C + (n)*4))   //n is from 0 to 3
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P1_A0(n)                         ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x015C + (n)*4))   //n is from 0 to 3
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_A_P1_A1(n)                         ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x016C + (n)*4))   //n is from 0 to 3
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P1_A1(n)                         ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x017C + (n)*4))   //n is from 0 to 3
#define RXDFE_FC_ACT_RXDFE_FC_NCO_C0_A0                                         ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x018C))
#define RXDFE_FC_ACT_RXDFE_FC_NCO_C0_A1                                         ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0190))
#define RXDFE_FC_ACT_RXDFE_FC_NCO_C1_A0                                         ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0194))
#define RXDFE_FC_ACT_RXDFE_FC_NCO_C1_A1                                         ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x0198))
#define RXDFE_FC_ACT_RXDFE_FC_NCO_MBSFN_C0                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x019C))
#define RXDFE_FC_ACT_RXDFE_FC_NCO_MBSFN_C1                                      ((APBADDR32)(RXDFE_FC_ACT_REG_BASE + 0x01A0))

#define RXDFE_FC_IMM_RXDFE_FC_DATE                                              ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8000))
#define RXDFE_FC_IMM_RXDFE_FC_CON                                               ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8004))
#define RXDFE_FC_IMM_RXDFE_FC_MIXED_IF_CON                                      ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8008))
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON                                       ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x800C))
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_STEP_SIZE                                 ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8010))
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_STEP_INIT                                 ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8014))
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_IQ                                    ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8018))
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_DC                                        ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x801C))
#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_CON                                   ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8020))
#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_STEP                                  ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8024))
#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_DC                                    ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8028))
#define RXDFE_FC_IMM_RXDFE_FC_TEST_OUT_CON                                      ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x802C))
#define RXDFE_FC_IMM_RXDFE_FC_TEST_OUT_ALPHA                                    ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8030))
#define RXDFE_FC_IMM_RXDFE_FC_TEST_FORCE_OFF                                    ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8034))
#define RXDFE_FC_IMM_RXDFE_FC_SW_WIN                                            ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8038))
#define RXDFE_FC_IMM_RXDFE_FC_SW_INI_TRG                                        ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x803C))
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_SEL_P0_A0                           ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8040))
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_I_P0_A0                             ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8044))
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_Q_P0_A0                             ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8048))
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_SEL_P0_A1                           ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x804C))
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_I_P0_A1                             ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8050))
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_Q_P0_A1                             ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8054))
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_SEL_P1_A0                           ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8058))
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_I_P1_A0                             ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x805C))
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_Q_P1_A0                             ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8060))
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_SEL_P1_A1                           ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8064))
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_I_P1_A1                             ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8068))
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_Q_P1_A1                             ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x806C))
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NCO_INI_PH_C0_A0                             ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8070))
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NCO_INI_PH_C0_A1                             ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8074))
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NCO_INI_PH_C1_A0                             ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8078))
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NCO_INI_PH_C1_A1                             ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x807C))
#define RXDFE_FC_IMM_RXDFE_FC_MS_WB_LPF_0                                       ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8800))
#define RXDFE_FC_IMM_RXDFE_FC_MS_WB_LPF_1                                       ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x8804))
#define RXDFE_FC_IMM_RXDFE_FC_INFO_AGCIF_REG(n)                                 ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x9000 + (n)*4))   //n is from 0 to 63
#define RXDFE_FC_IMM_RXDFE_FC_INFO_TEST_OUT_DATA_0                              ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x9400))
#define RXDFE_FC_IMM_RXDFE_FC_INFO_TEST_OUT_DATA_1                              ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x9404))
#define RXDFE_FC_IMM_RXDFE_FC_INFO_CRC32_OUT                                    ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x9408))
#define RXDFE_FC_IMM_RXDFE_FC_INFO_ALPHA_OUT                                    ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x940C))
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_FC_ADC_WIN                        ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x9410))
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_FC_P_WIN                          ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x9414))
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_FC_C_WIN                          ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x9418))
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_FC_NCO_WIN                        ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x941C))
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_FC_CS_WIN                         ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x9420))
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_FC_P_INI_TRG                      ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x9424))
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_FC_C_INI_TRG                      ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x9428))
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_RXDFE                             ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x942C))
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_LWT_TIMER                         ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x9430))
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_C_TIMER                           ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x9434))
#define RXDFE_FC_IMM_RXDFE_FC_INFO_ERROR_FLAG                                   ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x9800))
#define RXDFE_FC_IMM_RXDFE_FC_INFO_NCO_MBSFN_SEL                                ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0x9804))
#define RXDFE_FC_IMM_RXDFE_FC_FPGA                                              ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0xF000))
#define RXDFE_FC_IMM_RXDFE_FC_RESERVED                                          ((APBADDR32)(RXDFE_FC_IMM_REG_BASE + 0xFFFC))

/** RXDFE CQ */
#define RXDFE_CQ_SET_0_OFFSET                                                   ((APBADDR32)(RXDFE_CQ_REG_BASE + 0x0000))
#define RXDFE_CQ_SET_1_OFFSET                                                   ((APBADDR32)(RXDFE_CQ_REG_BASE + 0x0004))
#define RXDFE_CQ_SET_2_OFFSET                                                   ((APBADDR32)(RXDFE_CQ_REG_BASE + 0x0008))
#define RXDFE_CQ_SET_3_OFFSET                                                   ((APBADDR32)(RXDFE_CQ_REG_BASE + 0x000C))
#define RXDFE_CQ_SET_4_OFFSET                                                   ((APBADDR32)(RXDFE_CQ_REG_BASE + 0x0010))
#define RXDFE_CQ_SET_5_OFFSET                                                   ((APBADDR32)(RXDFE_CQ_REG_BASE + 0x0014))
#define RXDFE_CQ_SET_6_OFFSET                                                   ((APBADDR32)(RXDFE_CQ_REG_BASE + 0x0018))
#define RXDFE_CQ_SET_7_OFFSET                                                   ((APBADDR32)(RXDFE_CQ_REG_BASE + 0x001C))
#define RXDFE_CQ_IMM_TRIGGER                                                    ((APBADDR32)(RXDFE_CQ_REG_BASE + 0x0100))
#define RXDFE_CQ_IMM_SRC_ADDR                                                   ((APBADDR32)(RXDFE_CQ_REG_BASE + 0x0104))
#define RXDFE_CQ_IMM_TGT_ADDR                                                   ((APBADDR32)(RXDFE_CQ_REG_BASE + 0x0108))
#define RXDFE_CQ_IMM_LEN                                                        ((APBADDR32)(RXDFE_CQ_REG_BASE + 0x010C))
#define RXDFE_CQ_ARBITER_STATE                                                  ((APBADDR32)(RXDFE_CQ_REG_BASE + 0x0200))
#define RXDFE_CQ_ARBITER_STATUS                                                 ((APBADDR32)(RXDFE_CQ_REG_BASE + 0x0204))
#define RXDFE_CQ_ERROR                                                          ((APBADDR32)(RXDFE_CQ_REG_BASE + 0x0210))
#define RXDFE_CQ_CTRL_STATE                                                     ((APBADDR32)(RXDFE_CQ_REG_BASE + 0x0300))

/** RXDFE MS */
#define RXDFE_MS_PWR_00                                                         ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0000))
#define RXDFE_MS_PWR_01                                                         ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0004))
#define RXDFE_MS_PWR_02                                                         ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0008))
#define RXDFE_MS_PWR_03                                                         ((APBADDR32)(RXDFE_MS_REG_BASE + 0x000C))
#define RXDFE_MS_PWR_04                                                         ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0010))
#define RXDFE_MS_PWR_05                                                         ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0014))
#define RXDFE_MS_PWR_06                                                         ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0018))
#define RXDFE_MS_PWR_07                                                         ((APBADDR32)(RXDFE_MS_REG_BASE + 0x001C))
#define RXDFE_MS_PWR_08                                                         ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0020))
#define RXDFE_MS_PWR_09                                                         ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0024))
#define RXDFE_MS_PWR_10                                                         ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0028))
#define RXDFE_MS_PWR_11                                                         ((APBADDR32)(RXDFE_MS_REG_BASE + 0x002C))
#define RXDFE_MS_PWR_12                                                         ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0030))
#define RXDFE_MS_PWR_13                                                         ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0034))
#define RXDFE_MS_PWR_14                                                         ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0038))
#define RXDFE_MS_DC_00                                                          ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0100))
#define RXDFE_MS_DC_01                                                          ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0104))
#define RXDFE_MS_DC_02                                                          ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0108))
#define RXDFE_MS_DC_03                                                          ((APBADDR32)(RXDFE_MS_REG_BASE + 0x010C))
#define RXDFE_MS_DC_04                                                          ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0110))
#define RXDFE_MS_DC_05                                                          ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0114))
#define RXDFE_MS_DC_06                                                          ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0118))
#define RXDFE_MS_DC_07                                                          ((APBADDR32)(RXDFE_MS_REG_BASE + 0x011C))
#define RXDFE_MS_DC_08                                                          ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0120))
#define RXDFE_MS_DC_09                                                          ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0124))
#define RXDFE_MS_DC_10                                                          ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0128))
#define RXDFE_MS_DC_11                                                          ((APBADDR32)(RXDFE_MS_REG_BASE + 0x012C))
#define RXDFE_MS_DC_12                                                          ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0130))
#define RXDFE_MS_DC_13                                                          ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0134))
#define RXDFE_MS_DC_14                                                          ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0138))
#define RXDFE_MS_DC_15                                                          ((APBADDR32)(RXDFE_MS_REG_BASE + 0x013C))
#define RXDFE_MS_P_WIN_FC                                                       ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0200))
#define RXDFE_MS_P_WIN_AGC                                                      ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0210))
#define RXDFE_MS_P_WIN                                                          ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0220))
#define RXDFE_MS_C_WIN_FC                                                       ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0230))
#define RXDFE_MS_C_WIN_AGC                                                      ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0240))
#define RXDFE_MS_C_WIN                                                          ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0250))
#define RXDFE_MS_CS_WIN                                                         ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0260))
#define RXDFE_MS_CS_LEN_FC                                                      ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0264))
#define RXDFE_MS_CS_LEN_AGC                                                     ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0268))
#define RXDFE_MS_BUSY                                                           ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0270))
#define RXDFE_MS_P_MODE                                                         ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0280))
#define RXDFE_MS_C_MODE                                                         ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0290))
#define RXDFE_MS_RC_CONFIG                                                      ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0300))
#define RXDFE_MS_CG                                                             ((APBADDR32)(RXDFE_MS_REG_BASE + 0x0400))

/** RXDFE ATIMER */
#define RG_RXDFE_ATIMER_TRG                                                     ((APBADDR32)(RXDFE_ATIMER_REG_BASE + 0x0000))
#define RG_RXDFE_ATIMER_RO                                                      ((APBADDR32)(RXDFE_ATIMER_REG_BASE + 0x0004))
#define RG_RXDFE_ATIMER_RO_F52M                                                 ((APBADDR32)(RXDFE_ATIMER_REG_BASE + 0x0008))
#define RG_RXDFE_ATIMER_RO_F2P17M                                               ((APBADDR32)(RXDFE_ATIMER_REG_BASE + 0x000C))
#define RG_RXDFE_ATIMER_RO_L_30P72M                                             ((APBADDR32)(RXDFE_ATIMER_REG_BASE + 0x0010))
#define RG_RXDFE_ATIMER_RO_L_15P36M                                             ((APBADDR32)(RXDFE_ATIMER_REG_BASE + 0x0014))
#define RG_RXDFE_ATIMER_RO_L_3P84M                                              ((APBADDR32)(RXDFE_ATIMER_REG_BASE + 0x0018))
#define RG_RXDFE_ATIMER_RO_W_3P84M                                              ((APBADDR32)(RXDFE_ATIMER_REG_BASE + 0x001C))
#define RG_RXDFE_ATIMER_RO_C1X_1P2288M                                          ((APBADDR32)(RXDFE_ATIMER_REG_BASE + 0x0020))
#define RG_RXDFE_ATIMER_RO_CEV_1P2288M                                          ((APBADDR32)(RXDFE_ATIMER_REG_BASE + 0x0024))
#define RG_RXDFE_ATIMER_RO_T_1P28M                                              ((APBADDR32)(RXDFE_ATIMER_REG_BASE + 0x0028))
#define RG_RXDFE_ATIMER_S_REPLACE                                               ((APBADDR32)(RXDFE_ATIMER_REG_BASE + 0x002C))
#define RG_RXDFE_DBG_DUMP_SEL                                                   ((APBADDR32)(RXDFE_ATIMER_REG_BASE + 0x1000))
#define RG_RXDFE_DBG_DUMP_RB                                                    ((APBADDR32)(RXDFE_ATIMER_REG_BASE + 0x1004))
#define RG_RXDFE_DBG_GPIO_SEL                                                   ((APBADDR32)(RXDFE_ATIMER_REG_BASE + 0x1008))
#define RG_RXDFE_DBG_GPIO_RB                                                    ((APBADDR32)(RXDFE_ATIMER_REG_BASE + 0x100C))

/** DFESYS CG */
#define RG_RXDFESYS_SW_BCK_CG_EN(n)                                             ((APBADDR32)(RXDFESYS_CONFIG_REG_BASE + 0x00000000 + (n)*4))   //n is from 0 to 23
#define RG_RXDFESYS_SW_BCK_DEFAULT_ON_CG_EN(n)                                  ((APBADDR32)(RXDFESYS_CONFIG_REG_BASE + 0x00000080 + (n)*4))   //n is from 0 to 3
#define RG_RXDFESYS_SW_PCK_CG_EN(n)                                             ((APBADDR32)(RXDFESYS_CONFIG_REG_BASE + 0x00000100 + (n)*4))   //n is from 0 to 23
#define RG_RXDFESYS_SW_BUS_BCK_CG_EN                                            ((APBADDR32)(RXDFESYS_CONFIG_REG_BASE + 0x00000180))
#define RG_RXDFESYS_DDR_ENA_EN                                                  ((APBADDR32)(RXDFESYS_CONFIG_REG_BASE + 0x00000200))
#define RG_RXDFESYS_CG_EN_RB                                                    ((APBADDR32)(RXDFESYS_CONFIG_REG_BASE + 0x00000280))
#define RG_RXDFESYS_CG_EN_IN_RB(n)                                              ((APBADDR32)(RXDFESYS_CONFIG_REG_BASE + 0x00000300 + (n)*4))   //n is from 0 to 1
#define RG_RXDFESYS_GPIO_SEL                                                    ((APBADDR32)(RXDFESYS_CONFIG_REG_BASE + 0x00000380))
#define RG_RXDFESYS_GPIO_RB                                                     ((APBADDR32)(RXDFESYS_CONFIG_REG_BASE + 0x00000384))

/** RXDFE SRAM*/
#define RG_RXDFE_MEM_CONFIG_FESYS_SW_TYPE_RXDFE                                 ((APBADDR32)(RXDFE_MEM_CONFIG_FESYS_REG_BASE + 0x400))



/** BSI_MM */
#define BSI_MM_IDC_RFICON_WDATA0_IDC_RFICON_WDATA0_LSB                          (0)
#define BSI_MM_IDC_RFICON_WDATA0_IDC_RFICON_WDATA0_WIDTH                        (32)
#define BSI_MM_IDC_RFICON_WDATA0_IDC_RFICON_WDATA0_MASK                         (0xFFFFFFFF)

#define BSI_MM_IDC_RFICON_WDATA1_IDC_RFICON_WDATA1_LSB                          (0)
#define BSI_MM_IDC_RFICON_WDATA1_IDC_RFICON_WDATA1_WIDTH                        (32)
#define BSI_MM_IDC_RFICON_WDATA1_IDC_RFICON_WDATA1_MASK                         (0xFFFFFFFF)

#define BSI_MM_IDC_RFICOFF_WDATA0_IDC_RFICOFF_WDATA0_LSB                        (0)
#define BSI_MM_IDC_RFICOFF_WDATA0_IDC_RFICOFF_WDATA0_WIDTH                      (32)
#define BSI_MM_IDC_RFICOFF_WDATA0_IDC_RFICOFF_WDATA0_MASK                       (0xFFFFFFFF)

#define BSI_MM_IDC_RFICOFF_WDATA1_IDC_RFICOFF_WDATA1_LSB                        (0)
#define BSI_MM_IDC_RFICOFF_WDATA1_IDC_RFICOFF_WDATA1_WIDTH                      (32)
#define BSI_MM_IDC_RFICOFF_WDATA1_IDC_RFICOFF_WDATA1_MASK                       (0xFFFFFFFF)

#define BSI_MM_IDC_RFIC_CONF_IDC_RFICOFF_FUNC_ENABLE1_LSB                       (9)
#define BSI_MM_IDC_RFIC_CONF_IDC_RFICOFF_FUNC_ENABLE1_WIDTH                     (1)
#define BSI_MM_IDC_RFIC_CONF_IDC_RFICOFF_FUNC_ENABLE1_MASK                      (0x00000200)
#define BSI_MM_IDC_RFIC_CONF_IDC_RFICOFF_FUNC_ENABLE1_BIT                       (0x00000200)

#define BSI_MM_IDC_RFIC_CONF_IDC_RFICOFF_FUNC_ENABLE0_LSB                       (8)
#define BSI_MM_IDC_RFIC_CONF_IDC_RFICOFF_FUNC_ENABLE0_WIDTH                     (1)
#define BSI_MM_IDC_RFIC_CONF_IDC_RFICOFF_FUNC_ENABLE0_MASK                      (0x00000100)
#define BSI_MM_IDC_RFIC_CONF_IDC_RFICOFF_FUNC_ENABLE0_BIT                       (0x00000100)

#define BSI_MM_IDC_RFIC_CONF_IDC_RFICON_FUNC_ENABLE1_LSB                        (1)
#define BSI_MM_IDC_RFIC_CONF_IDC_RFICON_FUNC_ENABLE1_WIDTH                      (1)
#define BSI_MM_IDC_RFIC_CONF_IDC_RFICON_FUNC_ENABLE1_MASK                       (0x00000002)
#define BSI_MM_IDC_RFIC_CONF_IDC_RFICON_FUNC_ENABLE1_BIT                        (0x00000002)

#define BSI_MM_IDC_RFIC_CONF_IDC_RFICON_FUNC_ENABLE0_LSB                        (0)
#define BSI_MM_IDC_RFIC_CONF_IDC_RFICON_FUNC_ENABLE0_WIDTH                      (1)
#define BSI_MM_IDC_RFIC_CONF_IDC_RFICON_FUNC_ENABLE0_MASK                       (0x00000001)
#define BSI_MM_IDC_RFIC_CONF_IDC_RFICON_FUNC_ENABLE0_BIT                        (0x00000001)

#define BSI_MM_IDC_RFIC_SW_TRIG_IDC_RFICOFF_SW_TRIG1_LSB                        (9)
#define BSI_MM_IDC_RFIC_SW_TRIG_IDC_RFICOFF_SW_TRIG1_WIDTH                      (1)
#define BSI_MM_IDC_RFIC_SW_TRIG_IDC_RFICOFF_SW_TRIG1_MASK                       (0x00000200)
#define BSI_MM_IDC_RFIC_SW_TRIG_IDC_RFICOFF_SW_TRIG1_BIT                        (0x00000200)

#define BSI_MM_IDC_RFIC_SW_TRIG_IDC_RFICOFF_SW_TRIG0_LSB                        (8)
#define BSI_MM_IDC_RFIC_SW_TRIG_IDC_RFICOFF_SW_TRIG0_WIDTH                      (1)
#define BSI_MM_IDC_RFIC_SW_TRIG_IDC_RFICOFF_SW_TRIG0_MASK                       (0x00000100)
#define BSI_MM_IDC_RFIC_SW_TRIG_IDC_RFICOFF_SW_TRIG0_BIT                        (0x00000100)

#define BSI_MM_IDC_RFIC_SW_TRIG_IDC_RFICON_SW_TRIG1_LSB                         (1)
#define BSI_MM_IDC_RFIC_SW_TRIG_IDC_RFICON_SW_TRIG1_WIDTH                       (1)
#define BSI_MM_IDC_RFIC_SW_TRIG_IDC_RFICON_SW_TRIG1_MASK                        (0x00000002)
#define BSI_MM_IDC_RFIC_SW_TRIG_IDC_RFICON_SW_TRIG1_BIT                         (0x00000002)

#define BSI_MM_IDC_RFIC_SW_TRIG_IDC_RFICON_SW_TRIG0_LSB                         (0)
#define BSI_MM_IDC_RFIC_SW_TRIG_IDC_RFICON_SW_TRIG0_WIDTH                       (1)
#define BSI_MM_IDC_RFIC_SW_TRIG_IDC_RFICON_SW_TRIG0_MASK                        (0x00000001)
#define BSI_MM_IDC_RFIC_SW_TRIG_IDC_RFICON_SW_TRIG0_BIT                         (0x00000001)

#define BSI_MM_IMM_CONF_0_CORE0_IMM_PORT_SEL_LSB                                (8)
#define BSI_MM_IMM_CONF_0_CORE0_IMM_PORT_SEL_WIDTH                              (4)
#define BSI_MM_IMM_CONF_0_CORE0_IMM_PORT_SEL_MASK                               (0x00000F00)

#define BSI_MM_IMM_CONF_0_CORE0_IMM_MIPI_EXTEND_LSB                             (2)
#define BSI_MM_IMM_CONF_0_CORE0_IMM_MIPI_EXTEND_WIDTH                           (1)
#define BSI_MM_IMM_CONF_0_CORE0_IMM_MIPI_EXTEND_MASK                            (0x00000004)
#define BSI_MM_IMM_CONF_0_CORE0_IMM_MIPI_EXTEND_BIT                             (0x00000004)

#define BSI_MM_IMM_CONF_0_CORE0_IMM_READ_STATE_LSB                              (1)
#define BSI_MM_IMM_CONF_0_CORE0_IMM_READ_STATE_WIDTH                            (1)
#define BSI_MM_IMM_CONF_0_CORE0_IMM_READ_STATE_MASK                             (0x00000002)
#define BSI_MM_IMM_CONF_0_CORE0_IMM_READ_STATE_BIT                              (0x00000002)

#define BSI_MM_IMM_CONF_0_CORE0_IMM_TRIG_LSB                                    (0)
#define BSI_MM_IMM_CONF_0_CORE0_IMM_TRIG_WIDTH                                  (1)
#define BSI_MM_IMM_CONF_0_CORE0_IMM_TRIG_MASK                                   (0x00000001)
#define BSI_MM_IMM_CONF_0_CORE0_IMM_TRIG_BIT                                    (0x00000001)

#define BSI_MM_IMM_WDATA0_0_CORE0_IMM_WDATA0_LSB                                (0)
#define BSI_MM_IMM_WDATA0_0_CORE0_IMM_WDATA0_WIDTH                              (32)
#define BSI_MM_IMM_WDATA0_0_CORE0_IMM_WDATA0_MASK                               (0xFFFFFFFF)

#define BSI_MM_IMM_STATUS_0_CORE0_IMM_RDY_LSB                                   (0)
#define BSI_MM_IMM_STATUS_0_CORE0_IMM_RDY_WIDTH                                 (1)
#define BSI_MM_IMM_STATUS_0_CORE0_IMM_RDY_MASK                                  (0x00000001)
#define BSI_MM_IMM_STATUS_0_CORE0_IMM_RDY_BIT                                   (0x00000001)

#define BSI_MM_IMM_RDAT_L_0_CORE0_IMM_RDAT_L_LSB                                (0)
#define BSI_MM_IMM_RDAT_L_0_CORE0_IMM_RDAT_L_WIDTH                              (32)
#define BSI_MM_IMM_RDAT_L_0_CORE0_IMM_RDAT_L_MASK                               (0xFFFFFFFF)

#define BSI_MM_IMM_RDAT_H_0_CORE0_IMM_RDAT_H_LSB                                (0)
#define BSI_MM_IMM_RDAT_H_0_CORE0_IMM_RDAT_H_WIDTH                              (4)
#define BSI_MM_IMM_RDAT_H_0_CORE0_IMM_RDAT_H_MASK                               (0x0000000F)

#define BSI_MM_IMM_RW_LEN0_0_CORE0_IMM_MIPI_LOCK0_LSB                           (31)
#define BSI_MM_IMM_RW_LEN0_0_CORE0_IMM_MIPI_LOCK0_WIDTH                         (1)
#define BSI_MM_IMM_RW_LEN0_0_CORE0_IMM_MIPI_LOCK0_MASK                          (0x80000000)
#define BSI_MM_IMM_RW_LEN0_0_CORE0_IMM_MIPI_LOCK0_BIT                           (0x80000000)

#define BSI_MM_IMM_RW_LEN0_0_CORE0_IMM_MIPI_RLEN0_LSB                           (16)
#define BSI_MM_IMM_RW_LEN0_0_CORE0_IMM_MIPI_RLEN0_WIDTH                         (6)
#define BSI_MM_IMM_RW_LEN0_0_CORE0_IMM_MIPI_RLEN0_MASK                          (0x003F0000)

#define BSI_MM_IMM_RW_LEN0_0_CORE0_IMM_MIPI_WLEN0_LSB                           (0)
#define BSI_MM_IMM_RW_LEN0_0_CORE0_IMM_MIPI_WLEN0_WIDTH                         (5)
#define BSI_MM_IMM_RW_LEN0_0_CORE0_IMM_MIPI_WLEN0_MASK                          (0x0000001F)

#define BSI_MM_IMM_WDATA1_0_CORE0_IMM_MIPI_WDATA1_LSB                           (0)
#define BSI_MM_IMM_WDATA1_0_CORE0_IMM_MIPI_WDATA1_WIDTH                         (32)
#define BSI_MM_IMM_WDATA1_0_CORE0_IMM_MIPI_WDATA1_MASK                          (0xFFFFFFFF)

#define BSI_MM_IMM_RW_LEN1_0_CORE0_IMM_MIPI_RLEN1_LSB                           (16)
#define BSI_MM_IMM_RW_LEN1_0_CORE0_IMM_MIPI_RLEN1_WIDTH                         (6)
#define BSI_MM_IMM_RW_LEN1_0_CORE0_IMM_MIPI_RLEN1_MASK                          (0x003F0000)

#define BSI_MM_IMM_RW_LEN1_0_CORE0_IMM_MIPI_WLEN1_LSB                           (0)
#define BSI_MM_IMM_RW_LEN1_0_CORE0_IMM_MIPI_WLEN1_WIDTH                         (5)
#define BSI_MM_IMM_RW_LEN1_0_CORE0_IMM_MIPI_WLEN1_MASK                          (0x0000001F)

#define BSI_MM_IMM_CONF_1_CORE1_IMM_PORT_SEL_LSB                                (8)
#define BSI_MM_IMM_CONF_1_CORE1_IMM_PORT_SEL_WIDTH                              (4)
#define BSI_MM_IMM_CONF_1_CORE1_IMM_PORT_SEL_MASK                               (0x00000F00)

#define BSI_MM_IMM_CONF_1_CORE1_IMM_MIPI_EXTEND_LSB                             (2)
#define BSI_MM_IMM_CONF_1_CORE1_IMM_MIPI_EXTEND_WIDTH                           (1)
#define BSI_MM_IMM_CONF_1_CORE1_IMM_MIPI_EXTEND_MASK                            (0x00000004)
#define BSI_MM_IMM_CONF_1_CORE1_IMM_MIPI_EXTEND_BIT                             (0x00000004)

#define BSI_MM_IMM_CONF_1_CORE1_IMM_READ_STATE_LSB                              (1)
#define BSI_MM_IMM_CONF_1_CORE1_IMM_READ_STATE_WIDTH                            (1)
#define BSI_MM_IMM_CONF_1_CORE1_IMM_READ_STATE_MASK                             (0x00000002)
#define BSI_MM_IMM_CONF_1_CORE1_IMM_READ_STATE_BIT                              (0x00000002)

#define BSI_MM_IMM_CONF_1_CORE1_IMM_TRIG_LSB                                    (0)
#define BSI_MM_IMM_CONF_1_CORE1_IMM_TRIG_WIDTH                                  (1)
#define BSI_MM_IMM_CONF_1_CORE1_IMM_TRIG_MASK                                   (0x00000001)
#define BSI_MM_IMM_CONF_1_CORE1_IMM_TRIG_BIT                                    (0x00000001)

#define BSI_MM_IMM_WDATA0_1_CORE1_IMM_WDATA0_LSB                                (0)
#define BSI_MM_IMM_WDATA0_1_CORE1_IMM_WDATA0_WIDTH                              (32)
#define BSI_MM_IMM_WDATA0_1_CORE1_IMM_WDATA0_MASK                               (0xFFFFFFFF)

#define BSI_MM_IMM_STATUS_1_CORE1_IMM_RDY_LSB                                   (0)
#define BSI_MM_IMM_STATUS_1_CORE1_IMM_RDY_WIDTH                                 (1)
#define BSI_MM_IMM_STATUS_1_CORE1_IMM_RDY_MASK                                  (0x00000001)
#define BSI_MM_IMM_STATUS_1_CORE1_IMM_RDY_BIT                                   (0x00000001)

#define BSI_MM_IMM_RDAT_L_1_CORE1_IMM_RDAT_L_LSB                                (0)
#define BSI_MM_IMM_RDAT_L_1_CORE1_IMM_RDAT_L_WIDTH                              (32)
#define BSI_MM_IMM_RDAT_L_1_CORE1_IMM_RDAT_L_MASK                               (0xFFFFFFFF)

#define BSI_MM_IMM_RDAT_H_1_CORE1_IMM_RDAT_H_LSB                                (0)
#define BSI_MM_IMM_RDAT_H_1_CORE1_IMM_RDAT_H_WIDTH                              (4)
#define BSI_MM_IMM_RDAT_H_1_CORE1_IMM_RDAT_H_MASK                               (0x0000000F)

#define BSI_MM_IMM_RW_LEN0_1_CORE1_IMM_MIPI_LOCK0_LSB                           (31)
#define BSI_MM_IMM_RW_LEN0_1_CORE1_IMM_MIPI_LOCK0_WIDTH                         (1)
#define BSI_MM_IMM_RW_LEN0_1_CORE1_IMM_MIPI_LOCK0_MASK                          (0x80000000)
#define BSI_MM_IMM_RW_LEN0_1_CORE1_IMM_MIPI_LOCK0_BIT                           (0x80000000)

#define BSI_MM_IMM_RW_LEN0_1_CORE1_IMM_MIPI_RLEN0_LSB                           (16)
#define BSI_MM_IMM_RW_LEN0_1_CORE1_IMM_MIPI_RLEN0_WIDTH                         (6)
#define BSI_MM_IMM_RW_LEN0_1_CORE1_IMM_MIPI_RLEN0_MASK                          (0x003F0000)

#define BSI_MM_IMM_RW_LEN0_1_CORE1_IMM_MIPI_WLEN0_LSB                           (0)
#define BSI_MM_IMM_RW_LEN0_1_CORE1_IMM_MIPI_WLEN0_WIDTH                         (5)
#define BSI_MM_IMM_RW_LEN0_1_CORE1_IMM_MIPI_WLEN0_MASK                          (0x0000001F)

#define BSI_MM_IMM_WDATA1_1_CORE1_IMM_MIPI_WDATA1_LSB                           (0)
#define BSI_MM_IMM_WDATA1_1_CORE1_IMM_MIPI_WDATA1_WIDTH                         (32)
#define BSI_MM_IMM_WDATA1_1_CORE1_IMM_MIPI_WDATA1_MASK                          (0xFFFFFFFF)

#define BSI_MM_IMM_RW_LEN1_1_CORE1_IMM_MIPI_RLEN1_LSB                           (16)
#define BSI_MM_IMM_RW_LEN1_1_CORE1_IMM_MIPI_RLEN1_WIDTH                         (6)
#define BSI_MM_IMM_RW_LEN1_1_CORE1_IMM_MIPI_RLEN1_MASK                          (0x003F0000)

#define BSI_MM_IMM_RW_LEN1_1_CORE1_IMM_MIPI_WLEN1_LSB                           (0)
#define BSI_MM_IMM_RW_LEN1_1_CORE1_IMM_MIPI_WLEN1_WIDTH                         (5)
#define BSI_MM_IMM_RW_LEN1_1_CORE1_IMM_MIPI_WLEN1_MASK                          (0x0000001F)

#define BSI_MM_IMM_READ_STATUS_CLR_CORE1_IMM_RD_STATUS_CLR_LSB                  (2)
#define BSI_MM_IMM_READ_STATUS_CLR_CORE1_IMM_RD_STATUS_CLR_WIDTH                (1)
#define BSI_MM_IMM_READ_STATUS_CLR_CORE1_IMM_RD_STATUS_CLR_MASK                 (0x00000004)
#define BSI_MM_IMM_READ_STATUS_CLR_CORE1_IMM_RD_STATUS_CLR_BIT                  (0x00000004)

#define BSI_MM_IMM_READ_STATUS_CLR_CORE0_IMM_RD_STATUS_CLR_LSB                  (0)
#define BSI_MM_IMM_READ_STATUS_CLR_CORE0_IMM_RD_STATUS_CLR_WIDTH                (1)
#define BSI_MM_IMM_READ_STATUS_CLR_CORE0_IMM_RD_STATUS_CLR_MASK                 (0x00000001)
#define BSI_MM_IMM_READ_STATUS_CLR_CORE0_IMM_RD_STATUS_CLR_BIT                  (0x00000001)

#define BSI_MM_IMM_READ_STATUS_CORE1_IMM_RD_RDY_LSB                             (2)
#define BSI_MM_IMM_READ_STATUS_CORE1_IMM_RD_RDY_WIDTH                           (1)
#define BSI_MM_IMM_READ_STATUS_CORE1_IMM_RD_RDY_MASK                            (0x00000004)
#define BSI_MM_IMM_READ_STATUS_CORE1_IMM_RD_RDY_BIT                             (0x00000004)

#define BSI_MM_IMM_READ_STATUS_CORE0_IMM_RD_RDY_LSB                             (0)
#define BSI_MM_IMM_READ_STATUS_CORE0_IMM_RD_RDY_WIDTH                           (1)
#define BSI_MM_IMM_READ_STATUS_CORE0_IMM_RD_RDY_MASK                            (0x00000001)
#define BSI_MM_IMM_READ_STATUS_CORE0_IMM_RD_RDY_BIT                             (0x00000001)

#define BSI_G_TXDATA_CON_BFE_RF_RW_BIT_LSB                                      (17)
#define BSI_G_TXDATA_CON_BFE_RF_RW_BIT_WIDTH                                    (1)
#define BSI_G_TXDATA_CON_BFE_RF_RW_BIT_MASK                                     (0x00020000)
#define BSI_G_TXDATA_CON_BFE_RF_RW_BIT_BIT                                      (0x00020000)

#define BSI_G_TXDATA_CON_BFE_RF_DATA_BIT_LSB                                    (16)
#define BSI_G_TXDATA_CON_BFE_RF_DATA_BIT_WIDTH                                  (1)
#define BSI_G_TXDATA_CON_BFE_RF_DATA_BIT_MASK                                   (0x00010000)
#define BSI_G_TXDATA_CON_BFE_RF_DATA_BIT_BIT                                    (0x00010000)

#define BSI_G_TXDATA_CON_BFE_TXDATA_CS_LSB                                      (8)
#define BSI_G_TXDATA_CON_BFE_TXDATA_CS_WIDTH                                    (1)
#define BSI_G_TXDATA_CON_BFE_TXDATA_CS_MASK                                     (0x00000100)
#define BSI_G_TXDATA_CON_BFE_TXDATA_CS_BIT                                      (0x00000100)

#define BSI_G_TXDATA_CON_BFE_ENABLE_LSB                                         (0)
#define BSI_G_TXDATA_CON_BFE_ENABLE_WIDTH                                       (1)
#define BSI_G_TXDATA_CON_BFE_ENABLE_MASK                                        (0x00000001)
#define BSI_G_TXDATA_CON_BFE_ENABLE_BIT                                         (0x00000001)

#define BSI_G_ERR_DET_BFE_ERROR_TXDATA_LSB                                      (1)
#define BSI_G_ERR_DET_BFE_ERROR_TXDATA_WIDTH                                    (1)
#define BSI_G_ERR_DET_BFE_ERROR_TXDATA_MASK                                     (0x00000002)
#define BSI_G_ERR_DET_BFE_ERROR_TXDATA_BIT                                      (0x00000002)

#define BSI_G_ERR_DET_BFE_CLR_LSB                                               (0)
#define BSI_G_ERR_DET_BFE_CLR_WIDTH                                             (1)
#define BSI_G_ERR_DET_BFE_CLR_MASK                                              (0x00000001)
#define BSI_G_ERR_DET_BFE_CLR_BIT                                               (0x00000001)

#define BSI_MM_SW_CTRL_SW_CTRL_CG_EN_LSB                                        (1)
#define BSI_MM_SW_CTRL_SW_CTRL_CG_EN_WIDTH                                      (1)
#define BSI_MM_SW_CTRL_SW_CTRL_CG_EN_MASK                                       (0x00000002)
#define BSI_MM_SW_CTRL_SW_CTRL_CG_EN_BIT                                        (0x00000002)

#define BSI_MM_SW_CTRL_SW_CTRL_HWRESET_LSB                                      (0)
#define BSI_MM_SW_CTRL_SW_CTRL_HWRESET_WIDTH                                    (1)
#define BSI_MM_SW_CTRL_SW_CTRL_HWRESET_MASK                                     (0x00000001)
#define BSI_MM_SW_CTRL_SW_CTRL_HWRESET_BIT                                      (0x00000001)

#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT15_ENA_LSB                                (15)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT15_ENA_WIDTH                              (1)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT15_ENA_MASK                               (0x00008000)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT15_ENA_BIT                                (0x00008000)

#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT14_ENA_LSB                                (14)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT14_ENA_WIDTH                              (1)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT14_ENA_MASK                               (0x00004000)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT14_ENA_BIT                                (0x00004000)

#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT13_ENA_LSB                                (13)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT13_ENA_WIDTH                              (1)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT13_ENA_MASK                               (0x00002000)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT13_ENA_BIT                                (0x00002000)

#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT12_ENA_LSB                                (12)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT12_ENA_WIDTH                              (1)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT12_ENA_MASK                               (0x00001000)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT12_ENA_BIT                                (0x00001000)

#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT11_ENA_LSB                                (11)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT11_ENA_WIDTH                              (1)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT11_ENA_MASK                               (0x00000800)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT11_ENA_BIT                                (0x00000800)

#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT10_ENA_LSB                                (10)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT10_ENA_WIDTH                              (1)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT10_ENA_MASK                               (0x00000400)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT10_ENA_BIT                                (0x00000400)

#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT9_ENA_LSB                                 (9)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT9_ENA_WIDTH                               (1)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT9_ENA_MASK                                (0x00000200)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT9_ENA_BIT                                 (0x00000200)

#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT8_ENA_LSB                                 (8)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT8_ENA_WIDTH                               (1)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT8_ENA_MASK                                (0x00000100)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT8_ENA_BIT                                 (0x00000100)

#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT7_ENA_LSB                                 (7)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT7_ENA_WIDTH                               (1)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT7_ENA_MASK                                (0x00000080)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT7_ENA_BIT                                 (0x00000080)

#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT6_ENA_LSB                                 (6)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT6_ENA_WIDTH                               (1)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT6_ENA_MASK                                (0x00000040)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT6_ENA_BIT                                 (0x00000040)

#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT5_ENA_LSB                                 (5)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT5_ENA_WIDTH                               (1)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT5_ENA_MASK                                (0x00000020)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT5_ENA_BIT                                 (0x00000020)

#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT4_ENA_LSB                                 (4)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT4_ENA_WIDTH                               (1)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT4_ENA_MASK                                (0x00000010)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT4_ENA_BIT                                 (0x00000010)

#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT3_ENA_LSB                                 (3)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT3_ENA_WIDTH                               (1)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT3_ENA_MASK                                (0x00000008)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT3_ENA_BIT                                 (0x00000008)

#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT2_ENA_LSB                                 (2)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT2_ENA_WIDTH                               (1)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT2_ENA_MASK                                (0x00000004)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT2_ENA_BIT                                 (0x00000004)

#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT1_ENA_LSB                                 (1)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT1_ENA_WIDTH                               (1)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT1_ENA_MASK                                (0x00000002)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT1_ENA_BIT                                 (0x00000002)

#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT0_ENA_LSB                                 (0)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT0_ENA_WIDTH                               (1)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT0_ENA_MASK                                (0x00000001)
#define BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT0_ENA_BIT                                 (0x00000001)

#define BSI_MM_RFPOR_CONF_RFPOR_RFIC_SW_TRIG1_CLR_LSB                           (5)
#define BSI_MM_RFPOR_CONF_RFPOR_RFIC_SW_TRIG1_CLR_WIDTH                         (1)
#define BSI_MM_RFPOR_CONF_RFPOR_RFIC_SW_TRIG1_CLR_MASK                          (0x00000020)
#define BSI_MM_RFPOR_CONF_RFPOR_RFIC_SW_TRIG1_CLR_BIT                           (0x00000020)

#define BSI_MM_RFPOR_CONF_RFPOR_RFIC_SW_TRIG1_TRIG_LSB                          (4)
#define BSI_MM_RFPOR_CONF_RFPOR_RFIC_SW_TRIG1_TRIG_WIDTH                        (1)
#define BSI_MM_RFPOR_CONF_RFPOR_RFIC_SW_TRIG1_TRIG_MASK                         (0x00000010)
#define BSI_MM_RFPOR_CONF_RFPOR_RFIC_SW_TRIG1_TRIG_BIT                          (0x00000010)

#define BSI_MM_RFPOR_CONF_RFPOR_RFIC_TRIG1_ENA_LSB                              (3)
#define BSI_MM_RFPOR_CONF_RFPOR_RFIC_TRIG1_ENA_WIDTH                            (1)
#define BSI_MM_RFPOR_CONF_RFPOR_RFIC_TRIG1_ENA_MASK                             (0x00000008)
#define BSI_MM_RFPOR_CONF_RFPOR_RFIC_TRIG1_ENA_BIT                              (0x00000008)

#define BSI_MM_RFPOR_CONF_RFPOR_RFIC_SW_TRIG0_CLR_LSB                           (2)
#define BSI_MM_RFPOR_CONF_RFPOR_RFIC_SW_TRIG0_CLR_WIDTH                         (1)
#define BSI_MM_RFPOR_CONF_RFPOR_RFIC_SW_TRIG0_CLR_MASK                          (0x00000004)
#define BSI_MM_RFPOR_CONF_RFPOR_RFIC_SW_TRIG0_CLR_BIT                           (0x00000004)

#define BSI_MM_RFPOR_CONF_RFPOR_RFIC_SW_TRIG0_TRIG_LSB                          (1)
#define BSI_MM_RFPOR_CONF_RFPOR_RFIC_SW_TRIG0_TRIG_WIDTH                        (1)
#define BSI_MM_RFPOR_CONF_RFPOR_RFIC_SW_TRIG0_TRIG_MASK                         (0x00000002)
#define BSI_MM_RFPOR_CONF_RFPOR_RFIC_SW_TRIG0_TRIG_BIT                          (0x00000002)

#define BSI_MM_RFPOR_CONF_RFPOR_RFIC_TRIG0_ENA_LSB                              (0)
#define BSI_MM_RFPOR_CONF_RFPOR_RFIC_TRIG0_ENA_WIDTH                            (1)
#define BSI_MM_RFPOR_CONF_RFPOR_RFIC_TRIG0_ENA_MASK                             (0x00000001)
#define BSI_MM_RFPOR_CONF_RFPOR_RFIC_TRIG0_ENA_BIT                              (0x00000001)

#define BSI_MM_RFPOR_STATUS_RFPOR_EVT15_STATUS_LSB                              (30)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT15_STATUS_WIDTH                            (2)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT15_STATUS_MASK                             (0xC0000000)

#define BSI_MM_RFPOR_STATUS_RFPOR_EVT14_STATUS_LSB                              (28)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT14_STATUS_WIDTH                            (2)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT14_STATUS_MASK                             (0x30000000)

#define BSI_MM_RFPOR_STATUS_RFPOR_EVT13_STATUS_LSB                              (26)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT13_STATUS_WIDTH                            (2)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT13_STATUS_MASK                             (0x0C000000)

#define BSI_MM_RFPOR_STATUS_RFPOR_EVT12_STATUS_LSB                              (24)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT12_STATUS_WIDTH                            (2)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT12_STATUS_MASK                             (0x03000000)

#define BSI_MM_RFPOR_STATUS_RFPOR_EVT11_STATUS_LSB                              (22)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT11_STATUS_WIDTH                            (2)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT11_STATUS_MASK                             (0x00C00000)

#define BSI_MM_RFPOR_STATUS_RFPOR_EVT10_STATUS_LSB                              (20)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT10_STATUS_WIDTH                            (2)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT10_STATUS_MASK                             (0x00300000)

#define BSI_MM_RFPOR_STATUS_RFPOR_EVT9_STATUS_LSB                               (18)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT9_STATUS_WIDTH                             (2)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT9_STATUS_MASK                              (0x000C0000)

#define BSI_MM_RFPOR_STATUS_RFPOR_EVT8_STATUS_LSB                               (16)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT8_STATUS_WIDTH                             (2)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT8_STATUS_MASK                              (0x00030000)

#define BSI_MM_RFPOR_STATUS_RFPOR_EVT7_STATUS_LSB                               (14)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT7_STATUS_WIDTH                             (2)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT7_STATUS_MASK                              (0x0000C000)

#define BSI_MM_RFPOR_STATUS_RFPOR_EVT6_STATUS_LSB                               (12)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT6_STATUS_WIDTH                             (2)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT6_STATUS_MASK                              (0x00003000)

#define BSI_MM_RFPOR_STATUS_RFPOR_EVT5_STATUS_LSB                               (10)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT5_STATUS_WIDTH                             (2)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT5_STATUS_MASK                              (0x00000C00)

#define BSI_MM_RFPOR_STATUS_RFPOR_EVT4_STATUS_LSB                               (8)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT4_STATUS_WIDTH                             (2)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT4_STATUS_MASK                              (0x00000300)

#define BSI_MM_RFPOR_STATUS_RFPOR_EVT3_STATUS_LSB                               (6)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT3_STATUS_WIDTH                             (2)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT3_STATUS_MASK                              (0x000000C0)

#define BSI_MM_RFPOR_STATUS_RFPOR_EVT2_STATUS_LSB                               (4)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT2_STATUS_WIDTH                             (2)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT2_STATUS_MASK                              (0x00000030)

#define BSI_MM_RFPOR_STATUS_RFPOR_EVT1_STATUS_LSB                               (2)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT1_STATUS_WIDTH                             (2)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT1_STATUS_MASK                              (0x0000000C)

#define BSI_MM_RFPOR_STATUS_RFPOR_EVT0_STATUS_LSB                               (0)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT0_STATUS_WIDTH                             (2)
#define BSI_MM_RFPOR_STATUS_RFPOR_EVT0_STATUS_MASK                              (0x00000003)

#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT15_STATUS_CLR_LSB                      (15)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT15_STATUS_CLR_WIDTH                    (1)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT15_STATUS_CLR_MASK                     (0x00008000)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT15_STATUS_CLR_BIT                      (0x00008000)

#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT14_STATUS_CLR_LSB                      (14)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT14_STATUS_CLR_WIDTH                    (1)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT14_STATUS_CLR_MASK                     (0x00004000)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT14_STATUS_CLR_BIT                      (0x00004000)

#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT13_STATUS_CLR_LSB                      (13)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT13_STATUS_CLR_WIDTH                    (1)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT13_STATUS_CLR_MASK                     (0x00002000)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT13_STATUS_CLR_BIT                      (0x00002000)

#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT12_STATUS_CLR_LSB                      (12)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT12_STATUS_CLR_WIDTH                    (1)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT12_STATUS_CLR_MASK                     (0x00001000)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT12_STATUS_CLR_BIT                      (0x00001000)

#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT11_STATUS_CLR_LSB                      (11)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT11_STATUS_CLR_WIDTH                    (1)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT11_STATUS_CLR_MASK                     (0x00000800)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT11_STATUS_CLR_BIT                      (0x00000800)

#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT10_STATUS_CLR_LSB                      (10)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT10_STATUS_CLR_WIDTH                    (1)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT10_STATUS_CLR_MASK                     (0x00000400)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT10_STATUS_CLR_BIT                      (0x00000400)

#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT9_STATUS_CLR_LSB                       (9)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT9_STATUS_CLR_WIDTH                     (1)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT9_STATUS_CLR_MASK                      (0x00000200)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT9_STATUS_CLR_BIT                       (0x00000200)

#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT8_STATUS_CLR_LSB                       (8)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT8_STATUS_CLR_WIDTH                     (1)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT8_STATUS_CLR_MASK                      (0x00000100)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT8_STATUS_CLR_BIT                       (0x00000100)

#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT7_STATUS_CLR_LSB                       (7)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT7_STATUS_CLR_WIDTH                     (1)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT7_STATUS_CLR_MASK                      (0x00000080)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT7_STATUS_CLR_BIT                       (0x00000080)

#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT6_STATUS_CLR_LSB                       (6)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT6_STATUS_CLR_WIDTH                     (1)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT6_STATUS_CLR_MASK                      (0x00000040)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT6_STATUS_CLR_BIT                       (0x00000040)

#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT5_STATUS_CLR_LSB                       (5)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT5_STATUS_CLR_WIDTH                     (1)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT5_STATUS_CLR_MASK                      (0x00000020)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT5_STATUS_CLR_BIT                       (0x00000020)

#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT4_STATUS_CLR_LSB                       (4)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT4_STATUS_CLR_WIDTH                     (1)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT4_STATUS_CLR_MASK                      (0x00000010)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT4_STATUS_CLR_BIT                       (0x00000010)

#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT3_STATUS_CLR_LSB                       (3)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT3_STATUS_CLR_WIDTH                     (1)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT3_STATUS_CLR_MASK                      (0x00000008)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT3_STATUS_CLR_BIT                       (0x00000008)

#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT2_STATUS_CLR_LSB                       (2)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT2_STATUS_CLR_WIDTH                     (1)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT2_STATUS_CLR_MASK                      (0x00000004)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT2_STATUS_CLR_BIT                       (0x00000004)

#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT1_STATUS_CLR_LSB                       (1)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT1_STATUS_CLR_WIDTH                     (1)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT1_STATUS_CLR_MASK                      (0x00000002)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT1_STATUS_CLR_BIT                       (0x00000002)

#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT0_STATUS_CLR_LSB                       (0)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT0_STATUS_CLR_WIDTH                     (1)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT0_STATUS_CLR_MASK                      (0x00000001)
#define BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT0_STATUS_CLR_BIT                       (0x00000001)

#define BSI_MM_EVENT_OFFSET_OFFSET_TIME_LSB                                     (0)
#define BSI_MM_EVENT_OFFSET_OFFSET_TIME_WIDTH                                   (20)
#define BSI_MM_EVENT_OFFSET_OFFSET_TIME_MASK                                    (0x000FFFFF)

#define BSI_MM_EVENT_CON_GLO_OFST_SEL_LSB                                       (31)
#define BSI_MM_EVENT_CON_GLO_OFST_SEL_WIDTH                                     (1)
#define BSI_MM_EVENT_CON_GLO_OFST_SEL_MASK                                      (0x80000000)
#define BSI_MM_EVENT_CON_GLO_OFST_SEL_BIT                                       (0x80000000)

#define BSI_MM_EVENT_CON_STOP_ADDR_LSB                                          (16)
#define BSI_MM_EVENT_CON_STOP_ADDR_WIDTH                                        (7)
#define BSI_MM_EVENT_CON_STOP_ADDR_MASK                                         (0x007F0000)

#define BSI_MM_EVENT_CON_START_ADDR_LSB                                         (0)
#define BSI_MM_EVENT_CON_START_ADDR_WIDTH                                       (7)
#define BSI_MM_EVENT_CON_START_ADDR_MASK                                        (0x0000007F)

#define BSI_MM_RFPOR_DATA_RFPOR_DATA_LSB                                        (0)
#define BSI_MM_RFPOR_DATA_RFPOR_DATA_WIDTH                                      (32)
#define BSI_MM_RFPOR_DATA_RFPOR_DATA_MASK                                       (0xFFFFFFFF)

#define BSI_MM_RFPOR_MIPI_CONF_RFPOR_MIPI_LOCK_LSB                              (24)
#define BSI_MM_RFPOR_MIPI_CONF_RFPOR_MIPI_LOCK_WIDTH                            (1)
#define BSI_MM_RFPOR_MIPI_CONF_RFPOR_MIPI_LOCK_MASK                             (0x01000000)
#define BSI_MM_RFPOR_MIPI_CONF_RFPOR_MIPI_LOCK_BIT                              (0x01000000)

#define BSI_MM_RFPOR_MIPI_CONF_RFPOR_MIPI_WLEN_LSB                              (8)
#define BSI_MM_RFPOR_MIPI_CONF_RFPOR_MIPI_WLEN_WIDTH                            (5)
#define BSI_MM_RFPOR_MIPI_CONF_RFPOR_MIPI_WLEN_MASK                             (0x00001F00)

#define BSI_MM_RFPOR_MIPI_CONF_RFPOR_PORT_SEL_LSB                               (0)
#define BSI_MM_RFPOR_MIPI_CONF_RFPOR_PORT_SEL_WIDTH                             (4)
#define BSI_MM_RFPOR_MIPI_CONF_RFPOR_PORT_SEL_MASK                              (0x0000000F)

/** BSI_MM_ARBSPI */
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_SW_CS_SEL_LSB                           (16)
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_SW_CS_SEL_WIDTH                         (1)
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_SW_CS_SEL_MASK                          (0x00010000)
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_SW_CS_SEL_BIT                           (0x00010000)

#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_BSI_CW_INSERT_0_ENABLE_LSB              (15)
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_BSI_CW_INSERT_0_ENABLE_WIDTH            (1)
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_BSI_CW_INSERT_0_ENABLE_MASK             (0x00008000)
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_BSI_CW_INSERT_0_ENABLE_BIT              (0x00008000)

#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_BSI_CW_INSERT_0_LSB                     (9)
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_BSI_CW_INSERT_0_WIDTH                   (6)
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_BSI_CW_INSERT_0_MASK                    (0x00007E00)

#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_BSI_IO_MODE_LSB                         (8)
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_BSI_IO_MODE_WIDTH                       (1)
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_BSI_IO_MODE_MASK                        (0x00000100)
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_BSI_IO_MODE_BIT                         (0x00000100)

#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_RESET_MODE_LSB                          (7)
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_RESET_MODE_WIDTH                        (1)
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_RESET_MODE_MASK                         (0x00000080)
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_RESET_MODE_BIT                          (0x00000080)

#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_READ_PHASE_LSB                          (5)
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_READ_PHASE_WIDTH                        (2)
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_READ_PHASE_MASK                         (0x00000060)

#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_DBG_EN_LSB                              (4)
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_DBG_EN_WIDTH                            (1)
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_DBG_EN_MASK                             (0x00000010)
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_DBG_EN_BIT                              (0x00000010)

#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_SINGLE_DIR_LSB                          (3)
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_SINGLE_DIR_WIDTH                        (1)
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_SINGLE_DIR_MASK                         (0x00000008)
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_SINGLE_DIR_BIT                          (0x00000008)

#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_BSI_MODE_LSB                            (1)
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_BSI_MODE_WIDTH                          (2)
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_BSI_MODE_MASK                           (0x00000006)

#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_MIPI_EN_LSB                             (0)
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_MIPI_EN_WIDTH                           (1)
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_MIPI_EN_MASK                            (0x00000001)
#define BSI_MM_ARBSPI_BSISPI_PORT_PARAM_MIPI_EN_BIT                             (0x00000001)

#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_DIN2_LSB                            (10)
#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_DIN2_WIDTH                          (1)
#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_DIN2_MASK                           (0x00000400)
#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_DIN2_BIT                            (0x00000400)

#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_DIN1_LSB                            (9)
#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_DIN1_WIDTH                          (1)
#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_DIN1_MASK                           (0x00000200)
#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_DIN1_BIT                            (0x00000200)

#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_DIN0_LSB                            (8)
#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_DIN0_WIDTH                          (1)
#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_DIN0_MASK                           (0x00000100)
#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_DIN0_BIT                            (0x00000100)

#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_OE_LSB                              (5)
#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_OE_WIDTH                            (1)
#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_OE_MASK                             (0x00000020)
#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_OE_BIT                              (0x00000020)

#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_DATA2_LSB                           (4)
#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_DATA2_WIDTH                         (1)
#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_DATA2_MASK                          (0x00000010)
#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_DATA2_BIT                           (0x00000010)

#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_DATA1_LSB                           (3)
#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_DATA1_WIDTH                         (1)
#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_DATA1_MASK                          (0x00000008)
#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_DATA1_BIT                           (0x00000008)

#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_DATA0_LSB                           (2)
#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_DATA0_WIDTH                         (1)
#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_DATA0_MASK                          (0x00000004)
#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_DATA0_BIT                           (0x00000004)

#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_CS_LSB                              (1)
#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_CS_WIDTH                            (1)
#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_CS_MASK                             (0x00000002)
#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_CS_BIT                              (0x00000002)

#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_CLK_LSB                             (0)
#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_CLK_WIDTH                           (1)
#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_CLK_MASK                            (0x00000001)
#define BSI_MM_ARBSPI_BSISPI_SW_MODE_SW_BSI_CLK_BIT                             (0x00000001)

#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_WLEN_CMD_LSB                            (24)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_WLEN_CMD_WIDTH                          (6)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_WLEN_CMD_MASK                           (0x3F000000)

#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_BSI_IDLE_CNT_CMD_LSB                    (16)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_BSI_IDLE_CNT_CMD_WIDTH                  (5)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_BSI_IDLE_CNT_CMD_MASK                   (0x001F0000)

#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_RD_TRANS_LEN_CMD_LSB                    (12)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_RD_TRANS_LEN_CMD_WIDTH                  (4)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_RD_TRANS_LEN_CMD_MASK                   (0x0000F000)

#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_RD_TRANS_CLKON_CMD_LSB                  (11)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_RD_TRANS_CLKON_CMD_WIDTH                (1)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_RD_TRANS_CLKON_CMD_MASK                 (0x00000800)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_RD_TRANS_CLKON_CMD_BIT                  (0x00000800)

#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_RD_CLK_SPD_CMD_LSB                      (8)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_RD_CLK_SPD_CMD_WIDTH                    (3)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_RD_CLK_SPD_CMD_MASK                     (0x00000700)

#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_CS_POL_CMD_LSB                          (7)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_CS_POL_CMD_WIDTH                        (1)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_CS_POL_CMD_MASK                         (0x00000080)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_CS_POL_CMD_BIT                          (0x00000080)

#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_CS_LEN_CMD_LSB                          (5)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_CS_LEN_CMD_WIDTH                        (2)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_CS_LEN_CMD_MASK                         (0x00000060)

#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_CLK_SPD_CMD_LSB                         (2)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_CLK_SPD_CMD_WIDTH                       (3)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_CLK_SPD_CMD_MASK                        (0x0000001C)

#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_CLK_POL_CMD_LSB                         (0)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_CLK_POL_CMD_WIDTH                       (2)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM1_CLK_POL_CMD_MASK                        (0x00000003)

#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM2_RD_RLEN_CMD_LSB                         (24)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM2_RD_RLEN_CMD_WIDTH                       (6)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM2_RD_RLEN_CMD_MASK                        (0x3F000000)

#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM2_RD_WLEN_CMD_LSB                         (16)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM2_RD_WLEN_CMD_WIDTH                       (5)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM2_RD_WLEN_CMD_MASK                        (0x001F0000)

#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM2_RD_RDATA_CS_POL_CMD_LSB                 (15)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM2_RD_RDATA_CS_POL_CMD_WIDTH               (1)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM2_RD_RDATA_CS_POL_CMD_MASK                (0x00008000)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM2_RD_RDATA_CS_POL_CMD_BIT                 (0x00008000)

#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM2_RD_TRANS_CS_WAVEFORM_CMD_LSB            (0)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM2_RD_TRANS_CS_WAVEFORM_CMD_WIDTH          (15)
#define BSI_MM_ARBSPI_BSISPI_CMD_PARAM2_RD_TRANS_CS_WAVEFORM_CMD_MASK           (0x00007FFF)

#define BSI_MM_ARBSPI_BSISPI_GSM_TXDATA_PARAM_WLEN_GSM_TXDATA_LSB               (24)
#define BSI_MM_ARBSPI_BSISPI_GSM_TXDATA_PARAM_WLEN_GSM_TXDATA_WIDTH             (6)
#define BSI_MM_ARBSPI_BSISPI_GSM_TXDATA_PARAM_WLEN_GSM_TXDATA_MASK              (0x3F000000)

#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_IDC_ARB_PRIORITY_IDC_OFF_LSB             (16)
#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_IDC_ARB_PRIORITY_IDC_OFF_WIDTH           (8)
#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_IDC_ARB_PRIORITY_IDC_OFF_MASK            (0x00FF0000)

#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_IDC_ARB_PRIORITY_IDC_ON_LSB              (0)
#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_IDC_ARB_PRIORITY_IDC_ON_WIDTH            (9)
#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_IDC_ARB_PRIORITY_IDC_ON_MASK             (0x000001FF)

#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_DFE_ARB_PRIORITY_TXUPC_LSB               (16)
#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_DFE_ARB_PRIORITY_TXUPC_WIDTH             (8)
#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_DFE_ARB_PRIORITY_TXUPC_MASK              (0x00FF0000)

#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_DFE_ARB_PRIORITY_RXAGC_LSB               (0)
#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_DFE_ARB_PRIORITY_RXAGC_WIDTH             (9)
#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_DFE_ARB_PRIORITY_RXAGC_MASK              (0x000001FF)

#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_SCH_ARB_PRIORITY_SCH_RD_LSB              (16)
#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_SCH_ARB_PRIORITY_SCH_RD_WIDTH            (8)
#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_SCH_ARB_PRIORITY_SCH_RD_MASK             (0x00FF0000)

#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_SCH_ARB_PRIORITY_SCH_WR_LSB              (0)
#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_SCH_ARB_PRIORITY_SCH_WR_WIDTH            (9)
#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_SCH_ARB_PRIORITY_SCH_WR_MASK             (0x000001FF)

#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_BFE_IMM_ARB_PRIORITY_IMM_LSB             (16)
#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_BFE_IMM_ARB_PRIORITY_IMM_WIDTH           (8)
#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_BFE_IMM_ARB_PRIORITY_IMM_MASK            (0x00FF0000)

#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_BFE_IMM_ARB_PRIORITY_BFE_LSB             (0)
#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_BFE_IMM_ARB_PRIORITY_BFE_WIDTH           (9)
#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_BFE_IMM_ARB_PRIORITY_BFE_MASK            (0x000001FF)

#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_RFPOR_ARB_PRIORITY_RFPOR0_LSB            (0)
#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_RFPOR_ARB_PRIORITY_RFPOR0_WIDTH          (9)
#define BSI_MM_ARBSPI_BSI_ARB_PRIORITY_RFPOR_ARB_PRIORITY_RFPOR0_MASK           (0x000001FF)

#define BSI_MM_ARBSPI_BSI_SPICTRL_DEBUG0_SPI_DBG_FLAG0_LSB                      (0)
#define BSI_MM_ARBSPI_BSI_SPICTRL_DEBUG0_SPI_DBG_FLAG0_WIDTH                    (32)
#define BSI_MM_ARBSPI_BSI_SPICTRL_DEBUG0_SPI_DBG_FLAG0_MASK                     (0xFFFFFFFF)

#define BSI_MM_ARBSPI_BSI_SPICTRL_DEBUG1_SPI_DBG_FLAG1_LSB                      (0)
#define BSI_MM_ARBSPI_BSI_SPICTRL_DEBUG1_SPI_DBG_FLAG1_WIDTH                    (32)
#define BSI_MM_ARBSPI_BSI_SPICTRL_DEBUG1_SPI_DBG_FLAG1_MASK                     (0xFFFFFFFF)

#define BSI_MM_ARBSPI_BSI_SPICTRL_DEBUG2_SPI_DBG_FLAG2_LSB                      (0)
#define BSI_MM_ARBSPI_BSI_SPICTRL_DEBUG2_SPI_DBG_FLAG2_WIDTH                    (32)
#define BSI_MM_ARBSPI_BSI_SPICTRL_DEBUG2_SPI_DBG_FLAG2_MASK                     (0xFFFFFFFF)

#define BSI_MM_ARBSPI_BSI_ARB_DEBUG0_ARB_DBG_FLAG0_LSB                          (0)
#define BSI_MM_ARBSPI_BSI_ARB_DEBUG0_ARB_DBG_FLAG0_WIDTH                        (32)
#define BSI_MM_ARBSPI_BSI_ARB_DEBUG0_ARB_DBG_FLAG0_MASK                         (0xFFFFFFFF)

#define BSI_MM_ARBSPI_BSI_ARB_DEBUG1_ARB_DBG_FLAG1_LSB                          (0)
#define BSI_MM_ARBSPI_BSI_ARB_DEBUG1_ARB_DBG_FLAG1_WIDTH                        (32)
#define BSI_MM_ARBSPI_BSI_ARB_DEBUG1_ARB_DBG_FLAG1_MASK                         (0xFFFFFFFF)

#define BSI_MM_ARBSPI_BSI_ARB_DEBUG2_ARB_DBG_FLAG2_LSB                          (0)
#define BSI_MM_ARBSPI_BSI_ARB_DEBUG2_ARB_DBG_FLAG2_WIDTH                        (32)
#define BSI_MM_ARBSPI_BSI_ARB_DEBUG2_ARB_DBG_FLAG2_MASK                         (0xFFFFFFFF)

#define BSI_MM_ARBSPI_BSI_ARB_DEBUG3_ARB_DBG_FLAG3_LSB                          (0)
#define BSI_MM_ARBSPI_BSI_ARB_DEBUG3_ARB_DBG_FLAG3_WIDTH                        (32)
#define BSI_MM_ARBSPI_BSI_ARB_DEBUG3_ARB_DBG_FLAG3_MASK                         (0xFFFFFFFF)

#define BSI_MM_ARBSPI_BSISPI_LOGGER_PARAM_BSI_LOGGER_WPTR_LSB                   (16)
#define BSI_MM_ARBSPI_BSISPI_LOGGER_PARAM_BSI_LOGGER_WPTR_WIDTH                 (7)
#define BSI_MM_ARBSPI_BSISPI_LOGGER_PARAM_BSI_LOGGER_WPTR_MASK                  (0x007F0000)

#define BSI_MM_ARBSPI_BSISPI_LOGGER_PARAM_BSI_LOGGER_TIMER_EN_LSB               (1)
#define BSI_MM_ARBSPI_BSISPI_LOGGER_PARAM_BSI_LOGGER_TIMER_EN_WIDTH             (1)
#define BSI_MM_ARBSPI_BSISPI_LOGGER_PARAM_BSI_LOGGER_TIMER_EN_MASK              (0x00000002)
#define BSI_MM_ARBSPI_BSISPI_LOGGER_PARAM_BSI_LOGGER_TIMER_EN_BIT               (0x00000002)

#define BSI_MM_ARBSPI_BSISPI_LOGGER_PARAM_BSI_LOGGER_EN_LSB                     (0)
#define BSI_MM_ARBSPI_BSISPI_LOGGER_PARAM_BSI_LOGGER_EN_WIDTH                   (1)
#define BSI_MM_ARBSPI_BSISPI_LOGGER_PARAM_BSI_LOGGER_EN_MASK                    (0x00000001)
#define BSI_MM_ARBSPI_BSISPI_LOGGER_PARAM_BSI_LOGGER_EN_BIT                     (0x00000001)

#define BSI_MM_ARBSPI_BSISPI_LOGGER_DATA_L_BSI_LOGGER_CW_LSB                    (0)
#define BSI_MM_ARBSPI_BSISPI_LOGGER_DATA_L_BSI_LOGGER_CW_WIDTH                  (32)
#define BSI_MM_ARBSPI_BSISPI_LOGGER_DATA_L_BSI_LOGGER_CW_MASK                   (0xFFFFFFFF)

#define BSI_MM_ARBSPI_BSISPI_LOGGER_DATA_H_BSI_LOGGER_TIMING_LSB                (16)
#define BSI_MM_ARBSPI_BSISPI_LOGGER_DATA_H_BSI_LOGGER_TIMING_WIDTH              (15)
#define BSI_MM_ARBSPI_BSISPI_LOGGER_DATA_H_BSI_LOGGER_TIMING_MASK               (0x7FFF0000)

#define BSI_MM_ARBSPI_BSISPI_LOGGER_DATA_H_BSI_LOGGER_RAT_ID_LSB                (9)
#define BSI_MM_ARBSPI_BSISPI_LOGGER_DATA_H_BSI_LOGGER_RAT_ID_WIDTH              (3)
#define BSI_MM_ARBSPI_BSISPI_LOGGER_DATA_H_BSI_LOGGER_RAT_ID_MASK               (0x00000E00)

#define BSI_MM_ARBSPI_BSISPI_LOGGER_DATA_H_BSI_LOGGER_MODE_ID_LSB               (4)
#define BSI_MM_ARBSPI_BSISPI_LOGGER_DATA_H_BSI_LOGGER_MODE_ID_WIDTH             (4)
#define BSI_MM_ARBSPI_BSISPI_LOGGER_DATA_H_BSI_LOGGER_MODE_ID_MASK              (0x000000F0)

#define BSI_MM_ARBSPI_BSISPI_LOGGER_DATA_H_BSI_LOGGER_CW_RW_LSB                 (0)
#define BSI_MM_ARBSPI_BSISPI_LOGGER_DATA_H_BSI_LOGGER_CW_RW_WIDTH               (1)
#define BSI_MM_ARBSPI_BSISPI_LOGGER_DATA_H_BSI_LOGGER_CW_RW_MASK                (0x00000001)
#define BSI_MM_ARBSPI_BSISPI_LOGGER_DATA_H_BSI_LOGGER_CW_RW_BIT                 (0x00000001)

/** BPI_MM */
#define BPI_TOP_TPC_AGC_AND_EN_BPI_TOP_TPC_AND_EN_LSB                           (28)
#define BPI_TOP_TPC_AGC_AND_EN_BPI_TOP_TPC_AND_EN_WIDTH                         (2)
#define BPI_TOP_TPC_AGC_AND_EN_BPI_TOP_TPC_AND_EN_MASK                          (0x30000000)

#define BPI_TOP_TPC_AGC_AND_EN_BPI_TOP_AGC_AND_EN_LSB                           (0)
#define BPI_TOP_TPC_AGC_AND_EN_BPI_TOP_AGC_AND_EN_WIDTH                         (20)
#define BPI_TOP_TPC_AGC_AND_EN_BPI_TOP_AGC_AND_EN_MASK                          (0x000FFFFF)

#define BPI_TOP_TPC_AGC_DATA_TPC_BPI_VM_LSB                                     (28)
#define BPI_TOP_TPC_AGC_DATA_TPC_BPI_VM_WIDTH                                   (2)
#define BPI_TOP_TPC_AGC_DATA_TPC_BPI_VM_MASK                                    (0x30000000)

#define BPI_TOP_TPC_AGC_DATA_RXDFE_BPI_ELNA_LSB                                 (0)
#define BPI_TOP_TPC_AGC_DATA_RXDFE_BPI_ELNA_WIDTH                               (20)
#define BPI_TOP_TPC_AGC_DATA_RXDFE_BPI_ELNA_MASK                                (0x000FFFFF)

#define BPI_TOP_OUT_OR_BPI_TOP_OUT_OR_31_28_LSB                                 (28)
#define BPI_TOP_OUT_OR_BPI_TOP_OUT_OR_31_28_WIDTH                               (4)
#define BPI_TOP_OUT_OR_BPI_TOP_OUT_OR_31_28_MASK                                (0xF0000000)

#define BPI_TOP_OUT_OR_BPI_TOP_OUT_OR_19_0_LSB                                  (0)
#define BPI_TOP_OUT_OR_BPI_TOP_OUT_OR_19_0_WIDTH                                (20)
#define BPI_TOP_OUT_OR_BPI_TOP_OUT_OR_19_0_MASK                                 (0x000FFFFF)

#define BPI_TOP_OUT_AND_BPI_TOP_OUT_AND_31_28_LSB                               (28)
#define BPI_TOP_OUT_AND_BPI_TOP_OUT_AND_31_28_WIDTH                             (4)
#define BPI_TOP_OUT_AND_BPI_TOP_OUT_AND_31_28_MASK                              (0xF0000000)

#define BPI_TOP_OUT_AND_BPI_TOP_OUT_AND_19_0_LSB                                (0)
#define BPI_TOP_OUT_AND_BPI_TOP_OUT_AND_19_0_WIDTH                              (20)
#define BPI_TOP_OUT_AND_BPI_TOP_OUT_AND_19_0_MASK                               (0x000FFFFF)

#define BPI_TOP_MASK_GSM_BPI_TOP_MASK_GSM_31_28_LSB                             (28)
#define BPI_TOP_MASK_GSM_BPI_TOP_MASK_GSM_31_28_WIDTH                           (4)
#define BPI_TOP_MASK_GSM_BPI_TOP_MASK_GSM_31_28_MASK                            (0xF0000000)

#define BPI_TOP_MASK_GSM_BPI_TOP_MASK_GSM_19_0_LSB                              (0)
#define BPI_TOP_MASK_GSM_BPI_TOP_MASK_GSM_19_0_WIDTH                            (20)
#define BPI_TOP_MASK_GSM_BPI_TOP_MASK_GSM_19_0_MASK                             (0x000FFFFF)

#define BPI_TOP_MASK_FDD_BPI_TOP_MASK_FDD_31_28_LSB                             (28)
#define BPI_TOP_MASK_FDD_BPI_TOP_MASK_FDD_31_28_WIDTH                           (4)
#define BPI_TOP_MASK_FDD_BPI_TOP_MASK_FDD_31_28_MASK                            (0xF0000000)

#define BPI_TOP_MASK_FDD_BPI_TOP_MASK_FDD_19_0_LSB                              (0)
#define BPI_TOP_MASK_FDD_BPI_TOP_MASK_FDD_19_0_WIDTH                            (20)
#define BPI_TOP_MASK_FDD_BPI_TOP_MASK_FDD_19_0_MASK                             (0x000FFFFF)

#define BPI_TOP_MASK_TDD_BPI_TOP_MASK_TDD_31_28_LSB                             (28)
#define BPI_TOP_MASK_TDD_BPI_TOP_MASK_TDD_31_28_WIDTH                           (4)
#define BPI_TOP_MASK_TDD_BPI_TOP_MASK_TDD_31_28_MASK                            (0xF0000000)

#define BPI_TOP_MASK_TDD_BPI_TOP_MASK_TDD_19_0_LSB                              (0)
#define BPI_TOP_MASK_TDD_BPI_TOP_MASK_TDD_19_0_WIDTH                            (20)
#define BPI_TOP_MASK_TDD_BPI_TOP_MASK_TDD_19_0_MASK                             (0x000FFFFF)

#define BPI_TOP_MASK_LTE_BPI_TOP_MASK_LTE_31_28_LSB                             (28)
#define BPI_TOP_MASK_LTE_BPI_TOP_MASK_LTE_31_28_WIDTH                           (4)
#define BPI_TOP_MASK_LTE_BPI_TOP_MASK_LTE_31_28_MASK                            (0xF0000000)

#define BPI_TOP_MASK_LTE_BPI_TOP_MASK_LTE_19_0_LSB                              (0)
#define BPI_TOP_MASK_LTE_BPI_TOP_MASK_LTE_19_0_WIDTH                            (20)
#define BPI_TOP_MASK_LTE_BPI_TOP_MASK_LTE_19_0_MASK                             (0x000FFFFF)

#define BPI_TOP_MASK_C2K1X_BPI_TOP_MASK_C2K1X_31_28_LSB                         (28)
#define BPI_TOP_MASK_C2K1X_BPI_TOP_MASK_C2K1X_31_28_WIDTH                       (4)
#define BPI_TOP_MASK_C2K1X_BPI_TOP_MASK_C2K1X_31_28_MASK                        (0xF0000000)

#define BPI_TOP_MASK_C2K1X_BPI_TOP_MASK_C2K1X_19_0_LSB                          (0)
#define BPI_TOP_MASK_C2K1X_BPI_TOP_MASK_C2K1X_19_0_WIDTH                        (20)
#define BPI_TOP_MASK_C2K1X_BPI_TOP_MASK_C2K1X_19_0_MASK                         (0x000FFFFF)

#define BPI_TOP_MASK_C2KDO_BPI_TOP_MASK_C2KDO_31_28_LSB                         (28)
#define BPI_TOP_MASK_C2KDO_BPI_TOP_MASK_C2KDO_31_28_WIDTH                       (4)
#define BPI_TOP_MASK_C2KDO_BPI_TOP_MASK_C2KDO_31_28_MASK                        (0xF0000000)

#define BPI_TOP_MASK_C2KDO_BPI_TOP_MASK_C2KDO_19_0_LSB                          (0)
#define BPI_TOP_MASK_C2KDO_BPI_TOP_MASK_C2KDO_19_0_WIDTH                        (20)
#define BPI_TOP_MASK_C2KDO_BPI_TOP_MASK_C2KDO_19_0_MASK                         (0x000FFFFF)

#define BPI_TOP_OUT_BUS_DATA_BPI_TOP_OUT_BUS_DATA_31_28_LSB                     (28)
#define BPI_TOP_OUT_BUS_DATA_BPI_TOP_OUT_BUS_DATA_31_28_WIDTH                   (4)
#define BPI_TOP_OUT_BUS_DATA_BPI_TOP_OUT_BUS_DATA_31_28_MASK                    (0xF0000000)

#define BPI_TOP_OUT_BUS_DATA_BPI_TOP_OUT_BUS_DATA_19_0_LSB                      (0)
#define BPI_TOP_OUT_BUS_DATA_BPI_TOP_OUT_BUS_DATA_19_0_WIDTH                    (20)
#define BPI_TOP_OUT_BUS_DATA_BPI_TOP_OUT_BUS_DATA_19_0_MASK                     (0x000FFFFF)

#define BPI_TOP_GSM_BUS_DATA_BPI_TOP_GSM_BUS_DATA_31_28_LSB                     (28)
#define BPI_TOP_GSM_BUS_DATA_BPI_TOP_GSM_BUS_DATA_31_28_WIDTH                   (4)
#define BPI_TOP_GSM_BUS_DATA_BPI_TOP_GSM_BUS_DATA_31_28_MASK                    (0xF0000000)

#define BPI_TOP_GSM_BUS_DATA_BPI_TOP_GSM_BUS_DATA_19_0_LSB                      (0)
#define BPI_TOP_GSM_BUS_DATA_BPI_TOP_GSM_BUS_DATA_19_0_WIDTH                    (20)
#define BPI_TOP_GSM_BUS_DATA_BPI_TOP_GSM_BUS_DATA_19_0_MASK                     (0x000FFFFF)

#define BPI_TOP_FDD_BUS_DATA_BPI_TOP_FDD_BUS_DATA_31_28_LSB                     (28)
#define BPI_TOP_FDD_BUS_DATA_BPI_TOP_FDD_BUS_DATA_31_28_WIDTH                   (4)
#define BPI_TOP_FDD_BUS_DATA_BPI_TOP_FDD_BUS_DATA_31_28_MASK                    (0xF0000000)

#define BPI_TOP_FDD_BUS_DATA_BPI_TOP_FDD_BUS_DATA_19_0_LSB                      (0)
#define BPI_TOP_FDD_BUS_DATA_BPI_TOP_FDD_BUS_DATA_19_0_WIDTH                    (20)
#define BPI_TOP_FDD_BUS_DATA_BPI_TOP_FDD_BUS_DATA_19_0_MASK                     (0x000FFFFF)

#define BPI_TOP_TDD_BUS_DATA_BPI_TOP_TDD_BUS_DATA_31_28_LSB                     (28)
#define BPI_TOP_TDD_BUS_DATA_BPI_TOP_TDD_BUS_DATA_31_28_WIDTH                   (4)
#define BPI_TOP_TDD_BUS_DATA_BPI_TOP_TDD_BUS_DATA_31_28_MASK                    (0xF0000000)

#define BPI_TOP_TDD_BUS_DATA_BPI_TOP_TDD_BUS_DATA_19_0_LSB                      (0)
#define BPI_TOP_TDD_BUS_DATA_BPI_TOP_TDD_BUS_DATA_19_0_WIDTH                    (20)
#define BPI_TOP_TDD_BUS_DATA_BPI_TOP_TDD_BUS_DATA_19_0_MASK                     (0x000FFFFF)

#define BPI_TOP_LTE_BUS_DATA_BPI_TOP_LTE_BUS_DATA_31_28_LSB                     (28)
#define BPI_TOP_LTE_BUS_DATA_BPI_TOP_LTE_BUS_DATA_31_28_WIDTH                   (4)
#define BPI_TOP_LTE_BUS_DATA_BPI_TOP_LTE_BUS_DATA_31_28_MASK                    (0xF0000000)

#define BPI_TOP_LTE_BUS_DATA_BPI_TOP_LTE_BUS_DATA_19_0_LSB                      (0)
#define BPI_TOP_LTE_BUS_DATA_BPI_TOP_LTE_BUS_DATA_19_0_WIDTH                    (20)
#define BPI_TOP_LTE_BUS_DATA_BPI_TOP_LTE_BUS_DATA_19_0_MASK                     (0x000FFFFF)

#define BPI_TOP_C2K1X_BUS_DATA_BPI_TOP_C2K1X_BUS_DATA_31_28_LSB                 (28)
#define BPI_TOP_C2K1X_BUS_DATA_BPI_TOP_C2K1X_BUS_DATA_31_28_WIDTH               (4)
#define BPI_TOP_C2K1X_BUS_DATA_BPI_TOP_C2K1X_BUS_DATA_31_28_MASK                (0xF0000000)

#define BPI_TOP_C2K1X_BUS_DATA_BPI_TOP_C2K1X_BUS_DATA_19_0_LSB                  (0)
#define BPI_TOP_C2K1X_BUS_DATA_BPI_TOP_C2K1X_BUS_DATA_19_0_WIDTH                (20)
#define BPI_TOP_C2K1X_BUS_DATA_BPI_TOP_C2K1X_BUS_DATA_19_0_MASK                 (0x000FFFFF)

#define BPI_TOP_C2KDO_BUS_DATA_BPI_TOP_C2KDO_BUS_DATA_31_28_LSB                 (28)
#define BPI_TOP_C2KDO_BUS_DATA_BPI_TOP_C2KDO_BUS_DATA_31_28_WIDTH               (4)
#define BPI_TOP_C2KDO_BUS_DATA_BPI_TOP_C2KDO_BUS_DATA_31_28_MASK                (0xF0000000)

#define BPI_TOP_C2KDO_BUS_DATA_BPI_TOP_C2KDO_BUS_DATA_19_0_LSB                  (0)
#define BPI_TOP_C2KDO_BUS_DATA_BPI_TOP_C2KDO_BUS_DATA_19_0_WIDTH                (20)
#define BPI_TOP_C2KDO_BUS_DATA_BPI_TOP_C2KDO_BUS_DATA_19_0_MASK                 (0x000FFFFF)

#define BPI_TOP_GSM_BIN_BPISTR_LOGGER_GSM_BIN_BPISTR_LOGGER_LSB                 (0)
#define BPI_TOP_GSM_BIN_BPISTR_LOGGER_GSM_BIN_BPISTR_LOGGER_WIDTH               (8)
#define BPI_TOP_GSM_BIN_BPISTR_LOGGER_GSM_BIN_BPISTR_LOGGER_MASK                (0x000000FF)

#define BPI_TOP_FDD_BIN_BPISTR_LOGGER_FDD_BIN_BPISTR_LOGGER_LSB                 (0)
#define BPI_TOP_FDD_BIN_BPISTR_LOGGER_FDD_BIN_BPISTR_LOGGER_WIDTH               (8)
#define BPI_TOP_FDD_BIN_BPISTR_LOGGER_FDD_BIN_BPISTR_LOGGER_MASK                (0x000000FF)

#define BPI_TOP_TDD_BIN_BPISTR_LOGGER_TDD_BIN_BPISTR_LOGGER_LSB                 (0)
#define BPI_TOP_TDD_BIN_BPISTR_LOGGER_TDD_BIN_BPISTR_LOGGER_WIDTH               (8)
#define BPI_TOP_TDD_BIN_BPISTR_LOGGER_TDD_BIN_BPISTR_LOGGER_MASK                (0x000000FF)

#define BPI_TOP_LTE_BIN_BPISTR_LOGGER_LTE_BIN_BPISTR_LOGGER_LSB                 (0)
#define BPI_TOP_LTE_BIN_BPISTR_LOGGER_LTE_BIN_BPISTR_LOGGER_WIDTH               (8)
#define BPI_TOP_LTE_BIN_BPISTR_LOGGER_LTE_BIN_BPISTR_LOGGER_MASK                (0x000000FF)

#define BPI_TOP_C2K1X_BIN_BPISTR_LOGGER_C2K1X_BIN_BPISTR_LOGGER_LSB             (0)
#define BPI_TOP_C2K1X_BIN_BPISTR_LOGGER_C2K1X_BIN_BPISTR_LOGGER_WIDTH           (8)
#define BPI_TOP_C2K1X_BIN_BPISTR_LOGGER_C2K1X_BIN_BPISTR_LOGGER_MASK            (0x000000FF)

#define BPI_TOP_C2KDO_BIN_BPISTR_LOGGER_C2KDO_BIN_BPISTR_LOGGER_LSB             (0)
#define BPI_TOP_C2KDO_BIN_BPISTR_LOGGER_C2KDO_BIN_BPISTR_LOGGER_WIDTH           (8)
#define BPI_TOP_C2KDO_BIN_BPISTR_LOGGER_C2KDO_BIN_BPISTR_LOGGER_MASK            (0x000000FF)

#define BPI_TOP_BPISTR_RESYNC_P0_BPI_TOP_BPISTR_RESYNC_P0_LSB                   (0)
#define BPI_TOP_BPISTR_RESYNC_P0_BPI_TOP_BPISTR_RESYNC_P0_WIDTH                 (32)
#define BPI_TOP_BPISTR_RESYNC_P0_BPI_TOP_BPISTR_RESYNC_P0_MASK                  (0xFFFFFFFF)

#define BPI_TOP_BPISTR_RESYNC_P1_BPI_TOP_BPISTR_RESYNC_P1_LSB                   (0)
#define BPI_TOP_BPISTR_RESYNC_P1_BPI_TOP_BPISTR_RESYNC_P1_WIDTH                 (32)
#define BPI_TOP_BPISTR_RESYNC_P1_BPI_TOP_BPISTR_RESYNC_P1_MASK                  (0xFFFFFFFF)

#define BPI_TOP_BPISTR_RESYNC_P2_BPI_TOP_BPISTR_RESYNC_P2_LSB                   (0)
#define BPI_TOP_BPISTR_RESYNC_P2_BPI_TOP_BPISTR_RESYNC_P2_WIDTH                 (32)
#define BPI_TOP_BPISTR_RESYNC_P2_BPI_TOP_BPISTR_RESYNC_P2_MASK                  (0xFFFFFFFF)

#define BPI_TOP_BPISTR_RESYNC_P3_BPI_TOP_BPISTR_RESYNC_P3_LSB                   (0)
#define BPI_TOP_BPISTR_RESYNC_P3_BPI_TOP_BPISTR_RESYNC_P3_WIDTH                 (32)
#define BPI_TOP_BPISTR_RESYNC_P3_BPI_TOP_BPISTR_RESYNC_P3_MASK                  (0xFFFFFFFF)

#define BPI_TOP_BPISTR_RESYNC_P4_BPI_TOP_BPISTR_RESYNC_P4_LSB                   (0)
#define BPI_TOP_BPISTR_RESYNC_P4_BPI_TOP_BPISTR_RESYNC_P4_WIDTH                 (16)
#define BPI_TOP_BPISTR_RESYNC_P4_BPI_TOP_BPISTR_RESYNC_P4_MASK                  (0x0000FFFF)

#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_CLR_BPI_TOP_BIT31_RAT_CONFLICT_FLAG_CLR_LSB (0)
#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_CLR_BPI_TOP_BIT31_RAT_CONFLICT_FLAG_CLR_WIDTH (1)
#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_CLR_BPI_TOP_BIT31_RAT_CONFLICT_FLAG_CLR_MASK (0x00000001)
#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_CLR_BPI_TOP_BIT31_RAT_CONFLICT_FLAG_CLR_BIT (0x00000001)

#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_C2K_BIT31_WINDOW_CONFLICT_LSB           (5)
#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_C2K_BIT31_WINDOW_CONFLICT_WIDTH         (1)
#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_C2K_BIT31_WINDOW_CONFLICT_MASK          (0x00000020)
#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_C2K_BIT31_WINDOW_CONFLICT_BIT           (0x00000020)

#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_LTE_BIT31_WINDOW_CONFLICT_LSB           (4)
#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_LTE_BIT31_WINDOW_CONFLICT_WIDTH         (1)
#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_LTE_BIT31_WINDOW_CONFLICT_MASK          (0x00000010)
#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_LTE_BIT31_WINDOW_CONFLICT_BIT           (0x00000010)

#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_TDD_BIT31_WINDOW_CONFLICT_LSB           (3)
#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_TDD_BIT31_WINDOW_CONFLICT_WIDTH         (1)
#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_TDD_BIT31_WINDOW_CONFLICT_MASK          (0x00000008)
#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_TDD_BIT31_WINDOW_CONFLICT_BIT           (0x00000008)

#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_FDD_BIT31_WINDOW_CONFLICT_LSB           (2)
#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_FDD_BIT31_WINDOW_CONFLICT_WIDTH         (1)
#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_FDD_BIT31_WINDOW_CONFLICT_MASK          (0x00000004)
#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_FDD_BIT31_WINDOW_CONFLICT_BIT           (0x00000004)

#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_GSM_BIT31_WINDOW_CONFLICT_LSB           (1)
#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_GSM_BIT31_WINDOW_CONFLICT_WIDTH         (1)
#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_GSM_BIT31_WINDOW_CONFLICT_MASK          (0x00000002)
#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_GSM_BIT31_WINDOW_CONFLICT_BIT           (0x00000002)

#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_BPI_TOP_BIT31_RAT_CONFLICT_FLAG_LSB     (0)
#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_BPI_TOP_BIT31_RAT_CONFLICT_FLAG_WIDTH   (1)
#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_BPI_TOP_BIT31_RAT_CONFLICT_FLAG_MASK    (0x00000001)
#define BPI_TOP_BIT31_RAT_CONFLICT_FLAG_BPI_TOP_BIT31_RAT_CONFLICT_FLAG_BIT     (0x00000001)

#define BPI_TOP_BIT31_RAT_CONFLICT_FRCVAL_START_P0_BPI_TOP_BIT31_RAT_CONFLICT_FRCVAL_START_P0_LSB (0)
#define BPI_TOP_BIT31_RAT_CONFLICT_FRCVAL_START_P0_BPI_TOP_BIT31_RAT_CONFLICT_FRCVAL_START_P0_WIDTH (32)
#define BPI_TOP_BIT31_RAT_CONFLICT_FRCVAL_START_P0_BPI_TOP_BIT31_RAT_CONFLICT_FRCVAL_START_P0_MASK (0xFFFFFFFF)

#define BPI_TOP_BIT31_RAT_CONFLICT_FRCVAL_START_P1_BPI_TOP_BIT31_RAT_CONFLICT_FRCVAL_START_P1_LSB (0)
#define BPI_TOP_BIT31_RAT_CONFLICT_FRCVAL_START_P1_BPI_TOP_BIT31_RAT_CONFLICT_FRCVAL_START_P1_WIDTH (8)
#define BPI_TOP_BIT31_RAT_CONFLICT_FRCVAL_START_P1_BPI_TOP_BIT31_RAT_CONFLICT_FRCVAL_START_P1_MASK (0x000000FF)

#define BPI_TOP_BIT31_RAT_CONFLICT_FRCVAL_END_P0_BPI_TOP_BIT31_RAT_CONFLICT_FRCVAL_END_P0_LSB (0)
#define BPI_TOP_BIT31_RAT_CONFLICT_FRCVAL_END_P0_BPI_TOP_BIT31_RAT_CONFLICT_FRCVAL_END_P0_WIDTH (32)
#define BPI_TOP_BIT31_RAT_CONFLICT_FRCVAL_END_P0_BPI_TOP_BIT31_RAT_CONFLICT_FRCVAL_END_P0_MASK (0xFFFFFFFF)

#define BPI_TOP_BIT31_RAT_CONFLICT_FRCVAL_END_P1_BPI_TOP_BIT31_RAT_CONFLICT_FRCVAL_END_P1_LSB (0)
#define BPI_TOP_BIT31_RAT_CONFLICT_FRCVAL_END_P1_BPI_TOP_BIT31_RAT_CONFLICT_FRCVAL_END_P1_WIDTH (8)
#define BPI_TOP_BIT31_RAT_CONFLICT_FRCVAL_END_P1_BPI_TOP_BIT31_RAT_CONFLICT_FRCVAL_END_P1_MASK (0x000000FF)

#define BPI_TOP_BIT31_GSM_CONFLICT_BUS_DATA_BPI_TOP_BIT31_GSM_CONFLICT_BUS_DATA_31_28_LSB (28)
#define BPI_TOP_BIT31_GSM_CONFLICT_BUS_DATA_BPI_TOP_BIT31_GSM_CONFLICT_BUS_DATA_31_28_WIDTH (4)
#define BPI_TOP_BIT31_GSM_CONFLICT_BUS_DATA_BPI_TOP_BIT31_GSM_CONFLICT_BUS_DATA_31_28_MASK (0xF0000000)

#define BPI_TOP_BIT31_GSM_CONFLICT_BUS_DATA_BPI_TOP_BIT31_GSM_CONFLICT_BUS_DATA_19_0_LSB (0)
#define BPI_TOP_BIT31_GSM_CONFLICT_BUS_DATA_BPI_TOP_BIT31_GSM_CONFLICT_BUS_DATA_19_0_WIDTH (20)
#define BPI_TOP_BIT31_GSM_CONFLICT_BUS_DATA_BPI_TOP_BIT31_GSM_CONFLICT_BUS_DATA_19_0_MASK (0x000FFFFF)

#define BPI_TOP_BIT31_FDD_CONFLICT_BUS_DATA_BPI_TOP_BIT31_FDD_CONFLICT_BUS_DATA_31_28_LSB (28)
#define BPI_TOP_BIT31_FDD_CONFLICT_BUS_DATA_BPI_TOP_BIT31_FDD_CONFLICT_BUS_DATA_31_28_WIDTH (4)
#define BPI_TOP_BIT31_FDD_CONFLICT_BUS_DATA_BPI_TOP_BIT31_FDD_CONFLICT_BUS_DATA_31_28_MASK (0xF0000000)

#define BPI_TOP_BIT31_FDD_CONFLICT_BUS_DATA_BPI_TOP_BIT31_FDD_CONFLICT_BUS_DATA_19_0_LSB (0)
#define BPI_TOP_BIT31_FDD_CONFLICT_BUS_DATA_BPI_TOP_BIT31_FDD_CONFLICT_BUS_DATA_19_0_WIDTH (20)
#define BPI_TOP_BIT31_FDD_CONFLICT_BUS_DATA_BPI_TOP_BIT31_FDD_CONFLICT_BUS_DATA_19_0_MASK (0x000FFFFF)

#define BPI_TOP_BIT31_TDD_CONFLICT_BUS_DATA_BPI_TOP_BIT31_TDD_CONFLICT_BUS_DATA_31_28_LSB (28)
#define BPI_TOP_BIT31_TDD_CONFLICT_BUS_DATA_BPI_TOP_BIT31_TDD_CONFLICT_BUS_DATA_31_28_WIDTH (4)
#define BPI_TOP_BIT31_TDD_CONFLICT_BUS_DATA_BPI_TOP_BIT31_TDD_CONFLICT_BUS_DATA_31_28_MASK (0xF0000000)

#define BPI_TOP_BIT31_TDD_CONFLICT_BUS_DATA_BPI_TOP_BIT31_TDD_CONFLICT_BUS_DATA_19_0_LSB (0)
#define BPI_TOP_BIT31_TDD_CONFLICT_BUS_DATA_BPI_TOP_BIT31_TDD_CONFLICT_BUS_DATA_19_0_WIDTH (20)
#define BPI_TOP_BIT31_TDD_CONFLICT_BUS_DATA_BPI_TOP_BIT31_TDD_CONFLICT_BUS_DATA_19_0_MASK (0x000FFFFF)

#define BPI_TOP_BIT31_LTE_CONFLICT_BUS_DATA_BPI_TOP_BIT31_LTE_CONFLICT_BUS_DATA_31_28_LSB (28)
#define BPI_TOP_BIT31_LTE_CONFLICT_BUS_DATA_BPI_TOP_BIT31_LTE_CONFLICT_BUS_DATA_31_28_WIDTH (4)
#define BPI_TOP_BIT31_LTE_CONFLICT_BUS_DATA_BPI_TOP_BIT31_LTE_CONFLICT_BUS_DATA_31_28_MASK (0xF0000000)

#define BPI_TOP_BIT31_LTE_CONFLICT_BUS_DATA_BPI_TOP_BIT31_LTE_CONFLICT_BUS_DATA_19_0_LSB (0)
#define BPI_TOP_BIT31_LTE_CONFLICT_BUS_DATA_BPI_TOP_BIT31_LTE_CONFLICT_BUS_DATA_19_0_WIDTH (20)
#define BPI_TOP_BIT31_LTE_CONFLICT_BUS_DATA_BPI_TOP_BIT31_LTE_CONFLICT_BUS_DATA_19_0_MASK (0x000FFFFF)

#define BPI_TOP_BIT31_C2K1X_CONFLICT_BUS_DATA_BPI_TOP_BIT31_C2K1X_CONFLICT_BUS_DATA_31_28_LSB (28)
#define BPI_TOP_BIT31_C2K1X_CONFLICT_BUS_DATA_BPI_TOP_BIT31_C2K1X_CONFLICT_BUS_DATA_31_28_WIDTH (4)
#define BPI_TOP_BIT31_C2K1X_CONFLICT_BUS_DATA_BPI_TOP_BIT31_C2K1X_CONFLICT_BUS_DATA_31_28_MASK (0xF0000000)

#define BPI_TOP_BIT31_C2K1X_CONFLICT_BUS_DATA_BPI_TOP_BIT31_C2K1X_CONFLICT_BUS_DATA_19_0_LSB (0)
#define BPI_TOP_BIT31_C2K1X_CONFLICT_BUS_DATA_BPI_TOP_BIT31_C2K1X_CONFLICT_BUS_DATA_19_0_WIDTH (20)
#define BPI_TOP_BIT31_C2K1X_CONFLICT_BUS_DATA_BPI_TOP_BIT31_C2K1X_CONFLICT_BUS_DATA_19_0_MASK (0x000FFFFF)

#define BPI_TOP_BIT31_C2KDO_CONFLICT_BUS_DATA_BPI_TOP_BIT31_C2KDO_CONFLICT_BUS_DATA_31_28_LSB (28)
#define BPI_TOP_BIT31_C2KDO_CONFLICT_BUS_DATA_BPI_TOP_BIT31_C2KDO_CONFLICT_BUS_DATA_31_28_WIDTH (4)
#define BPI_TOP_BIT31_C2KDO_CONFLICT_BUS_DATA_BPI_TOP_BIT31_C2KDO_CONFLICT_BUS_DATA_31_28_MASK (0xF0000000)

#define BPI_TOP_BIT31_C2KDO_CONFLICT_BUS_DATA_BPI_TOP_BIT31_C2KDO_CONFLICT_BUS_DATA_19_0_LSB (0)
#define BPI_TOP_BIT31_C2KDO_CONFLICT_BUS_DATA_BPI_TOP_BIT31_C2KDO_CONFLICT_BUS_DATA_19_0_WIDTH (20)
#define BPI_TOP_BIT31_C2KDO_CONFLICT_BUS_DATA_BPI_TOP_BIT31_C2KDO_CONFLICT_BUS_DATA_19_0_MASK (0x000FFFFF)

#define BPI_TOP_BIT31_GSM_CONFLICT_BINSTR_START_BPI_TOP_BIT31_GSM_CONFLICT_BINSTR_START_LSB (0)
#define BPI_TOP_BIT31_GSM_CONFLICT_BINSTR_START_BPI_TOP_BIT31_GSM_CONFLICT_BINSTR_START_WIDTH (8)
#define BPI_TOP_BIT31_GSM_CONFLICT_BINSTR_START_BPI_TOP_BIT31_GSM_CONFLICT_BINSTR_START_MASK (0x000000FF)

#define BPI_TOP_BIT31_GSM_CONFLICT_BINSTR_END_BPI_TOP_BIT31_GSM_CONFLICT_BINSTR_END_LSB (0)
#define BPI_TOP_BIT31_GSM_CONFLICT_BINSTR_END_BPI_TOP_BIT31_GSM_CONFLICT_BINSTR_END_WIDTH (8)
#define BPI_TOP_BIT31_GSM_CONFLICT_BINSTR_END_BPI_TOP_BIT31_GSM_CONFLICT_BINSTR_END_MASK (0x000000FF)

#define BPI_TOP_BIT31_FDD_CONFLICT_BINSTR_START_BPI_TOP_BIT31_FDD_CONFLICT_BINSTR_START_LSB (0)
#define BPI_TOP_BIT31_FDD_CONFLICT_BINSTR_START_BPI_TOP_BIT31_FDD_CONFLICT_BINSTR_START_WIDTH (8)
#define BPI_TOP_BIT31_FDD_CONFLICT_BINSTR_START_BPI_TOP_BIT31_FDD_CONFLICT_BINSTR_START_MASK (0x000000FF)

#define BPI_TOP_BIT31_FDD_CONFLICT_BINSTR_END_BPI_TOP_BIT31_FDD_CONFLICT_BINSTR_END_LSB (0)
#define BPI_TOP_BIT31_FDD_CONFLICT_BINSTR_END_BPI_TOP_BIT31_FDD_CONFLICT_BINSTR_END_WIDTH (8)
#define BPI_TOP_BIT31_FDD_CONFLICT_BINSTR_END_BPI_TOP_BIT31_FDD_CONFLICT_BINSTR_END_MASK (0x000000FF)

#define BPI_TOP_BIT31_TDD_CONFLICT_BINSTR_START_BPI_TOP_BIT31_TDD_CONFLICT_BINSTR_START_LSB (0)
#define BPI_TOP_BIT31_TDD_CONFLICT_BINSTR_START_BPI_TOP_BIT31_TDD_CONFLICT_BINSTR_START_WIDTH (8)
#define BPI_TOP_BIT31_TDD_CONFLICT_BINSTR_START_BPI_TOP_BIT31_TDD_CONFLICT_BINSTR_START_MASK (0x000000FF)

#define BPI_TOP_BIT31_TDD_CONFLICT_BINSTR_END_BPI_TOP_BIT31_TDD_CONFLICT_BINSTR_END_LSB (0)
#define BPI_TOP_BIT31_TDD_CONFLICT_BINSTR_END_BPI_TOP_BIT31_TDD_CONFLICT_BINSTR_END_WIDTH (8)
#define BPI_TOP_BIT31_TDD_CONFLICT_BINSTR_END_BPI_TOP_BIT31_TDD_CONFLICT_BINSTR_END_MASK (0x000000FF)

#define BPI_TOP_BIT31_LTE_CONFLICT_BINSTR_START_BPI_TOP_BIT31_LTE_CONFLICT_BINSTR_START_LSB (0)
#define BPI_TOP_BIT31_LTE_CONFLICT_BINSTR_START_BPI_TOP_BIT31_LTE_CONFLICT_BINSTR_START_WIDTH (8)
#define BPI_TOP_BIT31_LTE_CONFLICT_BINSTR_START_BPI_TOP_BIT31_LTE_CONFLICT_BINSTR_START_MASK (0x000000FF)

#define BPI_TOP_BIT31_LTE_CONFLICT_BINSTR_END_BPI_TOP_BIT31_LTE_CONFLICT_BINSTR_END_LSB (0)
#define BPI_TOP_BIT31_LTE_CONFLICT_BINSTR_END_BPI_TOP_BIT31_LTE_CONFLICT_BINSTR_END_WIDTH (8)
#define BPI_TOP_BIT31_LTE_CONFLICT_BINSTR_END_BPI_TOP_BIT31_LTE_CONFLICT_BINSTR_END_MASK (0x000000FF)

#define BPI_TOP_BIT31_C2K1X_CONFLICT_BINSTR_START_BPI_TOP_BIT31_C2K1X_CONFLICT_BINSTR_START_LSB (0)
#define BPI_TOP_BIT31_C2K1X_CONFLICT_BINSTR_START_BPI_TOP_BIT31_C2K1X_CONFLICT_BINSTR_START_WIDTH (8)
#define BPI_TOP_BIT31_C2K1X_CONFLICT_BINSTR_START_BPI_TOP_BIT31_C2K1X_CONFLICT_BINSTR_START_MASK (0x000000FF)

#define BPI_TOP_BIT31_C2K1X_CONFLICT_BINSTR_END_BPI_TOP_BIT31_C2K1X_CONFLICT_BINSTR_END_LSB (0)
#define BPI_TOP_BIT31_C2K1X_CONFLICT_BINSTR_END_BPI_TOP_BIT31_C2K1X_CONFLICT_BINSTR_END_WIDTH (8)
#define BPI_TOP_BIT31_C2K1X_CONFLICT_BINSTR_END_BPI_TOP_BIT31_C2K1X_CONFLICT_BINSTR_END_MASK (0x000000FF)

#define BPI_TOP_BIT31_C2KDO_CONFLICT_BINSTR_START_BPI_TOP_BIT31_C2KDO_CONFLICT_BINSTR_START_LSB (0)
#define BPI_TOP_BIT31_C2KDO_CONFLICT_BINSTR_START_BPI_TOP_BIT31_C2KDO_CONFLICT_BINSTR_START_WIDTH (8)
#define BPI_TOP_BIT31_C2KDO_CONFLICT_BINSTR_START_BPI_TOP_BIT31_C2KDO_CONFLICT_BINSTR_START_MASK (0x000000FF)

#define BPI_TOP_BIT31_C2KDO_CONFLICT_BINSTR_END_BPI_TOP_BIT31_C2KDO_CONFLICT_BINSTR_END_LSB (0)
#define BPI_TOP_BIT31_C2KDO_CONFLICT_BINSTR_END_BPI_TOP_BIT31_C2KDO_CONFLICT_BINSTR_END_WIDTH (8)
#define BPI_TOP_BIT31_C2KDO_CONFLICT_BINSTR_END_BPI_TOP_BIT31_C2KDO_CONFLICT_BINSTR_END_MASK (0x000000FF)

#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_CLR_BPI_TOP_BIT30_RAT_CONFLICT_FLAG_CLR_LSB (0)
#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_CLR_BPI_TOP_BIT30_RAT_CONFLICT_FLAG_CLR_WIDTH (1)
#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_CLR_BPI_TOP_BIT30_RAT_CONFLICT_FLAG_CLR_MASK (0x00000001)
#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_CLR_BPI_TOP_BIT30_RAT_CONFLICT_FLAG_CLR_BIT (0x00000001)

#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_C2K_BIT30_WINDOW_CONFLICT_LSB           (5)
#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_C2K_BIT30_WINDOW_CONFLICT_WIDTH         (1)
#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_C2K_BIT30_WINDOW_CONFLICT_MASK          (0x00000020)
#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_C2K_BIT30_WINDOW_CONFLICT_BIT           (0x00000020)

#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_LTE_BIT30_WINDOW_CONFLICT_LSB           (4)
#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_LTE_BIT30_WINDOW_CONFLICT_WIDTH         (1)
#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_LTE_BIT30_WINDOW_CONFLICT_MASK          (0x00000010)
#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_LTE_BIT30_WINDOW_CONFLICT_BIT           (0x00000010)

#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_TDD_BIT30_WINDOW_CONFLICT_LSB           (3)
#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_TDD_BIT30_WINDOW_CONFLICT_WIDTH         (1)
#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_TDD_BIT30_WINDOW_CONFLICT_MASK          (0x00000008)
#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_TDD_BIT30_WINDOW_CONFLICT_BIT           (0x00000008)

#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_FDD_BIT30_WINDOW_CONFLICT_LSB           (2)
#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_FDD_BIT30_WINDOW_CONFLICT_WIDTH         (1)
#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_FDD_BIT30_WINDOW_CONFLICT_MASK          (0x00000004)
#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_FDD_BIT30_WINDOW_CONFLICT_BIT           (0x00000004)

#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_GSM_BIT30_WINDOW_CONFLICT_LSB           (1)
#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_GSM_BIT30_WINDOW_CONFLICT_WIDTH         (1)
#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_GSM_BIT30_WINDOW_CONFLICT_MASK          (0x00000002)
#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_GSM_BIT30_WINDOW_CONFLICT_BIT           (0x00000002)

#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_BPI_TOP_BIT30_RAT_CONFLICT_FLAG_LSB     (0)
#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_BPI_TOP_BIT30_RAT_CONFLICT_FLAG_WIDTH   (1)
#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_BPI_TOP_BIT30_RAT_CONFLICT_FLAG_MASK    (0x00000001)
#define BPI_TOP_BIT30_RAT_CONFLICT_FLAG_BPI_TOP_BIT30_RAT_CONFLICT_FLAG_BIT     (0x00000001)

#define BPI_TOP_BIT30_RAT_CONFLICT_FRCVAL_START_P0_BPI_TOP_BIT30_RAT_CONFLICT_FRCVAL_START_P0_LSB (0)
#define BPI_TOP_BIT30_RAT_CONFLICT_FRCVAL_START_P0_BPI_TOP_BIT30_RAT_CONFLICT_FRCVAL_START_P0_WIDTH (32)
#define BPI_TOP_BIT30_RAT_CONFLICT_FRCVAL_START_P0_BPI_TOP_BIT30_RAT_CONFLICT_FRCVAL_START_P0_MASK (0xFFFFFFFF)

#define BPI_TOP_BIT30_RAT_CONFLICT_FRCVAL_START_P1_BPI_TOP_BIT30_RAT_CONFLICT_FRCVAL_START_P1_LSB (0)
#define BPI_TOP_BIT30_RAT_CONFLICT_FRCVAL_START_P1_BPI_TOP_BIT30_RAT_CONFLICT_FRCVAL_START_P1_WIDTH (8)
#define BPI_TOP_BIT30_RAT_CONFLICT_FRCVAL_START_P1_BPI_TOP_BIT30_RAT_CONFLICT_FRCVAL_START_P1_MASK (0x000000FF)

#define BPI_TOP_BIT30_RAT_CONFLICT_FRCVAL_END_P0_BPI_TOP_BIT30_RAT_CONFLICT_FRCVAL_END_P0_LSB (0)
#define BPI_TOP_BIT30_RAT_CONFLICT_FRCVAL_END_P0_BPI_TOP_BIT30_RAT_CONFLICT_FRCVAL_END_P0_WIDTH (32)
#define BPI_TOP_BIT30_RAT_CONFLICT_FRCVAL_END_P0_BPI_TOP_BIT30_RAT_CONFLICT_FRCVAL_END_P0_MASK (0xFFFFFFFF)

#define BPI_TOP_BIT30_RAT_CONFLICT_FRCVAL_END_P1_BPI_TOP_BIT30_RAT_CONFLICT_FRCVAL_END_P1_LSB (0)
#define BPI_TOP_BIT30_RAT_CONFLICT_FRCVAL_END_P1_BPI_TOP_BIT30_RAT_CONFLICT_FRCVAL_END_P1_WIDTH (8)
#define BPI_TOP_BIT30_RAT_CONFLICT_FRCVAL_END_P1_BPI_TOP_BIT30_RAT_CONFLICT_FRCVAL_END_P1_MASK (0x000000FF)

#define BPI_TOP_BIT30_GSM_CONFLICT_BUS_DATA_BPI_TOP_BIT30_GSM_CONFLICT_BUS_DATA_31_28_LSB (28)
#define BPI_TOP_BIT30_GSM_CONFLICT_BUS_DATA_BPI_TOP_BIT30_GSM_CONFLICT_BUS_DATA_31_28_WIDTH (4)
#define BPI_TOP_BIT30_GSM_CONFLICT_BUS_DATA_BPI_TOP_BIT30_GSM_CONFLICT_BUS_DATA_31_28_MASK (0xF0000000)

#define BPI_TOP_BIT30_GSM_CONFLICT_BUS_DATA_BPI_TOP_BIT30_GSM_CONFLICT_BUS_DATA_19_0_LSB (0)
#define BPI_TOP_BIT30_GSM_CONFLICT_BUS_DATA_BPI_TOP_BIT30_GSM_CONFLICT_BUS_DATA_19_0_WIDTH (20)
#define BPI_TOP_BIT30_GSM_CONFLICT_BUS_DATA_BPI_TOP_BIT30_GSM_CONFLICT_BUS_DATA_19_0_MASK (0x000FFFFF)

#define BPI_TOP_BIT30_FDD_CONFLICT_BUS_DATA_BPI_TOP_BIT30_FDD_CONFLICT_BUS_DATA_31_28_LSB (28)
#define BPI_TOP_BIT30_FDD_CONFLICT_BUS_DATA_BPI_TOP_BIT30_FDD_CONFLICT_BUS_DATA_31_28_WIDTH (4)
#define BPI_TOP_BIT30_FDD_CONFLICT_BUS_DATA_BPI_TOP_BIT30_FDD_CONFLICT_BUS_DATA_31_28_MASK (0xF0000000)

#define BPI_TOP_BIT30_FDD_CONFLICT_BUS_DATA_BPI_TOP_BIT30_FDD_CONFLICT_BUS_DATA_19_0_LSB (0)
#define BPI_TOP_BIT30_FDD_CONFLICT_BUS_DATA_BPI_TOP_BIT30_FDD_CONFLICT_BUS_DATA_19_0_WIDTH (20)
#define BPI_TOP_BIT30_FDD_CONFLICT_BUS_DATA_BPI_TOP_BIT30_FDD_CONFLICT_BUS_DATA_19_0_MASK (0x000FFFFF)

#define BPI_TOP_BIT30_TDD_CONFLICT_BUS_DATA_BPI_TOP_BIT30_TDD_CONFLICT_BUS_DATA_31_28_LSB (28)
#define BPI_TOP_BIT30_TDD_CONFLICT_BUS_DATA_BPI_TOP_BIT30_TDD_CONFLICT_BUS_DATA_31_28_WIDTH (4)
#define BPI_TOP_BIT30_TDD_CONFLICT_BUS_DATA_BPI_TOP_BIT30_TDD_CONFLICT_BUS_DATA_31_28_MASK (0xF0000000)

#define BPI_TOP_BIT30_TDD_CONFLICT_BUS_DATA_BPI_TOP_BIT30_TDD_CONFLICT_BUS_DATA_19_0_LSB (0)
#define BPI_TOP_BIT30_TDD_CONFLICT_BUS_DATA_BPI_TOP_BIT30_TDD_CONFLICT_BUS_DATA_19_0_WIDTH (20)
#define BPI_TOP_BIT30_TDD_CONFLICT_BUS_DATA_BPI_TOP_BIT30_TDD_CONFLICT_BUS_DATA_19_0_MASK (0x000FFFFF)

#define BPI_TOP_BIT30_LTE_CONFLICT_BUS_DATA_BPI_TOP_BIT30_LTE_CONFLICT_BUS_DATA_31_28_LSB (28)
#define BPI_TOP_BIT30_LTE_CONFLICT_BUS_DATA_BPI_TOP_BIT30_LTE_CONFLICT_BUS_DATA_31_28_WIDTH (4)
#define BPI_TOP_BIT30_LTE_CONFLICT_BUS_DATA_BPI_TOP_BIT30_LTE_CONFLICT_BUS_DATA_31_28_MASK (0xF0000000)

#define BPI_TOP_BIT30_LTE_CONFLICT_BUS_DATA_BPI_TOP_BIT30_LTE_CONFLICT_BUS_DATA_19_0_LSB (0)
#define BPI_TOP_BIT30_LTE_CONFLICT_BUS_DATA_BPI_TOP_BIT30_LTE_CONFLICT_BUS_DATA_19_0_WIDTH (20)
#define BPI_TOP_BIT30_LTE_CONFLICT_BUS_DATA_BPI_TOP_BIT30_LTE_CONFLICT_BUS_DATA_19_0_MASK (0x000FFFFF)

#define BPI_TOP_BIT30_C2K1X_CONFLICT_BUS_DATA_BPI_TOP_BIT30_C2K1X_CONFLICT_BUS_DATA_31_28_LSB (28)
#define BPI_TOP_BIT30_C2K1X_CONFLICT_BUS_DATA_BPI_TOP_BIT30_C2K1X_CONFLICT_BUS_DATA_31_28_WIDTH (4)
#define BPI_TOP_BIT30_C2K1X_CONFLICT_BUS_DATA_BPI_TOP_BIT30_C2K1X_CONFLICT_BUS_DATA_31_28_MASK (0xF0000000)

#define BPI_TOP_BIT30_C2K1X_CONFLICT_BUS_DATA_BPI_TOP_BIT30_C2K1X_CONFLICT_BUS_DATA_19_0_LSB (0)
#define BPI_TOP_BIT30_C2K1X_CONFLICT_BUS_DATA_BPI_TOP_BIT30_C2K1X_CONFLICT_BUS_DATA_19_0_WIDTH (20)
#define BPI_TOP_BIT30_C2K1X_CONFLICT_BUS_DATA_BPI_TOP_BIT30_C2K1X_CONFLICT_BUS_DATA_19_0_MASK (0x000FFFFF)

#define BPI_TOP_BIT30_C2KDO_CONFLICT_BUS_DATA_BPI_TOP_BIT30_C2KDO_CONFLICT_BUS_DATA_31_28_LSB (28)
#define BPI_TOP_BIT30_C2KDO_CONFLICT_BUS_DATA_BPI_TOP_BIT30_C2KDO_CONFLICT_BUS_DATA_31_28_WIDTH (4)
#define BPI_TOP_BIT30_C2KDO_CONFLICT_BUS_DATA_BPI_TOP_BIT30_C2KDO_CONFLICT_BUS_DATA_31_28_MASK (0xF0000000)

#define BPI_TOP_BIT30_C2KDO_CONFLICT_BUS_DATA_BPI_TOP_BIT30_C2KDO_CONFLICT_BUS_DATA_19_0_LSB (0)
#define BPI_TOP_BIT30_C2KDO_CONFLICT_BUS_DATA_BPI_TOP_BIT30_C2KDO_CONFLICT_BUS_DATA_19_0_WIDTH (20)
#define BPI_TOP_BIT30_C2KDO_CONFLICT_BUS_DATA_BPI_TOP_BIT30_C2KDO_CONFLICT_BUS_DATA_19_0_MASK (0x000FFFFF)

#define BPI_TOP_BIT30_GSM_CONFLICT_BINSTR_START_BPI_TOP_BIT30_GSM_CONFLICT_BINSTR_START_LSB (0)
#define BPI_TOP_BIT30_GSM_CONFLICT_BINSTR_START_BPI_TOP_BIT30_GSM_CONFLICT_BINSTR_START_WIDTH (8)
#define BPI_TOP_BIT30_GSM_CONFLICT_BINSTR_START_BPI_TOP_BIT30_GSM_CONFLICT_BINSTR_START_MASK (0x000000FF)

#define BPI_TOP_BIT30_GSM_CONFLICT_BINSTR_END_BPI_TOP_BIT30_GSM_CONFLICT_BINSTR_END_LSB (0)
#define BPI_TOP_BIT30_GSM_CONFLICT_BINSTR_END_BPI_TOP_BIT30_GSM_CONFLICT_BINSTR_END_WIDTH (8)
#define BPI_TOP_BIT30_GSM_CONFLICT_BINSTR_END_BPI_TOP_BIT30_GSM_CONFLICT_BINSTR_END_MASK (0x000000FF)

#define BPI_TOP_BIT30_FDD_CONFLICT_BINSTR_START_BPI_TOP_BIT30_FDD_CONFLICT_BINSTR_START_LSB (0)
#define BPI_TOP_BIT30_FDD_CONFLICT_BINSTR_START_BPI_TOP_BIT30_FDD_CONFLICT_BINSTR_START_WIDTH (8)
#define BPI_TOP_BIT30_FDD_CONFLICT_BINSTR_START_BPI_TOP_BIT30_FDD_CONFLICT_BINSTR_START_MASK (0x000000FF)

#define BPI_TOP_BIT30_FDD_CONFLICT_BINSTR_END_BPI_TOP_BIT30_FDD_CONFLICT_BINSTR_END_LSB (0)
#define BPI_TOP_BIT30_FDD_CONFLICT_BINSTR_END_BPI_TOP_BIT30_FDD_CONFLICT_BINSTR_END_WIDTH (8)
#define BPI_TOP_BIT30_FDD_CONFLICT_BINSTR_END_BPI_TOP_BIT30_FDD_CONFLICT_BINSTR_END_MASK (0x000000FF)

#define BPI_TOP_BIT30_TDD_CONFLICT_BINSTR_START_BPI_TOP_BIT30_TDD_CONFLICT_BINSTR_START_LSB (0)
#define BPI_TOP_BIT30_TDD_CONFLICT_BINSTR_START_BPI_TOP_BIT30_TDD_CONFLICT_BINSTR_START_WIDTH (8)
#define BPI_TOP_BIT30_TDD_CONFLICT_BINSTR_START_BPI_TOP_BIT30_TDD_CONFLICT_BINSTR_START_MASK (0x000000FF)

#define BPI_TOP_BIT30_TDD_CONFLICT_BINSTR_END_BPI_TOP_BIT30_TDD_CONFLICT_BINSTR_END_LSB (0)
#define BPI_TOP_BIT30_TDD_CONFLICT_BINSTR_END_BPI_TOP_BIT30_TDD_CONFLICT_BINSTR_END_WIDTH (8)
#define BPI_TOP_BIT30_TDD_CONFLICT_BINSTR_END_BPI_TOP_BIT30_TDD_CONFLICT_BINSTR_END_MASK (0x000000FF)

#define BPI_TOP_BIT30_LTE_CONFLICT_BINSTR_START_BPI_TOP_BIT30_LTE_CONFLICT_BINSTR_START_LSB (0)
#define BPI_TOP_BIT30_LTE_CONFLICT_BINSTR_START_BPI_TOP_BIT30_LTE_CONFLICT_BINSTR_START_WIDTH (8)
#define BPI_TOP_BIT30_LTE_CONFLICT_BINSTR_START_BPI_TOP_BIT30_LTE_CONFLICT_BINSTR_START_MASK (0x000000FF)

#define BPI_TOP_BIT30_LTE_CONFLICT_BINSTR_END_BPI_TOP_BIT30_LTE_CONFLICT_BINSTR_END_LSB (0)
#define BPI_TOP_BIT30_LTE_CONFLICT_BINSTR_END_BPI_TOP_BIT30_LTE_CONFLICT_BINSTR_END_WIDTH (8)
#define BPI_TOP_BIT30_LTE_CONFLICT_BINSTR_END_BPI_TOP_BIT30_LTE_CONFLICT_BINSTR_END_MASK (0x000000FF)

#define BPI_TOP_BIT30_C2K1X_CONFLICT_BINSTR_START_BPI_TOP_BIT30_C2K1X_CONFLICT_BINSTR_START_LSB (0)
#define BPI_TOP_BIT30_C2K1X_CONFLICT_BINSTR_START_BPI_TOP_BIT30_C2K1X_CONFLICT_BINSTR_START_WIDTH (8)
#define BPI_TOP_BIT30_C2K1X_CONFLICT_BINSTR_START_BPI_TOP_BIT30_C2K1X_CONFLICT_BINSTR_START_MASK (0x000000FF)

#define BPI_TOP_BIT30_C2K1X_CONFLICT_BINSTR_END_BPI_TOP_BIT30_C2K1X_CONFLICT_BINSTR_END_LSB (0)
#define BPI_TOP_BIT30_C2K1X_CONFLICT_BINSTR_END_BPI_TOP_BIT30_C2K1X_CONFLICT_BINSTR_END_WIDTH (8)
#define BPI_TOP_BIT30_C2K1X_CONFLICT_BINSTR_END_BPI_TOP_BIT30_C2K1X_CONFLICT_BINSTR_END_MASK (0x000000FF)

#define BPI_TOP_BIT30_C2KDO_CONFLICT_BINSTR_START_BPI_TOP_BIT30_C2KDO_CONFLICT_BINSTR_START_LSB (0)
#define BPI_TOP_BIT30_C2KDO_CONFLICT_BINSTR_START_BPI_TOP_BIT30_C2KDO_CONFLICT_BINSTR_START_WIDTH (8)
#define BPI_TOP_BIT30_C2KDO_CONFLICT_BINSTR_START_BPI_TOP_BIT30_C2KDO_CONFLICT_BINSTR_START_MASK (0x000000FF)

#define BPI_TOP_BIT30_C2KDO_CONFLICT_BINSTR_END_BPI_TOP_BIT30_C2KDO_CONFLICT_BINSTR_END_LSB (0)
#define BPI_TOP_BIT30_C2KDO_CONFLICT_BINSTR_END_BPI_TOP_BIT30_C2KDO_CONFLICT_BINSTR_END_WIDTH (8)
#define BPI_TOP_BIT30_C2KDO_CONFLICT_BINSTR_END_BPI_TOP_BIT30_C2KDO_CONFLICT_BINSTR_END_MASK (0x000000FF)

#define BPI_MM_TPC_EVT_CLR_RACH_EN_BPI_MM_TPC_EVT_CLR_RACH_EN_LSB               (0)
#define BPI_MM_TPC_EVT_CLR_RACH_EN_BPI_MM_TPC_EVT_CLR_RACH_EN_WIDTH             (1)
#define BPI_MM_TPC_EVT_CLR_RACH_EN_BPI_MM_TPC_EVT_CLR_RACH_EN_MASK              (0x00000001)
#define BPI_MM_TPC_EVT_CLR_RACH_EN_BPI_MM_TPC_EVT_CLR_RACH_EN_BIT               (0x00000001)

#define BPI_MM_TPC_EVT_CLR_RACH_DEBUG_BPI_MM_TPC_RACH_UPDATE_CNT_LSB            (8)
#define BPI_MM_TPC_EVT_CLR_RACH_DEBUG_BPI_MM_TPC_RACH_UPDATE_CNT_WIDTH          (4)
#define BPI_MM_TPC_EVT_CLR_RACH_DEBUG_BPI_MM_TPC_RACH_UPDATE_CNT_MASK           (0x00000F00)

#define BPI_MM_TPC_EVT_CLR_RACH_DEBUG_BPI_MM_TPC_RACH_UPDATE_STATUS_LSB         (4)
#define BPI_MM_TPC_EVT_CLR_RACH_DEBUG_BPI_MM_TPC_RACH_UPDATE_STATUS_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_RACH_DEBUG_BPI_MM_TPC_RACH_UPDATE_STATUS_MASK        (0x00000010)
#define BPI_MM_TPC_EVT_CLR_RACH_DEBUG_BPI_MM_TPC_RACH_UPDATE_STATUS_BIT         (0x00000010)

#define BPI_MM_TPC_EVT_CLR_RACH_DEBUG_BPI_MM_TPC_RACH_AI_LSB                    (0)
#define BPI_MM_TPC_EVT_CLR_RACH_DEBUG_BPI_MM_TPC_RACH_AI_WIDTH                  (2)
#define BPI_MM_TPC_EVT_CLR_RACH_DEBUG_BPI_MM_TPC_RACH_AI_MASK                   (0x00000003)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET31_LSB         (31)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET31_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET31_MASK        (0x80000000)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET31_BIT         (0x80000000)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET30_LSB         (30)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET30_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET30_MASK        (0x40000000)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET30_BIT         (0x40000000)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET29_LSB         (29)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET29_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET29_MASK        (0x20000000)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET29_BIT         (0x20000000)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET28_LSB         (28)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET28_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET28_MASK        (0x10000000)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET28_BIT         (0x10000000)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET27_LSB         (27)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET27_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET27_MASK        (0x08000000)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET27_BIT         (0x08000000)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET26_LSB         (26)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET26_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET26_MASK        (0x04000000)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET26_BIT         (0x04000000)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET25_LSB         (25)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET25_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET25_MASK        (0x02000000)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET25_BIT         (0x02000000)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET24_LSB         (24)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET24_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET24_MASK        (0x01000000)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET24_BIT         (0x01000000)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET23_LSB         (23)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET23_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET23_MASK        (0x00800000)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET23_BIT         (0x00800000)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET22_LSB         (22)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET22_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET22_MASK        (0x00400000)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET22_BIT         (0x00400000)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET21_LSB         (21)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET21_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET21_MASK        (0x00200000)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET21_BIT         (0x00200000)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET20_LSB         (20)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET20_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET20_MASK        (0x00100000)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET20_BIT         (0x00100000)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET19_LSB         (19)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET19_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET19_MASK        (0x00080000)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET19_BIT         (0x00080000)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET18_LSB         (18)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET18_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET18_MASK        (0x00040000)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET18_BIT         (0x00040000)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET17_LSB         (17)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET17_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET17_MASK        (0x00020000)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET17_BIT         (0x00020000)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET16_LSB         (16)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET16_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET16_MASK        (0x00010000)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET16_BIT         (0x00010000)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET15_LSB         (15)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET15_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET15_MASK        (0x00008000)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET15_BIT         (0x00008000)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET14_LSB         (14)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET14_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET14_MASK        (0x00004000)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET14_BIT         (0x00004000)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET13_LSB         (13)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET13_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET13_MASK        (0x00002000)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET13_BIT         (0x00002000)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET12_LSB         (12)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET12_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET12_MASK        (0x00001000)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET12_BIT         (0x00001000)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET11_LSB         (11)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET11_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET11_MASK        (0x00000800)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET11_BIT         (0x00000800)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET10_LSB         (10)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET10_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET10_MASK        (0x00000400)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET10_BIT         (0x00000400)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET9_LSB          (9)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET9_WIDTH        (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET9_MASK         (0x00000200)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET9_BIT          (0x00000200)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET8_LSB          (8)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET8_WIDTH        (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET8_MASK         (0x00000100)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET8_BIT          (0x00000100)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET7_LSB          (7)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET7_WIDTH        (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET7_MASK         (0x00000080)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET7_BIT          (0x00000080)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET6_LSB          (6)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET6_WIDTH        (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET6_MASK         (0x00000040)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET6_BIT          (0x00000040)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET5_LSB          (5)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET5_WIDTH        (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET5_MASK         (0x00000020)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET5_BIT          (0x00000020)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET4_LSB          (4)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET4_WIDTH        (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET4_MASK         (0x00000010)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET4_BIT          (0x00000010)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET3_LSB          (3)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET3_WIDTH        (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET3_MASK         (0x00000008)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET3_BIT          (0x00000008)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET2_LSB          (2)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET2_WIDTH        (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET2_MASK         (0x00000004)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET2_BIT          (0x00000004)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET1_LSB          (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET1_WIDTH        (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET1_MASK         (0x00000002)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET1_BIT          (0x00000002)

#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET0_LSB          (0)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET0_WIDTH        (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET0_MASK         (0x00000001)
#define BPI_MM_TPC_EVT_CLR_NOACK_SET_BPI_MM_TPC_EVT_CLR_NOACK_SET0_BIT          (0x00000001)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR31_LSB         (31)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR31_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR31_MASK        (0x80000000)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR31_BIT         (0x80000000)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR30_LSB         (30)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR30_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR30_MASK        (0x40000000)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR30_BIT         (0x40000000)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR29_LSB         (29)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR29_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR29_MASK        (0x20000000)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR29_BIT         (0x20000000)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR28_LSB         (28)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR28_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR28_MASK        (0x10000000)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR28_BIT         (0x10000000)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR27_LSB         (27)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR27_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR27_MASK        (0x08000000)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR27_BIT         (0x08000000)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR26_LSB         (26)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR26_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR26_MASK        (0x04000000)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR26_BIT         (0x04000000)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR25_LSB         (25)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR25_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR25_MASK        (0x02000000)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR25_BIT         (0x02000000)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR24_LSB         (24)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR24_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR24_MASK        (0x01000000)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR24_BIT         (0x01000000)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR23_LSB         (23)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR23_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR23_MASK        (0x00800000)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR23_BIT         (0x00800000)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR22_LSB         (22)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR22_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR22_MASK        (0x00400000)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR22_BIT         (0x00400000)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR21_LSB         (21)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR21_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR21_MASK        (0x00200000)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR21_BIT         (0x00200000)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR20_LSB         (20)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR20_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR20_MASK        (0x00100000)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR20_BIT         (0x00100000)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR19_LSB         (19)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR19_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR19_MASK        (0x00080000)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR19_BIT         (0x00080000)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR18_LSB         (18)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR18_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR18_MASK        (0x00040000)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR18_BIT         (0x00040000)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR17_LSB         (17)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR17_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR17_MASK        (0x00020000)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR17_BIT         (0x00020000)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR16_LSB         (16)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR16_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR16_MASK        (0x00010000)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR16_BIT         (0x00010000)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR15_LSB         (15)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR15_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR15_MASK        (0x00008000)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR15_BIT         (0x00008000)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR14_LSB         (14)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR14_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR14_MASK        (0x00004000)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR14_BIT         (0x00004000)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR13_LSB         (13)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR13_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR13_MASK        (0x00002000)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR13_BIT         (0x00002000)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR12_LSB         (12)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR12_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR12_MASK        (0x00001000)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR12_BIT         (0x00001000)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR11_LSB         (11)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR11_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR11_MASK        (0x00000800)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR11_BIT         (0x00000800)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR10_LSB         (10)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR10_WIDTH       (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR10_MASK        (0x00000400)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR10_BIT         (0x00000400)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR9_LSB          (9)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR9_WIDTH        (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR9_MASK         (0x00000200)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR9_BIT          (0x00000200)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR8_LSB          (8)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR8_WIDTH        (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR8_MASK         (0x00000100)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR8_BIT          (0x00000100)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR7_LSB          (7)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR7_WIDTH        (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR7_MASK         (0x00000080)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR7_BIT          (0x00000080)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR6_LSB          (6)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR6_WIDTH        (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR6_MASK         (0x00000040)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR6_BIT          (0x00000040)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR5_LSB          (5)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR5_WIDTH        (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR5_MASK         (0x00000020)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR5_BIT          (0x00000020)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR4_LSB          (4)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR4_WIDTH        (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR4_MASK         (0x00000010)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR4_BIT          (0x00000010)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR3_LSB          (3)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR3_WIDTH        (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR3_MASK         (0x00000008)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR3_BIT          (0x00000008)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR2_LSB          (2)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR2_WIDTH        (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR2_MASK         (0x00000004)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR2_BIT          (0x00000004)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR1_LSB          (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR1_WIDTH        (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR1_MASK         (0x00000002)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR1_BIT          (0x00000002)

#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR0_LSB          (0)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR0_WIDTH        (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR0_MASK         (0x00000001)
#define BPI_MM_TPC_EVT_CLR_NOACK_CLR_BPI_MM_TPC_EVT_CLR_NOACK_CLR0_BIT          (0x00000001)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS31_LSB   (31)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS31_WIDTH (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS31_MASK  (0x80000000)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS31_BIT   (0x80000000)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS30_LSB   (30)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS30_WIDTH (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS30_MASK  (0x40000000)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS30_BIT   (0x40000000)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS29_LSB   (29)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS29_WIDTH (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS29_MASK  (0x20000000)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS29_BIT   (0x20000000)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS28_LSB   (28)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS28_WIDTH (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS28_MASK  (0x10000000)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS28_BIT   (0x10000000)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS27_LSB   (27)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS27_WIDTH (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS27_MASK  (0x08000000)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS27_BIT   (0x08000000)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS26_LSB   (26)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS26_WIDTH (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS26_MASK  (0x04000000)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS26_BIT   (0x04000000)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS25_LSB   (25)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS25_WIDTH (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS25_MASK  (0x02000000)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS25_BIT   (0x02000000)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS24_LSB   (24)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS24_WIDTH (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS24_MASK  (0x01000000)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS24_BIT   (0x01000000)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS23_LSB   (23)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS23_WIDTH (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS23_MASK  (0x00800000)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS23_BIT   (0x00800000)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS22_LSB   (22)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS22_WIDTH (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS22_MASK  (0x00400000)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS22_BIT   (0x00400000)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS21_LSB   (21)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS21_WIDTH (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS21_MASK  (0x00200000)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS21_BIT   (0x00200000)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS20_LSB   (20)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS20_WIDTH (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS20_MASK  (0x00100000)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS20_BIT   (0x00100000)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS19_LSB   (19)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS19_WIDTH (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS19_MASK  (0x00080000)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS19_BIT   (0x00080000)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS18_LSB   (18)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS18_WIDTH (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS18_MASK  (0x00040000)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS18_BIT   (0x00040000)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS17_LSB   (17)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS17_WIDTH (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS17_MASK  (0x00020000)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS17_BIT   (0x00020000)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS16_LSB   (16)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS16_WIDTH (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS16_MASK  (0x00010000)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS16_BIT   (0x00010000)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS15_LSB   (15)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS15_WIDTH (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS15_MASK  (0x00008000)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS15_BIT   (0x00008000)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS14_LSB   (14)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS14_WIDTH (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS14_MASK  (0x00004000)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS14_BIT   (0x00004000)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS13_LSB   (13)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS13_WIDTH (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS13_MASK  (0x00002000)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS13_BIT   (0x00002000)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS12_LSB   (12)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS12_WIDTH (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS12_MASK  (0x00001000)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS12_BIT   (0x00001000)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS11_LSB   (11)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS11_WIDTH (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS11_MASK  (0x00000800)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS11_BIT   (0x00000800)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS10_LSB   (10)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS10_WIDTH (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS10_MASK  (0x00000400)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS10_BIT   (0x00000400)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS9_LSB    (9)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS9_WIDTH  (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS9_MASK   (0x00000200)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS9_BIT    (0x00000200)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS8_LSB    (8)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS8_WIDTH  (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS8_MASK   (0x00000100)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS8_BIT    (0x00000100)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS7_LSB    (7)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS7_WIDTH  (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS7_MASK   (0x00000080)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS7_BIT    (0x00000080)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS6_LSB    (6)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS6_WIDTH  (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS6_MASK   (0x00000040)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS6_BIT    (0x00000040)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS5_LSB    (5)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS5_WIDTH  (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS5_MASK   (0x00000020)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS5_BIT    (0x00000020)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS4_LSB    (4)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS4_WIDTH  (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS4_MASK   (0x00000010)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS4_BIT    (0x00000010)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS3_LSB    (3)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS3_WIDTH  (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS3_MASK   (0x00000008)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS3_BIT    (0x00000008)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS2_LSB    (2)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS2_WIDTH  (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS2_MASK   (0x00000004)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS2_BIT    (0x00000004)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS1_LSB    (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS1_WIDTH  (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS1_MASK   (0x00000002)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS1_BIT    (0x00000002)

#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS0_LSB    (0)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS0_WIDTH  (1)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS0_MASK   (0x00000001)
#define BPI_MM_TPC_EVT_CLR_NOACK_STATUS_BPI_MM_TPC_EVT_CLR_NOACK_STATUS0_BIT    (0x00000001)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET31_LSB             (31)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET31_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET31_MASK            (0x80000000)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET31_BIT             (0x80000000)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET30_LSB             (30)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET30_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET30_MASK            (0x40000000)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET30_BIT             (0x40000000)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET29_LSB             (29)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET29_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET29_MASK            (0x20000000)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET29_BIT             (0x20000000)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET28_LSB             (28)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET28_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET28_MASK            (0x10000000)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET28_BIT             (0x10000000)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET27_LSB             (27)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET27_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET27_MASK            (0x08000000)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET27_BIT             (0x08000000)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET26_LSB             (26)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET26_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET26_MASK            (0x04000000)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET26_BIT             (0x04000000)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET25_LSB             (25)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET25_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET25_MASK            (0x02000000)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET25_BIT             (0x02000000)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET24_LSB             (24)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET24_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET24_MASK            (0x01000000)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET24_BIT             (0x01000000)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET23_LSB             (23)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET23_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET23_MASK            (0x00800000)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET23_BIT             (0x00800000)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET22_LSB             (22)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET22_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET22_MASK            (0x00400000)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET22_BIT             (0x00400000)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET21_LSB             (21)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET21_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET21_MASK            (0x00200000)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET21_BIT             (0x00200000)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET20_LSB             (20)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET20_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET20_MASK            (0x00100000)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET20_BIT             (0x00100000)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET19_LSB             (19)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET19_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET19_MASK            (0x00080000)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET19_BIT             (0x00080000)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET18_LSB             (18)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET18_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET18_MASK            (0x00040000)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET18_BIT             (0x00040000)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET17_LSB             (17)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET17_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET17_MASK            (0x00020000)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET17_BIT             (0x00020000)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET16_LSB             (16)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET16_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET16_MASK            (0x00010000)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET16_BIT             (0x00010000)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET15_LSB             (15)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET15_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET15_MASK            (0x00008000)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET15_BIT             (0x00008000)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET14_LSB             (14)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET14_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET14_MASK            (0x00004000)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET14_BIT             (0x00004000)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET13_LSB             (13)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET13_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET13_MASK            (0x00002000)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET13_BIT             (0x00002000)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET12_LSB             (12)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET12_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET12_MASK            (0x00001000)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET12_BIT             (0x00001000)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET11_LSB             (11)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET11_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET11_MASK            (0x00000800)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET11_BIT             (0x00000800)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET10_LSB             (10)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET10_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET10_MASK            (0x00000400)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET10_BIT             (0x00000400)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET9_LSB              (9)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET9_WIDTH            (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET9_MASK             (0x00000200)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET9_BIT              (0x00000200)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET8_LSB              (8)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET8_WIDTH            (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET8_MASK             (0x00000100)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET8_BIT              (0x00000100)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET7_LSB              (7)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET7_WIDTH            (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET7_MASK             (0x00000080)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET7_BIT              (0x00000080)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET6_LSB              (6)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET6_WIDTH            (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET6_MASK             (0x00000040)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET6_BIT              (0x00000040)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET5_LSB              (5)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET5_WIDTH            (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET5_MASK             (0x00000020)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET5_BIT              (0x00000020)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET4_LSB              (4)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET4_WIDTH            (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET4_MASK             (0x00000010)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET4_BIT              (0x00000010)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET3_LSB              (3)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET3_WIDTH            (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET3_MASK             (0x00000008)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET3_BIT              (0x00000008)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET2_LSB              (2)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET2_WIDTH            (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET2_MASK             (0x00000004)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET2_BIT              (0x00000004)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET1_LSB              (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET1_WIDTH            (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET1_MASK             (0x00000002)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET1_BIT              (0x00000002)

#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET0_LSB              (0)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET0_WIDTH            (1)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET0_MASK             (0x00000001)
#define BPI_MM_TPC_EVT_CLR_ACK_SET_BPI_MM_TPC_EVT_CLR_ACK_SET0_BIT              (0x00000001)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR31_LSB             (31)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR31_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR31_MASK            (0x80000000)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR31_BIT             (0x80000000)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR30_LSB             (30)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR30_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR30_MASK            (0x40000000)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR30_BIT             (0x40000000)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR29_LSB             (29)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR29_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR29_MASK            (0x20000000)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR29_BIT             (0x20000000)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR28_LSB             (28)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR28_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR28_MASK            (0x10000000)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR28_BIT             (0x10000000)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR27_LSB             (27)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR27_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR27_MASK            (0x08000000)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR27_BIT             (0x08000000)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR26_LSB             (26)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR26_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR26_MASK            (0x04000000)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR26_BIT             (0x04000000)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR25_LSB             (25)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR25_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR25_MASK            (0x02000000)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR25_BIT             (0x02000000)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR24_LSB             (24)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR24_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR24_MASK            (0x01000000)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR24_BIT             (0x01000000)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR23_LSB             (23)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR23_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR23_MASK            (0x00800000)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR23_BIT             (0x00800000)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR22_LSB             (22)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR22_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR22_MASK            (0x00400000)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR22_BIT             (0x00400000)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR21_LSB             (21)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR21_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR21_MASK            (0x00200000)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR21_BIT             (0x00200000)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR20_LSB             (20)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR20_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR20_MASK            (0x00100000)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR20_BIT             (0x00100000)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR19_LSB             (19)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR19_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR19_MASK            (0x00080000)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR19_BIT             (0x00080000)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR18_LSB             (18)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR18_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR18_MASK            (0x00040000)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR18_BIT             (0x00040000)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR17_LSB             (17)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR17_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR17_MASK            (0x00020000)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR17_BIT             (0x00020000)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR16_LSB             (16)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR16_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR16_MASK            (0x00010000)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR16_BIT             (0x00010000)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR15_LSB             (15)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR15_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR15_MASK            (0x00008000)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR15_BIT             (0x00008000)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR14_LSB             (14)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR14_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR14_MASK            (0x00004000)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR14_BIT             (0x00004000)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR13_LSB             (13)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR13_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR13_MASK            (0x00002000)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR13_BIT             (0x00002000)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR12_LSB             (12)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR12_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR12_MASK            (0x00001000)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR12_BIT             (0x00001000)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR11_LSB             (11)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR11_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR11_MASK            (0x00000800)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR11_BIT             (0x00000800)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR10_LSB             (10)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR10_WIDTH           (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR10_MASK            (0x00000400)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR10_BIT             (0x00000400)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR9_LSB              (9)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR9_WIDTH            (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR9_MASK             (0x00000200)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR9_BIT              (0x00000200)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR8_LSB              (8)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR8_WIDTH            (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR8_MASK             (0x00000100)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR8_BIT              (0x00000100)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR7_LSB              (7)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR7_WIDTH            (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR7_MASK             (0x00000080)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR7_BIT              (0x00000080)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR6_LSB              (6)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR6_WIDTH            (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR6_MASK             (0x00000040)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR6_BIT              (0x00000040)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR5_LSB              (5)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR5_WIDTH            (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR5_MASK             (0x00000020)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR5_BIT              (0x00000020)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR4_LSB              (4)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR4_WIDTH            (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR4_MASK             (0x00000010)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR4_BIT              (0x00000010)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR3_LSB              (3)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR3_WIDTH            (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR3_MASK             (0x00000008)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR3_BIT              (0x00000008)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR2_LSB              (2)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR2_WIDTH            (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR2_MASK             (0x00000004)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR2_BIT              (0x00000004)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR1_LSB              (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR1_WIDTH            (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR1_MASK             (0x00000002)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR1_BIT              (0x00000002)

#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR0_LSB              (0)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR0_WIDTH            (1)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR0_MASK             (0x00000001)
#define BPI_MM_TPC_EVT_CLR_ACK_CLR_BPI_MM_TPC_EVT_CLR_ACK_CLR0_BIT              (0x00000001)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS31_LSB       (31)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS31_WIDTH     (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS31_MASK      (0x80000000)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS31_BIT       (0x80000000)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS30_LSB       (30)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS30_WIDTH     (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS30_MASK      (0x40000000)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS30_BIT       (0x40000000)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS29_LSB       (29)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS29_WIDTH     (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS29_MASK      (0x20000000)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS29_BIT       (0x20000000)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS28_LSB       (28)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS28_WIDTH     (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS28_MASK      (0x10000000)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS28_BIT       (0x10000000)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS27_LSB       (27)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS27_WIDTH     (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS27_MASK      (0x08000000)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS27_BIT       (0x08000000)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS26_LSB       (26)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS26_WIDTH     (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS26_MASK      (0x04000000)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS26_BIT       (0x04000000)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS25_LSB       (25)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS25_WIDTH     (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS25_MASK      (0x02000000)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS25_BIT       (0x02000000)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS24_LSB       (24)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS24_WIDTH     (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS24_MASK      (0x01000000)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS24_BIT       (0x01000000)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS23_LSB       (23)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS23_WIDTH     (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS23_MASK      (0x00800000)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS23_BIT       (0x00800000)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS22_LSB       (22)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS22_WIDTH     (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS22_MASK      (0x00400000)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS22_BIT       (0x00400000)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS21_LSB       (21)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS21_WIDTH     (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS21_MASK      (0x00200000)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS21_BIT       (0x00200000)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS20_LSB       (20)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS20_WIDTH     (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS20_MASK      (0x00100000)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS20_BIT       (0x00100000)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS19_LSB       (19)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS19_WIDTH     (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS19_MASK      (0x00080000)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS19_BIT       (0x00080000)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS18_LSB       (18)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS18_WIDTH     (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS18_MASK      (0x00040000)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS18_BIT       (0x00040000)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS17_LSB       (17)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS17_WIDTH     (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS17_MASK      (0x00020000)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS17_BIT       (0x00020000)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS16_LSB       (16)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS16_WIDTH     (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS16_MASK      (0x00010000)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS16_BIT       (0x00010000)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS15_LSB       (15)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS15_WIDTH     (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS15_MASK      (0x00008000)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS15_BIT       (0x00008000)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS14_LSB       (14)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS14_WIDTH     (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS14_MASK      (0x00004000)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS14_BIT       (0x00004000)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS13_LSB       (13)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS13_WIDTH     (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS13_MASK      (0x00002000)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS13_BIT       (0x00002000)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS12_LSB       (12)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS12_WIDTH     (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS12_MASK      (0x00001000)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS12_BIT       (0x00001000)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS11_LSB       (11)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS11_WIDTH     (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS11_MASK      (0x00000800)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS11_BIT       (0x00000800)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS10_LSB       (10)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS10_WIDTH     (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS10_MASK      (0x00000400)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS10_BIT       (0x00000400)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS9_LSB        (9)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS9_WIDTH      (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS9_MASK       (0x00000200)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS9_BIT        (0x00000200)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS8_LSB        (8)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS8_WIDTH      (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS8_MASK       (0x00000100)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS8_BIT        (0x00000100)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS7_LSB        (7)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS7_WIDTH      (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS7_MASK       (0x00000080)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS7_BIT        (0x00000080)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS6_LSB        (6)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS6_WIDTH      (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS6_MASK       (0x00000040)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS6_BIT        (0x00000040)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS5_LSB        (5)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS5_WIDTH      (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS5_MASK       (0x00000020)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS5_BIT        (0x00000020)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS4_LSB        (4)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS4_WIDTH      (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS4_MASK       (0x00000010)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS4_BIT        (0x00000010)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS3_LSB        (3)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS3_WIDTH      (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS3_MASK       (0x00000008)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS3_BIT        (0x00000008)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS2_LSB        (2)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS2_WIDTH      (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS2_MASK       (0x00000004)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS2_BIT        (0x00000004)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS1_LSB        (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS1_WIDTH      (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS1_MASK       (0x00000002)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS1_BIT        (0x00000002)

#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS0_LSB        (0)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS0_WIDTH      (1)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS0_MASK       (0x00000001)
#define BPI_MM_TPC_EVT_CLR_ACK_STATUS_BPI_MM_TPC_EVT_CLR_ACK_STATUS0_BIT        (0x00000001)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET31_LSB           (31)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET31_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET31_MASK          (0x80000000)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET31_BIT           (0x80000000)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET30_LSB           (30)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET30_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET30_MASK          (0x40000000)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET30_BIT           (0x40000000)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET29_LSB           (29)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET29_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET29_MASK          (0x20000000)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET29_BIT           (0x20000000)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET28_LSB           (28)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET28_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET28_MASK          (0x10000000)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET28_BIT           (0x10000000)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET27_LSB           (27)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET27_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET27_MASK          (0x08000000)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET27_BIT           (0x08000000)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET26_LSB           (26)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET26_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET26_MASK          (0x04000000)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET26_BIT           (0x04000000)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET25_LSB           (25)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET25_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET25_MASK          (0x02000000)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET25_BIT           (0x02000000)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET24_LSB           (24)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET24_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET24_MASK          (0x01000000)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET24_BIT           (0x01000000)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET23_LSB           (23)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET23_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET23_MASK          (0x00800000)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET23_BIT           (0x00800000)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET22_LSB           (22)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET22_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET22_MASK          (0x00400000)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET22_BIT           (0x00400000)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET21_LSB           (21)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET21_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET21_MASK          (0x00200000)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET21_BIT           (0x00200000)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET20_LSB           (20)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET20_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET20_MASK          (0x00100000)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET20_BIT           (0x00100000)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET19_LSB           (19)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET19_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET19_MASK          (0x00080000)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET19_BIT           (0x00080000)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET18_LSB           (18)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET18_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET18_MASK          (0x00040000)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET18_BIT           (0x00040000)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET17_LSB           (17)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET17_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET17_MASK          (0x00020000)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET17_BIT           (0x00020000)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET16_LSB           (16)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET16_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET16_MASK          (0x00010000)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET16_BIT           (0x00010000)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET15_LSB           (15)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET15_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET15_MASK          (0x00008000)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET15_BIT           (0x00008000)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET14_LSB           (14)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET14_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET14_MASK          (0x00004000)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET14_BIT           (0x00004000)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET13_LSB           (13)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET13_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET13_MASK          (0x00002000)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET13_BIT           (0x00002000)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET12_LSB           (12)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET12_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET12_MASK          (0x00001000)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET12_BIT           (0x00001000)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET11_LSB           (11)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET11_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET11_MASK          (0x00000800)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET11_BIT           (0x00000800)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET10_LSB           (10)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET10_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET10_MASK          (0x00000400)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET10_BIT           (0x00000400)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET9_LSB            (9)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET9_WIDTH          (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET9_MASK           (0x00000200)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET9_BIT            (0x00000200)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET8_LSB            (8)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET8_WIDTH          (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET8_MASK           (0x00000100)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET8_BIT            (0x00000100)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET7_LSB            (7)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET7_WIDTH          (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET7_MASK           (0x00000080)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET7_BIT            (0x00000080)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET6_LSB            (6)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET6_WIDTH          (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET6_MASK           (0x00000040)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET6_BIT            (0x00000040)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET5_LSB            (5)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET5_WIDTH          (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET5_MASK           (0x00000020)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET5_BIT            (0x00000020)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET4_LSB            (4)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET4_WIDTH          (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET4_MASK           (0x00000010)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET4_BIT            (0x00000010)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET3_LSB            (3)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET3_WIDTH          (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET3_MASK           (0x00000008)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET3_BIT            (0x00000008)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET2_LSB            (2)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET2_WIDTH          (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET2_MASK           (0x00000004)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET2_BIT            (0x00000004)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET1_LSB            (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET1_WIDTH          (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET1_MASK           (0x00000002)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET1_BIT            (0x00000002)

#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET0_LSB            (0)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET0_WIDTH          (1)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET0_MASK           (0x00000001)
#define BPI_MM_TPC_EVT_CLR_NACK_SET_BPI_MM_TPC_EVT_CLR_NACK_SET0_BIT            (0x00000001)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR31_LSB           (31)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR31_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR31_MASK          (0x80000000)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR31_BIT           (0x80000000)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR30_LSB           (30)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR30_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR30_MASK          (0x40000000)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR30_BIT           (0x40000000)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR29_LSB           (29)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR29_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR29_MASK          (0x20000000)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR29_BIT           (0x20000000)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR28_LSB           (28)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR28_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR28_MASK          (0x10000000)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR28_BIT           (0x10000000)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR27_LSB           (27)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR27_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR27_MASK          (0x08000000)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR27_BIT           (0x08000000)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR26_LSB           (26)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR26_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR26_MASK          (0x04000000)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR26_BIT           (0x04000000)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR25_LSB           (25)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR25_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR25_MASK          (0x02000000)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR25_BIT           (0x02000000)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR24_LSB           (24)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR24_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR24_MASK          (0x01000000)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR24_BIT           (0x01000000)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR23_LSB           (23)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR23_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR23_MASK          (0x00800000)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR23_BIT           (0x00800000)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR22_LSB           (22)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR22_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR22_MASK          (0x00400000)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR22_BIT           (0x00400000)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR21_LSB           (21)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR21_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR21_MASK          (0x00200000)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR21_BIT           (0x00200000)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR20_LSB           (20)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR20_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR20_MASK          (0x00100000)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR20_BIT           (0x00100000)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR19_LSB           (19)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR19_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR19_MASK          (0x00080000)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR19_BIT           (0x00080000)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR18_LSB           (18)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR18_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR18_MASK          (0x00040000)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR18_BIT           (0x00040000)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR17_LSB           (17)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR17_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR17_MASK          (0x00020000)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR17_BIT           (0x00020000)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR16_LSB           (16)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR16_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR16_MASK          (0x00010000)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR16_BIT           (0x00010000)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR15_LSB           (15)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR15_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR15_MASK          (0x00008000)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR15_BIT           (0x00008000)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR14_LSB           (14)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR14_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR14_MASK          (0x00004000)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR14_BIT           (0x00004000)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR13_LSB           (13)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR13_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR13_MASK          (0x00002000)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR13_BIT           (0x00002000)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR12_LSB           (12)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR12_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR12_MASK          (0x00001000)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR12_BIT           (0x00001000)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR11_LSB           (11)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR11_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR11_MASK          (0x00000800)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR11_BIT           (0x00000800)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR10_LSB           (10)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR10_WIDTH         (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR10_MASK          (0x00000400)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR10_BIT           (0x00000400)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR9_LSB            (9)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR9_WIDTH          (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR9_MASK           (0x00000200)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR9_BIT            (0x00000200)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR8_LSB            (8)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR8_WIDTH          (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR8_MASK           (0x00000100)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR8_BIT            (0x00000100)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR7_LSB            (7)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR7_WIDTH          (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR7_MASK           (0x00000080)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR7_BIT            (0x00000080)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR6_LSB            (6)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR6_WIDTH          (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR6_MASK           (0x00000040)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR6_BIT            (0x00000040)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR5_LSB            (5)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR5_WIDTH          (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR5_MASK           (0x00000020)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR5_BIT            (0x00000020)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR4_LSB            (4)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR4_WIDTH          (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR4_MASK           (0x00000010)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR4_BIT            (0x00000010)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR3_LSB            (3)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR3_WIDTH          (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR3_MASK           (0x00000008)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR3_BIT            (0x00000008)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR2_LSB            (2)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR2_WIDTH          (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR2_MASK           (0x00000004)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR2_BIT            (0x00000004)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR1_LSB            (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR1_WIDTH          (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR1_MASK           (0x00000002)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR1_BIT            (0x00000002)

#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR0_LSB            (0)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR0_WIDTH          (1)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR0_MASK           (0x00000001)
#define BPI_MM_TPC_EVT_CLR_NACK_CLR_BPI_MM_TPC_EVT_CLR_NACK_CLR0_BIT            (0x00000001)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS31_LSB     (31)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS31_WIDTH   (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS31_MASK    (0x80000000)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS31_BIT     (0x80000000)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS30_LSB     (30)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS30_WIDTH   (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS30_MASK    (0x40000000)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS30_BIT     (0x40000000)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS29_LSB     (29)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS29_WIDTH   (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS29_MASK    (0x20000000)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS29_BIT     (0x20000000)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS28_LSB     (28)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS28_WIDTH   (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS28_MASK    (0x10000000)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS28_BIT     (0x10000000)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS27_LSB     (27)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS27_WIDTH   (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS27_MASK    (0x08000000)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS27_BIT     (0x08000000)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS26_LSB     (26)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS26_WIDTH   (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS26_MASK    (0x04000000)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS26_BIT     (0x04000000)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS25_LSB     (25)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS25_WIDTH   (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS25_MASK    (0x02000000)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS25_BIT     (0x02000000)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS24_LSB     (24)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS24_WIDTH   (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS24_MASK    (0x01000000)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS24_BIT     (0x01000000)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS23_LSB     (23)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS23_WIDTH   (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS23_MASK    (0x00800000)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS23_BIT     (0x00800000)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS22_LSB     (22)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS22_WIDTH   (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS22_MASK    (0x00400000)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS22_BIT     (0x00400000)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS21_LSB     (21)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS21_WIDTH   (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS21_MASK    (0x00200000)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS21_BIT     (0x00200000)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS20_LSB     (20)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS20_WIDTH   (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS20_MASK    (0x00100000)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS20_BIT     (0x00100000)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS19_LSB     (19)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS19_WIDTH   (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS19_MASK    (0x00080000)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS19_BIT     (0x00080000)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS18_LSB     (18)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS18_WIDTH   (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS18_MASK    (0x00040000)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS18_BIT     (0x00040000)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS17_LSB     (17)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS17_WIDTH   (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS17_MASK    (0x00020000)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS17_BIT     (0x00020000)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS16_LSB     (16)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS16_WIDTH   (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS16_MASK    (0x00010000)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS16_BIT     (0x00010000)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS15_LSB     (15)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS15_WIDTH   (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS15_MASK    (0x00008000)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS15_BIT     (0x00008000)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS14_LSB     (14)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS14_WIDTH   (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS14_MASK    (0x00004000)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS14_BIT     (0x00004000)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS13_LSB     (13)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS13_WIDTH   (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS13_MASK    (0x00002000)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS13_BIT     (0x00002000)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS12_LSB     (12)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS12_WIDTH   (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS12_MASK    (0x00001000)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS12_BIT     (0x00001000)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS11_LSB     (11)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS11_WIDTH   (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS11_MASK    (0x00000800)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS11_BIT     (0x00000800)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS10_LSB     (10)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS10_WIDTH   (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS10_MASK    (0x00000400)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS10_BIT     (0x00000400)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS9_LSB      (9)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS9_WIDTH    (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS9_MASK     (0x00000200)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS9_BIT      (0x00000200)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS8_LSB      (8)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS8_WIDTH    (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS8_MASK     (0x00000100)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS8_BIT      (0x00000100)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS7_LSB      (7)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS7_WIDTH    (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS7_MASK     (0x00000080)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS7_BIT      (0x00000080)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS6_LSB      (6)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS6_WIDTH    (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS6_MASK     (0x00000040)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS6_BIT      (0x00000040)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS5_LSB      (5)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS5_WIDTH    (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS5_MASK     (0x00000020)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS5_BIT      (0x00000020)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS4_LSB      (4)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS4_WIDTH    (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS4_MASK     (0x00000010)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS4_BIT      (0x00000010)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS3_LSB      (3)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS3_WIDTH    (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS3_MASK     (0x00000008)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS3_BIT      (0x00000008)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS2_LSB      (2)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS2_WIDTH    (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS2_MASK     (0x00000004)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS2_BIT      (0x00000004)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS1_LSB      (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS1_WIDTH    (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS1_MASK     (0x00000002)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS1_BIT      (0x00000002)

#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS0_LSB      (0)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS0_WIDTH    (1)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS0_MASK     (0x00000001)
#define BPI_MM_TPC_EVT_CLR_NACK_STATUS_BPI_MM_TPC_EVT_CLR_NACK_STATUS0_BIT      (0x00000001)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET31_LSB                           (31)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET31_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET31_MASK                          (0x80000000)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET31_BIT                           (0x80000000)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET30_LSB                           (30)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET30_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET30_MASK                          (0x40000000)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET30_BIT                           (0x40000000)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET29_LSB                           (29)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET29_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET29_MASK                          (0x20000000)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET29_BIT                           (0x20000000)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET28_LSB                           (28)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET28_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET28_MASK                          (0x10000000)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET28_BIT                           (0x10000000)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET27_LSB                           (27)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET27_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET27_MASK                          (0x08000000)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET27_BIT                           (0x08000000)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET26_LSB                           (26)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET26_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET26_MASK                          (0x04000000)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET26_BIT                           (0x04000000)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET25_LSB                           (25)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET25_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET25_MASK                          (0x02000000)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET25_BIT                           (0x02000000)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET24_LSB                           (24)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET24_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET24_MASK                          (0x01000000)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET24_BIT                           (0x01000000)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET23_LSB                           (23)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET23_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET23_MASK                          (0x00800000)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET23_BIT                           (0x00800000)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET22_LSB                           (22)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET22_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET22_MASK                          (0x00400000)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET22_BIT                           (0x00400000)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET21_LSB                           (21)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET21_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET21_MASK                          (0x00200000)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET21_BIT                           (0x00200000)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET20_LSB                           (20)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET20_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET20_MASK                          (0x00100000)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET20_BIT                           (0x00100000)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET19_LSB                           (19)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET19_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET19_MASK                          (0x00080000)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET19_BIT                           (0x00080000)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET18_LSB                           (18)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET18_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET18_MASK                          (0x00040000)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET18_BIT                           (0x00040000)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET17_LSB                           (17)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET17_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET17_MASK                          (0x00020000)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET17_BIT                           (0x00020000)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET16_LSB                           (16)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET16_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET16_MASK                          (0x00010000)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET16_BIT                           (0x00010000)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET15_LSB                           (15)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET15_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET15_MASK                          (0x00008000)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET15_BIT                           (0x00008000)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET14_LSB                           (14)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET14_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET14_MASK                          (0x00004000)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET14_BIT                           (0x00004000)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET13_LSB                           (13)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET13_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET13_MASK                          (0x00002000)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET13_BIT                           (0x00002000)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET12_LSB                           (12)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET12_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET12_MASK                          (0x00001000)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET12_BIT                           (0x00001000)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET11_LSB                           (11)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET11_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET11_MASK                          (0x00000800)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET11_BIT                           (0x00000800)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET10_LSB                           (10)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET10_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET10_MASK                          (0x00000400)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET10_BIT                           (0x00000400)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET9_LSB                            (9)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET9_WIDTH                          (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET9_MASK                           (0x00000200)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET9_BIT                            (0x00000200)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET8_LSB                            (8)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET8_WIDTH                          (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET8_MASK                           (0x00000100)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET8_BIT                            (0x00000100)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET7_LSB                            (7)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET7_WIDTH                          (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET7_MASK                           (0x00000080)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET7_BIT                            (0x00000080)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET6_LSB                            (6)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET6_WIDTH                          (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET6_MASK                           (0x00000040)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET6_BIT                            (0x00000040)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET5_LSB                            (5)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET5_WIDTH                          (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET5_MASK                           (0x00000020)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET5_BIT                            (0x00000020)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET4_LSB                            (4)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET4_WIDTH                          (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET4_MASK                           (0x00000010)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET4_BIT                            (0x00000010)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET3_LSB                            (3)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET3_WIDTH                          (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET3_MASK                           (0x00000008)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET3_BIT                            (0x00000008)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET2_LSB                            (2)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET2_WIDTH                          (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET2_MASK                           (0x00000004)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET2_BIT                            (0x00000004)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET1_LSB                            (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET1_WIDTH                          (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET1_MASK                           (0x00000002)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET1_BIT                            (0x00000002)

#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET0_LSB                            (0)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET0_WIDTH                          (1)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET0_MASK                           (0x00000001)
#define BPI_MM_EVT_ENA_SET_0_BPI_MM_EVT_ENA_SET0_BIT                            (0x00000001)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET63_LSB                           (31)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET63_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET63_MASK                          (0x80000000)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET63_BIT                           (0x80000000)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET62_LSB                           (30)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET62_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET62_MASK                          (0x40000000)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET62_BIT                           (0x40000000)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET61_LSB                           (29)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET61_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET61_MASK                          (0x20000000)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET61_BIT                           (0x20000000)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET60_LSB                           (28)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET60_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET60_MASK                          (0x10000000)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET60_BIT                           (0x10000000)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET59_LSB                           (27)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET59_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET59_MASK                          (0x08000000)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET59_BIT                           (0x08000000)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET58_LSB                           (26)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET58_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET58_MASK                          (0x04000000)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET58_BIT                           (0x04000000)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET57_LSB                           (25)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET57_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET57_MASK                          (0x02000000)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET57_BIT                           (0x02000000)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET56_LSB                           (24)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET56_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET56_MASK                          (0x01000000)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET56_BIT                           (0x01000000)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET55_LSB                           (23)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET55_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET55_MASK                          (0x00800000)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET55_BIT                           (0x00800000)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET54_LSB                           (22)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET54_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET54_MASK                          (0x00400000)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET54_BIT                           (0x00400000)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET53_LSB                           (21)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET53_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET53_MASK                          (0x00200000)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET53_BIT                           (0x00200000)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET52_LSB                           (20)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET52_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET52_MASK                          (0x00100000)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET52_BIT                           (0x00100000)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET51_LSB                           (19)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET51_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET51_MASK                          (0x00080000)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET51_BIT                           (0x00080000)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET50_LSB                           (18)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET50_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET50_MASK                          (0x00040000)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET50_BIT                           (0x00040000)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET49_LSB                           (17)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET49_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET49_MASK                          (0x00020000)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET49_BIT                           (0x00020000)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET48_LSB                           (16)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET48_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET48_MASK                          (0x00010000)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET48_BIT                           (0x00010000)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET47_LSB                           (15)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET47_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET47_MASK                          (0x00008000)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET47_BIT                           (0x00008000)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET46_LSB                           (14)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET46_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET46_MASK                          (0x00004000)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET46_BIT                           (0x00004000)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET45_LSB                           (13)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET45_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET45_MASK                          (0x00002000)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET45_BIT                           (0x00002000)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET44_LSB                           (12)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET44_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET44_MASK                          (0x00001000)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET44_BIT                           (0x00001000)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET43_LSB                           (11)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET43_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET43_MASK                          (0x00000800)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET43_BIT                           (0x00000800)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET42_LSB                           (10)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET42_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET42_MASK                          (0x00000400)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET42_BIT                           (0x00000400)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET41_LSB                           (9)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET41_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET41_MASK                          (0x00000200)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET41_BIT                           (0x00000200)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET40_LSB                           (8)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET40_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET40_MASK                          (0x00000100)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET40_BIT                           (0x00000100)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET39_LSB                           (7)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET39_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET39_MASK                          (0x00000080)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET39_BIT                           (0x00000080)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET38_LSB                           (6)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET38_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET38_MASK                          (0x00000040)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET38_BIT                           (0x00000040)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET37_LSB                           (5)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET37_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET37_MASK                          (0x00000020)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET37_BIT                           (0x00000020)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET36_LSB                           (4)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET36_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET36_MASK                          (0x00000010)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET36_BIT                           (0x00000010)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET35_LSB                           (3)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET35_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET35_MASK                          (0x00000008)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET35_BIT                           (0x00000008)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET34_LSB                           (2)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET34_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET34_MASK                          (0x00000004)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET34_BIT                           (0x00000004)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET33_LSB                           (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET33_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET33_MASK                          (0x00000002)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET33_BIT                           (0x00000002)

#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET32_LSB                           (0)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET32_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET32_MASK                          (0x00000001)
#define BPI_MM_EVT_ENA_SET_1_BPI_MM_EVT_ENA_SET32_BIT                           (0x00000001)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET95_LSB                           (31)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET95_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET95_MASK                          (0x80000000)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET95_BIT                           (0x80000000)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET94_LSB                           (30)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET94_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET94_MASK                          (0x40000000)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET94_BIT                           (0x40000000)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET93_LSB                           (29)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET93_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET93_MASK                          (0x20000000)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET93_BIT                           (0x20000000)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET92_LSB                           (28)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET92_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET92_MASK                          (0x10000000)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET92_BIT                           (0x10000000)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET91_LSB                           (27)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET91_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET91_MASK                          (0x08000000)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET91_BIT                           (0x08000000)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET90_LSB                           (26)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET90_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET90_MASK                          (0x04000000)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET90_BIT                           (0x04000000)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET89_LSB                           (25)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET89_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET89_MASK                          (0x02000000)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET89_BIT                           (0x02000000)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET88_LSB                           (24)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET88_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET88_MASK                          (0x01000000)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET88_BIT                           (0x01000000)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET87_LSB                           (23)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET87_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET87_MASK                          (0x00800000)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET87_BIT                           (0x00800000)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET86_LSB                           (22)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET86_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET86_MASK                          (0x00400000)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET86_BIT                           (0x00400000)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET85_LSB                           (21)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET85_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET85_MASK                          (0x00200000)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET85_BIT                           (0x00200000)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET84_LSB                           (20)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET84_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET84_MASK                          (0x00100000)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET84_BIT                           (0x00100000)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET83_LSB                           (19)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET83_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET83_MASK                          (0x00080000)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET83_BIT                           (0x00080000)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET82_LSB                           (18)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET82_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET82_MASK                          (0x00040000)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET82_BIT                           (0x00040000)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET81_LSB                           (17)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET81_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET81_MASK                          (0x00020000)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET81_BIT                           (0x00020000)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET80_LSB                           (16)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET80_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET80_MASK                          (0x00010000)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET80_BIT                           (0x00010000)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET79_LSB                           (15)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET79_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET79_MASK                          (0x00008000)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET79_BIT                           (0x00008000)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET78_LSB                           (14)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET78_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET78_MASK                          (0x00004000)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET78_BIT                           (0x00004000)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET77_LSB                           (13)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET77_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET77_MASK                          (0x00002000)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET77_BIT                           (0x00002000)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET76_LSB                           (12)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET76_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET76_MASK                          (0x00001000)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET76_BIT                           (0x00001000)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET75_LSB                           (11)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET75_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET75_MASK                          (0x00000800)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET75_BIT                           (0x00000800)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET74_LSB                           (10)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET74_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET74_MASK                          (0x00000400)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET74_BIT                           (0x00000400)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET73_LSB                           (9)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET73_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET73_MASK                          (0x00000200)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET73_BIT                           (0x00000200)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET72_LSB                           (8)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET72_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET72_MASK                          (0x00000100)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET72_BIT                           (0x00000100)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET71_LSB                           (7)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET71_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET71_MASK                          (0x00000080)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET71_BIT                           (0x00000080)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET70_LSB                           (6)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET70_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET70_MASK                          (0x00000040)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET70_BIT                           (0x00000040)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET69_LSB                           (5)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET69_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET69_MASK                          (0x00000020)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET69_BIT                           (0x00000020)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET68_LSB                           (4)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET68_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET68_MASK                          (0x00000010)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET68_BIT                           (0x00000010)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET67_LSB                           (3)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET67_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET67_MASK                          (0x00000008)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET67_BIT                           (0x00000008)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET66_LSB                           (2)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET66_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET66_MASK                          (0x00000004)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET66_BIT                           (0x00000004)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET65_LSB                           (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET65_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET65_MASK                          (0x00000002)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET65_BIT                           (0x00000002)

#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET64_LSB                           (0)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET64_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET64_MASK                          (0x00000001)
#define BPI_MM_EVT_ENA_SET_2_BPI_MM_EVT_ENA_SET64_BIT                           (0x00000001)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET127_LSB                          (31)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET127_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET127_MASK                         (0x80000000)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET127_BIT                          (0x80000000)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET126_LSB                          (30)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET126_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET126_MASK                         (0x40000000)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET126_BIT                          (0x40000000)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET125_LSB                          (29)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET125_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET125_MASK                         (0x20000000)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET125_BIT                          (0x20000000)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET124_LSB                          (28)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET124_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET124_MASK                         (0x10000000)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET124_BIT                          (0x10000000)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET123_LSB                          (27)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET123_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET123_MASK                         (0x08000000)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET123_BIT                          (0x08000000)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET122_LSB                          (26)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET122_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET122_MASK                         (0x04000000)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET122_BIT                          (0x04000000)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET121_LSB                          (25)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET121_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET121_MASK                         (0x02000000)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET121_BIT                          (0x02000000)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET120_LSB                          (24)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET120_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET120_MASK                         (0x01000000)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET120_BIT                          (0x01000000)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET119_LSB                          (23)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET119_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET119_MASK                         (0x00800000)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET119_BIT                          (0x00800000)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET118_LSB                          (22)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET118_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET118_MASK                         (0x00400000)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET118_BIT                          (0x00400000)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET117_LSB                          (21)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET117_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET117_MASK                         (0x00200000)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET117_BIT                          (0x00200000)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET116_LSB                          (20)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET116_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET116_MASK                         (0x00100000)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET116_BIT                          (0x00100000)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET115_LSB                          (19)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET115_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET115_MASK                         (0x00080000)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET115_BIT                          (0x00080000)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET114_LSB                          (18)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET114_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET114_MASK                         (0x00040000)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET114_BIT                          (0x00040000)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET113_LSB                          (17)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET113_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET113_MASK                         (0x00020000)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET113_BIT                          (0x00020000)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET112_LSB                          (16)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET112_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET112_MASK                         (0x00010000)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET112_BIT                          (0x00010000)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET111_LSB                          (15)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET111_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET111_MASK                         (0x00008000)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET111_BIT                          (0x00008000)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET110_LSB                          (14)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET110_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET110_MASK                         (0x00004000)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET110_BIT                          (0x00004000)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET109_LSB                          (13)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET109_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET109_MASK                         (0x00002000)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET109_BIT                          (0x00002000)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET108_LSB                          (12)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET108_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET108_MASK                         (0x00001000)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET108_BIT                          (0x00001000)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET107_LSB                          (11)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET107_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET107_MASK                         (0x00000800)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET107_BIT                          (0x00000800)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET106_LSB                          (10)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET106_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET106_MASK                         (0x00000400)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET106_BIT                          (0x00000400)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET105_LSB                          (9)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET105_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET105_MASK                         (0x00000200)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET105_BIT                          (0x00000200)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET104_LSB                          (8)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET104_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET104_MASK                         (0x00000100)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET104_BIT                          (0x00000100)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET103_LSB                          (7)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET103_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET103_MASK                         (0x00000080)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET103_BIT                          (0x00000080)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET102_LSB                          (6)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET102_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET102_MASK                         (0x00000040)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET102_BIT                          (0x00000040)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET101_LSB                          (5)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET101_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET101_MASK                         (0x00000020)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET101_BIT                          (0x00000020)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET100_LSB                          (4)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET100_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET100_MASK                         (0x00000010)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET100_BIT                          (0x00000010)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET99_LSB                           (3)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET99_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET99_MASK                          (0x00000008)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET99_BIT                           (0x00000008)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET98_LSB                           (2)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET98_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET98_MASK                          (0x00000004)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET98_BIT                           (0x00000004)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET97_LSB                           (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET97_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET97_MASK                          (0x00000002)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET97_BIT                           (0x00000002)

#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET96_LSB                           (0)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET96_WIDTH                         (1)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET96_MASK                          (0x00000001)
#define BPI_MM_EVT_ENA_SET_3_BPI_MM_EVT_ENA_SET96_BIT                           (0x00000001)

#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET143_LSB                          (15)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET143_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET143_MASK                         (0x00008000)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET143_BIT                          (0x00008000)

#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET142_LSB                          (14)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET142_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET142_MASK                         (0x00004000)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET142_BIT                          (0x00004000)

#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET141_LSB                          (13)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET141_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET141_MASK                         (0x00002000)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET141_BIT                          (0x00002000)

#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET140_LSB                          (12)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET140_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET140_MASK                         (0x00001000)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET140_BIT                          (0x00001000)

#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET139_LSB                          (11)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET139_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET139_MASK                         (0x00000800)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET139_BIT                          (0x00000800)

#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET138_LSB                          (10)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET138_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET138_MASK                         (0x00000400)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET138_BIT                          (0x00000400)

#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET137_LSB                          (9)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET137_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET137_MASK                         (0x00000200)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET137_BIT                          (0x00000200)

#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET136_LSB                          (8)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET136_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET136_MASK                         (0x00000100)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET136_BIT                          (0x00000100)

#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET135_LSB                          (7)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET135_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET135_MASK                         (0x00000080)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET135_BIT                          (0x00000080)

#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET134_LSB                          (6)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET134_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET134_MASK                         (0x00000040)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET134_BIT                          (0x00000040)

#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET133_LSB                          (5)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET133_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET133_MASK                         (0x00000020)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET133_BIT                          (0x00000020)

#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET132_LSB                          (4)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET132_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET132_MASK                         (0x00000010)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET132_BIT                          (0x00000010)

#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET131_LSB                          (3)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET131_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET131_MASK                         (0x00000008)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET131_BIT                          (0x00000008)

#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET130_LSB                          (2)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET130_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET130_MASK                         (0x00000004)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET130_BIT                          (0x00000004)

#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET129_LSB                          (1)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET129_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET129_MASK                         (0x00000002)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET129_BIT                          (0x00000002)

#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET128_LSB                          (0)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET128_WIDTH                        (1)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET128_MASK                         (0x00000001)
#define BPI_MM_EVT_ENA_SET_4_BPI_MM_EVT_ENA_SET128_BIT                          (0x00000001)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR31_LSB                           (31)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR31_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR31_MASK                          (0x80000000)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR31_BIT                           (0x80000000)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR30_LSB                           (30)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR30_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR30_MASK                          (0x40000000)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR30_BIT                           (0x40000000)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR29_LSB                           (29)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR29_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR29_MASK                          (0x20000000)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR29_BIT                           (0x20000000)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR28_LSB                           (28)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR28_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR28_MASK                          (0x10000000)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR28_BIT                           (0x10000000)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR27_LSB                           (27)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR27_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR27_MASK                          (0x08000000)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR27_BIT                           (0x08000000)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR26_LSB                           (26)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR26_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR26_MASK                          (0x04000000)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR26_BIT                           (0x04000000)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR25_LSB                           (25)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR25_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR25_MASK                          (0x02000000)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR25_BIT                           (0x02000000)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR24_LSB                           (24)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR24_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR24_MASK                          (0x01000000)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR24_BIT                           (0x01000000)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR23_LSB                           (23)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR23_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR23_MASK                          (0x00800000)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR23_BIT                           (0x00800000)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR22_LSB                           (22)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR22_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR22_MASK                          (0x00400000)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR22_BIT                           (0x00400000)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR21_LSB                           (21)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR21_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR21_MASK                          (0x00200000)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR21_BIT                           (0x00200000)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR20_LSB                           (20)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR20_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR20_MASK                          (0x00100000)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR20_BIT                           (0x00100000)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR19_LSB                           (19)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR19_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR19_MASK                          (0x00080000)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR19_BIT                           (0x00080000)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR18_LSB                           (18)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR18_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR18_MASK                          (0x00040000)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR18_BIT                           (0x00040000)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR17_LSB                           (17)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR17_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR17_MASK                          (0x00020000)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR17_BIT                           (0x00020000)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR16_LSB                           (16)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR16_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR16_MASK                          (0x00010000)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR16_BIT                           (0x00010000)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR15_LSB                           (15)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR15_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR15_MASK                          (0x00008000)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR15_BIT                           (0x00008000)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR14_LSB                           (14)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR14_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR14_MASK                          (0x00004000)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR14_BIT                           (0x00004000)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR13_LSB                           (13)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR13_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR13_MASK                          (0x00002000)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR13_BIT                           (0x00002000)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR12_LSB                           (12)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR12_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR12_MASK                          (0x00001000)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR12_BIT                           (0x00001000)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR11_LSB                           (11)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR11_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR11_MASK                          (0x00000800)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR11_BIT                           (0x00000800)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR10_LSB                           (10)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR10_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR10_MASK                          (0x00000400)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR10_BIT                           (0x00000400)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR9_LSB                            (9)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR9_WIDTH                          (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR9_MASK                           (0x00000200)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR9_BIT                            (0x00000200)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR8_LSB                            (8)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR8_WIDTH                          (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR8_MASK                           (0x00000100)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR8_BIT                            (0x00000100)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR7_LSB                            (7)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR7_WIDTH                          (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR7_MASK                           (0x00000080)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR7_BIT                            (0x00000080)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR6_LSB                            (6)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR6_WIDTH                          (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR6_MASK                           (0x00000040)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR6_BIT                            (0x00000040)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR5_LSB                            (5)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR5_WIDTH                          (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR5_MASK                           (0x00000020)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR5_BIT                            (0x00000020)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR4_LSB                            (4)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR4_WIDTH                          (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR4_MASK                           (0x00000010)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR4_BIT                            (0x00000010)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR3_LSB                            (3)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR3_WIDTH                          (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR3_MASK                           (0x00000008)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR3_BIT                            (0x00000008)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR2_LSB                            (2)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR2_WIDTH                          (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR2_MASK                           (0x00000004)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR2_BIT                            (0x00000004)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR1_LSB                            (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR1_WIDTH                          (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR1_MASK                           (0x00000002)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR1_BIT                            (0x00000002)

#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR0_LSB                            (0)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR0_WIDTH                          (1)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR0_MASK                           (0x00000001)
#define BPI_MM_EVT_ENA_CLR_0_BPI_MM_EVT_ENA_CLR0_BIT                            (0x00000001)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR63_LSB                           (31)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR63_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR63_MASK                          (0x80000000)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR63_BIT                           (0x80000000)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR62_LSB                           (30)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR62_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR62_MASK                          (0x40000000)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR62_BIT                           (0x40000000)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR61_LSB                           (29)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR61_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR61_MASK                          (0x20000000)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR61_BIT                           (0x20000000)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR60_LSB                           (28)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR60_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR60_MASK                          (0x10000000)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR60_BIT                           (0x10000000)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR59_LSB                           (27)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR59_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR59_MASK                          (0x08000000)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR59_BIT                           (0x08000000)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR58_LSB                           (26)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR58_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR58_MASK                          (0x04000000)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR58_BIT                           (0x04000000)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR57_LSB                           (25)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR57_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR57_MASK                          (0x02000000)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR57_BIT                           (0x02000000)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR56_LSB                           (24)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR56_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR56_MASK                          (0x01000000)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR56_BIT                           (0x01000000)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR55_LSB                           (23)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR55_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR55_MASK                          (0x00800000)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR55_BIT                           (0x00800000)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR54_LSB                           (22)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR54_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR54_MASK                          (0x00400000)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR54_BIT                           (0x00400000)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR53_LSB                           (21)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR53_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR53_MASK                          (0x00200000)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR53_BIT                           (0x00200000)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR52_LSB                           (20)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR52_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR52_MASK                          (0x00100000)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR52_BIT                           (0x00100000)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR51_LSB                           (19)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR51_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR51_MASK                          (0x00080000)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR51_BIT                           (0x00080000)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR50_LSB                           (18)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR50_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR50_MASK                          (0x00040000)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR50_BIT                           (0x00040000)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR49_LSB                           (17)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR49_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR49_MASK                          (0x00020000)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR49_BIT                           (0x00020000)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR48_LSB                           (16)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR48_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR48_MASK                          (0x00010000)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR48_BIT                           (0x00010000)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR47_LSB                           (15)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR47_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR47_MASK                          (0x00008000)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR47_BIT                           (0x00008000)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR46_LSB                           (14)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR46_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR46_MASK                          (0x00004000)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR46_BIT                           (0x00004000)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR45_LSB                           (13)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR45_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR45_MASK                          (0x00002000)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR45_BIT                           (0x00002000)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR44_LSB                           (12)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR44_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR44_MASK                          (0x00001000)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR44_BIT                           (0x00001000)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR43_LSB                           (11)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR43_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR43_MASK                          (0x00000800)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR43_BIT                           (0x00000800)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR42_LSB                           (10)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR42_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR42_MASK                          (0x00000400)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR42_BIT                           (0x00000400)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR41_LSB                           (9)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR41_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR41_MASK                          (0x00000200)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR41_BIT                           (0x00000200)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR40_LSB                           (8)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR40_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR40_MASK                          (0x00000100)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR40_BIT                           (0x00000100)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR39_LSB                           (7)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR39_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR39_MASK                          (0x00000080)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR39_BIT                           (0x00000080)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR38_LSB                           (6)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR38_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR38_MASK                          (0x00000040)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR38_BIT                           (0x00000040)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR37_LSB                           (5)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR37_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR37_MASK                          (0x00000020)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR37_BIT                           (0x00000020)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR36_LSB                           (4)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR36_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR36_MASK                          (0x00000010)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR36_BIT                           (0x00000010)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR35_LSB                           (3)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR35_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR35_MASK                          (0x00000008)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR35_BIT                           (0x00000008)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR34_LSB                           (2)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR34_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR34_MASK                          (0x00000004)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR34_BIT                           (0x00000004)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR33_LSB                           (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR33_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR33_MASK                          (0x00000002)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR33_BIT                           (0x00000002)

#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR32_LSB                           (0)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR32_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR32_MASK                          (0x00000001)
#define BPI_MM_EVT_ENA_CLR_1_BPI_MM_EVT_ENA_CLR32_BIT                           (0x00000001)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR95_LSB                           (31)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR95_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR95_MASK                          (0x80000000)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR95_BIT                           (0x80000000)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR94_LSB                           (30)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR94_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR94_MASK                          (0x40000000)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR94_BIT                           (0x40000000)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR93_LSB                           (29)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR93_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR93_MASK                          (0x20000000)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR93_BIT                           (0x20000000)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR92_LSB                           (28)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR92_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR92_MASK                          (0x10000000)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR92_BIT                           (0x10000000)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR91_LSB                           (27)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR91_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR91_MASK                          (0x08000000)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR91_BIT                           (0x08000000)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR90_LSB                           (26)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR90_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR90_MASK                          (0x04000000)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR90_BIT                           (0x04000000)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR89_LSB                           (25)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR89_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR89_MASK                          (0x02000000)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR89_BIT                           (0x02000000)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR88_LSB                           (24)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR88_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR88_MASK                          (0x01000000)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR88_BIT                           (0x01000000)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR87_LSB                           (23)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR87_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR87_MASK                          (0x00800000)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR87_BIT                           (0x00800000)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR86_LSB                           (22)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR86_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR86_MASK                          (0x00400000)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR86_BIT                           (0x00400000)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR85_LSB                           (21)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR85_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR85_MASK                          (0x00200000)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR85_BIT                           (0x00200000)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR84_LSB                           (20)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR84_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR84_MASK                          (0x00100000)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR84_BIT                           (0x00100000)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR83_LSB                           (19)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR83_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR83_MASK                          (0x00080000)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR83_BIT                           (0x00080000)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR82_LSB                           (18)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR82_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR82_MASK                          (0x00040000)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR82_BIT                           (0x00040000)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR81_LSB                           (17)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR81_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR81_MASK                          (0x00020000)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR81_BIT                           (0x00020000)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR80_LSB                           (16)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR80_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR80_MASK                          (0x00010000)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR80_BIT                           (0x00010000)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR79_LSB                           (15)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR79_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR79_MASK                          (0x00008000)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR79_BIT                           (0x00008000)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR78_LSB                           (14)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR78_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR78_MASK                          (0x00004000)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR78_BIT                           (0x00004000)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR77_LSB                           (13)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR77_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR77_MASK                          (0x00002000)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR77_BIT                           (0x00002000)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR76_LSB                           (12)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR76_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR76_MASK                          (0x00001000)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR76_BIT                           (0x00001000)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR75_LSB                           (11)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR75_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR75_MASK                          (0x00000800)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR75_BIT                           (0x00000800)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR74_LSB                           (10)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR74_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR74_MASK                          (0x00000400)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR74_BIT                           (0x00000400)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR73_LSB                           (9)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR73_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR73_MASK                          (0x00000200)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR73_BIT                           (0x00000200)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR72_LSB                           (8)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR72_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR72_MASK                          (0x00000100)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR72_BIT                           (0x00000100)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR71_LSB                           (7)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR71_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR71_MASK                          (0x00000080)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR71_BIT                           (0x00000080)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR70_LSB                           (6)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR70_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR70_MASK                          (0x00000040)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR70_BIT                           (0x00000040)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR69_LSB                           (5)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR69_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR69_MASK                          (0x00000020)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR69_BIT                           (0x00000020)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR68_LSB                           (4)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR68_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR68_MASK                          (0x00000010)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR68_BIT                           (0x00000010)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR67_LSB                           (3)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR67_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR67_MASK                          (0x00000008)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR67_BIT                           (0x00000008)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR66_LSB                           (2)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR66_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR66_MASK                          (0x00000004)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR66_BIT                           (0x00000004)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR65_LSB                           (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR65_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR65_MASK                          (0x00000002)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR65_BIT                           (0x00000002)

#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR64_LSB                           (0)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR64_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR64_MASK                          (0x00000001)
#define BPI_MM_EVT_ENA_CLR_2_BPI_MM_EVT_ENA_CLR64_BIT                           (0x00000001)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR127_LSB                          (31)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR127_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR127_MASK                         (0x80000000)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR127_BIT                          (0x80000000)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR126_LSB                          (30)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR126_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR126_MASK                         (0x40000000)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR126_BIT                          (0x40000000)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR125_LSB                          (29)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR125_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR125_MASK                         (0x20000000)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR125_BIT                          (0x20000000)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR124_LSB                          (28)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR124_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR124_MASK                         (0x10000000)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR124_BIT                          (0x10000000)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR123_LSB                          (27)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR123_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR123_MASK                         (0x08000000)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR123_BIT                          (0x08000000)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR122_LSB                          (26)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR122_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR122_MASK                         (0x04000000)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR122_BIT                          (0x04000000)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR121_LSB                          (25)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR121_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR121_MASK                         (0x02000000)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR121_BIT                          (0x02000000)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR120_LSB                          (24)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR120_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR120_MASK                         (0x01000000)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR120_BIT                          (0x01000000)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR119_LSB                          (23)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR119_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR119_MASK                         (0x00800000)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR119_BIT                          (0x00800000)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR118_LSB                          (22)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR118_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR118_MASK                         (0x00400000)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR118_BIT                          (0x00400000)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR117_LSB                          (21)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR117_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR117_MASK                         (0x00200000)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR117_BIT                          (0x00200000)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR116_LSB                          (20)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR116_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR116_MASK                         (0x00100000)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR116_BIT                          (0x00100000)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR115_LSB                          (19)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR115_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR115_MASK                         (0x00080000)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR115_BIT                          (0x00080000)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR114_LSB                          (18)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR114_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR114_MASK                         (0x00040000)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR114_BIT                          (0x00040000)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR113_LSB                          (17)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR113_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR113_MASK                         (0x00020000)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR113_BIT                          (0x00020000)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR112_LSB                          (16)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR112_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR112_MASK                         (0x00010000)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR112_BIT                          (0x00010000)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR111_LSB                          (15)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR111_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR111_MASK                         (0x00008000)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR111_BIT                          (0x00008000)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR110_LSB                          (14)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR110_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR110_MASK                         (0x00004000)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR110_BIT                          (0x00004000)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR109_LSB                          (13)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR109_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR109_MASK                         (0x00002000)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR109_BIT                          (0x00002000)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR108_LSB                          (12)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR108_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR108_MASK                         (0x00001000)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR108_BIT                          (0x00001000)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR107_LSB                          (11)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR107_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR107_MASK                         (0x00000800)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR107_BIT                          (0x00000800)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR106_LSB                          (10)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR106_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR106_MASK                         (0x00000400)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR106_BIT                          (0x00000400)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR105_LSB                          (9)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR105_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR105_MASK                         (0x00000200)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR105_BIT                          (0x00000200)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR104_LSB                          (8)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR104_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR104_MASK                         (0x00000100)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR104_BIT                          (0x00000100)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR103_LSB                          (7)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR103_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR103_MASK                         (0x00000080)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR103_BIT                          (0x00000080)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR102_LSB                          (6)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR102_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR102_MASK                         (0x00000040)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR102_BIT                          (0x00000040)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR101_LSB                          (5)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR101_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR101_MASK                         (0x00000020)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR101_BIT                          (0x00000020)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR100_LSB                          (4)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR100_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR100_MASK                         (0x00000010)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR100_BIT                          (0x00000010)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR99_LSB                           (3)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR99_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR99_MASK                          (0x00000008)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR99_BIT                           (0x00000008)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR98_LSB                           (2)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR98_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR98_MASK                          (0x00000004)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR98_BIT                           (0x00000004)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR97_LSB                           (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR97_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR97_MASK                          (0x00000002)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR97_BIT                           (0x00000002)

#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR96_LSB                           (0)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR96_WIDTH                         (1)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR96_MASK                          (0x00000001)
#define BPI_MM_EVT_ENA_CLR_3_BPI_MM_EVT_ENA_CLR96_BIT                           (0x00000001)

#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR143_LSB                          (15)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR143_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR143_MASK                         (0x00008000)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR143_BIT                          (0x00008000)

#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR142_LSB                          (14)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR142_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR142_MASK                         (0x00004000)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR142_BIT                          (0x00004000)

#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR141_LSB                          (13)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR141_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR141_MASK                         (0x00002000)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR141_BIT                          (0x00002000)

#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR140_LSB                          (12)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR140_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR140_MASK                         (0x00001000)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR140_BIT                          (0x00001000)

#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR139_LSB                          (11)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR139_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR139_MASK                         (0x00000800)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR139_BIT                          (0x00000800)

#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR138_LSB                          (10)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR138_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR138_MASK                         (0x00000400)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR138_BIT                          (0x00000400)

#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR137_LSB                          (9)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR137_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR137_MASK                         (0x00000200)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR137_BIT                          (0x00000200)

#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR136_LSB                          (8)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR136_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR136_MASK                         (0x00000100)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR136_BIT                          (0x00000100)

#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR135_LSB                          (7)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR135_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR135_MASK                         (0x00000080)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR135_BIT                          (0x00000080)

#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR134_LSB                          (6)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR134_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR134_MASK                         (0x00000040)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR134_BIT                          (0x00000040)

#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR133_LSB                          (5)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR133_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR133_MASK                         (0x00000020)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR133_BIT                          (0x00000020)

#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR132_LSB                          (4)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR132_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR132_MASK                         (0x00000010)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR132_BIT                          (0x00000010)

#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR131_LSB                          (3)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR131_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR131_MASK                         (0x00000008)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR131_BIT                          (0x00000008)

#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR130_LSB                          (2)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR130_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR130_MASK                         (0x00000004)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR130_BIT                          (0x00000004)

#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR129_LSB                          (1)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR129_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR129_MASK                         (0x00000002)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR129_BIT                          (0x00000002)

#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR128_LSB                          (0)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR128_WIDTH                        (1)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR128_MASK                         (0x00000001)
#define BPI_MM_EVT_ENA_CLR_4_BPI_MM_EVT_ENA_CLR128_BIT                          (0x00000001)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS31_LSB                     (31)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS31_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS31_MASK                    (0x80000000)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS31_BIT                     (0x80000000)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS30_LSB                     (30)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS30_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS30_MASK                    (0x40000000)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS30_BIT                     (0x40000000)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS29_LSB                     (29)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS29_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS29_MASK                    (0x20000000)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS29_BIT                     (0x20000000)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS28_LSB                     (28)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS28_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS28_MASK                    (0x10000000)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS28_BIT                     (0x10000000)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS27_LSB                     (27)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS27_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS27_MASK                    (0x08000000)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS27_BIT                     (0x08000000)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS26_LSB                     (26)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS26_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS26_MASK                    (0x04000000)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS26_BIT                     (0x04000000)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS25_LSB                     (25)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS25_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS25_MASK                    (0x02000000)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS25_BIT                     (0x02000000)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS24_LSB                     (24)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS24_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS24_MASK                    (0x01000000)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS24_BIT                     (0x01000000)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS23_LSB                     (23)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS23_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS23_MASK                    (0x00800000)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS23_BIT                     (0x00800000)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS22_LSB                     (22)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS22_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS22_MASK                    (0x00400000)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS22_BIT                     (0x00400000)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS21_LSB                     (21)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS21_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS21_MASK                    (0x00200000)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS21_BIT                     (0x00200000)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS20_LSB                     (20)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS20_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS20_MASK                    (0x00100000)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS20_BIT                     (0x00100000)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS19_LSB                     (19)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS19_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS19_MASK                    (0x00080000)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS19_BIT                     (0x00080000)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS18_LSB                     (18)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS18_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS18_MASK                    (0x00040000)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS18_BIT                     (0x00040000)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS17_LSB                     (17)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS17_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS17_MASK                    (0x00020000)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS17_BIT                     (0x00020000)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS16_LSB                     (16)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS16_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS16_MASK                    (0x00010000)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS16_BIT                     (0x00010000)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS15_LSB                     (15)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS15_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS15_MASK                    (0x00008000)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS15_BIT                     (0x00008000)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS14_LSB                     (14)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS14_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS14_MASK                    (0x00004000)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS14_BIT                     (0x00004000)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS13_LSB                     (13)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS13_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS13_MASK                    (0x00002000)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS13_BIT                     (0x00002000)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS12_LSB                     (12)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS12_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS12_MASK                    (0x00001000)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS12_BIT                     (0x00001000)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS11_LSB                     (11)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS11_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS11_MASK                    (0x00000800)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS11_BIT                     (0x00000800)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS10_LSB                     (10)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS10_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS10_MASK                    (0x00000400)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS10_BIT                     (0x00000400)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS9_LSB                      (9)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS9_WIDTH                    (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS9_MASK                     (0x00000200)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS9_BIT                      (0x00000200)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS8_LSB                      (8)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS8_WIDTH                    (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS8_MASK                     (0x00000100)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS8_BIT                      (0x00000100)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS7_LSB                      (7)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS7_WIDTH                    (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS7_MASK                     (0x00000080)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS7_BIT                      (0x00000080)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS6_LSB                      (6)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS6_WIDTH                    (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS6_MASK                     (0x00000040)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS6_BIT                      (0x00000040)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS5_LSB                      (5)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS5_WIDTH                    (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS5_MASK                     (0x00000020)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS5_BIT                      (0x00000020)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS4_LSB                      (4)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS4_WIDTH                    (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS4_MASK                     (0x00000010)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS4_BIT                      (0x00000010)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS3_LSB                      (3)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS3_WIDTH                    (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS3_MASK                     (0x00000008)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS3_BIT                      (0x00000008)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS2_LSB                      (2)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS2_WIDTH                    (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS2_MASK                     (0x00000004)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS2_BIT                      (0x00000004)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS1_LSB                      (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS1_WIDTH                    (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS1_MASK                     (0x00000002)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS1_BIT                      (0x00000002)

#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS0_LSB                      (0)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS0_WIDTH                    (1)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS0_MASK                     (0x00000001)
#define BPI_MM_EVT_ENA_STATUS_0_BPI_MM_EVT_ENA_STATUS0_BIT                      (0x00000001)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS63_LSB                     (31)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS63_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS63_MASK                    (0x80000000)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS63_BIT                     (0x80000000)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS62_LSB                     (30)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS62_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS62_MASK                    (0x40000000)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS62_BIT                     (0x40000000)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS61_LSB                     (29)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS61_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS61_MASK                    (0x20000000)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS61_BIT                     (0x20000000)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS60_LSB                     (28)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS60_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS60_MASK                    (0x10000000)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS60_BIT                     (0x10000000)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS59_LSB                     (27)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS59_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS59_MASK                    (0x08000000)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS59_BIT                     (0x08000000)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS58_LSB                     (26)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS58_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS58_MASK                    (0x04000000)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS58_BIT                     (0x04000000)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS57_LSB                     (25)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS57_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS57_MASK                    (0x02000000)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS57_BIT                     (0x02000000)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS56_LSB                     (24)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS56_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS56_MASK                    (0x01000000)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS56_BIT                     (0x01000000)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS55_LSB                     (23)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS55_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS55_MASK                    (0x00800000)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS55_BIT                     (0x00800000)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS54_LSB                     (22)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS54_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS54_MASK                    (0x00400000)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS54_BIT                     (0x00400000)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS53_LSB                     (21)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS53_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS53_MASK                    (0x00200000)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS53_BIT                     (0x00200000)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS52_LSB                     (20)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS52_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS52_MASK                    (0x00100000)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS52_BIT                     (0x00100000)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS51_LSB                     (19)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS51_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS51_MASK                    (0x00080000)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS51_BIT                     (0x00080000)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS50_LSB                     (18)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS50_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS50_MASK                    (0x00040000)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS50_BIT                     (0x00040000)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS49_LSB                     (17)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS49_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS49_MASK                    (0x00020000)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS49_BIT                     (0x00020000)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS48_LSB                     (16)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS48_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS48_MASK                    (0x00010000)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS48_BIT                     (0x00010000)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS47_LSB                     (15)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS47_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS47_MASK                    (0x00008000)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS47_BIT                     (0x00008000)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS46_LSB                     (14)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS46_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS46_MASK                    (0x00004000)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS46_BIT                     (0x00004000)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS45_LSB                     (13)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS45_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS45_MASK                    (0x00002000)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS45_BIT                     (0x00002000)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS44_LSB                     (12)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS44_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS44_MASK                    (0x00001000)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS44_BIT                     (0x00001000)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS43_LSB                     (11)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS43_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS43_MASK                    (0x00000800)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS43_BIT                     (0x00000800)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS42_LSB                     (10)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS42_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS42_MASK                    (0x00000400)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS42_BIT                     (0x00000400)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS41_LSB                     (9)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS41_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS41_MASK                    (0x00000200)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS41_BIT                     (0x00000200)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS40_LSB                     (8)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS40_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS40_MASK                    (0x00000100)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS40_BIT                     (0x00000100)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS39_LSB                     (7)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS39_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS39_MASK                    (0x00000080)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS39_BIT                     (0x00000080)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS38_LSB                     (6)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS38_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS38_MASK                    (0x00000040)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS38_BIT                     (0x00000040)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS37_LSB                     (5)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS37_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS37_MASK                    (0x00000020)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS37_BIT                     (0x00000020)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS36_LSB                     (4)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS36_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS36_MASK                    (0x00000010)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS36_BIT                     (0x00000010)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS35_LSB                     (3)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS35_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS35_MASK                    (0x00000008)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS35_BIT                     (0x00000008)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS34_LSB                     (2)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS34_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS34_MASK                    (0x00000004)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS34_BIT                     (0x00000004)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS33_LSB                     (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS33_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS33_MASK                    (0x00000002)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS33_BIT                     (0x00000002)

#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS32_LSB                     (0)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS32_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS32_MASK                    (0x00000001)
#define BPI_MM_EVT_ENA_STATUS_1_BPI_MM_EVT_ENA_STATUS32_BIT                     (0x00000001)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS95_LSB                     (31)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS95_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS95_MASK                    (0x80000000)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS95_BIT                     (0x80000000)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS94_LSB                     (30)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS94_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS94_MASK                    (0x40000000)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS94_BIT                     (0x40000000)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS93_LSB                     (29)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS93_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS93_MASK                    (0x20000000)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS93_BIT                     (0x20000000)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS92_LSB                     (28)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS92_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS92_MASK                    (0x10000000)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS92_BIT                     (0x10000000)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS91_LSB                     (27)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS91_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS91_MASK                    (0x08000000)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS91_BIT                     (0x08000000)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS90_LSB                     (26)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS90_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS90_MASK                    (0x04000000)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS90_BIT                     (0x04000000)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS89_LSB                     (25)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS89_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS89_MASK                    (0x02000000)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS89_BIT                     (0x02000000)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS88_LSB                     (24)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS88_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS88_MASK                    (0x01000000)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS88_BIT                     (0x01000000)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS87_LSB                     (23)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS87_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS87_MASK                    (0x00800000)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS87_BIT                     (0x00800000)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS86_LSB                     (22)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS86_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS86_MASK                    (0x00400000)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS86_BIT                     (0x00400000)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS85_LSB                     (21)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS85_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS85_MASK                    (0x00200000)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS85_BIT                     (0x00200000)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS84_LSB                     (20)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS84_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS84_MASK                    (0x00100000)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS84_BIT                     (0x00100000)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS83_LSB                     (19)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS83_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS83_MASK                    (0x00080000)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS83_BIT                     (0x00080000)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS82_LSB                     (18)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS82_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS82_MASK                    (0x00040000)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS82_BIT                     (0x00040000)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS81_LSB                     (17)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS81_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS81_MASK                    (0x00020000)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS81_BIT                     (0x00020000)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS80_LSB                     (16)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS80_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS80_MASK                    (0x00010000)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS80_BIT                     (0x00010000)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS79_LSB                     (15)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS79_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS79_MASK                    (0x00008000)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS79_BIT                     (0x00008000)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS78_LSB                     (14)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS78_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS78_MASK                    (0x00004000)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS78_BIT                     (0x00004000)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS77_LSB                     (13)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS77_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS77_MASK                    (0x00002000)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS77_BIT                     (0x00002000)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS76_LSB                     (12)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS76_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS76_MASK                    (0x00001000)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS76_BIT                     (0x00001000)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS75_LSB                     (11)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS75_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS75_MASK                    (0x00000800)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS75_BIT                     (0x00000800)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS74_LSB                     (10)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS74_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS74_MASK                    (0x00000400)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS74_BIT                     (0x00000400)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS73_LSB                     (9)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS73_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS73_MASK                    (0x00000200)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS73_BIT                     (0x00000200)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS72_LSB                     (8)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS72_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS72_MASK                    (0x00000100)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS72_BIT                     (0x00000100)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS71_LSB                     (7)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS71_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS71_MASK                    (0x00000080)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS71_BIT                     (0x00000080)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS70_LSB                     (6)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS70_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS70_MASK                    (0x00000040)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS70_BIT                     (0x00000040)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS69_LSB                     (5)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS69_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS69_MASK                    (0x00000020)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS69_BIT                     (0x00000020)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS68_LSB                     (4)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS68_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS68_MASK                    (0x00000010)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS68_BIT                     (0x00000010)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS67_LSB                     (3)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS67_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS67_MASK                    (0x00000008)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS67_BIT                     (0x00000008)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS66_LSB                     (2)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS66_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS66_MASK                    (0x00000004)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS66_BIT                     (0x00000004)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS65_LSB                     (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS65_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS65_MASK                    (0x00000002)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS65_BIT                     (0x00000002)

#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS64_LSB                     (0)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS64_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS64_MASK                    (0x00000001)
#define BPI_MM_EVT_ENA_STATUS_2_BPI_MM_EVT_ENA_STATUS64_BIT                     (0x00000001)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS127_LSB                    (31)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS127_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS127_MASK                   (0x80000000)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS127_BIT                    (0x80000000)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS126_LSB                    (30)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS126_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS126_MASK                   (0x40000000)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS126_BIT                    (0x40000000)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS125_LSB                    (29)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS125_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS125_MASK                   (0x20000000)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS125_BIT                    (0x20000000)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS124_LSB                    (28)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS124_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS124_MASK                   (0x10000000)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS124_BIT                    (0x10000000)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS123_LSB                    (27)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS123_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS123_MASK                   (0x08000000)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS123_BIT                    (0x08000000)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS122_LSB                    (26)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS122_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS122_MASK                   (0x04000000)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS122_BIT                    (0x04000000)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS121_LSB                    (25)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS121_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS121_MASK                   (0x02000000)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS121_BIT                    (0x02000000)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS120_LSB                    (24)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS120_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS120_MASK                   (0x01000000)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS120_BIT                    (0x01000000)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS119_LSB                    (23)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS119_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS119_MASK                   (0x00800000)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS119_BIT                    (0x00800000)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS118_LSB                    (22)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS118_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS118_MASK                   (0x00400000)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS118_BIT                    (0x00400000)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS117_LSB                    (21)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS117_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS117_MASK                   (0x00200000)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS117_BIT                    (0x00200000)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS116_LSB                    (20)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS116_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS116_MASK                   (0x00100000)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS116_BIT                    (0x00100000)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS115_LSB                    (19)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS115_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS115_MASK                   (0x00080000)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS115_BIT                    (0x00080000)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS114_LSB                    (18)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS114_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS114_MASK                   (0x00040000)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS114_BIT                    (0x00040000)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS113_LSB                    (17)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS113_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS113_MASK                   (0x00020000)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS113_BIT                    (0x00020000)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS112_LSB                    (16)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS112_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS112_MASK                   (0x00010000)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS112_BIT                    (0x00010000)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS111_LSB                    (15)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS111_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS111_MASK                   (0x00008000)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS111_BIT                    (0x00008000)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS110_LSB                    (14)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS110_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS110_MASK                   (0x00004000)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS110_BIT                    (0x00004000)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS109_LSB                    (13)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS109_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS109_MASK                   (0x00002000)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS109_BIT                    (0x00002000)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS108_LSB                    (12)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS108_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS108_MASK                   (0x00001000)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS108_BIT                    (0x00001000)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS107_LSB                    (11)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS107_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS107_MASK                   (0x00000800)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS107_BIT                    (0x00000800)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS106_LSB                    (10)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS106_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS106_MASK                   (0x00000400)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS106_BIT                    (0x00000400)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS105_LSB                    (9)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS105_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS105_MASK                   (0x00000200)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS105_BIT                    (0x00000200)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS104_LSB                    (8)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS104_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS104_MASK                   (0x00000100)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS104_BIT                    (0x00000100)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS103_LSB                    (7)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS103_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS103_MASK                   (0x00000080)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS103_BIT                    (0x00000080)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS102_LSB                    (6)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS102_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS102_MASK                   (0x00000040)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS102_BIT                    (0x00000040)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS101_LSB                    (5)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS101_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS101_MASK                   (0x00000020)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS101_BIT                    (0x00000020)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS100_LSB                    (4)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS100_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS100_MASK                   (0x00000010)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS100_BIT                    (0x00000010)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS99_LSB                     (3)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS99_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS99_MASK                    (0x00000008)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS99_BIT                     (0x00000008)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS98_LSB                     (2)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS98_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS98_MASK                    (0x00000004)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS98_BIT                     (0x00000004)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS97_LSB                     (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS97_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS97_MASK                    (0x00000002)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS97_BIT                     (0x00000002)

#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS96_LSB                     (0)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS96_WIDTH                   (1)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS96_MASK                    (0x00000001)
#define BPI_MM_EVT_ENA_STATUS_3_BPI_MM_EVT_ENA_STATUS96_BIT                     (0x00000001)

#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS143_LSB                    (15)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS143_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS143_MASK                   (0x00008000)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS143_BIT                    (0x00008000)

#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS142_LSB                    (14)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS142_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS142_MASK                   (0x00004000)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS142_BIT                    (0x00004000)

#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS141_LSB                    (13)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS141_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS141_MASK                   (0x00002000)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS141_BIT                    (0x00002000)

#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS140_LSB                    (12)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS140_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS140_MASK                   (0x00001000)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS140_BIT                    (0x00001000)

#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS139_LSB                    (11)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS139_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS139_MASK                   (0x00000800)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS139_BIT                    (0x00000800)

#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS138_LSB                    (10)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS138_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS138_MASK                   (0x00000400)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS138_BIT                    (0x00000400)

#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS137_LSB                    (9)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS137_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS137_MASK                   (0x00000200)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS137_BIT                    (0x00000200)

#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS136_LSB                    (8)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS136_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS136_MASK                   (0x00000100)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS136_BIT                    (0x00000100)

#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS135_LSB                    (7)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS135_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS135_MASK                   (0x00000080)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS135_BIT                    (0x00000080)

#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS134_LSB                    (6)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS134_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS134_MASK                   (0x00000040)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS134_BIT                    (0x00000040)

#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS133_LSB                    (5)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS133_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS133_MASK                   (0x00000020)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS133_BIT                    (0x00000020)

#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS132_LSB                    (4)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS132_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS132_MASK                   (0x00000010)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS132_BIT                    (0x00000010)

#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS131_LSB                    (3)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS131_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS131_MASK                   (0x00000008)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS131_BIT                    (0x00000008)

#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS130_LSB                    (2)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS130_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS130_MASK                   (0x00000004)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS130_BIT                    (0x00000004)

#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS129_LSB                    (1)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS129_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS129_MASK                   (0x00000002)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS129_BIT                    (0x00000002)

#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS128_LSB                    (0)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS128_WIDTH                  (1)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS128_MASK                   (0x00000001)
#define BPI_MM_EVT_ENA_STATUS_4_BPI_MM_EVT_ENA_STATUS128_BIT                    (0x00000001)

#define BPI_MM_BUF_IMM_BPI_MM_BUF_IMM_31_28_LSB                                 (28)
#define BPI_MM_BUF_IMM_BPI_MM_BUF_IMM_31_28_WIDTH                               (4)
#define BPI_MM_BUF_IMM_BPI_MM_BUF_IMM_31_28_MASK                                (0xF0000000)

#define BPI_MM_BUF_IMM_BPI_MM_BUF_IMM_19_0_LSB                                  (0)
#define BPI_MM_BUF_IMM_BPI_MM_BUF_IMM_19_0_WIDTH                                (20)
#define BPI_MM_BUF_IMM_BPI_MM_BUF_IMM_19_0_MASK                                 (0x000FFFFF)

#define BPI_MM_BUF_IMM_CFG_BPI_MM_BUF_IMM_CFG_LSB                               (0)
#define BPI_MM_BUF_IMM_CFG_BPI_MM_BUF_IMM_CFG_WIDTH                             (4)
#define BPI_MM_BUF_IMM_CFG_BPI_MM_BUF_IMM_CFG_MASK                              (0x0000000F)

#define BPI_MM_BUF_M_BPI_MM_BUF_M_31_28_LSB                                     (28)
#define BPI_MM_BUF_M_BPI_MM_BUF_M_31_28_WIDTH                                   (4)
#define BPI_MM_BUF_M_BPI_MM_BUF_M_31_28_MASK                                    (0xF0000000)

#define BPI_MM_BUF_M_BPI_MM_BUF_M_19_0_LSB                                      (0)
#define BPI_MM_BUF_M_BPI_MM_BUF_M_19_0_WIDTH                                    (20)
#define BPI_MM_BUF_M_BPI_MM_BUF_M_19_0_MASK                                     (0x000FFFFF)

#define BPI_MM_BUF_M_CFG_BPI_MM_BUF_M_CFG_LSB                                   (0)
#define BPI_MM_BUF_M_CFG_BPI_MM_BUF_M_CFG_WIDTH                                 (4)
#define BPI_MM_BUF_M_CFG_BPI_MM_BUF_M_CFG_MASK                                  (0x0000000F)


/** BSI_MM_SCH */
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET31_LSB                              (31)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET31_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET31_MASK                             (0x80000000)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET31_BIT                              (0x80000000)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET30_LSB                              (30)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET30_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET30_MASK                             (0x40000000)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET30_BIT                              (0x40000000)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET29_LSB                              (29)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET29_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET29_MASK                             (0x20000000)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET29_BIT                              (0x20000000)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET28_LSB                              (28)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET28_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET28_MASK                             (0x10000000)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET28_BIT                              (0x10000000)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET27_LSB                              (27)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET27_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET27_MASK                             (0x08000000)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET27_BIT                              (0x08000000)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET26_LSB                              (26)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET26_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET26_MASK                             (0x04000000)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET26_BIT                              (0x04000000)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET25_LSB                              (25)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET25_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET25_MASK                             (0x02000000)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET25_BIT                              (0x02000000)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET24_LSB                              (24)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET24_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET24_MASK                             (0x01000000)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET24_BIT                              (0x01000000)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET23_LSB                              (23)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET23_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET23_MASK                             (0x00800000)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET23_BIT                              (0x00800000)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET22_LSB                              (22)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET22_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET22_MASK                             (0x00400000)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET22_BIT                              (0x00400000)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET21_LSB                              (21)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET21_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET21_MASK                             (0x00200000)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET21_BIT                              (0x00200000)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET20_LSB                              (20)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET20_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET20_MASK                             (0x00100000)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET20_BIT                              (0x00100000)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET19_LSB                              (19)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET19_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET19_MASK                             (0x00080000)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET19_BIT                              (0x00080000)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET18_LSB                              (18)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET18_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET18_MASK                             (0x00040000)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET18_BIT                              (0x00040000)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET17_LSB                              (17)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET17_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET17_MASK                             (0x00020000)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET17_BIT                              (0x00020000)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET16_LSB                              (16)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET16_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET16_MASK                             (0x00010000)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET16_BIT                              (0x00010000)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET15_LSB                              (15)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET15_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET15_MASK                             (0x00008000)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET15_BIT                              (0x00008000)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET14_LSB                              (14)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET14_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET14_MASK                             (0x00004000)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET14_BIT                              (0x00004000)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET13_LSB                              (13)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET13_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET13_MASK                             (0x00002000)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET13_BIT                              (0x00002000)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET12_LSB                              (12)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET12_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET12_MASK                             (0x00001000)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET12_BIT                              (0x00001000)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET11_LSB                              (11)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET11_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET11_MASK                             (0x00000800)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET11_BIT                              (0x00000800)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET10_LSB                              (10)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET10_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET10_MASK                             (0x00000400)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET10_BIT                              (0x00000400)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET9_LSB                               (9)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET9_WIDTH                             (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET9_MASK                              (0x00000200)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET9_BIT                               (0x00000200)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET8_LSB                               (8)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET8_WIDTH                             (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET8_MASK                              (0x00000100)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET8_BIT                               (0x00000100)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET7_LSB                               (7)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET7_WIDTH                             (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET7_MASK                              (0x00000080)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET7_BIT                               (0x00000080)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET6_LSB                               (6)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET6_WIDTH                             (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET6_MASK                              (0x00000040)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET6_BIT                               (0x00000040)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET5_LSB                               (5)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET5_WIDTH                             (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET5_MASK                              (0x00000020)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET5_BIT                               (0x00000020)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET4_LSB                               (4)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET4_WIDTH                             (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET4_MASK                              (0x00000010)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET4_BIT                               (0x00000010)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET3_LSB                               (3)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET3_WIDTH                             (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET3_MASK                              (0x00000008)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET3_BIT                               (0x00000008)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET2_LSB                               (2)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET2_WIDTH                             (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET2_MASK                              (0x00000004)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET2_BIT                               (0x00000004)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET1_LSB                               (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET1_WIDTH                             (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET1_MASK                              (0x00000002)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET1_BIT                               (0x00000002)

#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET0_LSB                               (0)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET0_WIDTH                             (1)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET0_MASK                              (0x00000001)
#define BSI_SCH_WR_EVT_ENA_SET_0_EVT_ENA_SET0_BIT                               (0x00000001)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET63_LSB                              (31)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET63_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET63_MASK                             (0x80000000)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET63_BIT                              (0x80000000)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET62_LSB                              (30)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET62_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET62_MASK                             (0x40000000)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET62_BIT                              (0x40000000)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET61_LSB                              (29)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET61_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET61_MASK                             (0x20000000)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET61_BIT                              (0x20000000)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET60_LSB                              (28)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET60_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET60_MASK                             (0x10000000)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET60_BIT                              (0x10000000)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET59_LSB                              (27)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET59_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET59_MASK                             (0x08000000)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET59_BIT                              (0x08000000)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET58_LSB                              (26)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET58_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET58_MASK                             (0x04000000)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET58_BIT                              (0x04000000)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET57_LSB                              (25)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET57_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET57_MASK                             (0x02000000)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET57_BIT                              (0x02000000)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET56_LSB                              (24)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET56_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET56_MASK                             (0x01000000)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET56_BIT                              (0x01000000)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET55_LSB                              (23)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET55_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET55_MASK                             (0x00800000)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET55_BIT                              (0x00800000)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET54_LSB                              (22)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET54_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET54_MASK                             (0x00400000)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET54_BIT                              (0x00400000)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET53_LSB                              (21)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET53_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET53_MASK                             (0x00200000)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET53_BIT                              (0x00200000)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET52_LSB                              (20)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET52_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET52_MASK                             (0x00100000)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET52_BIT                              (0x00100000)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET51_LSB                              (19)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET51_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET51_MASK                             (0x00080000)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET51_BIT                              (0x00080000)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET50_LSB                              (18)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET50_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET50_MASK                             (0x00040000)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET50_BIT                              (0x00040000)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET49_LSB                              (17)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET49_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET49_MASK                             (0x00020000)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET49_BIT                              (0x00020000)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET48_LSB                              (16)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET48_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET48_MASK                             (0x00010000)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET48_BIT                              (0x00010000)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET47_LSB                              (15)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET47_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET47_MASK                             (0x00008000)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET47_BIT                              (0x00008000)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET46_LSB                              (14)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET46_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET46_MASK                             (0x00004000)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET46_BIT                              (0x00004000)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET45_LSB                              (13)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET45_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET45_MASK                             (0x00002000)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET45_BIT                              (0x00002000)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET44_LSB                              (12)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET44_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET44_MASK                             (0x00001000)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET44_BIT                              (0x00001000)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET43_LSB                              (11)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET43_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET43_MASK                             (0x00000800)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET43_BIT                              (0x00000800)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET42_LSB                              (10)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET42_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET42_MASK                             (0x00000400)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET42_BIT                              (0x00000400)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET41_LSB                              (9)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET41_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET41_MASK                             (0x00000200)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET41_BIT                              (0x00000200)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET40_LSB                              (8)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET40_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET40_MASK                             (0x00000100)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET40_BIT                              (0x00000100)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET39_LSB                              (7)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET39_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET39_MASK                             (0x00000080)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET39_BIT                              (0x00000080)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET38_LSB                              (6)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET38_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET38_MASK                             (0x00000040)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET38_BIT                              (0x00000040)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET37_LSB                              (5)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET37_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET37_MASK                             (0x00000020)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET37_BIT                              (0x00000020)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET36_LSB                              (4)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET36_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET36_MASK                             (0x00000010)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET36_BIT                              (0x00000010)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET35_LSB                              (3)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET35_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET35_MASK                             (0x00000008)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET35_BIT                              (0x00000008)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET34_LSB                              (2)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET34_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET34_MASK                             (0x00000004)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET34_BIT                              (0x00000004)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET33_LSB                              (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET33_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET33_MASK                             (0x00000002)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET33_BIT                              (0x00000002)

#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET32_LSB                              (0)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET32_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET32_MASK                             (0x00000001)
#define BSI_SCH_WR_EVT_ENA_SET_1_EVT_ENA_SET32_BIT                              (0x00000001)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET95_LSB                              (31)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET95_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET95_MASK                             (0x80000000)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET95_BIT                              (0x80000000)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET94_LSB                              (30)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET94_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET94_MASK                             (0x40000000)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET94_BIT                              (0x40000000)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET93_LSB                              (29)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET93_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET93_MASK                             (0x20000000)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET93_BIT                              (0x20000000)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET92_LSB                              (28)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET92_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET92_MASK                             (0x10000000)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET92_BIT                              (0x10000000)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET91_LSB                              (27)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET91_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET91_MASK                             (0x08000000)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET91_BIT                              (0x08000000)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET90_LSB                              (26)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET90_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET90_MASK                             (0x04000000)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET90_BIT                              (0x04000000)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET89_LSB                              (25)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET89_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET89_MASK                             (0x02000000)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET89_BIT                              (0x02000000)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET88_LSB                              (24)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET88_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET88_MASK                             (0x01000000)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET88_BIT                              (0x01000000)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET87_LSB                              (23)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET87_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET87_MASK                             (0x00800000)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET87_BIT                              (0x00800000)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET86_LSB                              (22)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET86_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET86_MASK                             (0x00400000)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET86_BIT                              (0x00400000)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET85_LSB                              (21)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET85_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET85_MASK                             (0x00200000)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET85_BIT                              (0x00200000)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET84_LSB                              (20)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET84_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET84_MASK                             (0x00100000)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET84_BIT                              (0x00100000)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET83_LSB                              (19)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET83_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET83_MASK                             (0x00080000)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET83_BIT                              (0x00080000)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET82_LSB                              (18)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET82_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET82_MASK                             (0x00040000)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET82_BIT                              (0x00040000)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET81_LSB                              (17)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET81_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET81_MASK                             (0x00020000)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET81_BIT                              (0x00020000)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET80_LSB                              (16)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET80_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET80_MASK                             (0x00010000)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET80_BIT                              (0x00010000)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET79_LSB                              (15)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET79_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET79_MASK                             (0x00008000)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET79_BIT                              (0x00008000)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET78_LSB                              (14)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET78_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET78_MASK                             (0x00004000)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET78_BIT                              (0x00004000)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET77_LSB                              (13)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET77_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET77_MASK                             (0x00002000)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET77_BIT                              (0x00002000)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET76_LSB                              (12)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET76_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET76_MASK                             (0x00001000)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET76_BIT                              (0x00001000)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET75_LSB                              (11)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET75_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET75_MASK                             (0x00000800)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET75_BIT                              (0x00000800)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET74_LSB                              (10)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET74_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET74_MASK                             (0x00000400)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET74_BIT                              (0x00000400)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET73_LSB                              (9)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET73_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET73_MASK                             (0x00000200)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET73_BIT                              (0x00000200)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET72_LSB                              (8)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET72_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET72_MASK                             (0x00000100)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET72_BIT                              (0x00000100)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET71_LSB                              (7)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET71_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET71_MASK                             (0x00000080)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET71_BIT                              (0x00000080)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET70_LSB                              (6)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET70_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET70_MASK                             (0x00000040)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET70_BIT                              (0x00000040)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET69_LSB                              (5)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET69_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET69_MASK                             (0x00000020)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET69_BIT                              (0x00000020)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET68_LSB                              (4)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET68_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET68_MASK                             (0x00000010)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET68_BIT                              (0x00000010)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET67_LSB                              (3)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET67_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET67_MASK                             (0x00000008)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET67_BIT                              (0x00000008)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET66_LSB                              (2)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET66_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET66_MASK                             (0x00000004)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET66_BIT                              (0x00000004)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET65_LSB                              (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET65_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET65_MASK                             (0x00000002)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET65_BIT                              (0x00000002)

#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET64_LSB                              (0)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET64_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET64_MASK                             (0x00000001)
#define BSI_SCH_WR_EVT_ENA_SET_2_EVT_ENA_SET64_BIT                              (0x00000001)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET127_LSB                             (31)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET127_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET127_MASK                            (0x80000000)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET127_BIT                             (0x80000000)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET126_LSB                             (30)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET126_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET126_MASK                            (0x40000000)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET126_BIT                             (0x40000000)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET125_LSB                             (29)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET125_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET125_MASK                            (0x20000000)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET125_BIT                             (0x20000000)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET124_LSB                             (28)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET124_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET124_MASK                            (0x10000000)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET124_BIT                             (0x10000000)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET123_LSB                             (27)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET123_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET123_MASK                            (0x08000000)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET123_BIT                             (0x08000000)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET122_LSB                             (26)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET122_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET122_MASK                            (0x04000000)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET122_BIT                             (0x04000000)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET121_LSB                             (25)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET121_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET121_MASK                            (0x02000000)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET121_BIT                             (0x02000000)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET120_LSB                             (24)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET120_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET120_MASK                            (0x01000000)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET120_BIT                             (0x01000000)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET119_LSB                             (23)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET119_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET119_MASK                            (0x00800000)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET119_BIT                             (0x00800000)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET118_LSB                             (22)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET118_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET118_MASK                            (0x00400000)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET118_BIT                             (0x00400000)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET117_LSB                             (21)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET117_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET117_MASK                            (0x00200000)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET117_BIT                             (0x00200000)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET116_LSB                             (20)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET116_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET116_MASK                            (0x00100000)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET116_BIT                             (0x00100000)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET115_LSB                             (19)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET115_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET115_MASK                            (0x00080000)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET115_BIT                             (0x00080000)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET114_LSB                             (18)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET114_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET114_MASK                            (0x00040000)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET114_BIT                             (0x00040000)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET113_LSB                             (17)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET113_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET113_MASK                            (0x00020000)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET113_BIT                             (0x00020000)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET112_LSB                             (16)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET112_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET112_MASK                            (0x00010000)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET112_BIT                             (0x00010000)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET111_LSB                             (15)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET111_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET111_MASK                            (0x00008000)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET111_BIT                             (0x00008000)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET110_LSB                             (14)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET110_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET110_MASK                            (0x00004000)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET110_BIT                             (0x00004000)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET109_LSB                             (13)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET109_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET109_MASK                            (0x00002000)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET109_BIT                             (0x00002000)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET108_LSB                             (12)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET108_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET108_MASK                            (0x00001000)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET108_BIT                             (0x00001000)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET107_LSB                             (11)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET107_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET107_MASK                            (0x00000800)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET107_BIT                             (0x00000800)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET106_LSB                             (10)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET106_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET106_MASK                            (0x00000400)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET106_BIT                             (0x00000400)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET105_LSB                             (9)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET105_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET105_MASK                            (0x00000200)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET105_BIT                             (0x00000200)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET104_LSB                             (8)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET104_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET104_MASK                            (0x00000100)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET104_BIT                             (0x00000100)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET103_LSB                             (7)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET103_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET103_MASK                            (0x00000080)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET103_BIT                             (0x00000080)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET102_LSB                             (6)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET102_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET102_MASK                            (0x00000040)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET102_BIT                             (0x00000040)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET101_LSB                             (5)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET101_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET101_MASK                            (0x00000020)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET101_BIT                             (0x00000020)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET100_LSB                             (4)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET100_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET100_MASK                            (0x00000010)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET100_BIT                             (0x00000010)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET99_LSB                              (3)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET99_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET99_MASK                             (0x00000008)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET99_BIT                              (0x00000008)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET98_LSB                              (2)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET98_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET98_MASK                             (0x00000004)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET98_BIT                              (0x00000004)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET97_LSB                              (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET97_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET97_MASK                             (0x00000002)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET97_BIT                              (0x00000002)

#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET96_LSB                              (0)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET96_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET96_MASK                             (0x00000001)
#define BSI_SCH_WR_EVT_ENA_SET_3_EVT_ENA_SET96_BIT                              (0x00000001)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET159_LSB                             (31)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET159_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET159_MASK                            (0x80000000)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET159_BIT                             (0x80000000)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET158_LSB                             (30)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET158_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET158_MASK                            (0x40000000)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET158_BIT                             (0x40000000)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET157_LSB                             (29)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET157_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET157_MASK                            (0x20000000)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET157_BIT                             (0x20000000)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET156_LSB                             (28)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET156_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET156_MASK                            (0x10000000)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET156_BIT                             (0x10000000)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET155_LSB                             (27)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET155_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET155_MASK                            (0x08000000)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET155_BIT                             (0x08000000)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET154_LSB                             (26)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET154_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET154_MASK                            (0x04000000)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET154_BIT                             (0x04000000)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET153_LSB                             (25)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET153_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET153_MASK                            (0x02000000)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET153_BIT                             (0x02000000)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET152_LSB                             (24)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET152_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET152_MASK                            (0x01000000)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET152_BIT                             (0x01000000)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET151_LSB                             (23)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET151_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET151_MASK                            (0x00800000)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET151_BIT                             (0x00800000)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET150_LSB                             (22)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET150_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET150_MASK                            (0x00400000)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET150_BIT                             (0x00400000)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET149_LSB                             (21)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET149_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET149_MASK                            (0x00200000)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET149_BIT                             (0x00200000)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET148_LSB                             (20)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET148_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET148_MASK                            (0x00100000)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET148_BIT                             (0x00100000)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET147_LSB                             (19)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET147_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET147_MASK                            (0x00080000)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET147_BIT                             (0x00080000)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET146_LSB                             (18)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET146_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET146_MASK                            (0x00040000)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET146_BIT                             (0x00040000)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET145_LSB                             (17)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET145_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET145_MASK                            (0x00020000)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET145_BIT                             (0x00020000)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET144_LSB                             (16)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET144_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET144_MASK                            (0x00010000)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET144_BIT                             (0x00010000)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET143_LSB                             (15)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET143_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET143_MASK                            (0x00008000)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET143_BIT                             (0x00008000)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET142_LSB                             (14)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET142_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET142_MASK                            (0x00004000)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET142_BIT                             (0x00004000)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET141_LSB                             (13)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET141_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET141_MASK                            (0x00002000)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET141_BIT                             (0x00002000)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET140_LSB                             (12)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET140_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET140_MASK                            (0x00001000)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET140_BIT                             (0x00001000)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET139_LSB                             (11)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET139_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET139_MASK                            (0x00000800)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET139_BIT                             (0x00000800)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET138_LSB                             (10)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET138_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET138_MASK                            (0x00000400)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET138_BIT                             (0x00000400)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET137_LSB                             (9)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET137_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET137_MASK                            (0x00000200)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET137_BIT                             (0x00000200)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET136_LSB                             (8)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET136_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET136_MASK                            (0x00000100)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET136_BIT                             (0x00000100)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET135_LSB                             (7)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET135_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET135_MASK                            (0x00000080)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET135_BIT                             (0x00000080)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET134_LSB                             (6)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET134_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET134_MASK                            (0x00000040)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET134_BIT                             (0x00000040)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET133_LSB                             (5)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET133_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET133_MASK                            (0x00000020)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET133_BIT                             (0x00000020)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET132_LSB                             (4)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET132_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET132_MASK                            (0x00000010)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET132_BIT                             (0x00000010)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET131_LSB                             (3)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET131_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET131_MASK                            (0x00000008)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET131_BIT                             (0x00000008)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET130_LSB                             (2)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET130_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET130_MASK                            (0x00000004)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET130_BIT                             (0x00000004)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET129_LSB                             (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET129_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET129_MASK                            (0x00000002)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET129_BIT                             (0x00000002)

#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET128_LSB                             (0)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET128_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET128_MASK                            (0x00000001)
#define BSI_SCH_WR_EVT_ENA_SET_4_EVT_ENA_SET128_BIT                             (0x00000001)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET191_LSB                             (31)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET191_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET191_MASK                            (0x80000000)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET191_BIT                             (0x80000000)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET190_LSB                             (30)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET190_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET190_MASK                            (0x40000000)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET190_BIT                             (0x40000000)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET189_LSB                             (29)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET189_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET189_MASK                            (0x20000000)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET189_BIT                             (0x20000000)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET188_LSB                             (28)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET188_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET188_MASK                            (0x10000000)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET188_BIT                             (0x10000000)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET187_LSB                             (27)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET187_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET187_MASK                            (0x08000000)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET187_BIT                             (0x08000000)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET186_LSB                             (26)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET186_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET186_MASK                            (0x04000000)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET186_BIT                             (0x04000000)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET185_LSB                             (25)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET185_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET185_MASK                            (0x02000000)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET185_BIT                             (0x02000000)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET184_LSB                             (24)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET184_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET184_MASK                            (0x01000000)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET184_BIT                             (0x01000000)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET183_LSB                             (23)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET183_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET183_MASK                            (0x00800000)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET183_BIT                             (0x00800000)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET182_LSB                             (22)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET182_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET182_MASK                            (0x00400000)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET182_BIT                             (0x00400000)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET181_LSB                             (21)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET181_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET181_MASK                            (0x00200000)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET181_BIT                             (0x00200000)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET180_LSB                             (20)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET180_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET180_MASK                            (0x00100000)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET180_BIT                             (0x00100000)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET179_LSB                             (19)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET179_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET179_MASK                            (0x00080000)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET179_BIT                             (0x00080000)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET178_LSB                             (18)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET178_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET178_MASK                            (0x00040000)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET178_BIT                             (0x00040000)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET177_LSB                             (17)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET177_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET177_MASK                            (0x00020000)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET177_BIT                             (0x00020000)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET176_LSB                             (16)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET176_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET176_MASK                            (0x00010000)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET176_BIT                             (0x00010000)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET175_LSB                             (15)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET175_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET175_MASK                            (0x00008000)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET175_BIT                             (0x00008000)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET174_LSB                             (14)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET174_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET174_MASK                            (0x00004000)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET174_BIT                             (0x00004000)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET173_LSB                             (13)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET173_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET173_MASK                            (0x00002000)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET173_BIT                             (0x00002000)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET172_LSB                             (12)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET172_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET172_MASK                            (0x00001000)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET172_BIT                             (0x00001000)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET171_LSB                             (11)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET171_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET171_MASK                            (0x00000800)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET171_BIT                             (0x00000800)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET170_LSB                             (10)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET170_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET170_MASK                            (0x00000400)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET170_BIT                             (0x00000400)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET169_LSB                             (9)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET169_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET169_MASK                            (0x00000200)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET169_BIT                             (0x00000200)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET168_LSB                             (8)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET168_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET168_MASK                            (0x00000100)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET168_BIT                             (0x00000100)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET167_LSB                             (7)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET167_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET167_MASK                            (0x00000080)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET167_BIT                             (0x00000080)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET166_LSB                             (6)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET166_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET166_MASK                            (0x00000040)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET166_BIT                             (0x00000040)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET165_LSB                             (5)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET165_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET165_MASK                            (0x00000020)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET165_BIT                             (0x00000020)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET164_LSB                             (4)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET164_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET164_MASK                            (0x00000010)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET164_BIT                             (0x00000010)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET163_LSB                             (3)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET163_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET163_MASK                            (0x00000008)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET163_BIT                             (0x00000008)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET162_LSB                             (2)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET162_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET162_MASK                            (0x00000004)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET162_BIT                             (0x00000004)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET161_LSB                             (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET161_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET161_MASK                            (0x00000002)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET161_BIT                             (0x00000002)

#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET160_LSB                             (0)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET160_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET160_MASK                            (0x00000001)
#define BSI_SCH_WR_EVT_ENA_SET_5_EVT_ENA_SET160_BIT                             (0x00000001)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET223_LSB                             (31)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET223_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET223_MASK                            (0x80000000)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET223_BIT                             (0x80000000)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET222_LSB                             (30)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET222_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET222_MASK                            (0x40000000)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET222_BIT                             (0x40000000)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET221_LSB                             (29)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET221_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET221_MASK                            (0x20000000)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET221_BIT                             (0x20000000)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET220_LSB                             (28)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET220_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET220_MASK                            (0x10000000)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET220_BIT                             (0x10000000)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET219_LSB                             (27)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET219_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET219_MASK                            (0x08000000)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET219_BIT                             (0x08000000)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET218_LSB                             (26)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET218_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET218_MASK                            (0x04000000)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET218_BIT                             (0x04000000)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET217_LSB                             (25)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET217_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET217_MASK                            (0x02000000)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET217_BIT                             (0x02000000)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET216_LSB                             (24)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET216_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET216_MASK                            (0x01000000)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET216_BIT                             (0x01000000)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET215_LSB                             (23)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET215_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET215_MASK                            (0x00800000)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET215_BIT                             (0x00800000)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET214_LSB                             (22)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET214_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET214_MASK                            (0x00400000)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET214_BIT                             (0x00400000)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET213_LSB                             (21)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET213_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET213_MASK                            (0x00200000)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET213_BIT                             (0x00200000)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET212_LSB                             (20)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET212_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET212_MASK                            (0x00100000)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET212_BIT                             (0x00100000)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET211_LSB                             (19)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET211_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET211_MASK                            (0x00080000)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET211_BIT                             (0x00080000)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET210_LSB                             (18)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET210_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET210_MASK                            (0x00040000)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET210_BIT                             (0x00040000)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET209_LSB                             (17)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET209_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET209_MASK                            (0x00020000)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET209_BIT                             (0x00020000)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET208_LSB                             (16)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET208_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET208_MASK                            (0x00010000)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET208_BIT                             (0x00010000)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET207_LSB                             (15)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET207_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET207_MASK                            (0x00008000)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET207_BIT                             (0x00008000)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET206_LSB                             (14)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET206_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET206_MASK                            (0x00004000)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET206_BIT                             (0x00004000)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET205_LSB                             (13)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET205_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET205_MASK                            (0x00002000)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET205_BIT                             (0x00002000)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET204_LSB                             (12)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET204_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET204_MASK                            (0x00001000)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET204_BIT                             (0x00001000)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET203_LSB                             (11)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET203_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET203_MASK                            (0x00000800)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET203_BIT                             (0x00000800)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET202_LSB                             (10)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET202_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET202_MASK                            (0x00000400)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET202_BIT                             (0x00000400)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET201_LSB                             (9)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET201_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET201_MASK                            (0x00000200)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET201_BIT                             (0x00000200)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET200_LSB                             (8)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET200_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET200_MASK                            (0x00000100)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET200_BIT                             (0x00000100)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET199_LSB                             (7)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET199_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET199_MASK                            (0x00000080)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET199_BIT                             (0x00000080)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET198_LSB                             (6)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET198_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET198_MASK                            (0x00000040)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET198_BIT                             (0x00000040)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET197_LSB                             (5)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET197_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET197_MASK                            (0x00000020)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET197_BIT                             (0x00000020)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET196_LSB                             (4)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET196_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET196_MASK                            (0x00000010)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET196_BIT                             (0x00000010)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET195_LSB                             (3)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET195_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET195_MASK                            (0x00000008)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET195_BIT                             (0x00000008)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET194_LSB                             (2)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET194_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET194_MASK                            (0x00000004)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET194_BIT                             (0x00000004)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET193_LSB                             (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET193_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET193_MASK                            (0x00000002)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET193_BIT                             (0x00000002)

#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET192_LSB                             (0)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET192_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET192_MASK                            (0x00000001)
#define BSI_SCH_WR_EVT_ENA_SET_6_EVT_ENA_SET192_BIT                             (0x00000001)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET255_LSB                             (31)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET255_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET255_MASK                            (0x80000000)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET255_BIT                             (0x80000000)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET254_LSB                             (30)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET254_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET254_MASK                            (0x40000000)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET254_BIT                             (0x40000000)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET253_LSB                             (29)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET253_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET253_MASK                            (0x20000000)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET253_BIT                             (0x20000000)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET252_LSB                             (28)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET252_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET252_MASK                            (0x10000000)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET252_BIT                             (0x10000000)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET251_LSB                             (27)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET251_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET251_MASK                            (0x08000000)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET251_BIT                             (0x08000000)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET250_LSB                             (26)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET250_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET250_MASK                            (0x04000000)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET250_BIT                             (0x04000000)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET249_LSB                             (25)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET249_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET249_MASK                            (0x02000000)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET249_BIT                             (0x02000000)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET248_LSB                             (24)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET248_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET248_MASK                            (0x01000000)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET248_BIT                             (0x01000000)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET247_LSB                             (23)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET247_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET247_MASK                            (0x00800000)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET247_BIT                             (0x00800000)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET246_LSB                             (22)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET246_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET246_MASK                            (0x00400000)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET246_BIT                             (0x00400000)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET245_LSB                             (21)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET245_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET245_MASK                            (0x00200000)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET245_BIT                             (0x00200000)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET244_LSB                             (20)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET244_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET244_MASK                            (0x00100000)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET244_BIT                             (0x00100000)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET243_LSB                             (19)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET243_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET243_MASK                            (0x00080000)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET243_BIT                             (0x00080000)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET242_LSB                             (18)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET242_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET242_MASK                            (0x00040000)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET242_BIT                             (0x00040000)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET241_LSB                             (17)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET241_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET241_MASK                            (0x00020000)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET241_BIT                             (0x00020000)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET240_LSB                             (16)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET240_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET240_MASK                            (0x00010000)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET240_BIT                             (0x00010000)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET239_LSB                             (15)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET239_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET239_MASK                            (0x00008000)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET239_BIT                             (0x00008000)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET238_LSB                             (14)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET238_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET238_MASK                            (0x00004000)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET238_BIT                             (0x00004000)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET237_LSB                             (13)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET237_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET237_MASK                            (0x00002000)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET237_BIT                             (0x00002000)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET236_LSB                             (12)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET236_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET236_MASK                            (0x00001000)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET236_BIT                             (0x00001000)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET235_LSB                             (11)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET235_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET235_MASK                            (0x00000800)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET235_BIT                             (0x00000800)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET234_LSB                             (10)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET234_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET234_MASK                            (0x00000400)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET234_BIT                             (0x00000400)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET233_LSB                             (9)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET233_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET233_MASK                            (0x00000200)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET233_BIT                             (0x00000200)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET232_LSB                             (8)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET232_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET232_MASK                            (0x00000100)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET232_BIT                             (0x00000100)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET231_LSB                             (7)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET231_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET231_MASK                            (0x00000080)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET231_BIT                             (0x00000080)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET230_LSB                             (6)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET230_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET230_MASK                            (0x00000040)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET230_BIT                             (0x00000040)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET229_LSB                             (5)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET229_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET229_MASK                            (0x00000020)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET229_BIT                             (0x00000020)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET228_LSB                             (4)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET228_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET228_MASK                            (0x00000010)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET228_BIT                             (0x00000010)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET227_LSB                             (3)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET227_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET227_MASK                            (0x00000008)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET227_BIT                             (0x00000008)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET226_LSB                             (2)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET226_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET226_MASK                            (0x00000004)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET226_BIT                             (0x00000004)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET225_LSB                             (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET225_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET225_MASK                            (0x00000002)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET225_BIT                             (0x00000002)

#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET224_LSB                             (0)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET224_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET224_MASK                            (0x00000001)
#define BSI_SCH_WR_EVT_ENA_SET_7_EVT_ENA_SET224_BIT                             (0x00000001)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET287_LSB                             (31)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET287_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET287_MASK                            (0x80000000)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET287_BIT                             (0x80000000)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET286_LSB                             (30)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET286_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET286_MASK                            (0x40000000)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET286_BIT                             (0x40000000)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET285_LSB                             (29)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET285_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET285_MASK                            (0x20000000)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET285_BIT                             (0x20000000)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET284_LSB                             (28)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET284_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET284_MASK                            (0x10000000)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET284_BIT                             (0x10000000)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET283_LSB                             (27)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET283_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET283_MASK                            (0x08000000)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET283_BIT                             (0x08000000)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET282_LSB                             (26)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET282_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET282_MASK                            (0x04000000)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET282_BIT                             (0x04000000)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET281_LSB                             (25)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET281_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET281_MASK                            (0x02000000)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET281_BIT                             (0x02000000)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET280_LSB                             (24)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET280_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET280_MASK                            (0x01000000)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET280_BIT                             (0x01000000)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET279_LSB                             (23)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET279_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET279_MASK                            (0x00800000)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET279_BIT                             (0x00800000)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET278_LSB                             (22)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET278_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET278_MASK                            (0x00400000)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET278_BIT                             (0x00400000)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET277_LSB                             (21)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET277_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET277_MASK                            (0x00200000)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET277_BIT                             (0x00200000)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET276_LSB                             (20)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET276_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET276_MASK                            (0x00100000)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET276_BIT                             (0x00100000)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET275_LSB                             (19)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET275_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET275_MASK                            (0x00080000)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET275_BIT                             (0x00080000)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET274_LSB                             (18)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET274_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET274_MASK                            (0x00040000)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET274_BIT                             (0x00040000)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET273_LSB                             (17)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET273_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET273_MASK                            (0x00020000)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET273_BIT                             (0x00020000)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET272_LSB                             (16)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET272_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET272_MASK                            (0x00010000)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET272_BIT                             (0x00010000)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET271_LSB                             (15)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET271_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET271_MASK                            (0x00008000)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET271_BIT                             (0x00008000)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET270_LSB                             (14)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET270_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET270_MASK                            (0x00004000)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET270_BIT                             (0x00004000)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET269_LSB                             (13)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET269_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET269_MASK                            (0x00002000)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET269_BIT                             (0x00002000)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET268_LSB                             (12)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET268_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET268_MASK                            (0x00001000)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET268_BIT                             (0x00001000)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET267_LSB                             (11)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET267_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET267_MASK                            (0x00000800)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET267_BIT                             (0x00000800)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET266_LSB                             (10)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET266_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET266_MASK                            (0x00000400)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET266_BIT                             (0x00000400)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET265_LSB                             (9)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET265_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET265_MASK                            (0x00000200)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET265_BIT                             (0x00000200)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET264_LSB                             (8)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET264_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET264_MASK                            (0x00000100)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET264_BIT                             (0x00000100)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET263_LSB                             (7)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET263_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET263_MASK                            (0x00000080)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET263_BIT                             (0x00000080)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET262_LSB                             (6)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET262_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET262_MASK                            (0x00000040)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET262_BIT                             (0x00000040)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET261_LSB                             (5)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET261_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET261_MASK                            (0x00000020)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET261_BIT                             (0x00000020)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET260_LSB                             (4)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET260_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET260_MASK                            (0x00000010)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET260_BIT                             (0x00000010)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET259_LSB                             (3)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET259_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET259_MASK                            (0x00000008)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET259_BIT                             (0x00000008)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET258_LSB                             (2)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET258_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET258_MASK                            (0x00000004)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET258_BIT                             (0x00000004)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET257_LSB                             (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET257_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET257_MASK                            (0x00000002)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET257_BIT                             (0x00000002)

#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET256_LSB                             (0)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET256_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET256_MASK                            (0x00000001)
#define BSI_SCH_WR_EVT_ENA_SET_8_EVT_ENA_SET256_BIT                             (0x00000001)

#define BSI_SCH_WR_EVT_ENA_SET_9_EVT_ENA_SET288_LSB                             (0)
#define BSI_SCH_WR_EVT_ENA_SET_9_EVT_ENA_SET288_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_SET_9_EVT_ENA_SET288_MASK                            (0x00000001)
#define BSI_SCH_WR_EVT_ENA_SET_9_EVT_ENA_SET288_BIT                             (0x00000001)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR31_LSB                              (31)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR31_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR31_MASK                             (0x80000000)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR31_BIT                              (0x80000000)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR30_LSB                              (30)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR30_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR30_MASK                             (0x40000000)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR30_BIT                              (0x40000000)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR29_LSB                              (29)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR29_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR29_MASK                             (0x20000000)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR29_BIT                              (0x20000000)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR28_LSB                              (28)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR28_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR28_MASK                             (0x10000000)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR28_BIT                              (0x10000000)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR27_LSB                              (27)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR27_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR27_MASK                             (0x08000000)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR27_BIT                              (0x08000000)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR26_LSB                              (26)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR26_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR26_MASK                             (0x04000000)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR26_BIT                              (0x04000000)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR25_LSB                              (25)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR25_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR25_MASK                             (0x02000000)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR25_BIT                              (0x02000000)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR24_LSB                              (24)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR24_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR24_MASK                             (0x01000000)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR24_BIT                              (0x01000000)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR23_LSB                              (23)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR23_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR23_MASK                             (0x00800000)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR23_BIT                              (0x00800000)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR22_LSB                              (22)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR22_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR22_MASK                             (0x00400000)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR22_BIT                              (0x00400000)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR21_LSB                              (21)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR21_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR21_MASK                             (0x00200000)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR21_BIT                              (0x00200000)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR20_LSB                              (20)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR20_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR20_MASK                             (0x00100000)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR20_BIT                              (0x00100000)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR19_LSB                              (19)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR19_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR19_MASK                             (0x00080000)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR19_BIT                              (0x00080000)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR18_LSB                              (18)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR18_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR18_MASK                             (0x00040000)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR18_BIT                              (0x00040000)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR17_LSB                              (17)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR17_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR17_MASK                             (0x00020000)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR17_BIT                              (0x00020000)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR16_LSB                              (16)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR16_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR16_MASK                             (0x00010000)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR16_BIT                              (0x00010000)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR15_LSB                              (15)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR15_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR15_MASK                             (0x00008000)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR15_BIT                              (0x00008000)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR14_LSB                              (14)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR14_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR14_MASK                             (0x00004000)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR14_BIT                              (0x00004000)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR13_LSB                              (13)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR13_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR13_MASK                             (0x00002000)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR13_BIT                              (0x00002000)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR12_LSB                              (12)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR12_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR12_MASK                             (0x00001000)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR12_BIT                              (0x00001000)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR11_LSB                              (11)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR11_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR11_MASK                             (0x00000800)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR11_BIT                              (0x00000800)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR10_LSB                              (10)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR10_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR10_MASK                             (0x00000400)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR10_BIT                              (0x00000400)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR9_LSB                               (9)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR9_WIDTH                             (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR9_MASK                              (0x00000200)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR9_BIT                               (0x00000200)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR8_LSB                               (8)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR8_WIDTH                             (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR8_MASK                              (0x00000100)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR8_BIT                               (0x00000100)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR7_LSB                               (7)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR7_WIDTH                             (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR7_MASK                              (0x00000080)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR7_BIT                               (0x00000080)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR6_LSB                               (6)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR6_WIDTH                             (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR6_MASK                              (0x00000040)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR6_BIT                               (0x00000040)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR5_LSB                               (5)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR5_WIDTH                             (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR5_MASK                              (0x00000020)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR5_BIT                               (0x00000020)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR4_LSB                               (4)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR4_WIDTH                             (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR4_MASK                              (0x00000010)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR4_BIT                               (0x00000010)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR3_LSB                               (3)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR3_WIDTH                             (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR3_MASK                              (0x00000008)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR3_BIT                               (0x00000008)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR2_LSB                               (2)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR2_WIDTH                             (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR2_MASK                              (0x00000004)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR2_BIT                               (0x00000004)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR1_LSB                               (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR1_WIDTH                             (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR1_MASK                              (0x00000002)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR1_BIT                               (0x00000002)

#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR0_LSB                               (0)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR0_WIDTH                             (1)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR0_MASK                              (0x00000001)
#define BSI_SCH_WR_EVT_ENA_CLR_0_EVT_ENA_CLR0_BIT                               (0x00000001)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR63_LSB                              (31)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR63_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR63_MASK                             (0x80000000)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR63_BIT                              (0x80000000)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR62_LSB                              (30)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR62_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR62_MASK                             (0x40000000)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR62_BIT                              (0x40000000)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR61_LSB                              (29)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR61_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR61_MASK                             (0x20000000)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR61_BIT                              (0x20000000)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR60_LSB                              (28)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR60_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR60_MASK                             (0x10000000)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR60_BIT                              (0x10000000)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR59_LSB                              (27)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR59_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR59_MASK                             (0x08000000)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR59_BIT                              (0x08000000)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR58_LSB                              (26)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR58_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR58_MASK                             (0x04000000)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR58_BIT                              (0x04000000)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR57_LSB                              (25)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR57_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR57_MASK                             (0x02000000)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR57_BIT                              (0x02000000)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR56_LSB                              (24)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR56_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR56_MASK                             (0x01000000)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR56_BIT                              (0x01000000)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR55_LSB                              (23)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR55_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR55_MASK                             (0x00800000)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR55_BIT                              (0x00800000)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR54_LSB                              (22)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR54_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR54_MASK                             (0x00400000)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR54_BIT                              (0x00400000)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR53_LSB                              (21)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR53_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR53_MASK                             (0x00200000)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR53_BIT                              (0x00200000)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR52_LSB                              (20)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR52_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR52_MASK                             (0x00100000)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR52_BIT                              (0x00100000)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR51_LSB                              (19)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR51_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR51_MASK                             (0x00080000)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR51_BIT                              (0x00080000)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR50_LSB                              (18)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR50_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR50_MASK                             (0x00040000)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR50_BIT                              (0x00040000)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR49_LSB                              (17)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR49_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR49_MASK                             (0x00020000)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR49_BIT                              (0x00020000)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR48_LSB                              (16)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR48_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR48_MASK                             (0x00010000)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR48_BIT                              (0x00010000)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR47_LSB                              (15)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR47_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR47_MASK                             (0x00008000)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR47_BIT                              (0x00008000)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR46_LSB                              (14)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR46_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR46_MASK                             (0x00004000)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR46_BIT                              (0x00004000)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR45_LSB                              (13)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR45_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR45_MASK                             (0x00002000)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR45_BIT                              (0x00002000)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR44_LSB                              (12)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR44_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR44_MASK                             (0x00001000)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR44_BIT                              (0x00001000)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR43_LSB                              (11)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR43_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR43_MASK                             (0x00000800)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR43_BIT                              (0x00000800)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR42_LSB                              (10)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR42_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR42_MASK                             (0x00000400)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR42_BIT                              (0x00000400)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR41_LSB                              (9)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR41_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR41_MASK                             (0x00000200)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR41_BIT                              (0x00000200)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR40_LSB                              (8)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR40_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR40_MASK                             (0x00000100)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR40_BIT                              (0x00000100)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR39_LSB                              (7)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR39_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR39_MASK                             (0x00000080)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR39_BIT                              (0x00000080)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR38_LSB                              (6)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR38_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR38_MASK                             (0x00000040)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR38_BIT                              (0x00000040)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR37_LSB                              (5)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR37_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR37_MASK                             (0x00000020)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR37_BIT                              (0x00000020)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR36_LSB                              (4)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR36_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR36_MASK                             (0x00000010)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR36_BIT                              (0x00000010)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR35_LSB                              (3)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR35_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR35_MASK                             (0x00000008)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR35_BIT                              (0x00000008)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR34_LSB                              (2)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR34_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR34_MASK                             (0x00000004)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR34_BIT                              (0x00000004)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR33_LSB                              (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR33_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR33_MASK                             (0x00000002)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR33_BIT                              (0x00000002)

#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR32_LSB                              (0)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR32_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR32_MASK                             (0x00000001)
#define BSI_SCH_WR_EVT_ENA_CLR_1_EVT_ENA_CLR32_BIT                              (0x00000001)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR95_LSB                              (31)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR95_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR95_MASK                             (0x80000000)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR95_BIT                              (0x80000000)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR94_LSB                              (30)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR94_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR94_MASK                             (0x40000000)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR94_BIT                              (0x40000000)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR93_LSB                              (29)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR93_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR93_MASK                             (0x20000000)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR93_BIT                              (0x20000000)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR92_LSB                              (28)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR92_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR92_MASK                             (0x10000000)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR92_BIT                              (0x10000000)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR91_LSB                              (27)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR91_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR91_MASK                             (0x08000000)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR91_BIT                              (0x08000000)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR90_LSB                              (26)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR90_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR90_MASK                             (0x04000000)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR90_BIT                              (0x04000000)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR89_LSB                              (25)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR89_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR89_MASK                             (0x02000000)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR89_BIT                              (0x02000000)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR88_LSB                              (24)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR88_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR88_MASK                             (0x01000000)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR88_BIT                              (0x01000000)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR87_LSB                              (23)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR87_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR87_MASK                             (0x00800000)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR87_BIT                              (0x00800000)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR86_LSB                              (22)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR86_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR86_MASK                             (0x00400000)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR86_BIT                              (0x00400000)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR85_LSB                              (21)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR85_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR85_MASK                             (0x00200000)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR85_BIT                              (0x00200000)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR84_LSB                              (20)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR84_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR84_MASK                             (0x00100000)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR84_BIT                              (0x00100000)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR83_LSB                              (19)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR83_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR83_MASK                             (0x00080000)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR83_BIT                              (0x00080000)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR82_LSB                              (18)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR82_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR82_MASK                             (0x00040000)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR82_BIT                              (0x00040000)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR81_LSB                              (17)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR81_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR81_MASK                             (0x00020000)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR81_BIT                              (0x00020000)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR80_LSB                              (16)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR80_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR80_MASK                             (0x00010000)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR80_BIT                              (0x00010000)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR79_LSB                              (15)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR79_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR79_MASK                             (0x00008000)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR79_BIT                              (0x00008000)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR78_LSB                              (14)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR78_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR78_MASK                             (0x00004000)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR78_BIT                              (0x00004000)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR77_LSB                              (13)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR77_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR77_MASK                             (0x00002000)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR77_BIT                              (0x00002000)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR76_LSB                              (12)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR76_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR76_MASK                             (0x00001000)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR76_BIT                              (0x00001000)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR75_LSB                              (11)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR75_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR75_MASK                             (0x00000800)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR75_BIT                              (0x00000800)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR74_LSB                              (10)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR74_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR74_MASK                             (0x00000400)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR74_BIT                              (0x00000400)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR73_LSB                              (9)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR73_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR73_MASK                             (0x00000200)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR73_BIT                              (0x00000200)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR72_LSB                              (8)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR72_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR72_MASK                             (0x00000100)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR72_BIT                              (0x00000100)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR71_LSB                              (7)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR71_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR71_MASK                             (0x00000080)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR71_BIT                              (0x00000080)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR70_LSB                              (6)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR70_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR70_MASK                             (0x00000040)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR70_BIT                              (0x00000040)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR69_LSB                              (5)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR69_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR69_MASK                             (0x00000020)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR69_BIT                              (0x00000020)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR68_LSB                              (4)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR68_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR68_MASK                             (0x00000010)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR68_BIT                              (0x00000010)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR67_LSB                              (3)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR67_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR67_MASK                             (0x00000008)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR67_BIT                              (0x00000008)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR66_LSB                              (2)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR66_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR66_MASK                             (0x00000004)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR66_BIT                              (0x00000004)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR65_LSB                              (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR65_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR65_MASK                             (0x00000002)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR65_BIT                              (0x00000002)

#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR64_LSB                              (0)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR64_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR64_MASK                             (0x00000001)
#define BSI_SCH_WR_EVT_ENA_CLR_2_EVT_ENA_CLR64_BIT                              (0x00000001)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR127_LSB                             (31)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR127_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR127_MASK                            (0x80000000)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR127_BIT                             (0x80000000)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR126_LSB                             (30)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR126_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR126_MASK                            (0x40000000)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR126_BIT                             (0x40000000)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR125_LSB                             (29)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR125_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR125_MASK                            (0x20000000)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR125_BIT                             (0x20000000)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR124_LSB                             (28)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR124_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR124_MASK                            (0x10000000)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR124_BIT                             (0x10000000)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR123_LSB                             (27)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR123_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR123_MASK                            (0x08000000)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR123_BIT                             (0x08000000)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR122_LSB                             (26)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR122_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR122_MASK                            (0x04000000)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR122_BIT                             (0x04000000)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR121_LSB                             (25)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR121_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR121_MASK                            (0x02000000)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR121_BIT                             (0x02000000)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR120_LSB                             (24)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR120_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR120_MASK                            (0x01000000)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR120_BIT                             (0x01000000)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR119_LSB                             (23)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR119_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR119_MASK                            (0x00800000)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR119_BIT                             (0x00800000)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR118_LSB                             (22)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR118_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR118_MASK                            (0x00400000)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR118_BIT                             (0x00400000)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR117_LSB                             (21)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR117_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR117_MASK                            (0x00200000)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR117_BIT                             (0x00200000)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR116_LSB                             (20)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR116_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR116_MASK                            (0x00100000)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR116_BIT                             (0x00100000)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR115_LSB                             (19)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR115_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR115_MASK                            (0x00080000)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR115_BIT                             (0x00080000)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR114_LSB                             (18)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR114_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR114_MASK                            (0x00040000)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR114_BIT                             (0x00040000)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR113_LSB                             (17)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR113_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR113_MASK                            (0x00020000)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR113_BIT                             (0x00020000)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR112_LSB                             (16)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR112_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR112_MASK                            (0x00010000)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR112_BIT                             (0x00010000)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR111_LSB                             (15)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR111_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR111_MASK                            (0x00008000)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR111_BIT                             (0x00008000)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR110_LSB                             (14)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR110_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR110_MASK                            (0x00004000)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR110_BIT                             (0x00004000)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR109_LSB                             (13)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR109_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR109_MASK                            (0x00002000)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR109_BIT                             (0x00002000)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR108_LSB                             (12)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR108_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR108_MASK                            (0x00001000)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR108_BIT                             (0x00001000)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR107_LSB                             (11)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR107_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR107_MASK                            (0x00000800)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR107_BIT                             (0x00000800)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR106_LSB                             (10)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR106_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR106_MASK                            (0x00000400)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR106_BIT                             (0x00000400)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR105_LSB                             (9)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR105_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR105_MASK                            (0x00000200)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR105_BIT                             (0x00000200)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR104_LSB                             (8)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR104_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR104_MASK                            (0x00000100)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR104_BIT                             (0x00000100)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR103_LSB                             (7)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR103_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR103_MASK                            (0x00000080)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR103_BIT                             (0x00000080)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR102_LSB                             (6)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR102_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR102_MASK                            (0x00000040)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR102_BIT                             (0x00000040)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR101_LSB                             (5)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR101_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR101_MASK                            (0x00000020)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR101_BIT                             (0x00000020)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR100_LSB                             (4)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR100_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR100_MASK                            (0x00000010)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR100_BIT                             (0x00000010)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR99_LSB                              (3)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR99_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR99_MASK                             (0x00000008)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR99_BIT                              (0x00000008)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR98_LSB                              (2)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR98_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR98_MASK                             (0x00000004)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR98_BIT                              (0x00000004)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR97_LSB                              (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR97_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR97_MASK                             (0x00000002)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR97_BIT                              (0x00000002)

#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR96_LSB                              (0)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR96_WIDTH                            (1)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR96_MASK                             (0x00000001)
#define BSI_SCH_WR_EVT_ENA_CLR_3_EVT_ENA_CLR96_BIT                              (0x00000001)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR159_LSB                             (31)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR159_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR159_MASK                            (0x80000000)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR159_BIT                             (0x80000000)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR158_LSB                             (30)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR158_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR158_MASK                            (0x40000000)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR158_BIT                             (0x40000000)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR157_LSB                             (29)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR157_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR157_MASK                            (0x20000000)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR157_BIT                             (0x20000000)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR156_LSB                             (28)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR156_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR156_MASK                            (0x10000000)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR156_BIT                             (0x10000000)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR155_LSB                             (27)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR155_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR155_MASK                            (0x08000000)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR155_BIT                             (0x08000000)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR154_LSB                             (26)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR154_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR154_MASK                            (0x04000000)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR154_BIT                             (0x04000000)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR153_LSB                             (25)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR153_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR153_MASK                            (0x02000000)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR153_BIT                             (0x02000000)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR152_LSB                             (24)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR152_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR152_MASK                            (0x01000000)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR152_BIT                             (0x01000000)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR151_LSB                             (23)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR151_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR151_MASK                            (0x00800000)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR151_BIT                             (0x00800000)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR150_LSB                             (22)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR150_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR150_MASK                            (0x00400000)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR150_BIT                             (0x00400000)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR149_LSB                             (21)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR149_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR149_MASK                            (0x00200000)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR149_BIT                             (0x00200000)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR148_LSB                             (20)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR148_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR148_MASK                            (0x00100000)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR148_BIT                             (0x00100000)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR147_LSB                             (19)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR147_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR147_MASK                            (0x00080000)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR147_BIT                             (0x00080000)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR146_LSB                             (18)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR146_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR146_MASK                            (0x00040000)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR146_BIT                             (0x00040000)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR145_LSB                             (17)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR145_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR145_MASK                            (0x00020000)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR145_BIT                             (0x00020000)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR144_LSB                             (16)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR144_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR144_MASK                            (0x00010000)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR144_BIT                             (0x00010000)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR143_LSB                             (15)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR143_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR143_MASK                            (0x00008000)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR143_BIT                             (0x00008000)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR142_LSB                             (14)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR142_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR142_MASK                            (0x00004000)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR142_BIT                             (0x00004000)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR141_LSB                             (13)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR141_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR141_MASK                            (0x00002000)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR141_BIT                             (0x00002000)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR140_LSB                             (12)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR140_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR140_MASK                            (0x00001000)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR140_BIT                             (0x00001000)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR139_LSB                             (11)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR139_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR139_MASK                            (0x00000800)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR139_BIT                             (0x00000800)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR138_LSB                             (10)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR138_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR138_MASK                            (0x00000400)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR138_BIT                             (0x00000400)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR137_LSB                             (9)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR137_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR137_MASK                            (0x00000200)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR137_BIT                             (0x00000200)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR136_LSB                             (8)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR136_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR136_MASK                            (0x00000100)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR136_BIT                             (0x00000100)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR135_LSB                             (7)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR135_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR135_MASK                            (0x00000080)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR135_BIT                             (0x00000080)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR134_LSB                             (6)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR134_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR134_MASK                            (0x00000040)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR134_BIT                             (0x00000040)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR133_LSB                             (5)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR133_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR133_MASK                            (0x00000020)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR133_BIT                             (0x00000020)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR132_LSB                             (4)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR132_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR132_MASK                            (0x00000010)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR132_BIT                             (0x00000010)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR131_LSB                             (3)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR131_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR131_MASK                            (0x00000008)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR131_BIT                             (0x00000008)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR130_LSB                             (2)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR130_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR130_MASK                            (0x00000004)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR130_BIT                             (0x00000004)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR129_LSB                             (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR129_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR129_MASK                            (0x00000002)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR129_BIT                             (0x00000002)

#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR128_LSB                             (0)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR128_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR128_MASK                            (0x00000001)
#define BSI_SCH_WR_EVT_ENA_CLR_4_EVT_ENA_CLR128_BIT                             (0x00000001)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR191_LSB                             (31)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR191_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR191_MASK                            (0x80000000)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR191_BIT                             (0x80000000)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR190_LSB                             (30)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR190_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR190_MASK                            (0x40000000)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR190_BIT                             (0x40000000)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR189_LSB                             (29)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR189_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR189_MASK                            (0x20000000)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR189_BIT                             (0x20000000)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR188_LSB                             (28)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR188_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR188_MASK                            (0x10000000)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR188_BIT                             (0x10000000)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR187_LSB                             (27)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR187_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR187_MASK                            (0x08000000)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR187_BIT                             (0x08000000)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR186_LSB                             (26)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR186_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR186_MASK                            (0x04000000)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR186_BIT                             (0x04000000)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR185_LSB                             (25)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR185_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR185_MASK                            (0x02000000)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR185_BIT                             (0x02000000)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR184_LSB                             (24)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR184_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR184_MASK                            (0x01000000)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR184_BIT                             (0x01000000)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR183_LSB                             (23)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR183_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR183_MASK                            (0x00800000)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR183_BIT                             (0x00800000)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR182_LSB                             (22)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR182_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR182_MASK                            (0x00400000)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR182_BIT                             (0x00400000)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR181_LSB                             (21)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR181_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR181_MASK                            (0x00200000)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR181_BIT                             (0x00200000)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR180_LSB                             (20)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR180_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR180_MASK                            (0x00100000)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR180_BIT                             (0x00100000)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR179_LSB                             (19)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR179_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR179_MASK                            (0x00080000)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR179_BIT                             (0x00080000)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR178_LSB                             (18)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR178_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR178_MASK                            (0x00040000)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR178_BIT                             (0x00040000)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR177_LSB                             (17)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR177_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR177_MASK                            (0x00020000)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR177_BIT                             (0x00020000)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR176_LSB                             (16)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR176_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR176_MASK                            (0x00010000)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR176_BIT                             (0x00010000)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR175_LSB                             (15)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR175_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR175_MASK                            (0x00008000)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR175_BIT                             (0x00008000)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR174_LSB                             (14)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR174_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR174_MASK                            (0x00004000)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR174_BIT                             (0x00004000)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR173_LSB                             (13)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR173_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR173_MASK                            (0x00002000)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR173_BIT                             (0x00002000)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR172_LSB                             (12)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR172_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR172_MASK                            (0x00001000)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR172_BIT                             (0x00001000)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR171_LSB                             (11)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR171_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR171_MASK                            (0x00000800)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR171_BIT                             (0x00000800)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR170_LSB                             (10)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR170_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR170_MASK                            (0x00000400)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR170_BIT                             (0x00000400)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR169_LSB                             (9)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR169_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR169_MASK                            (0x00000200)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR169_BIT                             (0x00000200)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR168_LSB                             (8)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR168_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR168_MASK                            (0x00000100)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR168_BIT                             (0x00000100)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR167_LSB                             (7)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR167_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR167_MASK                            (0x00000080)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR167_BIT                             (0x00000080)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR166_LSB                             (6)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR166_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR166_MASK                            (0x00000040)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR166_BIT                             (0x00000040)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR165_LSB                             (5)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR165_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR165_MASK                            (0x00000020)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR165_BIT                             (0x00000020)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR164_LSB                             (4)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR164_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR164_MASK                            (0x00000010)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR164_BIT                             (0x00000010)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR163_LSB                             (3)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR163_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR163_MASK                            (0x00000008)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR163_BIT                             (0x00000008)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR162_LSB                             (2)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR162_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR162_MASK                            (0x00000004)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR162_BIT                             (0x00000004)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR161_LSB                             (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR161_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR161_MASK                            (0x00000002)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR161_BIT                             (0x00000002)

#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR160_LSB                             (0)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR160_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR160_MASK                            (0x00000001)
#define BSI_SCH_WR_EVT_ENA_CLR_5_EVT_ENA_CLR160_BIT                             (0x00000001)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR223_LSB                             (31)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR223_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR223_MASK                            (0x80000000)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR223_BIT                             (0x80000000)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR222_LSB                             (30)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR222_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR222_MASK                            (0x40000000)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR222_BIT                             (0x40000000)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR221_LSB                             (29)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR221_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR221_MASK                            (0x20000000)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR221_BIT                             (0x20000000)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR220_LSB                             (28)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR220_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR220_MASK                            (0x10000000)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR220_BIT                             (0x10000000)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR219_LSB                             (27)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR219_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR219_MASK                            (0x08000000)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR219_BIT                             (0x08000000)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR218_LSB                             (26)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR218_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR218_MASK                            (0x04000000)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR218_BIT                             (0x04000000)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR217_LSB                             (25)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR217_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR217_MASK                            (0x02000000)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR217_BIT                             (0x02000000)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR216_LSB                             (24)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR216_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR216_MASK                            (0x01000000)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR216_BIT                             (0x01000000)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR215_LSB                             (23)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR215_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR215_MASK                            (0x00800000)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR215_BIT                             (0x00800000)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR214_LSB                             (22)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR214_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR214_MASK                            (0x00400000)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR214_BIT                             (0x00400000)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR213_LSB                             (21)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR213_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR213_MASK                            (0x00200000)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR213_BIT                             (0x00200000)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR212_LSB                             (20)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR212_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR212_MASK                            (0x00100000)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR212_BIT                             (0x00100000)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR211_LSB                             (19)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR211_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR211_MASK                            (0x00080000)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR211_BIT                             (0x00080000)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR210_LSB                             (18)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR210_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR210_MASK                            (0x00040000)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR210_BIT                             (0x00040000)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR209_LSB                             (17)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR209_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR209_MASK                            (0x00020000)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR209_BIT                             (0x00020000)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR208_LSB                             (16)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR208_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR208_MASK                            (0x00010000)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR208_BIT                             (0x00010000)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR207_LSB                             (15)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR207_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR207_MASK                            (0x00008000)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR207_BIT                             (0x00008000)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR206_LSB                             (14)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR206_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR206_MASK                            (0x00004000)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR206_BIT                             (0x00004000)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR205_LSB                             (13)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR205_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR205_MASK                            (0x00002000)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR205_BIT                             (0x00002000)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR204_LSB                             (12)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR204_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR204_MASK                            (0x00001000)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR204_BIT                             (0x00001000)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR203_LSB                             (11)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR203_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR203_MASK                            (0x00000800)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR203_BIT                             (0x00000800)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR202_LSB                             (10)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR202_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR202_MASK                            (0x00000400)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR202_BIT                             (0x00000400)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR201_LSB                             (9)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR201_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR201_MASK                            (0x00000200)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR201_BIT                             (0x00000200)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR200_LSB                             (8)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR200_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR200_MASK                            (0x00000100)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR200_BIT                             (0x00000100)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR199_LSB                             (7)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR199_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR199_MASK                            (0x00000080)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR199_BIT                             (0x00000080)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR198_LSB                             (6)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR198_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR198_MASK                            (0x00000040)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR198_BIT                             (0x00000040)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR197_LSB                             (5)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR197_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR197_MASK                            (0x00000020)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR197_BIT                             (0x00000020)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR196_LSB                             (4)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR196_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR196_MASK                            (0x00000010)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR196_BIT                             (0x00000010)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR195_LSB                             (3)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR195_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR195_MASK                            (0x00000008)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR195_BIT                             (0x00000008)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR194_LSB                             (2)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR194_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR194_MASK                            (0x00000004)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR194_BIT                             (0x00000004)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR193_LSB                             (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR193_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR193_MASK                            (0x00000002)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR193_BIT                             (0x00000002)

#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR192_LSB                             (0)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR192_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR192_MASK                            (0x00000001)
#define BSI_SCH_WR_EVT_ENA_CLR_6_EVT_ENA_CLR192_BIT                             (0x00000001)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR255_LSB                             (31)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR255_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR255_MASK                            (0x80000000)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR255_BIT                             (0x80000000)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR254_LSB                             (30)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR254_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR254_MASK                            (0x40000000)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR254_BIT                             (0x40000000)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR253_LSB                             (29)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR253_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR253_MASK                            (0x20000000)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR253_BIT                             (0x20000000)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR252_LSB                             (28)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR252_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR252_MASK                            (0x10000000)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR252_BIT                             (0x10000000)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR251_LSB                             (27)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR251_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR251_MASK                            (0x08000000)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR251_BIT                             (0x08000000)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR250_LSB                             (26)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR250_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR250_MASK                            (0x04000000)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR250_BIT                             (0x04000000)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR249_LSB                             (25)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR249_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR249_MASK                            (0x02000000)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR249_BIT                             (0x02000000)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR248_LSB                             (24)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR248_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR248_MASK                            (0x01000000)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR248_BIT                             (0x01000000)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR247_LSB                             (23)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR247_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR247_MASK                            (0x00800000)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR247_BIT                             (0x00800000)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR246_LSB                             (22)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR246_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR246_MASK                            (0x00400000)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR246_BIT                             (0x00400000)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR245_LSB                             (21)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR245_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR245_MASK                            (0x00200000)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR245_BIT                             (0x00200000)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR244_LSB                             (20)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR244_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR244_MASK                            (0x00100000)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR244_BIT                             (0x00100000)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR243_LSB                             (19)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR243_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR243_MASK                            (0x00080000)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR243_BIT                             (0x00080000)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR242_LSB                             (18)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR242_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR242_MASK                            (0x00040000)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR242_BIT                             (0x00040000)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR241_LSB                             (17)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR241_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR241_MASK                            (0x00020000)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR241_BIT                             (0x00020000)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR240_LSB                             (16)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR240_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR240_MASK                            (0x00010000)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR240_BIT                             (0x00010000)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR239_LSB                             (15)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR239_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR239_MASK                            (0x00008000)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR239_BIT                             (0x00008000)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR238_LSB                             (14)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR238_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR238_MASK                            (0x00004000)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR238_BIT                             (0x00004000)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR237_LSB                             (13)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR237_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR237_MASK                            (0x00002000)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR237_BIT                             (0x00002000)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR236_LSB                             (12)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR236_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR236_MASK                            (0x00001000)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR236_BIT                             (0x00001000)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR235_LSB                             (11)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR235_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR235_MASK                            (0x00000800)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR235_BIT                             (0x00000800)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR234_LSB                             (10)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR234_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR234_MASK                            (0x00000400)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR234_BIT                             (0x00000400)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR233_LSB                             (9)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR233_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR233_MASK                            (0x00000200)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR233_BIT                             (0x00000200)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR232_LSB                             (8)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR232_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR232_MASK                            (0x00000100)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR232_BIT                             (0x00000100)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR231_LSB                             (7)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR231_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR231_MASK                            (0x00000080)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR231_BIT                             (0x00000080)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR230_LSB                             (6)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR230_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR230_MASK                            (0x00000040)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR230_BIT                             (0x00000040)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR229_LSB                             (5)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR229_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR229_MASK                            (0x00000020)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR229_BIT                             (0x00000020)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR228_LSB                             (4)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR228_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR228_MASK                            (0x00000010)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR228_BIT                             (0x00000010)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR227_LSB                             (3)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR227_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR227_MASK                            (0x00000008)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR227_BIT                             (0x00000008)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR226_LSB                             (2)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR226_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR226_MASK                            (0x00000004)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR226_BIT                             (0x00000004)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR225_LSB                             (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR225_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR225_MASK                            (0x00000002)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR225_BIT                             (0x00000002)

#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR224_LSB                             (0)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR224_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR224_MASK                            (0x00000001)
#define BSI_SCH_WR_EVT_ENA_CLR_7_EVT_ENA_CLR224_BIT                             (0x00000001)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR287_LSB                             (31)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR287_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR287_MASK                            (0x80000000)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR287_BIT                             (0x80000000)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR286_LSB                             (30)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR286_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR286_MASK                            (0x40000000)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR286_BIT                             (0x40000000)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR285_LSB                             (29)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR285_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR285_MASK                            (0x20000000)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR285_BIT                             (0x20000000)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR284_LSB                             (28)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR284_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR284_MASK                            (0x10000000)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR284_BIT                             (0x10000000)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR283_LSB                             (27)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR283_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR283_MASK                            (0x08000000)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR283_BIT                             (0x08000000)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR282_LSB                             (26)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR282_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR282_MASK                            (0x04000000)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR282_BIT                             (0x04000000)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR281_LSB                             (25)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR281_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR281_MASK                            (0x02000000)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR281_BIT                             (0x02000000)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR280_LSB                             (24)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR280_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR280_MASK                            (0x01000000)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR280_BIT                             (0x01000000)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR279_LSB                             (23)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR279_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR279_MASK                            (0x00800000)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR279_BIT                             (0x00800000)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR278_LSB                             (22)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR278_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR278_MASK                            (0x00400000)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR278_BIT                             (0x00400000)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR277_LSB                             (21)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR277_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR277_MASK                            (0x00200000)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR277_BIT                             (0x00200000)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR276_LSB                             (20)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR276_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR276_MASK                            (0x00100000)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR276_BIT                             (0x00100000)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR275_LSB                             (19)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR275_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR275_MASK                            (0x00080000)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR275_BIT                             (0x00080000)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR274_LSB                             (18)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR274_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR274_MASK                            (0x00040000)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR274_BIT                             (0x00040000)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR273_LSB                             (17)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR273_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR273_MASK                            (0x00020000)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR273_BIT                             (0x00020000)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR272_LSB                             (16)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR272_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR272_MASK                            (0x00010000)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR272_BIT                             (0x00010000)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR271_LSB                             (15)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR271_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR271_MASK                            (0x00008000)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR271_BIT                             (0x00008000)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR270_LSB                             (14)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR270_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR270_MASK                            (0x00004000)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR270_BIT                             (0x00004000)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR269_LSB                             (13)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR269_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR269_MASK                            (0x00002000)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR269_BIT                             (0x00002000)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR268_LSB                             (12)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR268_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR268_MASK                            (0x00001000)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR268_BIT                             (0x00001000)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR267_LSB                             (11)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR267_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR267_MASK                            (0x00000800)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR267_BIT                             (0x00000800)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR266_LSB                             (10)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR266_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR266_MASK                            (0x00000400)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR266_BIT                             (0x00000400)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR265_LSB                             (9)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR265_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR265_MASK                            (0x00000200)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR265_BIT                             (0x00000200)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR264_LSB                             (8)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR264_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR264_MASK                            (0x00000100)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR264_BIT                             (0x00000100)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR263_LSB                             (7)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR263_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR263_MASK                            (0x00000080)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR263_BIT                             (0x00000080)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR262_LSB                             (6)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR262_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR262_MASK                            (0x00000040)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR262_BIT                             (0x00000040)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR261_LSB                             (5)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR261_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR261_MASK                            (0x00000020)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR261_BIT                             (0x00000020)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR260_LSB                             (4)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR260_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR260_MASK                            (0x00000010)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR260_BIT                             (0x00000010)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR259_LSB                             (3)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR259_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR259_MASK                            (0x00000008)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR259_BIT                             (0x00000008)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR258_LSB                             (2)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR258_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR258_MASK                            (0x00000004)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR258_BIT                             (0x00000004)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR257_LSB                             (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR257_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR257_MASK                            (0x00000002)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR257_BIT                             (0x00000002)

#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR256_LSB                             (0)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR256_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR256_MASK                            (0x00000001)
#define BSI_SCH_WR_EVT_ENA_CLR_8_EVT_ENA_CLR256_BIT                             (0x00000001)

#define BSI_SCH_WR_EVT_ENA_CLR_9_EVT_ENA_CLR288_LSB                             (0)
#define BSI_SCH_WR_EVT_ENA_CLR_9_EVT_ENA_CLR288_WIDTH                           (1)
#define BSI_SCH_WR_EVT_ENA_CLR_9_EVT_ENA_CLR288_MASK                            (0x00000001)
#define BSI_SCH_WR_EVT_ENA_CLR_9_EVT_ENA_CLR288_BIT                             (0x00000001)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS31_LSB                        (31)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS31_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS31_MASK                       (0x80000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS31_BIT                        (0x80000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS30_LSB                        (30)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS30_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS30_MASK                       (0x40000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS30_BIT                        (0x40000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS29_LSB                        (29)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS29_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS29_MASK                       (0x20000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS29_BIT                        (0x20000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS28_LSB                        (28)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS28_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS28_MASK                       (0x10000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS28_BIT                        (0x10000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS27_LSB                        (27)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS27_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS27_MASK                       (0x08000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS27_BIT                        (0x08000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS26_LSB                        (26)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS26_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS26_MASK                       (0x04000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS26_BIT                        (0x04000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS25_LSB                        (25)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS25_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS25_MASK                       (0x02000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS25_BIT                        (0x02000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS24_LSB                        (24)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS24_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS24_MASK                       (0x01000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS24_BIT                        (0x01000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS23_LSB                        (23)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS23_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS23_MASK                       (0x00800000)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS23_BIT                        (0x00800000)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS22_LSB                        (22)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS22_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS22_MASK                       (0x00400000)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS22_BIT                        (0x00400000)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS21_LSB                        (21)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS21_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS21_MASK                       (0x00200000)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS21_BIT                        (0x00200000)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS20_LSB                        (20)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS20_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS20_MASK                       (0x00100000)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS20_BIT                        (0x00100000)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS19_LSB                        (19)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS19_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS19_MASK                       (0x00080000)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS19_BIT                        (0x00080000)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS18_LSB                        (18)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS18_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS18_MASK                       (0x00040000)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS18_BIT                        (0x00040000)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS17_LSB                        (17)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS17_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS17_MASK                       (0x00020000)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS17_BIT                        (0x00020000)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS16_LSB                        (16)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS16_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS16_MASK                       (0x00010000)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS16_BIT                        (0x00010000)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS15_LSB                        (15)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS15_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS15_MASK                       (0x00008000)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS15_BIT                        (0x00008000)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS14_LSB                        (14)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS14_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS14_MASK                       (0x00004000)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS14_BIT                        (0x00004000)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS13_LSB                        (13)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS13_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS13_MASK                       (0x00002000)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS13_BIT                        (0x00002000)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS12_LSB                        (12)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS12_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS12_MASK                       (0x00001000)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS12_BIT                        (0x00001000)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS11_LSB                        (11)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS11_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS11_MASK                       (0x00000800)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS11_BIT                        (0x00000800)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS10_LSB                        (10)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS10_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS10_MASK                       (0x00000400)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS10_BIT                        (0x00000400)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS9_LSB                         (9)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS9_WIDTH                       (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS9_MASK                        (0x00000200)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS9_BIT                         (0x00000200)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS8_LSB                         (8)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS8_WIDTH                       (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS8_MASK                        (0x00000100)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS8_BIT                         (0x00000100)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS7_LSB                         (7)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS7_WIDTH                       (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS7_MASK                        (0x00000080)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS7_BIT                         (0x00000080)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS6_LSB                         (6)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS6_WIDTH                       (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS6_MASK                        (0x00000040)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS6_BIT                         (0x00000040)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS5_LSB                         (5)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS5_WIDTH                       (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS5_MASK                        (0x00000020)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS5_BIT                         (0x00000020)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS4_LSB                         (4)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS4_WIDTH                       (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS4_MASK                        (0x00000010)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS4_BIT                         (0x00000010)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS3_LSB                         (3)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS3_WIDTH                       (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS3_MASK                        (0x00000008)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS3_BIT                         (0x00000008)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS2_LSB                         (2)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS2_WIDTH                       (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS2_MASK                        (0x00000004)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS2_BIT                         (0x00000004)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS1_LSB                         (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS1_WIDTH                       (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS1_MASK                        (0x00000002)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS1_BIT                         (0x00000002)

#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS0_LSB                         (0)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS0_WIDTH                       (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS0_MASK                        (0x00000001)
#define BSI_SCH_WR_EVT_ENA_STATUS_0_EVT_ENA_STATUS0_BIT                         (0x00000001)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS63_LSB                        (31)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS63_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS63_MASK                       (0x80000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS63_BIT                        (0x80000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS62_LSB                        (30)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS62_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS62_MASK                       (0x40000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS62_BIT                        (0x40000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS61_LSB                        (29)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS61_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS61_MASK                       (0x20000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS61_BIT                        (0x20000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS60_LSB                        (28)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS60_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS60_MASK                       (0x10000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS60_BIT                        (0x10000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS59_LSB                        (27)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS59_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS59_MASK                       (0x08000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS59_BIT                        (0x08000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS58_LSB                        (26)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS58_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS58_MASK                       (0x04000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS58_BIT                        (0x04000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS57_LSB                        (25)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS57_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS57_MASK                       (0x02000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS57_BIT                        (0x02000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS56_LSB                        (24)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS56_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS56_MASK                       (0x01000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS56_BIT                        (0x01000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS55_LSB                        (23)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS55_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS55_MASK                       (0x00800000)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS55_BIT                        (0x00800000)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS54_LSB                        (22)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS54_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS54_MASK                       (0x00400000)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS54_BIT                        (0x00400000)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS53_LSB                        (21)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS53_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS53_MASK                       (0x00200000)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS53_BIT                        (0x00200000)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS52_LSB                        (20)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS52_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS52_MASK                       (0x00100000)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS52_BIT                        (0x00100000)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS51_LSB                        (19)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS51_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS51_MASK                       (0x00080000)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS51_BIT                        (0x00080000)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS50_LSB                        (18)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS50_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS50_MASK                       (0x00040000)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS50_BIT                        (0x00040000)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS49_LSB                        (17)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS49_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS49_MASK                       (0x00020000)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS49_BIT                        (0x00020000)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS48_LSB                        (16)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS48_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS48_MASK                       (0x00010000)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS48_BIT                        (0x00010000)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS47_LSB                        (15)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS47_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS47_MASK                       (0x00008000)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS47_BIT                        (0x00008000)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS46_LSB                        (14)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS46_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS46_MASK                       (0x00004000)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS46_BIT                        (0x00004000)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS45_LSB                        (13)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS45_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS45_MASK                       (0x00002000)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS45_BIT                        (0x00002000)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS44_LSB                        (12)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS44_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS44_MASK                       (0x00001000)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS44_BIT                        (0x00001000)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS43_LSB                        (11)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS43_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS43_MASK                       (0x00000800)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS43_BIT                        (0x00000800)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS42_LSB                        (10)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS42_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS42_MASK                       (0x00000400)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS42_BIT                        (0x00000400)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS41_LSB                        (9)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS41_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS41_MASK                       (0x00000200)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS41_BIT                        (0x00000200)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS40_LSB                        (8)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS40_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS40_MASK                       (0x00000100)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS40_BIT                        (0x00000100)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS39_LSB                        (7)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS39_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS39_MASK                       (0x00000080)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS39_BIT                        (0x00000080)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS38_LSB                        (6)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS38_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS38_MASK                       (0x00000040)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS38_BIT                        (0x00000040)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS37_LSB                        (5)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS37_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS37_MASK                       (0x00000020)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS37_BIT                        (0x00000020)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS36_LSB                        (4)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS36_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS36_MASK                       (0x00000010)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS36_BIT                        (0x00000010)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS35_LSB                        (3)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS35_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS35_MASK                       (0x00000008)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS35_BIT                        (0x00000008)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS34_LSB                        (2)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS34_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS34_MASK                       (0x00000004)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS34_BIT                        (0x00000004)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS33_LSB                        (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS33_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS33_MASK                       (0x00000002)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS33_BIT                        (0x00000002)

#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS32_LSB                        (0)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS32_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS32_MASK                       (0x00000001)
#define BSI_SCH_WR_EVT_ENA_STATUS_1_EVT_ENA_STATUS32_BIT                        (0x00000001)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS95_LSB                        (31)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS95_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS95_MASK                       (0x80000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS95_BIT                        (0x80000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS94_LSB                        (30)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS94_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS94_MASK                       (0x40000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS94_BIT                        (0x40000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS93_LSB                        (29)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS93_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS93_MASK                       (0x20000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS93_BIT                        (0x20000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS92_LSB                        (28)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS92_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS92_MASK                       (0x10000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS92_BIT                        (0x10000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS91_LSB                        (27)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS91_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS91_MASK                       (0x08000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS91_BIT                        (0x08000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS90_LSB                        (26)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS90_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS90_MASK                       (0x04000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS90_BIT                        (0x04000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS89_LSB                        (25)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS89_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS89_MASK                       (0x02000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS89_BIT                        (0x02000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS88_LSB                        (24)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS88_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS88_MASK                       (0x01000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS88_BIT                        (0x01000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS87_LSB                        (23)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS87_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS87_MASK                       (0x00800000)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS87_BIT                        (0x00800000)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS86_LSB                        (22)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS86_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS86_MASK                       (0x00400000)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS86_BIT                        (0x00400000)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS85_LSB                        (21)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS85_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS85_MASK                       (0x00200000)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS85_BIT                        (0x00200000)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS84_LSB                        (20)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS84_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS84_MASK                       (0x00100000)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS84_BIT                        (0x00100000)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS83_LSB                        (19)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS83_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS83_MASK                       (0x00080000)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS83_BIT                        (0x00080000)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS82_LSB                        (18)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS82_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS82_MASK                       (0x00040000)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS82_BIT                        (0x00040000)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS81_LSB                        (17)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS81_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS81_MASK                       (0x00020000)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS81_BIT                        (0x00020000)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS80_LSB                        (16)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS80_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS80_MASK                       (0x00010000)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS80_BIT                        (0x00010000)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS79_LSB                        (15)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS79_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS79_MASK                       (0x00008000)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS79_BIT                        (0x00008000)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS78_LSB                        (14)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS78_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS78_MASK                       (0x00004000)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS78_BIT                        (0x00004000)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS77_LSB                        (13)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS77_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS77_MASK                       (0x00002000)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS77_BIT                        (0x00002000)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS76_LSB                        (12)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS76_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS76_MASK                       (0x00001000)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS76_BIT                        (0x00001000)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS75_LSB                        (11)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS75_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS75_MASK                       (0x00000800)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS75_BIT                        (0x00000800)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS74_LSB                        (10)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS74_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS74_MASK                       (0x00000400)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS74_BIT                        (0x00000400)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS73_LSB                        (9)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS73_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS73_MASK                       (0x00000200)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS73_BIT                        (0x00000200)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS72_LSB                        (8)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS72_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS72_MASK                       (0x00000100)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS72_BIT                        (0x00000100)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS71_LSB                        (7)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS71_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS71_MASK                       (0x00000080)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS71_BIT                        (0x00000080)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS70_LSB                        (6)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS70_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS70_MASK                       (0x00000040)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS70_BIT                        (0x00000040)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS69_LSB                        (5)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS69_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS69_MASK                       (0x00000020)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS69_BIT                        (0x00000020)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS68_LSB                        (4)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS68_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS68_MASK                       (0x00000010)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS68_BIT                        (0x00000010)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS67_LSB                        (3)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS67_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS67_MASK                       (0x00000008)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS67_BIT                        (0x00000008)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS66_LSB                        (2)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS66_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS66_MASK                       (0x00000004)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS66_BIT                        (0x00000004)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS65_LSB                        (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS65_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS65_MASK                       (0x00000002)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS65_BIT                        (0x00000002)

#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS64_LSB                        (0)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS64_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS64_MASK                       (0x00000001)
#define BSI_SCH_WR_EVT_ENA_STATUS_2_EVT_ENA_STATUS64_BIT                        (0x00000001)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS127_LSB                       (31)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS127_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS127_MASK                      (0x80000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS127_BIT                       (0x80000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS126_LSB                       (30)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS126_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS126_MASK                      (0x40000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS126_BIT                       (0x40000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS125_LSB                       (29)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS125_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS125_MASK                      (0x20000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS125_BIT                       (0x20000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS124_LSB                       (28)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS124_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS124_MASK                      (0x10000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS124_BIT                       (0x10000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS123_LSB                       (27)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS123_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS123_MASK                      (0x08000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS123_BIT                       (0x08000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS122_LSB                       (26)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS122_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS122_MASK                      (0x04000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS122_BIT                       (0x04000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS121_LSB                       (25)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS121_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS121_MASK                      (0x02000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS121_BIT                       (0x02000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS120_LSB                       (24)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS120_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS120_MASK                      (0x01000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS120_BIT                       (0x01000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS119_LSB                       (23)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS119_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS119_MASK                      (0x00800000)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS119_BIT                       (0x00800000)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS118_LSB                       (22)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS118_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS118_MASK                      (0x00400000)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS118_BIT                       (0x00400000)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS117_LSB                       (21)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS117_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS117_MASK                      (0x00200000)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS117_BIT                       (0x00200000)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS116_LSB                       (20)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS116_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS116_MASK                      (0x00100000)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS116_BIT                       (0x00100000)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS115_LSB                       (19)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS115_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS115_MASK                      (0x00080000)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS115_BIT                       (0x00080000)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS114_LSB                       (18)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS114_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS114_MASK                      (0x00040000)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS114_BIT                       (0x00040000)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS113_LSB                       (17)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS113_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS113_MASK                      (0x00020000)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS113_BIT                       (0x00020000)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS112_LSB                       (16)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS112_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS112_MASK                      (0x00010000)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS112_BIT                       (0x00010000)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS111_LSB                       (15)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS111_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS111_MASK                      (0x00008000)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS111_BIT                       (0x00008000)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS110_LSB                       (14)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS110_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS110_MASK                      (0x00004000)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS110_BIT                       (0x00004000)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS109_LSB                       (13)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS109_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS109_MASK                      (0x00002000)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS109_BIT                       (0x00002000)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS108_LSB                       (12)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS108_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS108_MASK                      (0x00001000)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS108_BIT                       (0x00001000)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS107_LSB                       (11)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS107_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS107_MASK                      (0x00000800)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS107_BIT                       (0x00000800)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS106_LSB                       (10)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS106_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS106_MASK                      (0x00000400)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS106_BIT                       (0x00000400)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS105_LSB                       (9)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS105_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS105_MASK                      (0x00000200)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS105_BIT                       (0x00000200)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS104_LSB                       (8)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS104_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS104_MASK                      (0x00000100)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS104_BIT                       (0x00000100)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS103_LSB                       (7)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS103_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS103_MASK                      (0x00000080)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS103_BIT                       (0x00000080)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS102_LSB                       (6)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS102_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS102_MASK                      (0x00000040)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS102_BIT                       (0x00000040)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS101_LSB                       (5)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS101_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS101_MASK                      (0x00000020)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS101_BIT                       (0x00000020)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS100_LSB                       (4)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS100_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS100_MASK                      (0x00000010)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS100_BIT                       (0x00000010)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS99_LSB                        (3)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS99_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS99_MASK                       (0x00000008)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS99_BIT                        (0x00000008)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS98_LSB                        (2)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS98_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS98_MASK                       (0x00000004)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS98_BIT                        (0x00000004)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS97_LSB                        (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS97_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS97_MASK                       (0x00000002)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS97_BIT                        (0x00000002)

#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS96_LSB                        (0)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS96_WIDTH                      (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS96_MASK                       (0x00000001)
#define BSI_SCH_WR_EVT_ENA_STATUS_3_EVT_ENA_STATUS96_BIT                        (0x00000001)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS159_LSB                       (31)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS159_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS159_MASK                      (0x80000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS159_BIT                       (0x80000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS158_LSB                       (30)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS158_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS158_MASK                      (0x40000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS158_BIT                       (0x40000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS157_LSB                       (29)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS157_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS157_MASK                      (0x20000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS157_BIT                       (0x20000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS156_LSB                       (28)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS156_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS156_MASK                      (0x10000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS156_BIT                       (0x10000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS155_LSB                       (27)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS155_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS155_MASK                      (0x08000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS155_BIT                       (0x08000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS154_LSB                       (26)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS154_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS154_MASK                      (0x04000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS154_BIT                       (0x04000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS153_LSB                       (25)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS153_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS153_MASK                      (0x02000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS153_BIT                       (0x02000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS152_LSB                       (24)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS152_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS152_MASK                      (0x01000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS152_BIT                       (0x01000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS151_LSB                       (23)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS151_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS151_MASK                      (0x00800000)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS151_BIT                       (0x00800000)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS150_LSB                       (22)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS150_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS150_MASK                      (0x00400000)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS150_BIT                       (0x00400000)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS149_LSB                       (21)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS149_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS149_MASK                      (0x00200000)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS149_BIT                       (0x00200000)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS148_LSB                       (20)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS148_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS148_MASK                      (0x00100000)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS148_BIT                       (0x00100000)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS147_LSB                       (19)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS147_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS147_MASK                      (0x00080000)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS147_BIT                       (0x00080000)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS146_LSB                       (18)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS146_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS146_MASK                      (0x00040000)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS146_BIT                       (0x00040000)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS145_LSB                       (17)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS145_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS145_MASK                      (0x00020000)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS145_BIT                       (0x00020000)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS144_LSB                       (16)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS144_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS144_MASK                      (0x00010000)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS144_BIT                       (0x00010000)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS143_LSB                       (15)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS143_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS143_MASK                      (0x00008000)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS143_BIT                       (0x00008000)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS142_LSB                       (14)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS142_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS142_MASK                      (0x00004000)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS142_BIT                       (0x00004000)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS141_LSB                       (13)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS141_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS141_MASK                      (0x00002000)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS141_BIT                       (0x00002000)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS140_LSB                       (12)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS140_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS140_MASK                      (0x00001000)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS140_BIT                       (0x00001000)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS139_LSB                       (11)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS139_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS139_MASK                      (0x00000800)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS139_BIT                       (0x00000800)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS138_LSB                       (10)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS138_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS138_MASK                      (0x00000400)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS138_BIT                       (0x00000400)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS137_LSB                       (9)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS137_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS137_MASK                      (0x00000200)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS137_BIT                       (0x00000200)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS136_LSB                       (8)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS136_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS136_MASK                      (0x00000100)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS136_BIT                       (0x00000100)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS135_LSB                       (7)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS135_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS135_MASK                      (0x00000080)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS135_BIT                       (0x00000080)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS134_LSB                       (6)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS134_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS134_MASK                      (0x00000040)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS134_BIT                       (0x00000040)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS133_LSB                       (5)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS133_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS133_MASK                      (0x00000020)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS133_BIT                       (0x00000020)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS132_LSB                       (4)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS132_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS132_MASK                      (0x00000010)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS132_BIT                       (0x00000010)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS131_LSB                       (3)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS131_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS131_MASK                      (0x00000008)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS131_BIT                       (0x00000008)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS130_LSB                       (2)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS130_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS130_MASK                      (0x00000004)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS130_BIT                       (0x00000004)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS129_LSB                       (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS129_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS129_MASK                      (0x00000002)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS129_BIT                       (0x00000002)

#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS128_LSB                       (0)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS128_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS128_MASK                      (0x00000001)
#define BSI_SCH_WR_EVT_ENA_STATUS_4_EVT_ENA_STATUS128_BIT                       (0x00000001)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS191_LSB                       (31)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS191_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS191_MASK                      (0x80000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS191_BIT                       (0x80000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS190_LSB                       (30)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS190_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS190_MASK                      (0x40000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS190_BIT                       (0x40000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS189_LSB                       (29)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS189_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS189_MASK                      (0x20000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS189_BIT                       (0x20000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS188_LSB                       (28)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS188_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS188_MASK                      (0x10000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS188_BIT                       (0x10000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS187_LSB                       (27)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS187_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS187_MASK                      (0x08000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS187_BIT                       (0x08000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS186_LSB                       (26)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS186_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS186_MASK                      (0x04000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS186_BIT                       (0x04000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS185_LSB                       (25)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS185_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS185_MASK                      (0x02000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS185_BIT                       (0x02000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS184_LSB                       (24)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS184_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS184_MASK                      (0x01000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS184_BIT                       (0x01000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS183_LSB                       (23)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS183_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS183_MASK                      (0x00800000)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS183_BIT                       (0x00800000)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS182_LSB                       (22)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS182_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS182_MASK                      (0x00400000)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS182_BIT                       (0x00400000)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS181_LSB                       (21)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS181_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS181_MASK                      (0x00200000)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS181_BIT                       (0x00200000)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS180_LSB                       (20)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS180_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS180_MASK                      (0x00100000)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS180_BIT                       (0x00100000)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS179_LSB                       (19)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS179_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS179_MASK                      (0x00080000)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS179_BIT                       (0x00080000)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS178_LSB                       (18)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS178_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS178_MASK                      (0x00040000)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS178_BIT                       (0x00040000)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS177_LSB                       (17)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS177_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS177_MASK                      (0x00020000)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS177_BIT                       (0x00020000)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS176_LSB                       (16)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS176_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS176_MASK                      (0x00010000)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS176_BIT                       (0x00010000)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS175_LSB                       (15)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS175_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS175_MASK                      (0x00008000)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS175_BIT                       (0x00008000)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS174_LSB                       (14)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS174_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS174_MASK                      (0x00004000)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS174_BIT                       (0x00004000)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS173_LSB                       (13)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS173_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS173_MASK                      (0x00002000)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS173_BIT                       (0x00002000)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS172_LSB                       (12)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS172_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS172_MASK                      (0x00001000)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS172_BIT                       (0x00001000)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS171_LSB                       (11)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS171_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS171_MASK                      (0x00000800)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS171_BIT                       (0x00000800)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS170_LSB                       (10)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS170_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS170_MASK                      (0x00000400)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS170_BIT                       (0x00000400)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS169_LSB                       (9)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS169_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS169_MASK                      (0x00000200)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS169_BIT                       (0x00000200)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS168_LSB                       (8)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS168_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS168_MASK                      (0x00000100)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS168_BIT                       (0x00000100)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS167_LSB                       (7)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS167_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS167_MASK                      (0x00000080)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS167_BIT                       (0x00000080)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS166_LSB                       (6)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS166_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS166_MASK                      (0x00000040)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS166_BIT                       (0x00000040)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS165_LSB                       (5)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS165_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS165_MASK                      (0x00000020)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS165_BIT                       (0x00000020)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS164_LSB                       (4)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS164_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS164_MASK                      (0x00000010)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS164_BIT                       (0x00000010)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS163_LSB                       (3)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS163_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS163_MASK                      (0x00000008)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS163_BIT                       (0x00000008)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS162_LSB                       (2)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS162_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS162_MASK                      (0x00000004)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS162_BIT                       (0x00000004)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS161_LSB                       (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS161_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS161_MASK                      (0x00000002)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS161_BIT                       (0x00000002)

#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS160_LSB                       (0)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS160_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS160_MASK                      (0x00000001)
#define BSI_SCH_WR_EVT_ENA_STATUS_5_EVT_ENA_STATUS160_BIT                       (0x00000001)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS223_LSB                       (31)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS223_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS223_MASK                      (0x80000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS223_BIT                       (0x80000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS222_LSB                       (30)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS222_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS222_MASK                      (0x40000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS222_BIT                       (0x40000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS221_LSB                       (29)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS221_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS221_MASK                      (0x20000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS221_BIT                       (0x20000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS220_LSB                       (28)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS220_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS220_MASK                      (0x10000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS220_BIT                       (0x10000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS219_LSB                       (27)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS219_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS219_MASK                      (0x08000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS219_BIT                       (0x08000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS218_LSB                       (26)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS218_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS218_MASK                      (0x04000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS218_BIT                       (0x04000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS217_LSB                       (25)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS217_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS217_MASK                      (0x02000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS217_BIT                       (0x02000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS216_LSB                       (24)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS216_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS216_MASK                      (0x01000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS216_BIT                       (0x01000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS215_LSB                       (23)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS215_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS215_MASK                      (0x00800000)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS215_BIT                       (0x00800000)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS214_LSB                       (22)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS214_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS214_MASK                      (0x00400000)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS214_BIT                       (0x00400000)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS213_LSB                       (21)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS213_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS213_MASK                      (0x00200000)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS213_BIT                       (0x00200000)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS212_LSB                       (20)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS212_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS212_MASK                      (0x00100000)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS212_BIT                       (0x00100000)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS211_LSB                       (19)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS211_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS211_MASK                      (0x00080000)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS211_BIT                       (0x00080000)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS210_LSB                       (18)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS210_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS210_MASK                      (0x00040000)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS210_BIT                       (0x00040000)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS209_LSB                       (17)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS209_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS209_MASK                      (0x00020000)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS209_BIT                       (0x00020000)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS208_LSB                       (16)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS208_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS208_MASK                      (0x00010000)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS208_BIT                       (0x00010000)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS207_LSB                       (15)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS207_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS207_MASK                      (0x00008000)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS207_BIT                       (0x00008000)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS206_LSB                       (14)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS206_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS206_MASK                      (0x00004000)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS206_BIT                       (0x00004000)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS205_LSB                       (13)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS205_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS205_MASK                      (0x00002000)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS205_BIT                       (0x00002000)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS204_LSB                       (12)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS204_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS204_MASK                      (0x00001000)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS204_BIT                       (0x00001000)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS203_LSB                       (11)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS203_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS203_MASK                      (0x00000800)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS203_BIT                       (0x00000800)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS202_LSB                       (10)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS202_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS202_MASK                      (0x00000400)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS202_BIT                       (0x00000400)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS201_LSB                       (9)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS201_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS201_MASK                      (0x00000200)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS201_BIT                       (0x00000200)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS200_LSB                       (8)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS200_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS200_MASK                      (0x00000100)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS200_BIT                       (0x00000100)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS199_LSB                       (7)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS199_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS199_MASK                      (0x00000080)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS199_BIT                       (0x00000080)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS198_LSB                       (6)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS198_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS198_MASK                      (0x00000040)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS198_BIT                       (0x00000040)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS197_LSB                       (5)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS197_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS197_MASK                      (0x00000020)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS197_BIT                       (0x00000020)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS196_LSB                       (4)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS196_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS196_MASK                      (0x00000010)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS196_BIT                       (0x00000010)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS195_LSB                       (3)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS195_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS195_MASK                      (0x00000008)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS195_BIT                       (0x00000008)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS194_LSB                       (2)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS194_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS194_MASK                      (0x00000004)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS194_BIT                       (0x00000004)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS193_LSB                       (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS193_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS193_MASK                      (0x00000002)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS193_BIT                       (0x00000002)

#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS192_LSB                       (0)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS192_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS192_MASK                      (0x00000001)
#define BSI_SCH_WR_EVT_ENA_STATUS_6_EVT_ENA_STATUS192_BIT                       (0x00000001)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS255_LSB                       (31)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS255_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS255_MASK                      (0x80000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS255_BIT                       (0x80000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS254_LSB                       (30)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS254_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS254_MASK                      (0x40000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS254_BIT                       (0x40000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS253_LSB                       (29)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS253_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS253_MASK                      (0x20000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS253_BIT                       (0x20000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS252_LSB                       (28)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS252_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS252_MASK                      (0x10000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS252_BIT                       (0x10000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS251_LSB                       (27)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS251_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS251_MASK                      (0x08000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS251_BIT                       (0x08000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS250_LSB                       (26)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS250_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS250_MASK                      (0x04000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS250_BIT                       (0x04000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS249_LSB                       (25)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS249_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS249_MASK                      (0x02000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS249_BIT                       (0x02000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS248_LSB                       (24)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS248_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS248_MASK                      (0x01000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS248_BIT                       (0x01000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS247_LSB                       (23)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS247_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS247_MASK                      (0x00800000)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS247_BIT                       (0x00800000)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS246_LSB                       (22)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS246_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS246_MASK                      (0x00400000)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS246_BIT                       (0x00400000)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS245_LSB                       (21)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS245_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS245_MASK                      (0x00200000)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS245_BIT                       (0x00200000)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS244_LSB                       (20)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS244_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS244_MASK                      (0x00100000)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS244_BIT                       (0x00100000)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS243_LSB                       (19)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS243_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS243_MASK                      (0x00080000)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS243_BIT                       (0x00080000)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS242_LSB                       (18)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS242_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS242_MASK                      (0x00040000)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS242_BIT                       (0x00040000)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS241_LSB                       (17)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS241_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS241_MASK                      (0x00020000)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS241_BIT                       (0x00020000)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS240_LSB                       (16)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS240_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS240_MASK                      (0x00010000)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS240_BIT                       (0x00010000)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS239_LSB                       (15)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS239_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS239_MASK                      (0x00008000)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS239_BIT                       (0x00008000)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS238_LSB                       (14)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS238_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS238_MASK                      (0x00004000)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS238_BIT                       (0x00004000)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS237_LSB                       (13)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS237_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS237_MASK                      (0x00002000)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS237_BIT                       (0x00002000)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS236_LSB                       (12)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS236_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS236_MASK                      (0x00001000)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS236_BIT                       (0x00001000)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS235_LSB                       (11)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS235_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS235_MASK                      (0x00000800)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS235_BIT                       (0x00000800)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS234_LSB                       (10)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS234_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS234_MASK                      (0x00000400)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS234_BIT                       (0x00000400)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS233_LSB                       (9)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS233_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS233_MASK                      (0x00000200)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS233_BIT                       (0x00000200)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS232_LSB                       (8)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS232_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS232_MASK                      (0x00000100)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS232_BIT                       (0x00000100)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS231_LSB                       (7)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS231_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS231_MASK                      (0x00000080)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS231_BIT                       (0x00000080)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS230_LSB                       (6)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS230_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS230_MASK                      (0x00000040)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS230_BIT                       (0x00000040)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS229_LSB                       (5)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS229_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS229_MASK                      (0x00000020)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS229_BIT                       (0x00000020)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS228_LSB                       (4)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS228_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS228_MASK                      (0x00000010)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS228_BIT                       (0x00000010)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS227_LSB                       (3)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS227_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS227_MASK                      (0x00000008)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS227_BIT                       (0x00000008)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS226_LSB                       (2)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS226_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS226_MASK                      (0x00000004)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS226_BIT                       (0x00000004)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS225_LSB                       (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS225_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS225_MASK                      (0x00000002)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS225_BIT                       (0x00000002)

#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS224_LSB                       (0)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS224_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS224_MASK                      (0x00000001)
#define BSI_SCH_WR_EVT_ENA_STATUS_7_EVT_ENA_STATUS224_BIT                       (0x00000001)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS287_LSB                       (31)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS287_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS287_MASK                      (0x80000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS287_BIT                       (0x80000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS286_LSB                       (30)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS286_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS286_MASK                      (0x40000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS286_BIT                       (0x40000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS285_LSB                       (29)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS285_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS285_MASK                      (0x20000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS285_BIT                       (0x20000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS284_LSB                       (28)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS284_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS284_MASK                      (0x10000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS284_BIT                       (0x10000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS283_LSB                       (27)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS283_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS283_MASK                      (0x08000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS283_BIT                       (0x08000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS282_LSB                       (26)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS282_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS282_MASK                      (0x04000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS282_BIT                       (0x04000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS281_LSB                       (25)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS281_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS281_MASK                      (0x02000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS281_BIT                       (0x02000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS280_LSB                       (24)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS280_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS280_MASK                      (0x01000000)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS280_BIT                       (0x01000000)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS279_LSB                       (23)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS279_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS279_MASK                      (0x00800000)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS279_BIT                       (0x00800000)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS278_LSB                       (22)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS278_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS278_MASK                      (0x00400000)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS278_BIT                       (0x00400000)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS277_LSB                       (21)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS277_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS277_MASK                      (0x00200000)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS277_BIT                       (0x00200000)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS276_LSB                       (20)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS276_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS276_MASK                      (0x00100000)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS276_BIT                       (0x00100000)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS275_LSB                       (19)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS275_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS275_MASK                      (0x00080000)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS275_BIT                       (0x00080000)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS274_LSB                       (18)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS274_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS274_MASK                      (0x00040000)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS274_BIT                       (0x00040000)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS273_LSB                       (17)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS273_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS273_MASK                      (0x00020000)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS273_BIT                       (0x00020000)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS272_LSB                       (16)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS272_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS272_MASK                      (0x00010000)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS272_BIT                       (0x00010000)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS271_LSB                       (15)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS271_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS271_MASK                      (0x00008000)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS271_BIT                       (0x00008000)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS270_LSB                       (14)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS270_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS270_MASK                      (0x00004000)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS270_BIT                       (0x00004000)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS269_LSB                       (13)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS269_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS269_MASK                      (0x00002000)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS269_BIT                       (0x00002000)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS268_LSB                       (12)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS268_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS268_MASK                      (0x00001000)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS268_BIT                       (0x00001000)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS267_LSB                       (11)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS267_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS267_MASK                      (0x00000800)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS267_BIT                       (0x00000800)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS266_LSB                       (10)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS266_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS266_MASK                      (0x00000400)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS266_BIT                       (0x00000400)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS265_LSB                       (9)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS265_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS265_MASK                      (0x00000200)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS265_BIT                       (0x00000200)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS264_LSB                       (8)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS264_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS264_MASK                      (0x00000100)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS264_BIT                       (0x00000100)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS263_LSB                       (7)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS263_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS263_MASK                      (0x00000080)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS263_BIT                       (0x00000080)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS262_LSB                       (6)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS262_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS262_MASK                      (0x00000040)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS262_BIT                       (0x00000040)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS261_LSB                       (5)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS261_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS261_MASK                      (0x00000020)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS261_BIT                       (0x00000020)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS260_LSB                       (4)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS260_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS260_MASK                      (0x00000010)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS260_BIT                       (0x00000010)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS259_LSB                       (3)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS259_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS259_MASK                      (0x00000008)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS259_BIT                       (0x00000008)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS258_LSB                       (2)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS258_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS258_MASK                      (0x00000004)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS258_BIT                       (0x00000004)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS257_LSB                       (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS257_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS257_MASK                      (0x00000002)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS257_BIT                       (0x00000002)

#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS256_LSB                       (0)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS256_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS256_MASK                      (0x00000001)
#define BSI_SCH_WR_EVT_ENA_STATUS_8_EVT_ENA_STATUS256_BIT                       (0x00000001)

#define BSI_SCH_WR_EVT_ENA_STATUS_9_EVT_ENA_STATUS288_LSB                       (0)
#define BSI_SCH_WR_EVT_ENA_STATUS_9_EVT_ENA_STATUS288_WIDTH                     (1)
#define BSI_SCH_WR_EVT_ENA_STATUS_9_EVT_ENA_STATUS288_MASK                      (0x00000001)
#define BSI_SCH_WR_EVT_ENA_STATUS_9_EVT_ENA_STATUS288_BIT                       (0x00000001)

#define BSI_SCH_RD_EVT_CON_0_BSI_SCH_RD_EN0_LSB                                 (15)
#define BSI_SCH_RD_EVT_CON_0_BSI_SCH_RD_EN0_WIDTH                               (1)
#define BSI_SCH_RD_EVT_CON_0_BSI_SCH_RD_EN0_MASK                                (0x00008000)
#define BSI_SCH_RD_EVT_CON_0_BSI_SCH_RD_EN0_BIT                                 (0x00008000)

#define BSI_SCH_RD_EVT_CON_0_BSI_SCH_RD_RLEN0_LSB                               (8)
#define BSI_SCH_RD_EVT_CON_0_BSI_SCH_RD_RLEN0_WIDTH                             (6)
#define BSI_SCH_RD_EVT_CON_0_BSI_SCH_RD_RLEN0_MASK                              (0x00003F00)

#define BSI_SCH_RD_EVT_CON_0_BSI_SCH_RD_RAT_ID0_LSB                             (0)
#define BSI_SCH_RD_EVT_CON_0_BSI_SCH_RD_RAT_ID0_WIDTH                           (3)
#define BSI_SCH_RD_EVT_CON_0_BSI_SCH_RD_RAT_ID0_MASK                            (0x00000007)

#define BSI_SCH_RD_EVT_ADDR_CON_0_BSI_SCH_RD_CS0_LSB                            (15)
#define BSI_SCH_RD_EVT_ADDR_CON_0_BSI_SCH_RD_CS0_WIDTH                          (1)
#define BSI_SCH_RD_EVT_ADDR_CON_0_BSI_SCH_RD_CS0_MASK                           (0x00008000)
#define BSI_SCH_RD_EVT_ADDR_CON_0_BSI_SCH_RD_CS0_BIT                            (0x00008000)

#define BSI_SCH_RD_EVT_ADDR_CON_0_BSI_SCH_RD_WLEN0_LSB                          (8)
#define BSI_SCH_RD_EVT_ADDR_CON_0_BSI_SCH_RD_WLEN0_WIDTH                        (5)
#define BSI_SCH_RD_EVT_ADDR_CON_0_BSI_SCH_RD_WLEN0_MASK                         (0x00001F00)

#define BSI_SCH_RD_EVT_ADDR_CON_0_BSI_SCH_RD_PORT_SEL0_LSB                      (4)
#define BSI_SCH_RD_EVT_ADDR_CON_0_BSI_SCH_RD_PORT_SEL0_WIDTH                    (3)
#define BSI_SCH_RD_EVT_ADDR_CON_0_BSI_SCH_RD_PORT_SEL0_MASK                     (0x00000070)

#define BSI_SCH_RD_EVT_ADDR_0_BSI_SCH_RD_ADDR0_LSB                              (0)
#define BSI_SCH_RD_EVT_ADDR_0_BSI_SCH_RD_ADDR0_WIDTH                            (32)
#define BSI_SCH_RD_EVT_ADDR_0_BSI_SCH_RD_ADDR0_MASK                             (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_L_0_BSI_SCH_RD_DAT_L0_LSB                            (0)
#define BSI_SCH_RD_EVT_DAT_L_0_BSI_SCH_RD_DAT_L0_WIDTH                          (32)
#define BSI_SCH_RD_EVT_DAT_L_0_BSI_SCH_RD_DAT_L0_MASK                           (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_H_0_BSI_SCH_RD_DAT_H0_LSB                            (0)
#define BSI_SCH_RD_EVT_DAT_H_0_BSI_SCH_RD_DAT_H0_WIDTH                          (4)
#define BSI_SCH_RD_EVT_DAT_H_0_BSI_SCH_RD_DAT_H0_MASK                           (0x0000000F)

#define BSI_SCH_RD_EVT_CON_1_BSI_SCH_RD_EN1_LSB                                 (15)
#define BSI_SCH_RD_EVT_CON_1_BSI_SCH_RD_EN1_WIDTH                               (1)
#define BSI_SCH_RD_EVT_CON_1_BSI_SCH_RD_EN1_MASK                                (0x00008000)
#define BSI_SCH_RD_EVT_CON_1_BSI_SCH_RD_EN1_BIT                                 (0x00008000)

#define BSI_SCH_RD_EVT_CON_1_BSI_SCH_RD_RLEN1_LSB                               (8)
#define BSI_SCH_RD_EVT_CON_1_BSI_SCH_RD_RLEN1_WIDTH                             (6)
#define BSI_SCH_RD_EVT_CON_1_BSI_SCH_RD_RLEN1_MASK                              (0x00003F00)

#define BSI_SCH_RD_EVT_CON_1_BSI_SCH_RD_RAT_ID1_LSB                             (0)
#define BSI_SCH_RD_EVT_CON_1_BSI_SCH_RD_RAT_ID1_WIDTH                           (3)
#define BSI_SCH_RD_EVT_CON_1_BSI_SCH_RD_RAT_ID1_MASK                            (0x00000007)

#define BSI_SCH_RD_EVT_ADDR_CON_1_BSI_SCH_RD_CS1_LSB                            (15)
#define BSI_SCH_RD_EVT_ADDR_CON_1_BSI_SCH_RD_CS1_WIDTH                          (1)
#define BSI_SCH_RD_EVT_ADDR_CON_1_BSI_SCH_RD_CS1_MASK                           (0x00008000)
#define BSI_SCH_RD_EVT_ADDR_CON_1_BSI_SCH_RD_CS1_BIT                            (0x00008000)

#define BSI_SCH_RD_EVT_ADDR_CON_1_BSI_SCH_RD_WLEN1_LSB                          (8)
#define BSI_SCH_RD_EVT_ADDR_CON_1_BSI_SCH_RD_WLEN1_WIDTH                        (5)
#define BSI_SCH_RD_EVT_ADDR_CON_1_BSI_SCH_RD_WLEN1_MASK                         (0x00001F00)

#define BSI_SCH_RD_EVT_ADDR_CON_1_BSI_SCH_RD_PORT_SEL1_LSB                      (4)
#define BSI_SCH_RD_EVT_ADDR_CON_1_BSI_SCH_RD_PORT_SEL1_WIDTH                    (3)
#define BSI_SCH_RD_EVT_ADDR_CON_1_BSI_SCH_RD_PORT_SEL1_MASK                     (0x00000070)

#define BSI_SCH_RD_EVT_ADDR_1_BSI_SCH_RD_ADDR1_LSB                              (0)
#define BSI_SCH_RD_EVT_ADDR_1_BSI_SCH_RD_ADDR1_WIDTH                            (32)
#define BSI_SCH_RD_EVT_ADDR_1_BSI_SCH_RD_ADDR1_MASK                             (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_L_1_BSI_SCH_RD_DAT_L1_LSB                            (0)
#define BSI_SCH_RD_EVT_DAT_L_1_BSI_SCH_RD_DAT_L1_WIDTH                          (32)
#define BSI_SCH_RD_EVT_DAT_L_1_BSI_SCH_RD_DAT_L1_MASK                           (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_H_1_BSI_SCH_RD_DAT_H1_LSB                            (0)
#define BSI_SCH_RD_EVT_DAT_H_1_BSI_SCH_RD_DAT_H1_WIDTH                          (4)
#define BSI_SCH_RD_EVT_DAT_H_1_BSI_SCH_RD_DAT_H1_MASK                           (0x0000000F)

#define BSI_SCH_RD_EVT_CON_2_BSI_SCH_RD_EN2_LSB                                 (15)
#define BSI_SCH_RD_EVT_CON_2_BSI_SCH_RD_EN2_WIDTH                               (1)
#define BSI_SCH_RD_EVT_CON_2_BSI_SCH_RD_EN2_MASK                                (0x00008000)
#define BSI_SCH_RD_EVT_CON_2_BSI_SCH_RD_EN2_BIT                                 (0x00008000)

#define BSI_SCH_RD_EVT_CON_2_BSI_SCH_RD_RLEN2_LSB                               (8)
#define BSI_SCH_RD_EVT_CON_2_BSI_SCH_RD_RLEN2_WIDTH                             (6)
#define BSI_SCH_RD_EVT_CON_2_BSI_SCH_RD_RLEN2_MASK                              (0x00003F00)

#define BSI_SCH_RD_EVT_CON_2_BSI_SCH_RD_RAT_ID2_LSB                             (0)
#define BSI_SCH_RD_EVT_CON_2_BSI_SCH_RD_RAT_ID2_WIDTH                           (3)
#define BSI_SCH_RD_EVT_CON_2_BSI_SCH_RD_RAT_ID2_MASK                            (0x00000007)

#define BSI_SCH_RD_EVT_ADDR_CON_2_BSI_SCH_RD_CS2_LSB                            (15)
#define BSI_SCH_RD_EVT_ADDR_CON_2_BSI_SCH_RD_CS2_WIDTH                          (1)
#define BSI_SCH_RD_EVT_ADDR_CON_2_BSI_SCH_RD_CS2_MASK                           (0x00008000)
#define BSI_SCH_RD_EVT_ADDR_CON_2_BSI_SCH_RD_CS2_BIT                            (0x00008000)

#define BSI_SCH_RD_EVT_ADDR_CON_2_BSI_SCH_RD_WLEN2_LSB                          (8)
#define BSI_SCH_RD_EVT_ADDR_CON_2_BSI_SCH_RD_WLEN2_WIDTH                        (5)
#define BSI_SCH_RD_EVT_ADDR_CON_2_BSI_SCH_RD_WLEN2_MASK                         (0x00001F00)

#define BSI_SCH_RD_EVT_ADDR_CON_2_BSI_SCH_RD_PORT_SEL2_LSB                      (4)
#define BSI_SCH_RD_EVT_ADDR_CON_2_BSI_SCH_RD_PORT_SEL2_WIDTH                    (3)
#define BSI_SCH_RD_EVT_ADDR_CON_2_BSI_SCH_RD_PORT_SEL2_MASK                     (0x00000070)

#define BSI_SCH_RD_EVT_ADDR_2_BSI_SCH_RD_ADDR2_LSB                              (0)
#define BSI_SCH_RD_EVT_ADDR_2_BSI_SCH_RD_ADDR2_WIDTH                            (32)
#define BSI_SCH_RD_EVT_ADDR_2_BSI_SCH_RD_ADDR2_MASK                             (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_L_2_BSI_SCH_RD_DAT_L2_LSB                            (0)
#define BSI_SCH_RD_EVT_DAT_L_2_BSI_SCH_RD_DAT_L2_WIDTH                          (32)
#define BSI_SCH_RD_EVT_DAT_L_2_BSI_SCH_RD_DAT_L2_MASK                           (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_H_2_BSI_SCH_RD_DAT_H2_LSB                            (0)
#define BSI_SCH_RD_EVT_DAT_H_2_BSI_SCH_RD_DAT_H2_WIDTH                          (4)
#define BSI_SCH_RD_EVT_DAT_H_2_BSI_SCH_RD_DAT_H2_MASK                           (0x0000000F)

#define BSI_SCH_RD_EVT_CON_3_BSI_SCH_RD_EN3_LSB                                 (15)
#define BSI_SCH_RD_EVT_CON_3_BSI_SCH_RD_EN3_WIDTH                               (1)
#define BSI_SCH_RD_EVT_CON_3_BSI_SCH_RD_EN3_MASK                                (0x00008000)
#define BSI_SCH_RD_EVT_CON_3_BSI_SCH_RD_EN3_BIT                                 (0x00008000)

#define BSI_SCH_RD_EVT_CON_3_BSI_SCH_RD_RLEN3_LSB                               (8)
#define BSI_SCH_RD_EVT_CON_3_BSI_SCH_RD_RLEN3_WIDTH                             (6)
#define BSI_SCH_RD_EVT_CON_3_BSI_SCH_RD_RLEN3_MASK                              (0x00003F00)

#define BSI_SCH_RD_EVT_CON_3_BSI_SCH_RD_RAT_ID3_LSB                             (0)
#define BSI_SCH_RD_EVT_CON_3_BSI_SCH_RD_RAT_ID3_WIDTH                           (3)
#define BSI_SCH_RD_EVT_CON_3_BSI_SCH_RD_RAT_ID3_MASK                            (0x00000007)

#define BSI_SCH_RD_EVT_ADDR_CON_3_BSI_SCH_RD_CS3_LSB                            (15)
#define BSI_SCH_RD_EVT_ADDR_CON_3_BSI_SCH_RD_CS3_WIDTH                          (1)
#define BSI_SCH_RD_EVT_ADDR_CON_3_BSI_SCH_RD_CS3_MASK                           (0x00008000)
#define BSI_SCH_RD_EVT_ADDR_CON_3_BSI_SCH_RD_CS3_BIT                            (0x00008000)

#define BSI_SCH_RD_EVT_ADDR_CON_3_BSI_SCH_RD_WLEN3_LSB                          (8)
#define BSI_SCH_RD_EVT_ADDR_CON_3_BSI_SCH_RD_WLEN3_WIDTH                        (5)
#define BSI_SCH_RD_EVT_ADDR_CON_3_BSI_SCH_RD_WLEN3_MASK                         (0x00001F00)

#define BSI_SCH_RD_EVT_ADDR_CON_3_BSI_SCH_RD_PORT_SEL3_LSB                      (4)
#define BSI_SCH_RD_EVT_ADDR_CON_3_BSI_SCH_RD_PORT_SEL3_WIDTH                    (3)
#define BSI_SCH_RD_EVT_ADDR_CON_3_BSI_SCH_RD_PORT_SEL3_MASK                     (0x00000070)

#define BSI_SCH_RD_EVT_ADDR_3_BSI_SCH_RD_ADDR3_LSB                              (0)
#define BSI_SCH_RD_EVT_ADDR_3_BSI_SCH_RD_ADDR3_WIDTH                            (32)
#define BSI_SCH_RD_EVT_ADDR_3_BSI_SCH_RD_ADDR3_MASK                             (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_L_3_BSI_SCH_RD_DAT_L3_LSB                            (0)
#define BSI_SCH_RD_EVT_DAT_L_3_BSI_SCH_RD_DAT_L3_WIDTH                          (32)
#define BSI_SCH_RD_EVT_DAT_L_3_BSI_SCH_RD_DAT_L3_MASK                           (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_H_3_BSI_SCH_RD_DAT_H3_LSB                            (0)
#define BSI_SCH_RD_EVT_DAT_H_3_BSI_SCH_RD_DAT_H3_WIDTH                          (4)
#define BSI_SCH_RD_EVT_DAT_H_3_BSI_SCH_RD_DAT_H3_MASK                           (0x0000000F)

#define BSI_SCH_RD_EVT_CON_4_BSI_SCH_RD_EN4_LSB                                 (15)
#define BSI_SCH_RD_EVT_CON_4_BSI_SCH_RD_EN4_WIDTH                               (1)
#define BSI_SCH_RD_EVT_CON_4_BSI_SCH_RD_EN4_MASK                                (0x00008000)
#define BSI_SCH_RD_EVT_CON_4_BSI_SCH_RD_EN4_BIT                                 (0x00008000)

#define BSI_SCH_RD_EVT_CON_4_BSI_SCH_RD_RLEN4_LSB                               (8)
#define BSI_SCH_RD_EVT_CON_4_BSI_SCH_RD_RLEN4_WIDTH                             (6)
#define BSI_SCH_RD_EVT_CON_4_BSI_SCH_RD_RLEN4_MASK                              (0x00003F00)

#define BSI_SCH_RD_EVT_CON_4_BSI_SCH_RD_RAT_ID4_LSB                             (0)
#define BSI_SCH_RD_EVT_CON_4_BSI_SCH_RD_RAT_ID4_WIDTH                           (3)
#define BSI_SCH_RD_EVT_CON_4_BSI_SCH_RD_RAT_ID4_MASK                            (0x00000007)

#define BSI_SCH_RD_EVT_ADDR_CON_4_BSI_SCH_RD_CS4_LSB                            (15)
#define BSI_SCH_RD_EVT_ADDR_CON_4_BSI_SCH_RD_CS4_WIDTH                          (1)
#define BSI_SCH_RD_EVT_ADDR_CON_4_BSI_SCH_RD_CS4_MASK                           (0x00008000)
#define BSI_SCH_RD_EVT_ADDR_CON_4_BSI_SCH_RD_CS4_BIT                            (0x00008000)

#define BSI_SCH_RD_EVT_ADDR_CON_4_BSI_SCH_RD_WLEN4_LSB                          (8)
#define BSI_SCH_RD_EVT_ADDR_CON_4_BSI_SCH_RD_WLEN4_WIDTH                        (5)
#define BSI_SCH_RD_EVT_ADDR_CON_4_BSI_SCH_RD_WLEN4_MASK                         (0x00001F00)

#define BSI_SCH_RD_EVT_ADDR_CON_4_BSI_SCH_RD_PORT_SEL4_LSB                      (4)
#define BSI_SCH_RD_EVT_ADDR_CON_4_BSI_SCH_RD_PORT_SEL4_WIDTH                    (3)
#define BSI_SCH_RD_EVT_ADDR_CON_4_BSI_SCH_RD_PORT_SEL4_MASK                     (0x00000070)

#define BSI_SCH_RD_EVT_ADDR_4_BSI_SCH_RD_ADDR4_LSB                              (0)
#define BSI_SCH_RD_EVT_ADDR_4_BSI_SCH_RD_ADDR4_WIDTH                            (32)
#define BSI_SCH_RD_EVT_ADDR_4_BSI_SCH_RD_ADDR4_MASK                             (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_L_4_BSI_SCH_RD_DAT_L4_LSB                            (0)
#define BSI_SCH_RD_EVT_DAT_L_4_BSI_SCH_RD_DAT_L4_WIDTH                          (32)
#define BSI_SCH_RD_EVT_DAT_L_4_BSI_SCH_RD_DAT_L4_MASK                           (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_H_4_BSI_SCH_RD_DAT_H4_LSB                            (0)
#define BSI_SCH_RD_EVT_DAT_H_4_BSI_SCH_RD_DAT_H4_WIDTH                          (4)
#define BSI_SCH_RD_EVT_DAT_H_4_BSI_SCH_RD_DAT_H4_MASK                           (0x0000000F)

#define BSI_SCH_RD_EVT_CON_5_BSI_SCH_RD_EN5_LSB                                 (15)
#define BSI_SCH_RD_EVT_CON_5_BSI_SCH_RD_EN5_WIDTH                               (1)
#define BSI_SCH_RD_EVT_CON_5_BSI_SCH_RD_EN5_MASK                                (0x00008000)
#define BSI_SCH_RD_EVT_CON_5_BSI_SCH_RD_EN5_BIT                                 (0x00008000)

#define BSI_SCH_RD_EVT_CON_5_BSI_SCH_RD_RLEN5_LSB                               (8)
#define BSI_SCH_RD_EVT_CON_5_BSI_SCH_RD_RLEN5_WIDTH                             (6)
#define BSI_SCH_RD_EVT_CON_5_BSI_SCH_RD_RLEN5_MASK                              (0x00003F00)

#define BSI_SCH_RD_EVT_CON_5_BSI_SCH_RD_RAT_ID5_LSB                             (0)
#define BSI_SCH_RD_EVT_CON_5_BSI_SCH_RD_RAT_ID5_WIDTH                           (3)
#define BSI_SCH_RD_EVT_CON_5_BSI_SCH_RD_RAT_ID5_MASK                            (0x00000007)

#define BSI_SCH_RD_EVT_ADDR_CON_5_BSI_SCH_RD_CS5_LSB                            (15)
#define BSI_SCH_RD_EVT_ADDR_CON_5_BSI_SCH_RD_CS5_WIDTH                          (1)
#define BSI_SCH_RD_EVT_ADDR_CON_5_BSI_SCH_RD_CS5_MASK                           (0x00008000)
#define BSI_SCH_RD_EVT_ADDR_CON_5_BSI_SCH_RD_CS5_BIT                            (0x00008000)

#define BSI_SCH_RD_EVT_ADDR_CON_5_BSI_SCH_RD_WLEN5_LSB                          (8)
#define BSI_SCH_RD_EVT_ADDR_CON_5_BSI_SCH_RD_WLEN5_WIDTH                        (5)
#define BSI_SCH_RD_EVT_ADDR_CON_5_BSI_SCH_RD_WLEN5_MASK                         (0x00001F00)

#define BSI_SCH_RD_EVT_ADDR_CON_5_BSI_SCH_RD_PORT_SEL5_LSB                      (4)
#define BSI_SCH_RD_EVT_ADDR_CON_5_BSI_SCH_RD_PORT_SEL5_WIDTH                    (3)
#define BSI_SCH_RD_EVT_ADDR_CON_5_BSI_SCH_RD_PORT_SEL5_MASK                     (0x00000070)

#define BSI_SCH_RD_EVT_ADDR_5_BSI_SCH_RD_ADDR5_LSB                              (0)
#define BSI_SCH_RD_EVT_ADDR_5_BSI_SCH_RD_ADDR5_WIDTH                            (32)
#define BSI_SCH_RD_EVT_ADDR_5_BSI_SCH_RD_ADDR5_MASK                             (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_L_5_BSI_SCH_RD_DAT_L5_LSB                            (0)
#define BSI_SCH_RD_EVT_DAT_L_5_BSI_SCH_RD_DAT_L5_WIDTH                          (32)
#define BSI_SCH_RD_EVT_DAT_L_5_BSI_SCH_RD_DAT_L5_MASK                           (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_H_5_BSI_SCH_RD_DAT_H5_LSB                            (0)
#define BSI_SCH_RD_EVT_DAT_H_5_BSI_SCH_RD_DAT_H5_WIDTH                          (4)
#define BSI_SCH_RD_EVT_DAT_H_5_BSI_SCH_RD_DAT_H5_MASK                           (0x0000000F)

#define BSI_SCH_RD_EVT_CON_6_BSI_SCH_RD_EN6_LSB                                 (15)
#define BSI_SCH_RD_EVT_CON_6_BSI_SCH_RD_EN6_WIDTH                               (1)
#define BSI_SCH_RD_EVT_CON_6_BSI_SCH_RD_EN6_MASK                                (0x00008000)
#define BSI_SCH_RD_EVT_CON_6_BSI_SCH_RD_EN6_BIT                                 (0x00008000)

#define BSI_SCH_RD_EVT_CON_6_BSI_SCH_RD_RLEN6_LSB                               (8)
#define BSI_SCH_RD_EVT_CON_6_BSI_SCH_RD_RLEN6_WIDTH                             (6)
#define BSI_SCH_RD_EVT_CON_6_BSI_SCH_RD_RLEN6_MASK                              (0x00003F00)

#define BSI_SCH_RD_EVT_CON_6_BSI_SCH_RD_RAT_ID6_LSB                             (0)
#define BSI_SCH_RD_EVT_CON_6_BSI_SCH_RD_RAT_ID6_WIDTH                           (3)
#define BSI_SCH_RD_EVT_CON_6_BSI_SCH_RD_RAT_ID6_MASK                            (0x00000007)

#define BSI_SCH_RD_EVT_ADDR_CON_6_BSI_SCH_RD_CS6_LSB                            (15)
#define BSI_SCH_RD_EVT_ADDR_CON_6_BSI_SCH_RD_CS6_WIDTH                          (1)
#define BSI_SCH_RD_EVT_ADDR_CON_6_BSI_SCH_RD_CS6_MASK                           (0x00008000)
#define BSI_SCH_RD_EVT_ADDR_CON_6_BSI_SCH_RD_CS6_BIT                            (0x00008000)

#define BSI_SCH_RD_EVT_ADDR_CON_6_BSI_SCH_RD_WLEN6_LSB                          (8)
#define BSI_SCH_RD_EVT_ADDR_CON_6_BSI_SCH_RD_WLEN6_WIDTH                        (5)
#define BSI_SCH_RD_EVT_ADDR_CON_6_BSI_SCH_RD_WLEN6_MASK                         (0x00001F00)

#define BSI_SCH_RD_EVT_ADDR_CON_6_BSI_SCH_RD_PORT_SEL6_LSB                      (4)
#define BSI_SCH_RD_EVT_ADDR_CON_6_BSI_SCH_RD_PORT_SEL6_WIDTH                    (3)
#define BSI_SCH_RD_EVT_ADDR_CON_6_BSI_SCH_RD_PORT_SEL6_MASK                     (0x00000070)

#define BSI_SCH_RD_EVT_ADDR_6_BSI_SCH_RD_ADDR6_LSB                              (0)
#define BSI_SCH_RD_EVT_ADDR_6_BSI_SCH_RD_ADDR6_WIDTH                            (32)
#define BSI_SCH_RD_EVT_ADDR_6_BSI_SCH_RD_ADDR6_MASK                             (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_L_6_BSI_SCH_RD_DAT_L6_LSB                            (0)
#define BSI_SCH_RD_EVT_DAT_L_6_BSI_SCH_RD_DAT_L6_WIDTH                          (32)
#define BSI_SCH_RD_EVT_DAT_L_6_BSI_SCH_RD_DAT_L6_MASK                           (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_H_6_BSI_SCH_RD_DAT_H6_LSB                            (0)
#define BSI_SCH_RD_EVT_DAT_H_6_BSI_SCH_RD_DAT_H6_WIDTH                          (4)
#define BSI_SCH_RD_EVT_DAT_H_6_BSI_SCH_RD_DAT_H6_MASK                           (0x0000000F)

#define BSI_SCH_RD_EVT_CON_7_BSI_SCH_RD_EN7_LSB                                 (15)
#define BSI_SCH_RD_EVT_CON_7_BSI_SCH_RD_EN7_WIDTH                               (1)
#define BSI_SCH_RD_EVT_CON_7_BSI_SCH_RD_EN7_MASK                                (0x00008000)
#define BSI_SCH_RD_EVT_CON_7_BSI_SCH_RD_EN7_BIT                                 (0x00008000)

#define BSI_SCH_RD_EVT_CON_7_BSI_SCH_RD_RLEN7_LSB                               (8)
#define BSI_SCH_RD_EVT_CON_7_BSI_SCH_RD_RLEN7_WIDTH                             (6)
#define BSI_SCH_RD_EVT_CON_7_BSI_SCH_RD_RLEN7_MASK                              (0x00003F00)

#define BSI_SCH_RD_EVT_CON_7_BSI_SCH_RD_RAT_ID7_LSB                             (0)
#define BSI_SCH_RD_EVT_CON_7_BSI_SCH_RD_RAT_ID7_WIDTH                           (3)
#define BSI_SCH_RD_EVT_CON_7_BSI_SCH_RD_RAT_ID7_MASK                            (0x00000007)

#define BSI_SCH_RD_EVT_ADDR_CON_7_BSI_SCH_RD_CS7_LSB                            (15)
#define BSI_SCH_RD_EVT_ADDR_CON_7_BSI_SCH_RD_CS7_WIDTH                          (1)
#define BSI_SCH_RD_EVT_ADDR_CON_7_BSI_SCH_RD_CS7_MASK                           (0x00008000)
#define BSI_SCH_RD_EVT_ADDR_CON_7_BSI_SCH_RD_CS7_BIT                            (0x00008000)

#define BSI_SCH_RD_EVT_ADDR_CON_7_BSI_SCH_RD_WLEN7_LSB                          (8)
#define BSI_SCH_RD_EVT_ADDR_CON_7_BSI_SCH_RD_WLEN7_WIDTH                        (5)
#define BSI_SCH_RD_EVT_ADDR_CON_7_BSI_SCH_RD_WLEN7_MASK                         (0x00001F00)

#define BSI_SCH_RD_EVT_ADDR_CON_7_BSI_SCH_RD_PORT_SEL7_LSB                      (4)
#define BSI_SCH_RD_EVT_ADDR_CON_7_BSI_SCH_RD_PORT_SEL7_WIDTH                    (3)
#define BSI_SCH_RD_EVT_ADDR_CON_7_BSI_SCH_RD_PORT_SEL7_MASK                     (0x00000070)

#define BSI_SCH_RD_EVT_ADDR_7_BSI_SCH_RD_ADDR7_LSB                              (0)
#define BSI_SCH_RD_EVT_ADDR_7_BSI_SCH_RD_ADDR7_WIDTH                            (32)
#define BSI_SCH_RD_EVT_ADDR_7_BSI_SCH_RD_ADDR7_MASK                             (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_L_7_BSI_SCH_RD_DAT_L7_LSB                            (0)
#define BSI_SCH_RD_EVT_DAT_L_7_BSI_SCH_RD_DAT_L7_WIDTH                          (32)
#define BSI_SCH_RD_EVT_DAT_L_7_BSI_SCH_RD_DAT_L7_MASK                           (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_H_7_BSI_SCH_RD_DAT_H7_LSB                            (0)
#define BSI_SCH_RD_EVT_DAT_H_7_BSI_SCH_RD_DAT_H7_WIDTH                          (4)
#define BSI_SCH_RD_EVT_DAT_H_7_BSI_SCH_RD_DAT_H7_MASK                           (0x0000000F)

#define BSI_SCH_RD_EVT_CON_8_BSI_SCH_RD_EN8_LSB                                 (15)
#define BSI_SCH_RD_EVT_CON_8_BSI_SCH_RD_EN8_WIDTH                               (1)
#define BSI_SCH_RD_EVT_CON_8_BSI_SCH_RD_EN8_MASK                                (0x00008000)
#define BSI_SCH_RD_EVT_CON_8_BSI_SCH_RD_EN8_BIT                                 (0x00008000)

#define BSI_SCH_RD_EVT_CON_8_BSI_SCH_RD_RLEN8_LSB                               (8)
#define BSI_SCH_RD_EVT_CON_8_BSI_SCH_RD_RLEN8_WIDTH                             (6)
#define BSI_SCH_RD_EVT_CON_8_BSI_SCH_RD_RLEN8_MASK                              (0x00003F00)

#define BSI_SCH_RD_EVT_CON_8_BSI_SCH_RD_RAT_ID8_LSB                             (0)
#define BSI_SCH_RD_EVT_CON_8_BSI_SCH_RD_RAT_ID8_WIDTH                           (3)
#define BSI_SCH_RD_EVT_CON_8_BSI_SCH_RD_RAT_ID8_MASK                            (0x00000007)

#define BSI_SCH_RD_EVT_ADDR_CON_8_BSI_SCH_RD_CS8_LSB                            (15)
#define BSI_SCH_RD_EVT_ADDR_CON_8_BSI_SCH_RD_CS8_WIDTH                          (1)
#define BSI_SCH_RD_EVT_ADDR_CON_8_BSI_SCH_RD_CS8_MASK                           (0x00008000)
#define BSI_SCH_RD_EVT_ADDR_CON_8_BSI_SCH_RD_CS8_BIT                            (0x00008000)

#define BSI_SCH_RD_EVT_ADDR_CON_8_BSI_SCH_RD_WLEN8_LSB                          (8)
#define BSI_SCH_RD_EVT_ADDR_CON_8_BSI_SCH_RD_WLEN8_WIDTH                        (5)
#define BSI_SCH_RD_EVT_ADDR_CON_8_BSI_SCH_RD_WLEN8_MASK                         (0x00001F00)

#define BSI_SCH_RD_EVT_ADDR_CON_8_BSI_SCH_RD_PORT_SEL8_LSB                      (4)
#define BSI_SCH_RD_EVT_ADDR_CON_8_BSI_SCH_RD_PORT_SEL8_WIDTH                    (3)
#define BSI_SCH_RD_EVT_ADDR_CON_8_BSI_SCH_RD_PORT_SEL8_MASK                     (0x00000070)

#define BSI_SCH_RD_EVT_ADDR_8_BSI_SCH_RD_ADDR8_LSB                              (0)
#define BSI_SCH_RD_EVT_ADDR_8_BSI_SCH_RD_ADDR8_WIDTH                            (32)
#define BSI_SCH_RD_EVT_ADDR_8_BSI_SCH_RD_ADDR8_MASK                             (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_L_8_BSI_SCH_RD_DAT_L8_LSB                            (0)
#define BSI_SCH_RD_EVT_DAT_L_8_BSI_SCH_RD_DAT_L8_WIDTH                          (32)
#define BSI_SCH_RD_EVT_DAT_L_8_BSI_SCH_RD_DAT_L8_MASK                           (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_H_8_BSI_SCH_RD_DAT_H8_LSB                            (0)
#define BSI_SCH_RD_EVT_DAT_H_8_BSI_SCH_RD_DAT_H8_WIDTH                          (4)
#define BSI_SCH_RD_EVT_DAT_H_8_BSI_SCH_RD_DAT_H8_MASK                           (0x0000000F)

#define BSI_SCH_RD_EVT_CON_9_BSI_SCH_RD_EN9_LSB                                 (15)
#define BSI_SCH_RD_EVT_CON_9_BSI_SCH_RD_EN9_WIDTH                               (1)
#define BSI_SCH_RD_EVT_CON_9_BSI_SCH_RD_EN9_MASK                                (0x00008000)
#define BSI_SCH_RD_EVT_CON_9_BSI_SCH_RD_EN9_BIT                                 (0x00008000)

#define BSI_SCH_RD_EVT_CON_9_BSI_SCH_RD_RLEN9_LSB                               (8)
#define BSI_SCH_RD_EVT_CON_9_BSI_SCH_RD_RLEN9_WIDTH                             (6)
#define BSI_SCH_RD_EVT_CON_9_BSI_SCH_RD_RLEN9_MASK                              (0x00003F00)

#define BSI_SCH_RD_EVT_CON_9_BSI_SCH_RD_RAT_ID9_LSB                             (0)
#define BSI_SCH_RD_EVT_CON_9_BSI_SCH_RD_RAT_ID9_WIDTH                           (3)
#define BSI_SCH_RD_EVT_CON_9_BSI_SCH_RD_RAT_ID9_MASK                            (0x00000007)

#define BSI_SCH_RD_EVT_ADDR_CON_9_BSI_SCH_RD_CS9_LSB                            (15)
#define BSI_SCH_RD_EVT_ADDR_CON_9_BSI_SCH_RD_CS9_WIDTH                          (1)
#define BSI_SCH_RD_EVT_ADDR_CON_9_BSI_SCH_RD_CS9_MASK                           (0x00008000)
#define BSI_SCH_RD_EVT_ADDR_CON_9_BSI_SCH_RD_CS9_BIT                            (0x00008000)

#define BSI_SCH_RD_EVT_ADDR_CON_9_BSI_SCH_RD_WLEN9_LSB                          (8)
#define BSI_SCH_RD_EVT_ADDR_CON_9_BSI_SCH_RD_WLEN9_WIDTH                        (5)
#define BSI_SCH_RD_EVT_ADDR_CON_9_BSI_SCH_RD_WLEN9_MASK                         (0x00001F00)

#define BSI_SCH_RD_EVT_ADDR_CON_9_BSI_SCH_RD_PORT_SEL9_LSB                      (4)
#define BSI_SCH_RD_EVT_ADDR_CON_9_BSI_SCH_RD_PORT_SEL9_WIDTH                    (3)
#define BSI_SCH_RD_EVT_ADDR_CON_9_BSI_SCH_RD_PORT_SEL9_MASK                     (0x00000070)

#define BSI_SCH_RD_EVT_ADDR_9_BSI_SCH_RD_ADDR9_LSB                              (0)
#define BSI_SCH_RD_EVT_ADDR_9_BSI_SCH_RD_ADDR9_WIDTH                            (32)
#define BSI_SCH_RD_EVT_ADDR_9_BSI_SCH_RD_ADDR9_MASK                             (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_L_9_BSI_SCH_RD_DAT_L9_LSB                            (0)
#define BSI_SCH_RD_EVT_DAT_L_9_BSI_SCH_RD_DAT_L9_WIDTH                          (32)
#define BSI_SCH_RD_EVT_DAT_L_9_BSI_SCH_RD_DAT_L9_MASK                           (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_H_9_BSI_SCH_RD_DAT_H9_LSB                            (0)
#define BSI_SCH_RD_EVT_DAT_H_9_BSI_SCH_RD_DAT_H9_WIDTH                          (4)
#define BSI_SCH_RD_EVT_DAT_H_9_BSI_SCH_RD_DAT_H9_MASK                           (0x0000000F)

#define BSI_SCH_RD_EVT_CON_10_BSI_SCH_RD_EN10_LSB                               (15)
#define BSI_SCH_RD_EVT_CON_10_BSI_SCH_RD_EN10_WIDTH                             (1)
#define BSI_SCH_RD_EVT_CON_10_BSI_SCH_RD_EN10_MASK                              (0x00008000)
#define BSI_SCH_RD_EVT_CON_10_BSI_SCH_RD_EN10_BIT                               (0x00008000)

#define BSI_SCH_RD_EVT_CON_10_BSI_SCH_RD_RLEN10_LSB                             (8)
#define BSI_SCH_RD_EVT_CON_10_BSI_SCH_RD_RLEN10_WIDTH                           (6)
#define BSI_SCH_RD_EVT_CON_10_BSI_SCH_RD_RLEN10_MASK                            (0x00003F00)

#define BSI_SCH_RD_EVT_CON_10_BSI_SCH_RD_RAT_ID10_LSB                           (0)
#define BSI_SCH_RD_EVT_CON_10_BSI_SCH_RD_RAT_ID10_WIDTH                         (3)
#define BSI_SCH_RD_EVT_CON_10_BSI_SCH_RD_RAT_ID10_MASK                          (0x00000007)

#define BSI_SCH_RD_EVT_ADDR_CON_10_BSI_SCH_RD_CS10_LSB                          (15)
#define BSI_SCH_RD_EVT_ADDR_CON_10_BSI_SCH_RD_CS10_WIDTH                        (1)
#define BSI_SCH_RD_EVT_ADDR_CON_10_BSI_SCH_RD_CS10_MASK                         (0x00008000)
#define BSI_SCH_RD_EVT_ADDR_CON_10_BSI_SCH_RD_CS10_BIT                          (0x00008000)

#define BSI_SCH_RD_EVT_ADDR_CON_10_BSI_SCH_RD_WLEN10_LSB                        (8)
#define BSI_SCH_RD_EVT_ADDR_CON_10_BSI_SCH_RD_WLEN10_WIDTH                      (5)
#define BSI_SCH_RD_EVT_ADDR_CON_10_BSI_SCH_RD_WLEN10_MASK                       (0x00001F00)

#define BSI_SCH_RD_EVT_ADDR_CON_10_BSI_SCH_RD_PORT_SEL10_LSB                    (4)
#define BSI_SCH_RD_EVT_ADDR_CON_10_BSI_SCH_RD_PORT_SEL10_WIDTH                  (3)
#define BSI_SCH_RD_EVT_ADDR_CON_10_BSI_SCH_RD_PORT_SEL10_MASK                   (0x00000070)

#define BSI_SCH_RD_EVT_ADDR_10_BSI_SCH_RD_ADDR10_LSB                            (0)
#define BSI_SCH_RD_EVT_ADDR_10_BSI_SCH_RD_ADDR10_WIDTH                          (32)
#define BSI_SCH_RD_EVT_ADDR_10_BSI_SCH_RD_ADDR10_MASK                           (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_L_10_BSI_SCH_RD_DAT_L10_LSB                          (0)
#define BSI_SCH_RD_EVT_DAT_L_10_BSI_SCH_RD_DAT_L10_WIDTH                        (32)
#define BSI_SCH_RD_EVT_DAT_L_10_BSI_SCH_RD_DAT_L10_MASK                         (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_H_10_BSI_SCH_RD_DAT_H10_LSB                          (0)
#define BSI_SCH_RD_EVT_DAT_H_10_BSI_SCH_RD_DAT_H10_WIDTH                        (4)
#define BSI_SCH_RD_EVT_DAT_H_10_BSI_SCH_RD_DAT_H10_MASK                         (0x0000000F)

#define BSI_SCH_RD_EVT_CON_11_BSI_SCH_RD_EN11_LSB                               (15)
#define BSI_SCH_RD_EVT_CON_11_BSI_SCH_RD_EN11_WIDTH                             (1)
#define BSI_SCH_RD_EVT_CON_11_BSI_SCH_RD_EN11_MASK                              (0x00008000)
#define BSI_SCH_RD_EVT_CON_11_BSI_SCH_RD_EN11_BIT                               (0x00008000)

#define BSI_SCH_RD_EVT_CON_11_BSI_SCH_RD_RLEN11_LSB                             (8)
#define BSI_SCH_RD_EVT_CON_11_BSI_SCH_RD_RLEN11_WIDTH                           (6)
#define BSI_SCH_RD_EVT_CON_11_BSI_SCH_RD_RLEN11_MASK                            (0x00003F00)

#define BSI_SCH_RD_EVT_CON_11_BSI_SCH_RD_RAT_ID11_LSB                           (0)
#define BSI_SCH_RD_EVT_CON_11_BSI_SCH_RD_RAT_ID11_WIDTH                         (3)
#define BSI_SCH_RD_EVT_CON_11_BSI_SCH_RD_RAT_ID11_MASK                          (0x00000007)

#define BSI_SCH_RD_EVT_ADDR_CON_11_BSI_SCH_RD_CS11_LSB                          (15)
#define BSI_SCH_RD_EVT_ADDR_CON_11_BSI_SCH_RD_CS11_WIDTH                        (1)
#define BSI_SCH_RD_EVT_ADDR_CON_11_BSI_SCH_RD_CS11_MASK                         (0x00008000)
#define BSI_SCH_RD_EVT_ADDR_CON_11_BSI_SCH_RD_CS11_BIT                          (0x00008000)

#define BSI_SCH_RD_EVT_ADDR_CON_11_BSI_SCH_RD_WLEN11_LSB                        (8)
#define BSI_SCH_RD_EVT_ADDR_CON_11_BSI_SCH_RD_WLEN11_WIDTH                      (5)
#define BSI_SCH_RD_EVT_ADDR_CON_11_BSI_SCH_RD_WLEN11_MASK                       (0x00001F00)

#define BSI_SCH_RD_EVT_ADDR_CON_11_BSI_SCH_RD_PORT_SEL11_LSB                    (4)
#define BSI_SCH_RD_EVT_ADDR_CON_11_BSI_SCH_RD_PORT_SEL11_WIDTH                  (3)
#define BSI_SCH_RD_EVT_ADDR_CON_11_BSI_SCH_RD_PORT_SEL11_MASK                   (0x00000070)

#define BSI_SCH_RD_EVT_ADDR_11_BSI_SCH_RD_ADDR11_LSB                            (0)
#define BSI_SCH_RD_EVT_ADDR_11_BSI_SCH_RD_ADDR11_WIDTH                          (32)
#define BSI_SCH_RD_EVT_ADDR_11_BSI_SCH_RD_ADDR11_MASK                           (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_L_11_BSI_SCH_RD_DAT_L11_LSB                          (0)
#define BSI_SCH_RD_EVT_DAT_L_11_BSI_SCH_RD_DAT_L11_WIDTH                        (32)
#define BSI_SCH_RD_EVT_DAT_L_11_BSI_SCH_RD_DAT_L11_MASK                         (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_H_11_BSI_SCH_RD_DAT_H11_LSB                          (0)
#define BSI_SCH_RD_EVT_DAT_H_11_BSI_SCH_RD_DAT_H11_WIDTH                        (4)
#define BSI_SCH_RD_EVT_DAT_H_11_BSI_SCH_RD_DAT_H11_MASK                         (0x0000000F)

#define BSI_SCH_RD_EVT_CON_12_BSI_SCH_RD_EN12_LSB                               (15)
#define BSI_SCH_RD_EVT_CON_12_BSI_SCH_RD_EN12_WIDTH                             (1)
#define BSI_SCH_RD_EVT_CON_12_BSI_SCH_RD_EN12_MASK                              (0x00008000)
#define BSI_SCH_RD_EVT_CON_12_BSI_SCH_RD_EN12_BIT                               (0x00008000)

#define BSI_SCH_RD_EVT_CON_12_BSI_SCH_RD_RLEN12_LSB                             (8)
#define BSI_SCH_RD_EVT_CON_12_BSI_SCH_RD_RLEN12_WIDTH                           (6)
#define BSI_SCH_RD_EVT_CON_12_BSI_SCH_RD_RLEN12_MASK                            (0x00003F00)

#define BSI_SCH_RD_EVT_CON_12_BSI_SCH_RD_RAT_ID12_LSB                           (0)
#define BSI_SCH_RD_EVT_CON_12_BSI_SCH_RD_RAT_ID12_WIDTH                         (3)
#define BSI_SCH_RD_EVT_CON_12_BSI_SCH_RD_RAT_ID12_MASK                          (0x00000007)

#define BSI_SCH_RD_EVT_ADDR_CON_12_BSI_SCH_RD_CS12_LSB                          (15)
#define BSI_SCH_RD_EVT_ADDR_CON_12_BSI_SCH_RD_CS12_WIDTH                        (1)
#define BSI_SCH_RD_EVT_ADDR_CON_12_BSI_SCH_RD_CS12_MASK                         (0x00008000)
#define BSI_SCH_RD_EVT_ADDR_CON_12_BSI_SCH_RD_CS12_BIT                          (0x00008000)

#define BSI_SCH_RD_EVT_ADDR_CON_12_BSI_SCH_RD_WLEN12_LSB                        (8)
#define BSI_SCH_RD_EVT_ADDR_CON_12_BSI_SCH_RD_WLEN12_WIDTH                      (5)
#define BSI_SCH_RD_EVT_ADDR_CON_12_BSI_SCH_RD_WLEN12_MASK                       (0x00001F00)

#define BSI_SCH_RD_EVT_ADDR_CON_12_BSI_SCH_RD_PORT_SEL12_LSB                    (4)
#define BSI_SCH_RD_EVT_ADDR_CON_12_BSI_SCH_RD_PORT_SEL12_WIDTH                  (3)
#define BSI_SCH_RD_EVT_ADDR_CON_12_BSI_SCH_RD_PORT_SEL12_MASK                   (0x00000070)

#define BSI_SCH_RD_EVT_ADDR_12_BSI_SCH_RD_ADDR12_LSB                            (0)
#define BSI_SCH_RD_EVT_ADDR_12_BSI_SCH_RD_ADDR12_WIDTH                          (32)
#define BSI_SCH_RD_EVT_ADDR_12_BSI_SCH_RD_ADDR12_MASK                           (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_L_12_BSI_SCH_RD_DAT_L12_LSB                          (0)
#define BSI_SCH_RD_EVT_DAT_L_12_BSI_SCH_RD_DAT_L12_WIDTH                        (32)
#define BSI_SCH_RD_EVT_DAT_L_12_BSI_SCH_RD_DAT_L12_MASK                         (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_H_12_BSI_SCH_RD_DAT_H12_LSB                          (0)
#define BSI_SCH_RD_EVT_DAT_H_12_BSI_SCH_RD_DAT_H12_WIDTH                        (4)
#define BSI_SCH_RD_EVT_DAT_H_12_BSI_SCH_RD_DAT_H12_MASK                         (0x0000000F)

#define BSI_SCH_RD_EVT_CON_13_BSI_SCH_RD_EN13_LSB                               (15)
#define BSI_SCH_RD_EVT_CON_13_BSI_SCH_RD_EN13_WIDTH                             (1)
#define BSI_SCH_RD_EVT_CON_13_BSI_SCH_RD_EN13_MASK                              (0x00008000)
#define BSI_SCH_RD_EVT_CON_13_BSI_SCH_RD_EN13_BIT                               (0x00008000)

#define BSI_SCH_RD_EVT_CON_13_BSI_SCH_RD_RLEN13_LSB                             (8)
#define BSI_SCH_RD_EVT_CON_13_BSI_SCH_RD_RLEN13_WIDTH                           (6)
#define BSI_SCH_RD_EVT_CON_13_BSI_SCH_RD_RLEN13_MASK                            (0x00003F00)

#define BSI_SCH_RD_EVT_CON_13_BSI_SCH_RD_RAT_ID13_LSB                           (0)
#define BSI_SCH_RD_EVT_CON_13_BSI_SCH_RD_RAT_ID13_WIDTH                         (3)
#define BSI_SCH_RD_EVT_CON_13_BSI_SCH_RD_RAT_ID13_MASK                          (0x00000007)

#define BSI_SCH_RD_EVT_ADDR_CON_13_BSI_SCH_RD_CS13_LSB                          (15)
#define BSI_SCH_RD_EVT_ADDR_CON_13_BSI_SCH_RD_CS13_WIDTH                        (1)
#define BSI_SCH_RD_EVT_ADDR_CON_13_BSI_SCH_RD_CS13_MASK                         (0x00008000)
#define BSI_SCH_RD_EVT_ADDR_CON_13_BSI_SCH_RD_CS13_BIT                          (0x00008000)

#define BSI_SCH_RD_EVT_ADDR_CON_13_BSI_SCH_RD_WLEN13_LSB                        (8)
#define BSI_SCH_RD_EVT_ADDR_CON_13_BSI_SCH_RD_WLEN13_WIDTH                      (5)
#define BSI_SCH_RD_EVT_ADDR_CON_13_BSI_SCH_RD_WLEN13_MASK                       (0x00001F00)

#define BSI_SCH_RD_EVT_ADDR_CON_13_BSI_SCH_RD_PORT_SEL13_LSB                    (4)
#define BSI_SCH_RD_EVT_ADDR_CON_13_BSI_SCH_RD_PORT_SEL13_WIDTH                  (3)
#define BSI_SCH_RD_EVT_ADDR_CON_13_BSI_SCH_RD_PORT_SEL13_MASK                   (0x00000070)

#define BSI_SCH_RD_EVT_ADDR_13_BSI_SCH_RD_ADDR13_LSB                            (0)
#define BSI_SCH_RD_EVT_ADDR_13_BSI_SCH_RD_ADDR13_WIDTH                          (32)
#define BSI_SCH_RD_EVT_ADDR_13_BSI_SCH_RD_ADDR13_MASK                           (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_L_13_BSI_SCH_RD_DAT_L13_LSB                          (0)
#define BSI_SCH_RD_EVT_DAT_L_13_BSI_SCH_RD_DAT_L13_WIDTH                        (32)
#define BSI_SCH_RD_EVT_DAT_L_13_BSI_SCH_RD_DAT_L13_MASK                         (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_H_13_BSI_SCH_RD_DAT_H13_LSB                          (0)
#define BSI_SCH_RD_EVT_DAT_H_13_BSI_SCH_RD_DAT_H13_WIDTH                        (4)
#define BSI_SCH_RD_EVT_DAT_H_13_BSI_SCH_RD_DAT_H13_MASK                         (0x0000000F)

#define BSI_SCH_RD_EVT_CON_14_BSI_SCH_RD_EN14_LSB                               (15)
#define BSI_SCH_RD_EVT_CON_14_BSI_SCH_RD_EN14_WIDTH                             (1)
#define BSI_SCH_RD_EVT_CON_14_BSI_SCH_RD_EN14_MASK                              (0x00008000)
#define BSI_SCH_RD_EVT_CON_14_BSI_SCH_RD_EN14_BIT                               (0x00008000)

#define BSI_SCH_RD_EVT_CON_14_BSI_SCH_RD_RLEN14_LSB                             (8)
#define BSI_SCH_RD_EVT_CON_14_BSI_SCH_RD_RLEN14_WIDTH                           (6)
#define BSI_SCH_RD_EVT_CON_14_BSI_SCH_RD_RLEN14_MASK                            (0x00003F00)

#define BSI_SCH_RD_EVT_CON_14_BSI_SCH_RD_RAT_ID14_LSB                           (0)
#define BSI_SCH_RD_EVT_CON_14_BSI_SCH_RD_RAT_ID14_WIDTH                         (3)
#define BSI_SCH_RD_EVT_CON_14_BSI_SCH_RD_RAT_ID14_MASK                          (0x00000007)

#define BSI_SCH_RD_EVT_ADDR_CON_14_BSI_SCH_RD_CS14_LSB                          (15)
#define BSI_SCH_RD_EVT_ADDR_CON_14_BSI_SCH_RD_CS14_WIDTH                        (1)
#define BSI_SCH_RD_EVT_ADDR_CON_14_BSI_SCH_RD_CS14_MASK                         (0x00008000)
#define BSI_SCH_RD_EVT_ADDR_CON_14_BSI_SCH_RD_CS14_BIT                          (0x00008000)

#define BSI_SCH_RD_EVT_ADDR_CON_14_BSI_SCH_RD_WLEN14_LSB                        (8)
#define BSI_SCH_RD_EVT_ADDR_CON_14_BSI_SCH_RD_WLEN14_WIDTH                      (5)
#define BSI_SCH_RD_EVT_ADDR_CON_14_BSI_SCH_RD_WLEN14_MASK                       (0x00001F00)

#define BSI_SCH_RD_EVT_ADDR_CON_14_BSI_SCH_RD_PORT_SEL14_LSB                    (4)
#define BSI_SCH_RD_EVT_ADDR_CON_14_BSI_SCH_RD_PORT_SEL14_WIDTH                  (3)
#define BSI_SCH_RD_EVT_ADDR_CON_14_BSI_SCH_RD_PORT_SEL14_MASK                   (0x00000070)

#define BSI_SCH_RD_EVT_ADDR_14_BSI_SCH_RD_ADDR14_LSB                            (0)
#define BSI_SCH_RD_EVT_ADDR_14_BSI_SCH_RD_ADDR14_WIDTH                          (32)
#define BSI_SCH_RD_EVT_ADDR_14_BSI_SCH_RD_ADDR14_MASK                           (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_L_14_BSI_SCH_RD_DAT_L14_LSB                          (0)
#define BSI_SCH_RD_EVT_DAT_L_14_BSI_SCH_RD_DAT_L14_WIDTH                        (32)
#define BSI_SCH_RD_EVT_DAT_L_14_BSI_SCH_RD_DAT_L14_MASK                         (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_H_14_BSI_SCH_RD_DAT_H14_LSB                          (0)
#define BSI_SCH_RD_EVT_DAT_H_14_BSI_SCH_RD_DAT_H14_WIDTH                        (4)
#define BSI_SCH_RD_EVT_DAT_H_14_BSI_SCH_RD_DAT_H14_MASK                         (0x0000000F)

#define BSI_SCH_RD_EVT_CON_15_BSI_SCH_RD_EN15_LSB                               (15)
#define BSI_SCH_RD_EVT_CON_15_BSI_SCH_RD_EN15_WIDTH                             (1)
#define BSI_SCH_RD_EVT_CON_15_BSI_SCH_RD_EN15_MASK                              (0x00008000)
#define BSI_SCH_RD_EVT_CON_15_BSI_SCH_RD_EN15_BIT                               (0x00008000)

#define BSI_SCH_RD_EVT_CON_15_BSI_SCH_RD_RLEN15_LSB                             (8)
#define BSI_SCH_RD_EVT_CON_15_BSI_SCH_RD_RLEN15_WIDTH                           (6)
#define BSI_SCH_RD_EVT_CON_15_BSI_SCH_RD_RLEN15_MASK                            (0x00003F00)

#define BSI_SCH_RD_EVT_CON_15_BSI_SCH_RD_RAT_ID15_LSB                           (0)
#define BSI_SCH_RD_EVT_CON_15_BSI_SCH_RD_RAT_ID15_WIDTH                         (3)
#define BSI_SCH_RD_EVT_CON_15_BSI_SCH_RD_RAT_ID15_MASK                          (0x00000007)

#define BSI_SCH_RD_EVT_ADDR_CON_15_BSI_SCH_RD_CS15_LSB                          (15)
#define BSI_SCH_RD_EVT_ADDR_CON_15_BSI_SCH_RD_CS15_WIDTH                        (1)
#define BSI_SCH_RD_EVT_ADDR_CON_15_BSI_SCH_RD_CS15_MASK                         (0x00008000)
#define BSI_SCH_RD_EVT_ADDR_CON_15_BSI_SCH_RD_CS15_BIT                          (0x00008000)

#define BSI_SCH_RD_EVT_ADDR_CON_15_BSI_SCH_RD_WLEN15_LSB                        (8)
#define BSI_SCH_RD_EVT_ADDR_CON_15_BSI_SCH_RD_WLEN15_WIDTH                      (5)
#define BSI_SCH_RD_EVT_ADDR_CON_15_BSI_SCH_RD_WLEN15_MASK                       (0x00001F00)

#define BSI_SCH_RD_EVT_ADDR_CON_15_BSI_SCH_RD_PORT_SEL15_LSB                    (4)
#define BSI_SCH_RD_EVT_ADDR_CON_15_BSI_SCH_RD_PORT_SEL15_WIDTH                  (3)
#define BSI_SCH_RD_EVT_ADDR_CON_15_BSI_SCH_RD_PORT_SEL15_MASK                   (0x00000070)

#define BSI_SCH_RD_EVT_ADDR_15_BSI_SCH_RD_ADDR15_LSB                            (0)
#define BSI_SCH_RD_EVT_ADDR_15_BSI_SCH_RD_ADDR15_WIDTH                          (32)
#define BSI_SCH_RD_EVT_ADDR_15_BSI_SCH_RD_ADDR15_MASK                           (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_L_15_BSI_SCH_RD_DAT_L15_LSB                          (0)
#define BSI_SCH_RD_EVT_DAT_L_15_BSI_SCH_RD_DAT_L15_WIDTH                        (32)
#define BSI_SCH_RD_EVT_DAT_L_15_BSI_SCH_RD_DAT_L15_MASK                         (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_H_15_BSI_SCH_RD_DAT_H15_LSB                          (0)
#define BSI_SCH_RD_EVT_DAT_H_15_BSI_SCH_RD_DAT_H15_WIDTH                        (4)
#define BSI_SCH_RD_EVT_DAT_H_15_BSI_SCH_RD_DAT_H15_MASK                         (0x0000000F)

#define BSI_SCH_RD_EVT_CON_16_BSI_SCH_RD_EN16_LSB                               (15)
#define BSI_SCH_RD_EVT_CON_16_BSI_SCH_RD_EN16_WIDTH                             (1)
#define BSI_SCH_RD_EVT_CON_16_BSI_SCH_RD_EN16_MASK                              (0x00008000)
#define BSI_SCH_RD_EVT_CON_16_BSI_SCH_RD_EN16_BIT                               (0x00008000)

#define BSI_SCH_RD_EVT_CON_16_BSI_SCH_RD_RLEN16_LSB                             (8)
#define BSI_SCH_RD_EVT_CON_16_BSI_SCH_RD_RLEN16_WIDTH                           (6)
#define BSI_SCH_RD_EVT_CON_16_BSI_SCH_RD_RLEN16_MASK                            (0x00003F00)

#define BSI_SCH_RD_EVT_CON_16_BSI_SCH_RD_RAT_ID16_LSB                           (0)
#define BSI_SCH_RD_EVT_CON_16_BSI_SCH_RD_RAT_ID16_WIDTH                         (3)
#define BSI_SCH_RD_EVT_CON_16_BSI_SCH_RD_RAT_ID16_MASK                          (0x00000007)

#define BSI_SCH_RD_EVT_ADDR_CON_16_BSI_SCH_RD_CS16_LSB                          (15)
#define BSI_SCH_RD_EVT_ADDR_CON_16_BSI_SCH_RD_CS16_WIDTH                        (1)
#define BSI_SCH_RD_EVT_ADDR_CON_16_BSI_SCH_RD_CS16_MASK                         (0x00008000)
#define BSI_SCH_RD_EVT_ADDR_CON_16_BSI_SCH_RD_CS16_BIT                          (0x00008000)

#define BSI_SCH_RD_EVT_ADDR_CON_16_BSI_SCH_RD_WLEN16_LSB                        (8)
#define BSI_SCH_RD_EVT_ADDR_CON_16_BSI_SCH_RD_WLEN16_WIDTH                      (5)
#define BSI_SCH_RD_EVT_ADDR_CON_16_BSI_SCH_RD_WLEN16_MASK                       (0x00001F00)

#define BSI_SCH_RD_EVT_ADDR_CON_16_BSI_SCH_RD_PORT_SEL16_LSB                    (4)
#define BSI_SCH_RD_EVT_ADDR_CON_16_BSI_SCH_RD_PORT_SEL16_WIDTH                  (3)
#define BSI_SCH_RD_EVT_ADDR_CON_16_BSI_SCH_RD_PORT_SEL16_MASK                   (0x00000070)

#define BSI_SCH_RD_EVT_ADDR_16_BSI_SCH_RD_ADDR16_LSB                            (0)
#define BSI_SCH_RD_EVT_ADDR_16_BSI_SCH_RD_ADDR16_WIDTH                          (32)
#define BSI_SCH_RD_EVT_ADDR_16_BSI_SCH_RD_ADDR16_MASK                           (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_L_16_BSI_SCH_RD_DAT_L16_LSB                          (0)
#define BSI_SCH_RD_EVT_DAT_L_16_BSI_SCH_RD_DAT_L16_WIDTH                        (32)
#define BSI_SCH_RD_EVT_DAT_L_16_BSI_SCH_RD_DAT_L16_MASK                         (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_H_16_BSI_SCH_RD_DAT_H16_LSB                          (0)
#define BSI_SCH_RD_EVT_DAT_H_16_BSI_SCH_RD_DAT_H16_WIDTH                        (4)
#define BSI_SCH_RD_EVT_DAT_H_16_BSI_SCH_RD_DAT_H16_MASK                         (0x0000000F)

#define BSI_SCH_RD_EVT_CON_17_BSI_SCH_RD_EN17_LSB                               (15)
#define BSI_SCH_RD_EVT_CON_17_BSI_SCH_RD_EN17_WIDTH                             (1)
#define BSI_SCH_RD_EVT_CON_17_BSI_SCH_RD_EN17_MASK                              (0x00008000)
#define BSI_SCH_RD_EVT_CON_17_BSI_SCH_RD_EN17_BIT                               (0x00008000)

#define BSI_SCH_RD_EVT_CON_17_BSI_SCH_RD_RLEN17_LSB                             (8)
#define BSI_SCH_RD_EVT_CON_17_BSI_SCH_RD_RLEN17_WIDTH                           (6)
#define BSI_SCH_RD_EVT_CON_17_BSI_SCH_RD_RLEN17_MASK                            (0x00003F00)

#define BSI_SCH_RD_EVT_CON_17_BSI_SCH_RD_RAT_ID17_LSB                           (0)
#define BSI_SCH_RD_EVT_CON_17_BSI_SCH_RD_RAT_ID17_WIDTH                         (3)
#define BSI_SCH_RD_EVT_CON_17_BSI_SCH_RD_RAT_ID17_MASK                          (0x00000007)

#define BSI_SCH_RD_EVT_ADDR_CON_17_BSI_SCH_RD_CS17_LSB                          (15)
#define BSI_SCH_RD_EVT_ADDR_CON_17_BSI_SCH_RD_CS17_WIDTH                        (1)
#define BSI_SCH_RD_EVT_ADDR_CON_17_BSI_SCH_RD_CS17_MASK                         (0x00008000)
#define BSI_SCH_RD_EVT_ADDR_CON_17_BSI_SCH_RD_CS17_BIT                          (0x00008000)

#define BSI_SCH_RD_EVT_ADDR_CON_17_BSI_SCH_RD_WLEN17_LSB                        (8)
#define BSI_SCH_RD_EVT_ADDR_CON_17_BSI_SCH_RD_WLEN17_WIDTH                      (5)
#define BSI_SCH_RD_EVT_ADDR_CON_17_BSI_SCH_RD_WLEN17_MASK                       (0x00001F00)

#define BSI_SCH_RD_EVT_ADDR_CON_17_BSI_SCH_RD_PORT_SEL17_LSB                    (4)
#define BSI_SCH_RD_EVT_ADDR_CON_17_BSI_SCH_RD_PORT_SEL17_WIDTH                  (3)
#define BSI_SCH_RD_EVT_ADDR_CON_17_BSI_SCH_RD_PORT_SEL17_MASK                   (0x00000070)

#define BSI_SCH_RD_EVT_ADDR_17_BSI_SCH_RD_ADDR17_LSB                            (0)
#define BSI_SCH_RD_EVT_ADDR_17_BSI_SCH_RD_ADDR17_WIDTH                          (32)
#define BSI_SCH_RD_EVT_ADDR_17_BSI_SCH_RD_ADDR17_MASK                           (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_L_17_BSI_SCH_RD_DAT_L17_LSB                          (0)
#define BSI_SCH_RD_EVT_DAT_L_17_BSI_SCH_RD_DAT_L17_WIDTH                        (32)
#define BSI_SCH_RD_EVT_DAT_L_17_BSI_SCH_RD_DAT_L17_MASK                         (0xFFFFFFFF)

#define BSI_SCH_RD_EVT_DAT_H_17_BSI_SCH_RD_DAT_H17_LSB                          (0)
#define BSI_SCH_RD_EVT_DAT_H_17_BSI_SCH_RD_DAT_H17_WIDTH                        (4)
#define BSI_SCH_RD_EVT_DAT_H_17_BSI_SCH_RD_DAT_H17_MASK                         (0x0000000F)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET31_LSB                     (31)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET31_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET31_MASK                    (0x80000000)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET31_BIT                     (0x80000000)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET30_LSB                     (30)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET30_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET30_MASK                    (0x40000000)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET30_BIT                     (0x40000000)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET29_LSB                     (29)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET29_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET29_MASK                    (0x20000000)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET29_BIT                     (0x20000000)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET28_LSB                     (28)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET28_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET28_MASK                    (0x10000000)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET28_BIT                     (0x10000000)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET27_LSB                     (27)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET27_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET27_MASK                    (0x08000000)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET27_BIT                     (0x08000000)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET26_LSB                     (26)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET26_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET26_MASK                    (0x04000000)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET26_BIT                     (0x04000000)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET25_LSB                     (25)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET25_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET25_MASK                    (0x02000000)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET25_BIT                     (0x02000000)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET24_LSB                     (24)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET24_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET24_MASK                    (0x01000000)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET24_BIT                     (0x01000000)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET23_LSB                     (23)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET23_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET23_MASK                    (0x00800000)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET23_BIT                     (0x00800000)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET22_LSB                     (22)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET22_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET22_MASK                    (0x00400000)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET22_BIT                     (0x00400000)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET21_LSB                     (21)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET21_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET21_MASK                    (0x00200000)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET21_BIT                     (0x00200000)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET20_LSB                     (20)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET20_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET20_MASK                    (0x00100000)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET20_BIT                     (0x00100000)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET19_LSB                     (19)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET19_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET19_MASK                    (0x00080000)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET19_BIT                     (0x00080000)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET18_LSB                     (18)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET18_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET18_MASK                    (0x00040000)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET18_BIT                     (0x00040000)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET17_LSB                     (17)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET17_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET17_MASK                    (0x00020000)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET17_BIT                     (0x00020000)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET16_LSB                     (16)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET16_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET16_MASK                    (0x00010000)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET16_BIT                     (0x00010000)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET15_LSB                     (15)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET15_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET15_MASK                    (0x00008000)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET15_BIT                     (0x00008000)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET14_LSB                     (14)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET14_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET14_MASK                    (0x00004000)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET14_BIT                     (0x00004000)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET13_LSB                     (13)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET13_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET13_MASK                    (0x00002000)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET13_BIT                     (0x00002000)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET12_LSB                     (12)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET12_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET12_MASK                    (0x00001000)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET12_BIT                     (0x00001000)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET11_LSB                     (11)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET11_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET11_MASK                    (0x00000800)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET11_BIT                     (0x00000800)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET10_LSB                     (10)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET10_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET10_MASK                    (0x00000400)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET10_BIT                     (0x00000400)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET9_LSB                      (9)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET9_WIDTH                    (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET9_MASK                     (0x00000200)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET9_BIT                      (0x00000200)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET8_LSB                      (8)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET8_WIDTH                    (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET8_MASK                     (0x00000100)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET8_BIT                      (0x00000100)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET7_LSB                      (7)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET7_WIDTH                    (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET7_MASK                     (0x00000080)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET7_BIT                      (0x00000080)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET6_LSB                      (6)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET6_WIDTH                    (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET6_MASK                     (0x00000040)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET6_BIT                      (0x00000040)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET5_LSB                      (5)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET5_WIDTH                    (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET5_MASK                     (0x00000020)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET5_BIT                      (0x00000020)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET4_LSB                      (4)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET4_WIDTH                    (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET4_MASK                     (0x00000010)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET4_BIT                      (0x00000010)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET3_LSB                      (3)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET3_WIDTH                    (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET3_MASK                     (0x00000008)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET3_BIT                      (0x00000008)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET2_LSB                      (2)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET2_WIDTH                    (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET2_MASK                     (0x00000004)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET2_BIT                      (0x00000004)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET1_LSB                      (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET1_WIDTH                    (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET1_MASK                     (0x00000002)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET1_BIT                      (0x00000002)

#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET0_LSB                      (0)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET0_WIDTH                    (1)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET0_MASK                     (0x00000001)
#define BSI_RXDFE_LOWPWR_MODE_SET_LOWPWR_MODE_EVT_SET0_BIT                      (0x00000001)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR31_LSB                     (31)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR31_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR31_MASK                    (0x80000000)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR31_BIT                     (0x80000000)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR30_LSB                     (30)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR30_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR30_MASK                    (0x40000000)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR30_BIT                     (0x40000000)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR29_LSB                     (29)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR29_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR29_MASK                    (0x20000000)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR29_BIT                     (0x20000000)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR28_LSB                     (28)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR28_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR28_MASK                    (0x10000000)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR28_BIT                     (0x10000000)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR27_LSB                     (27)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR27_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR27_MASK                    (0x08000000)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR27_BIT                     (0x08000000)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR26_LSB                     (26)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR26_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR26_MASK                    (0x04000000)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR26_BIT                     (0x04000000)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR25_LSB                     (25)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR25_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR25_MASK                    (0x02000000)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR25_BIT                     (0x02000000)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR24_LSB                     (24)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR24_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR24_MASK                    (0x01000000)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR24_BIT                     (0x01000000)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR23_LSB                     (23)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR23_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR23_MASK                    (0x00800000)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR23_BIT                     (0x00800000)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR22_LSB                     (22)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR22_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR22_MASK                    (0x00400000)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR22_BIT                     (0x00400000)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR21_LSB                     (21)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR21_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR21_MASK                    (0x00200000)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR21_BIT                     (0x00200000)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR20_LSB                     (20)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR20_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR20_MASK                    (0x00100000)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR20_BIT                     (0x00100000)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR19_LSB                     (19)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR19_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR19_MASK                    (0x00080000)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR19_BIT                     (0x00080000)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR18_LSB                     (18)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR18_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR18_MASK                    (0x00040000)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR18_BIT                     (0x00040000)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR17_LSB                     (17)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR17_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR17_MASK                    (0x00020000)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR17_BIT                     (0x00020000)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR16_LSB                     (16)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR16_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR16_MASK                    (0x00010000)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR16_BIT                     (0x00010000)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR15_LSB                     (15)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR15_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR15_MASK                    (0x00008000)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR15_BIT                     (0x00008000)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR14_LSB                     (14)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR14_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR14_MASK                    (0x00004000)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR14_BIT                     (0x00004000)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR13_LSB                     (13)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR13_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR13_MASK                    (0x00002000)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR13_BIT                     (0x00002000)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR12_LSB                     (12)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR12_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR12_MASK                    (0x00001000)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR12_BIT                     (0x00001000)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR11_LSB                     (11)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR11_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR11_MASK                    (0x00000800)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR11_BIT                     (0x00000800)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR10_LSB                     (10)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR10_WIDTH                   (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR10_MASK                    (0x00000400)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR10_BIT                     (0x00000400)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR9_LSB                      (9)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR9_WIDTH                    (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR9_MASK                     (0x00000200)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR9_BIT                      (0x00000200)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR8_LSB                      (8)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR8_WIDTH                    (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR8_MASK                     (0x00000100)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR8_BIT                      (0x00000100)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR7_LSB                      (7)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR7_WIDTH                    (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR7_MASK                     (0x00000080)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR7_BIT                      (0x00000080)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR6_LSB                      (6)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR6_WIDTH                    (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR6_MASK                     (0x00000040)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR6_BIT                      (0x00000040)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR5_LSB                      (5)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR5_WIDTH                    (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR5_MASK                     (0x00000020)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR5_BIT                      (0x00000020)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR4_LSB                      (4)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR4_WIDTH                    (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR4_MASK                     (0x00000010)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR4_BIT                      (0x00000010)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR3_LSB                      (3)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR3_WIDTH                    (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR3_MASK                     (0x00000008)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR3_BIT                      (0x00000008)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR2_LSB                      (2)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR2_WIDTH                    (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR2_MASK                     (0x00000004)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR2_BIT                      (0x00000004)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR1_LSB                      (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR1_WIDTH                    (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR1_MASK                     (0x00000002)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR1_BIT                      (0x00000002)

#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR0_LSB                      (0)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR0_WIDTH                    (1)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR0_MASK                     (0x00000001)
#define BSI_RXDFE_LOWPWR_MODE_CLR_LOWPWR_MODE_EVT_CLR0_BIT                      (0x00000001)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS31_LSB               (31)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS31_WIDTH             (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS31_MASK              (0x80000000)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS31_BIT               (0x80000000)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS30_LSB               (30)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS30_WIDTH             (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS30_MASK              (0x40000000)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS30_BIT               (0x40000000)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS29_LSB               (29)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS29_WIDTH             (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS29_MASK              (0x20000000)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS29_BIT               (0x20000000)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS28_LSB               (28)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS28_WIDTH             (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS28_MASK              (0x10000000)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS28_BIT               (0x10000000)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS27_LSB               (27)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS27_WIDTH             (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS27_MASK              (0x08000000)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS27_BIT               (0x08000000)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS26_LSB               (26)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS26_WIDTH             (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS26_MASK              (0x04000000)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS26_BIT               (0x04000000)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS25_LSB               (25)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS25_WIDTH             (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS25_MASK              (0x02000000)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS25_BIT               (0x02000000)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS24_LSB               (24)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS24_WIDTH             (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS24_MASK              (0x01000000)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS24_BIT               (0x01000000)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS23_LSB               (23)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS23_WIDTH             (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS23_MASK              (0x00800000)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS23_BIT               (0x00800000)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS22_LSB               (22)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS22_WIDTH             (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS22_MASK              (0x00400000)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS22_BIT               (0x00400000)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS21_LSB               (21)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS21_WIDTH             (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS21_MASK              (0x00200000)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS21_BIT               (0x00200000)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS20_LSB               (20)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS20_WIDTH             (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS20_MASK              (0x00100000)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS20_BIT               (0x00100000)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS19_LSB               (19)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS19_WIDTH             (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS19_MASK              (0x00080000)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS19_BIT               (0x00080000)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS18_LSB               (18)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS18_WIDTH             (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS18_MASK              (0x00040000)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS18_BIT               (0x00040000)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS17_LSB               (17)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS17_WIDTH             (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS17_MASK              (0x00020000)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS17_BIT               (0x00020000)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS16_LSB               (16)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS16_WIDTH             (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS16_MASK              (0x00010000)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS16_BIT               (0x00010000)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS15_LSB               (15)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS15_WIDTH             (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS15_MASK              (0x00008000)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS15_BIT               (0x00008000)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS14_LSB               (14)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS14_WIDTH             (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS14_MASK              (0x00004000)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS14_BIT               (0x00004000)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS13_LSB               (13)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS13_WIDTH             (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS13_MASK              (0x00002000)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS13_BIT               (0x00002000)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS12_LSB               (12)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS12_WIDTH             (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS12_MASK              (0x00001000)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS12_BIT               (0x00001000)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS11_LSB               (11)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS11_WIDTH             (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS11_MASK              (0x00000800)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS11_BIT               (0x00000800)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS10_LSB               (10)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS10_WIDTH             (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS10_MASK              (0x00000400)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS10_BIT               (0x00000400)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS9_LSB                (9)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS9_WIDTH              (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS9_MASK               (0x00000200)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS9_BIT                (0x00000200)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS8_LSB                (8)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS8_WIDTH              (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS8_MASK               (0x00000100)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS8_BIT                (0x00000100)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS7_LSB                (7)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS7_WIDTH              (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS7_MASK               (0x00000080)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS7_BIT                (0x00000080)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS6_LSB                (6)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS6_WIDTH              (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS6_MASK               (0x00000040)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS6_BIT                (0x00000040)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS5_LSB                (5)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS5_WIDTH              (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS5_MASK               (0x00000020)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS5_BIT                (0x00000020)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS4_LSB                (4)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS4_WIDTH              (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS4_MASK               (0x00000010)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS4_BIT                (0x00000010)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS3_LSB                (3)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS3_WIDTH              (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS3_MASK               (0x00000008)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS3_BIT                (0x00000008)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS2_LSB                (2)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS2_WIDTH              (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS2_MASK               (0x00000004)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS2_BIT                (0x00000004)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS1_LSB                (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS1_WIDTH              (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS1_MASK               (0x00000002)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS1_BIT                (0x00000002)

#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS0_LSB                (0)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS0_WIDTH              (1)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS0_MASK               (0x00000001)
#define BSI_RXDFE_LOWPWR_MODE_STATUS_LOWPWR_MODE_EVT_STATUS0_BIT                (0x00000001)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET31_LSB                       (31)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET31_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET31_MASK                      (0x80000000)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET31_BIT                       (0x80000000)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET30_LSB                       (30)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET30_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET30_MASK                      (0x40000000)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET30_BIT                       (0x40000000)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET29_LSB                       (29)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET29_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET29_MASK                      (0x20000000)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET29_BIT                       (0x20000000)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET28_LSB                       (28)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET28_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET28_MASK                      (0x10000000)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET28_BIT                       (0x10000000)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET27_LSB                       (27)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET27_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET27_MASK                      (0x08000000)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET27_BIT                       (0x08000000)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET26_LSB                       (26)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET26_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET26_MASK                      (0x04000000)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET26_BIT                       (0x04000000)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET25_LSB                       (25)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET25_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET25_MASK                      (0x02000000)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET25_BIT                       (0x02000000)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET24_LSB                       (24)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET24_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET24_MASK                      (0x01000000)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET24_BIT                       (0x01000000)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET23_LSB                       (23)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET23_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET23_MASK                      (0x00800000)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET23_BIT                       (0x00800000)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET22_LSB                       (22)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET22_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET22_MASK                      (0x00400000)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET22_BIT                       (0x00400000)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET21_LSB                       (21)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET21_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET21_MASK                      (0x00200000)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET21_BIT                       (0x00200000)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET20_LSB                       (20)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET20_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET20_MASK                      (0x00100000)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET20_BIT                       (0x00100000)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET19_LSB                       (19)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET19_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET19_MASK                      (0x00080000)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET19_BIT                       (0x00080000)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET18_LSB                       (18)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET18_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET18_MASK                      (0x00040000)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET18_BIT                       (0x00040000)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET17_LSB                       (17)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET17_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET17_MASK                      (0x00020000)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET17_BIT                       (0x00020000)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET16_LSB                       (16)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET16_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET16_MASK                      (0x00010000)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET16_BIT                       (0x00010000)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET15_LSB                       (15)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET15_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET15_MASK                      (0x00008000)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET15_BIT                       (0x00008000)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET14_LSB                       (14)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET14_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET14_MASK                      (0x00004000)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET14_BIT                       (0x00004000)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET13_LSB                       (13)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET13_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET13_MASK                      (0x00002000)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET13_BIT                       (0x00002000)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET12_LSB                       (12)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET12_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET12_MASK                      (0x00001000)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET12_BIT                       (0x00001000)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET11_LSB                       (11)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET11_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET11_MASK                      (0x00000800)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET11_BIT                       (0x00000800)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET10_LSB                       (10)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET10_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET10_MASK                      (0x00000400)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET10_BIT                       (0x00000400)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET9_LSB                        (9)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET9_WIDTH                      (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET9_MASK                       (0x00000200)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET9_BIT                        (0x00000200)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET8_LSB                        (8)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET8_WIDTH                      (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET8_MASK                       (0x00000100)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET8_BIT                        (0x00000100)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET7_LSB                        (7)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET7_WIDTH                      (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET7_MASK                       (0x00000080)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET7_BIT                        (0x00000080)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET6_LSB                        (6)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET6_WIDTH                      (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET6_MASK                       (0x00000040)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET6_BIT                        (0x00000040)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET5_LSB                        (5)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET5_WIDTH                      (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET5_MASK                       (0x00000020)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET5_BIT                        (0x00000020)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET4_LSB                        (4)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET4_WIDTH                      (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET4_MASK                       (0x00000010)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET4_BIT                        (0x00000010)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET3_LSB                        (3)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET3_WIDTH                      (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET3_MASK                       (0x00000008)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET3_BIT                        (0x00000008)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET2_LSB                        (2)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET2_WIDTH                      (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET2_MASK                       (0x00000004)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET2_BIT                        (0x00000004)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET1_LSB                        (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET1_WIDTH                      (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET1_MASK                       (0x00000002)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET1_BIT                        (0x00000002)

#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET0_LSB                        (0)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET0_WIDTH                      (1)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET0_MASK                       (0x00000001)
#define BSI_RXDFE_LOWPWR_IMM_SET_LOWPWR_IMM_EVT_SET0_BIT                        (0x00000001)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR31_LSB                       (31)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR31_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR31_MASK                      (0x80000000)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR31_BIT                       (0x80000000)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR30_LSB                       (30)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR30_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR30_MASK                      (0x40000000)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR30_BIT                       (0x40000000)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR29_LSB                       (29)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR29_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR29_MASK                      (0x20000000)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR29_BIT                       (0x20000000)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR28_LSB                       (28)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR28_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR28_MASK                      (0x10000000)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR28_BIT                       (0x10000000)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR27_LSB                       (27)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR27_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR27_MASK                      (0x08000000)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR27_BIT                       (0x08000000)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR26_LSB                       (26)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR26_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR26_MASK                      (0x04000000)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR26_BIT                       (0x04000000)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR25_LSB                       (25)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR25_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR25_MASK                      (0x02000000)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR25_BIT                       (0x02000000)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR24_LSB                       (24)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR24_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR24_MASK                      (0x01000000)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR24_BIT                       (0x01000000)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR23_LSB                       (23)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR23_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR23_MASK                      (0x00800000)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR23_BIT                       (0x00800000)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR22_LSB                       (22)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR22_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR22_MASK                      (0x00400000)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR22_BIT                       (0x00400000)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR21_LSB                       (21)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR21_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR21_MASK                      (0x00200000)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR21_BIT                       (0x00200000)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR20_LSB                       (20)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR20_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR20_MASK                      (0x00100000)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR20_BIT                       (0x00100000)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR19_LSB                       (19)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR19_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR19_MASK                      (0x00080000)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR19_BIT                       (0x00080000)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR18_LSB                       (18)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR18_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR18_MASK                      (0x00040000)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR18_BIT                       (0x00040000)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR17_LSB                       (17)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR17_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR17_MASK                      (0x00020000)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR17_BIT                       (0x00020000)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR16_LSB                       (16)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR16_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR16_MASK                      (0x00010000)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR16_BIT                       (0x00010000)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR15_LSB                       (15)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR15_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR15_MASK                      (0x00008000)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR15_BIT                       (0x00008000)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR14_LSB                       (14)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR14_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR14_MASK                      (0x00004000)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR14_BIT                       (0x00004000)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR13_LSB                       (13)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR13_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR13_MASK                      (0x00002000)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR13_BIT                       (0x00002000)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR12_LSB                       (12)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR12_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR12_MASK                      (0x00001000)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR12_BIT                       (0x00001000)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR11_LSB                       (11)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR11_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR11_MASK                      (0x00000800)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR11_BIT                       (0x00000800)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR10_LSB                       (10)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR10_WIDTH                     (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR10_MASK                      (0x00000400)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR10_BIT                       (0x00000400)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR9_LSB                        (9)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR9_WIDTH                      (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR9_MASK                       (0x00000200)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR9_BIT                        (0x00000200)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR8_LSB                        (8)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR8_WIDTH                      (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR8_MASK                       (0x00000100)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR8_BIT                        (0x00000100)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR7_LSB                        (7)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR7_WIDTH                      (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR7_MASK                       (0x00000080)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR7_BIT                        (0x00000080)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR6_LSB                        (6)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR6_WIDTH                      (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR6_MASK                       (0x00000040)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR6_BIT                        (0x00000040)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR5_LSB                        (5)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR5_WIDTH                      (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR5_MASK                       (0x00000020)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR5_BIT                        (0x00000020)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR4_LSB                        (4)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR4_WIDTH                      (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR4_MASK                       (0x00000010)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR4_BIT                        (0x00000010)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR3_LSB                        (3)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR3_WIDTH                      (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR3_MASK                       (0x00000008)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR3_BIT                        (0x00000008)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR2_LSB                        (2)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR2_WIDTH                      (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR2_MASK                       (0x00000004)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR2_BIT                        (0x00000004)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR1_LSB                        (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR1_WIDTH                      (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR1_MASK                       (0x00000002)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR1_BIT                        (0x00000002)

#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR0_LSB                        (0)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR0_WIDTH                      (1)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR0_MASK                       (0x00000001)
#define BSI_RXDFE_LOWPWR_IMM_CLR_LOWPWR_IMM_EVT_CLR0_BIT                        (0x00000001)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS31_LSB                 (31)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS31_WIDTH               (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS31_MASK                (0x80000000)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS31_BIT                 (0x80000000)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS30_LSB                 (30)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS30_WIDTH               (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS30_MASK                (0x40000000)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS30_BIT                 (0x40000000)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS29_LSB                 (29)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS29_WIDTH               (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS29_MASK                (0x20000000)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS29_BIT                 (0x20000000)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS28_LSB                 (28)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS28_WIDTH               (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS28_MASK                (0x10000000)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS28_BIT                 (0x10000000)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS27_LSB                 (27)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS27_WIDTH               (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS27_MASK                (0x08000000)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS27_BIT                 (0x08000000)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS26_LSB                 (26)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS26_WIDTH               (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS26_MASK                (0x04000000)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS26_BIT                 (0x04000000)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS25_LSB                 (25)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS25_WIDTH               (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS25_MASK                (0x02000000)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS25_BIT                 (0x02000000)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS24_LSB                 (24)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS24_WIDTH               (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS24_MASK                (0x01000000)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS24_BIT                 (0x01000000)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS23_LSB                 (23)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS23_WIDTH               (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS23_MASK                (0x00800000)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS23_BIT                 (0x00800000)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS22_LSB                 (22)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS22_WIDTH               (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS22_MASK                (0x00400000)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS22_BIT                 (0x00400000)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS21_LSB                 (21)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS21_WIDTH               (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS21_MASK                (0x00200000)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS21_BIT                 (0x00200000)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS20_LSB                 (20)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS20_WIDTH               (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS20_MASK                (0x00100000)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS20_BIT                 (0x00100000)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS19_LSB                 (19)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS19_WIDTH               (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS19_MASK                (0x00080000)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS19_BIT                 (0x00080000)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS18_LSB                 (18)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS18_WIDTH               (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS18_MASK                (0x00040000)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS18_BIT                 (0x00040000)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS17_LSB                 (17)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS17_WIDTH               (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS17_MASK                (0x00020000)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS17_BIT                 (0x00020000)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS16_LSB                 (16)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS16_WIDTH               (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS16_MASK                (0x00010000)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS16_BIT                 (0x00010000)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS15_LSB                 (15)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS15_WIDTH               (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS15_MASK                (0x00008000)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS15_BIT                 (0x00008000)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS14_LSB                 (14)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS14_WIDTH               (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS14_MASK                (0x00004000)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS14_BIT                 (0x00004000)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS13_LSB                 (13)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS13_WIDTH               (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS13_MASK                (0x00002000)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS13_BIT                 (0x00002000)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS12_LSB                 (12)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS12_WIDTH               (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS12_MASK                (0x00001000)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS12_BIT                 (0x00001000)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS11_LSB                 (11)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS11_WIDTH               (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS11_MASK                (0x00000800)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS11_BIT                 (0x00000800)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS10_LSB                 (10)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS10_WIDTH               (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS10_MASK                (0x00000400)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS10_BIT                 (0x00000400)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS9_LSB                  (9)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS9_WIDTH                (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS9_MASK                 (0x00000200)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS9_BIT                  (0x00000200)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS8_LSB                  (8)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS8_WIDTH                (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS8_MASK                 (0x00000100)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS8_BIT                  (0x00000100)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS7_LSB                  (7)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS7_WIDTH                (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS7_MASK                 (0x00000080)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS7_BIT                  (0x00000080)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS6_LSB                  (6)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS6_WIDTH                (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS6_MASK                 (0x00000040)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS6_BIT                  (0x00000040)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS5_LSB                  (5)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS5_WIDTH                (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS5_MASK                 (0x00000020)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS5_BIT                  (0x00000020)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS4_LSB                  (4)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS4_WIDTH                (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS4_MASK                 (0x00000010)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS4_BIT                  (0x00000010)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS3_LSB                  (3)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS3_WIDTH                (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS3_MASK                 (0x00000008)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS3_BIT                  (0x00000008)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS2_LSB                  (2)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS2_WIDTH                (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS2_MASK                 (0x00000004)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS2_BIT                  (0x00000004)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS1_LSB                  (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS1_WIDTH                (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS1_MASK                 (0x00000002)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS1_BIT                  (0x00000002)

#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS0_LSB                  (0)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS0_WIDTH                (1)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS0_MASK                 (0x00000001)
#define BSI_RXDFE_LOWPWR_IMM_STATUS_LOWPWR_IMM_EVT_STATUS0_BIT                  (0x00000001)

#define BSI_TPC_EVT_CLR_RACH_EN_TPC_EVT_CLR_RACH_EN_LSB                         (0)
#define BSI_TPC_EVT_CLR_RACH_EN_TPC_EVT_CLR_RACH_EN_WIDTH                       (1)
#define BSI_TPC_EVT_CLR_RACH_EN_TPC_EVT_CLR_RACH_EN_MASK                        (0x00000001)
#define BSI_TPC_EVT_CLR_RACH_EN_TPC_EVT_CLR_RACH_EN_BIT                         (0x00000001)

#define BSI_TPC_EVT_CLR_RACH_DEBUG_TPC_RACH_UPDATE_CNT_LSB                      (8)
#define BSI_TPC_EVT_CLR_RACH_DEBUG_TPC_RACH_UPDATE_CNT_WIDTH                    (4)
#define BSI_TPC_EVT_CLR_RACH_DEBUG_TPC_RACH_UPDATE_CNT_MASK                     (0x00000F00)

#define BSI_TPC_EVT_CLR_RACH_DEBUG_TPC_RACH_UPDATE_STATUS_LSB                   (4)
#define BSI_TPC_EVT_CLR_RACH_DEBUG_TPC_RACH_UPDATE_STATUS_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_RACH_DEBUG_TPC_RACH_UPDATE_STATUS_MASK                  (0x00000010)
#define BSI_TPC_EVT_CLR_RACH_DEBUG_TPC_RACH_UPDATE_STATUS_BIT                   (0x00000010)

#define BSI_TPC_EVT_CLR_RACH_DEBUG_TPC_RACH_AI_LSB                              (0)
#define BSI_TPC_EVT_CLR_RACH_DEBUG_TPC_RACH_AI_WIDTH                            (2)
#define BSI_TPC_EVT_CLR_RACH_DEBUG_TPC_RACH_AI_MASK                             (0x00000003)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET31_LSB                 (31)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET31_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET31_MASK                (0x80000000)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET31_BIT                 (0x80000000)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET30_LSB                 (30)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET30_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET30_MASK                (0x40000000)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET30_BIT                 (0x40000000)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET29_LSB                 (29)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET29_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET29_MASK                (0x20000000)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET29_BIT                 (0x20000000)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET28_LSB                 (28)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET28_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET28_MASK                (0x10000000)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET28_BIT                 (0x10000000)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET27_LSB                 (27)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET27_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET27_MASK                (0x08000000)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET27_BIT                 (0x08000000)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET26_LSB                 (26)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET26_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET26_MASK                (0x04000000)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET26_BIT                 (0x04000000)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET25_LSB                 (25)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET25_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET25_MASK                (0x02000000)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET25_BIT                 (0x02000000)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET24_LSB                 (24)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET24_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET24_MASK                (0x01000000)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET24_BIT                 (0x01000000)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET23_LSB                 (23)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET23_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET23_MASK                (0x00800000)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET23_BIT                 (0x00800000)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET22_LSB                 (22)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET22_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET22_MASK                (0x00400000)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET22_BIT                 (0x00400000)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET21_LSB                 (21)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET21_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET21_MASK                (0x00200000)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET21_BIT                 (0x00200000)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET20_LSB                 (20)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET20_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET20_MASK                (0x00100000)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET20_BIT                 (0x00100000)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET19_LSB                 (19)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET19_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET19_MASK                (0x00080000)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET19_BIT                 (0x00080000)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET18_LSB                 (18)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET18_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET18_MASK                (0x00040000)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET18_BIT                 (0x00040000)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET17_LSB                 (17)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET17_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET17_MASK                (0x00020000)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET17_BIT                 (0x00020000)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET16_LSB                 (16)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET16_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET16_MASK                (0x00010000)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET16_BIT                 (0x00010000)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET15_LSB                 (15)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET15_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET15_MASK                (0x00008000)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET15_BIT                 (0x00008000)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET14_LSB                 (14)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET14_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET14_MASK                (0x00004000)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET14_BIT                 (0x00004000)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET13_LSB                 (13)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET13_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET13_MASK                (0x00002000)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET13_BIT                 (0x00002000)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET12_LSB                 (12)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET12_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET12_MASK                (0x00001000)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET12_BIT                 (0x00001000)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET11_LSB                 (11)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET11_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET11_MASK                (0x00000800)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET11_BIT                 (0x00000800)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET10_LSB                 (10)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET10_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET10_MASK                (0x00000400)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET10_BIT                 (0x00000400)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET9_LSB                  (9)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET9_WIDTH                (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET9_MASK                 (0x00000200)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET9_BIT                  (0x00000200)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET8_LSB                  (8)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET8_WIDTH                (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET8_MASK                 (0x00000100)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET8_BIT                  (0x00000100)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET7_LSB                  (7)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET7_WIDTH                (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET7_MASK                 (0x00000080)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET7_BIT                  (0x00000080)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET6_LSB                  (6)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET6_WIDTH                (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET6_MASK                 (0x00000040)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET6_BIT                  (0x00000040)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET5_LSB                  (5)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET5_WIDTH                (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET5_MASK                 (0x00000020)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET5_BIT                  (0x00000020)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET4_LSB                  (4)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET4_WIDTH                (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET4_MASK                 (0x00000010)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET4_BIT                  (0x00000010)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET3_LSB                  (3)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET3_WIDTH                (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET3_MASK                 (0x00000008)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET3_BIT                  (0x00000008)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET2_LSB                  (2)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET2_WIDTH                (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET2_MASK                 (0x00000004)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET2_BIT                  (0x00000004)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET1_LSB                  (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET1_WIDTH                (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET1_MASK                 (0x00000002)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET1_BIT                  (0x00000002)

#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET0_LSB                  (0)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET0_WIDTH                (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET0_MASK                 (0x00000001)
#define BSI_TPC_EVT_CLR_NOACK_SET_0_TPC_EVT_CLR_NOACK_SET0_BIT                  (0x00000001)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET63_LSB                 (31)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET63_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET63_MASK                (0x80000000)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET63_BIT                 (0x80000000)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET62_LSB                 (30)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET62_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET62_MASK                (0x40000000)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET62_BIT                 (0x40000000)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET61_LSB                 (29)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET61_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET61_MASK                (0x20000000)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET61_BIT                 (0x20000000)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET60_LSB                 (28)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET60_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET60_MASK                (0x10000000)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET60_BIT                 (0x10000000)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET59_LSB                 (27)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET59_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET59_MASK                (0x08000000)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET59_BIT                 (0x08000000)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET58_LSB                 (26)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET58_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET58_MASK                (0x04000000)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET58_BIT                 (0x04000000)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET57_LSB                 (25)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET57_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET57_MASK                (0x02000000)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET57_BIT                 (0x02000000)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET56_LSB                 (24)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET56_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET56_MASK                (0x01000000)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET56_BIT                 (0x01000000)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET55_LSB                 (23)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET55_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET55_MASK                (0x00800000)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET55_BIT                 (0x00800000)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET54_LSB                 (22)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET54_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET54_MASK                (0x00400000)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET54_BIT                 (0x00400000)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET53_LSB                 (21)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET53_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET53_MASK                (0x00200000)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET53_BIT                 (0x00200000)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET52_LSB                 (20)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET52_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET52_MASK                (0x00100000)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET52_BIT                 (0x00100000)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET51_LSB                 (19)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET51_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET51_MASK                (0x00080000)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET51_BIT                 (0x00080000)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET50_LSB                 (18)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET50_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET50_MASK                (0x00040000)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET50_BIT                 (0x00040000)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET49_LSB                 (17)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET49_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET49_MASK                (0x00020000)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET49_BIT                 (0x00020000)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET48_LSB                 (16)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET48_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET48_MASK                (0x00010000)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET48_BIT                 (0x00010000)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET47_LSB                 (15)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET47_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET47_MASK                (0x00008000)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET47_BIT                 (0x00008000)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET46_LSB                 (14)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET46_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET46_MASK                (0x00004000)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET46_BIT                 (0x00004000)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET45_LSB                 (13)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET45_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET45_MASK                (0x00002000)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET45_BIT                 (0x00002000)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET44_LSB                 (12)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET44_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET44_MASK                (0x00001000)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET44_BIT                 (0x00001000)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET43_LSB                 (11)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET43_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET43_MASK                (0x00000800)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET43_BIT                 (0x00000800)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET42_LSB                 (10)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET42_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET42_MASK                (0x00000400)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET42_BIT                 (0x00000400)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET41_LSB                 (9)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET41_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET41_MASK                (0x00000200)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET41_BIT                 (0x00000200)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET40_LSB                 (8)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET40_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET40_MASK                (0x00000100)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET40_BIT                 (0x00000100)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET39_LSB                 (7)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET39_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET39_MASK                (0x00000080)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET39_BIT                 (0x00000080)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET38_LSB                 (6)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET38_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET38_MASK                (0x00000040)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET38_BIT                 (0x00000040)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET37_LSB                 (5)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET37_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET37_MASK                (0x00000020)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET37_BIT                 (0x00000020)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET36_LSB                 (4)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET36_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET36_MASK                (0x00000010)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET36_BIT                 (0x00000010)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET35_LSB                 (3)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET35_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET35_MASK                (0x00000008)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET35_BIT                 (0x00000008)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET34_LSB                 (2)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET34_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET34_MASK                (0x00000004)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET34_BIT                 (0x00000004)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET33_LSB                 (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET33_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET33_MASK                (0x00000002)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET33_BIT                 (0x00000002)

#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET32_LSB                 (0)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET32_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET32_MASK                (0x00000001)
#define BSI_TPC_EVT_CLR_NOACK_SET_1_TPC_EVT_CLR_NOACK_SET32_BIT                 (0x00000001)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR31_LSB                 (31)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR31_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR31_MASK                (0x80000000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR31_BIT                 (0x80000000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR30_LSB                 (30)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR30_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR30_MASK                (0x40000000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR30_BIT                 (0x40000000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR29_LSB                 (29)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR29_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR29_MASK                (0x20000000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR29_BIT                 (0x20000000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR28_LSB                 (28)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR28_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR28_MASK                (0x10000000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR28_BIT                 (0x10000000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR27_LSB                 (27)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR27_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR27_MASK                (0x08000000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR27_BIT                 (0x08000000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR26_LSB                 (26)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR26_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR26_MASK                (0x04000000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR26_BIT                 (0x04000000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR25_LSB                 (25)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR25_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR25_MASK                (0x02000000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR25_BIT                 (0x02000000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR24_LSB                 (24)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR24_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR24_MASK                (0x01000000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR24_BIT                 (0x01000000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR23_LSB                 (23)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR23_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR23_MASK                (0x00800000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR23_BIT                 (0x00800000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR22_LSB                 (22)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR22_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR22_MASK                (0x00400000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR22_BIT                 (0x00400000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR21_LSB                 (21)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR21_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR21_MASK                (0x00200000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR21_BIT                 (0x00200000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR20_LSB                 (20)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR20_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR20_MASK                (0x00100000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR20_BIT                 (0x00100000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR19_LSB                 (19)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR19_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR19_MASK                (0x00080000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR19_BIT                 (0x00080000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR18_LSB                 (18)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR18_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR18_MASK                (0x00040000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR18_BIT                 (0x00040000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR17_LSB                 (17)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR17_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR17_MASK                (0x00020000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR17_BIT                 (0x00020000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR16_LSB                 (16)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR16_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR16_MASK                (0x00010000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR16_BIT                 (0x00010000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR15_LSB                 (15)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR15_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR15_MASK                (0x00008000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR15_BIT                 (0x00008000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR14_LSB                 (14)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR14_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR14_MASK                (0x00004000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR14_BIT                 (0x00004000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR13_LSB                 (13)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR13_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR13_MASK                (0x00002000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR13_BIT                 (0x00002000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR12_LSB                 (12)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR12_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR12_MASK                (0x00001000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR12_BIT                 (0x00001000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR11_LSB                 (11)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR11_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR11_MASK                (0x00000800)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR11_BIT                 (0x00000800)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR10_LSB                 (10)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR10_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR10_MASK                (0x00000400)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR10_BIT                 (0x00000400)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR9_LSB                  (9)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR9_WIDTH                (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR9_MASK                 (0x00000200)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR9_BIT                  (0x00000200)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR8_LSB                  (8)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR8_WIDTH                (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR8_MASK                 (0x00000100)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR8_BIT                  (0x00000100)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR7_LSB                  (7)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR7_WIDTH                (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR7_MASK                 (0x00000080)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR7_BIT                  (0x00000080)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR6_LSB                  (6)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR6_WIDTH                (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR6_MASK                 (0x00000040)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR6_BIT                  (0x00000040)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR5_LSB                  (5)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR5_WIDTH                (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR5_MASK                 (0x00000020)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR5_BIT                  (0x00000020)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR4_LSB                  (4)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR4_WIDTH                (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR4_MASK                 (0x00000010)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR4_BIT                  (0x00000010)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR3_LSB                  (3)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR3_WIDTH                (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR3_MASK                 (0x00000008)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR3_BIT                  (0x00000008)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR2_LSB                  (2)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR2_WIDTH                (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR2_MASK                 (0x00000004)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR2_BIT                  (0x00000004)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR1_LSB                  (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR1_WIDTH                (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR1_MASK                 (0x00000002)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR1_BIT                  (0x00000002)

#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR0_LSB                  (0)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR0_WIDTH                (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR0_MASK                 (0x00000001)
#define BSI_TPC_EVT_CLR_NOACK_CLR_0_TPC_EVT_CLR_NOACK_CLR0_BIT                  (0x00000001)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR63_LSB                 (31)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR63_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR63_MASK                (0x80000000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR63_BIT                 (0x80000000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR62_LSB                 (30)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR62_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR62_MASK                (0x40000000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR62_BIT                 (0x40000000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR61_LSB                 (29)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR61_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR61_MASK                (0x20000000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR61_BIT                 (0x20000000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR60_LSB                 (28)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR60_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR60_MASK                (0x10000000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR60_BIT                 (0x10000000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR59_LSB                 (27)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR59_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR59_MASK                (0x08000000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR59_BIT                 (0x08000000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR58_LSB                 (26)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR58_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR58_MASK                (0x04000000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR58_BIT                 (0x04000000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR57_LSB                 (25)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR57_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR57_MASK                (0x02000000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR57_BIT                 (0x02000000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR56_LSB                 (24)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR56_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR56_MASK                (0x01000000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR56_BIT                 (0x01000000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR55_LSB                 (23)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR55_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR55_MASK                (0x00800000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR55_BIT                 (0x00800000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR54_LSB                 (22)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR54_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR54_MASK                (0x00400000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR54_BIT                 (0x00400000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR53_LSB                 (21)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR53_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR53_MASK                (0x00200000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR53_BIT                 (0x00200000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR52_LSB                 (20)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR52_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR52_MASK                (0x00100000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR52_BIT                 (0x00100000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR51_LSB                 (19)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR51_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR51_MASK                (0x00080000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR51_BIT                 (0x00080000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR50_LSB                 (18)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR50_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR50_MASK                (0x00040000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR50_BIT                 (0x00040000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR49_LSB                 (17)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR49_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR49_MASK                (0x00020000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR49_BIT                 (0x00020000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR48_LSB                 (16)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR48_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR48_MASK                (0x00010000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR48_BIT                 (0x00010000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR47_LSB                 (15)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR47_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR47_MASK                (0x00008000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR47_BIT                 (0x00008000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR46_LSB                 (14)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR46_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR46_MASK                (0x00004000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR46_BIT                 (0x00004000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR45_LSB                 (13)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR45_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR45_MASK                (0x00002000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR45_BIT                 (0x00002000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR44_LSB                 (12)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR44_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR44_MASK                (0x00001000)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR44_BIT                 (0x00001000)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR43_LSB                 (11)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR43_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR43_MASK                (0x00000800)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR43_BIT                 (0x00000800)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR42_LSB                 (10)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR42_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR42_MASK                (0x00000400)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR42_BIT                 (0x00000400)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR41_LSB                 (9)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR41_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR41_MASK                (0x00000200)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR41_BIT                 (0x00000200)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR40_LSB                 (8)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR40_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR40_MASK                (0x00000100)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR40_BIT                 (0x00000100)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR39_LSB                 (7)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR39_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR39_MASK                (0x00000080)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR39_BIT                 (0x00000080)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR38_LSB                 (6)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR38_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR38_MASK                (0x00000040)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR38_BIT                 (0x00000040)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR37_LSB                 (5)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR37_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR37_MASK                (0x00000020)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR37_BIT                 (0x00000020)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR36_LSB                 (4)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR36_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR36_MASK                (0x00000010)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR36_BIT                 (0x00000010)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR35_LSB                 (3)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR35_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR35_MASK                (0x00000008)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR35_BIT                 (0x00000008)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR34_LSB                 (2)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR34_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR34_MASK                (0x00000004)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR34_BIT                 (0x00000004)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR33_LSB                 (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR33_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR33_MASK                (0x00000002)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR33_BIT                 (0x00000002)

#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR32_LSB                 (0)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR32_WIDTH               (1)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR32_MASK                (0x00000001)
#define BSI_TPC_EVT_CLR_NOACK_CLR_1_TPC_EVT_CLR_NOACK_CLR32_BIT                 (0x00000001)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS31_LSB           (31)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS31_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS31_MASK          (0x80000000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS31_BIT           (0x80000000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS30_LSB           (30)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS30_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS30_MASK          (0x40000000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS30_BIT           (0x40000000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS29_LSB           (29)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS29_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS29_MASK          (0x20000000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS29_BIT           (0x20000000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS28_LSB           (28)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS28_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS28_MASK          (0x10000000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS28_BIT           (0x10000000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS27_LSB           (27)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS27_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS27_MASK          (0x08000000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS27_BIT           (0x08000000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS26_LSB           (26)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS26_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS26_MASK          (0x04000000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS26_BIT           (0x04000000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS25_LSB           (25)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS25_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS25_MASK          (0x02000000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS25_BIT           (0x02000000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS24_LSB           (24)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS24_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS24_MASK          (0x01000000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS24_BIT           (0x01000000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS23_LSB           (23)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS23_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS23_MASK          (0x00800000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS23_BIT           (0x00800000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS22_LSB           (22)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS22_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS22_MASK          (0x00400000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS22_BIT           (0x00400000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS21_LSB           (21)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS21_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS21_MASK          (0x00200000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS21_BIT           (0x00200000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS20_LSB           (20)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS20_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS20_MASK          (0x00100000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS20_BIT           (0x00100000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS19_LSB           (19)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS19_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS19_MASK          (0x00080000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS19_BIT           (0x00080000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS18_LSB           (18)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS18_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS18_MASK          (0x00040000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS18_BIT           (0x00040000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS17_LSB           (17)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS17_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS17_MASK          (0x00020000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS17_BIT           (0x00020000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS16_LSB           (16)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS16_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS16_MASK          (0x00010000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS16_BIT           (0x00010000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS15_LSB           (15)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS15_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS15_MASK          (0x00008000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS15_BIT           (0x00008000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS14_LSB           (14)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS14_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS14_MASK          (0x00004000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS14_BIT           (0x00004000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS13_LSB           (13)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS13_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS13_MASK          (0x00002000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS13_BIT           (0x00002000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS12_LSB           (12)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS12_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS12_MASK          (0x00001000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS12_BIT           (0x00001000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS11_LSB           (11)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS11_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS11_MASK          (0x00000800)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS11_BIT           (0x00000800)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS10_LSB           (10)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS10_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS10_MASK          (0x00000400)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS10_BIT           (0x00000400)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS9_LSB            (9)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS9_WIDTH          (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS9_MASK           (0x00000200)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS9_BIT            (0x00000200)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS8_LSB            (8)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS8_WIDTH          (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS8_MASK           (0x00000100)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS8_BIT            (0x00000100)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS7_LSB            (7)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS7_WIDTH          (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS7_MASK           (0x00000080)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS7_BIT            (0x00000080)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS6_LSB            (6)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS6_WIDTH          (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS6_MASK           (0x00000040)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS6_BIT            (0x00000040)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS5_LSB            (5)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS5_WIDTH          (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS5_MASK           (0x00000020)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS5_BIT            (0x00000020)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS4_LSB            (4)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS4_WIDTH          (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS4_MASK           (0x00000010)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS4_BIT            (0x00000010)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS3_LSB            (3)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS3_WIDTH          (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS3_MASK           (0x00000008)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS3_BIT            (0x00000008)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS2_LSB            (2)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS2_WIDTH          (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS2_MASK           (0x00000004)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS2_BIT            (0x00000004)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS1_LSB            (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS1_WIDTH          (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS1_MASK           (0x00000002)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS1_BIT            (0x00000002)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS0_LSB            (0)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS0_WIDTH          (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS0_MASK           (0x00000001)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_0_TPC_EVT_CLR_NOACK_STATUS0_BIT            (0x00000001)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS63_LSB           (31)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS63_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS63_MASK          (0x80000000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS63_BIT           (0x80000000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS62_LSB           (30)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS62_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS62_MASK          (0x40000000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS62_BIT           (0x40000000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS61_LSB           (29)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS61_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS61_MASK          (0x20000000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS61_BIT           (0x20000000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS60_LSB           (28)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS60_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS60_MASK          (0x10000000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS60_BIT           (0x10000000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS59_LSB           (27)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS59_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS59_MASK          (0x08000000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS59_BIT           (0x08000000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS58_LSB           (26)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS58_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS58_MASK          (0x04000000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS58_BIT           (0x04000000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS57_LSB           (25)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS57_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS57_MASK          (0x02000000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS57_BIT           (0x02000000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS56_LSB           (24)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS56_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS56_MASK          (0x01000000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS56_BIT           (0x01000000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS55_LSB           (23)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS55_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS55_MASK          (0x00800000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS55_BIT           (0x00800000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS54_LSB           (22)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS54_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS54_MASK          (0x00400000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS54_BIT           (0x00400000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS53_LSB           (21)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS53_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS53_MASK          (0x00200000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS53_BIT           (0x00200000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS52_LSB           (20)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS52_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS52_MASK          (0x00100000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS52_BIT           (0x00100000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS51_LSB           (19)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS51_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS51_MASK          (0x00080000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS51_BIT           (0x00080000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS50_LSB           (18)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS50_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS50_MASK          (0x00040000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS50_BIT           (0x00040000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS49_LSB           (17)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS49_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS49_MASK          (0x00020000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS49_BIT           (0x00020000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS48_LSB           (16)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS48_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS48_MASK          (0x00010000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS48_BIT           (0x00010000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS47_LSB           (15)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS47_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS47_MASK          (0x00008000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS47_BIT           (0x00008000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS46_LSB           (14)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS46_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS46_MASK          (0x00004000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS46_BIT           (0x00004000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS45_LSB           (13)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS45_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS45_MASK          (0x00002000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS45_BIT           (0x00002000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS44_LSB           (12)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS44_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS44_MASK          (0x00001000)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS44_BIT           (0x00001000)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS43_LSB           (11)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS43_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS43_MASK          (0x00000800)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS43_BIT           (0x00000800)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS42_LSB           (10)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS42_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS42_MASK          (0x00000400)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS42_BIT           (0x00000400)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS41_LSB           (9)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS41_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS41_MASK          (0x00000200)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS41_BIT           (0x00000200)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS40_LSB           (8)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS40_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS40_MASK          (0x00000100)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS40_BIT           (0x00000100)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS39_LSB           (7)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS39_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS39_MASK          (0x00000080)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS39_BIT           (0x00000080)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS38_LSB           (6)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS38_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS38_MASK          (0x00000040)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS38_BIT           (0x00000040)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS37_LSB           (5)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS37_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS37_MASK          (0x00000020)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS37_BIT           (0x00000020)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS36_LSB           (4)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS36_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS36_MASK          (0x00000010)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS36_BIT           (0x00000010)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS35_LSB           (3)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS35_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS35_MASK          (0x00000008)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS35_BIT           (0x00000008)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS34_LSB           (2)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS34_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS34_MASK          (0x00000004)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS34_BIT           (0x00000004)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS33_LSB           (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS33_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS33_MASK          (0x00000002)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS33_BIT           (0x00000002)

#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS32_LSB           (0)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS32_WIDTH         (1)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS32_MASK          (0x00000001)
#define BSI_TPC_EVT_CLR_NOACK_STATUS_1_TPC_EVT_CLR_NOACK_STATUS32_BIT           (0x00000001)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET31_LSB                     (31)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET31_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET31_MASK                    (0x80000000)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET31_BIT                     (0x80000000)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET30_LSB                     (30)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET30_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET30_MASK                    (0x40000000)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET30_BIT                     (0x40000000)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET29_LSB                     (29)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET29_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET29_MASK                    (0x20000000)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET29_BIT                     (0x20000000)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET28_LSB                     (28)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET28_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET28_MASK                    (0x10000000)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET28_BIT                     (0x10000000)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET27_LSB                     (27)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET27_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET27_MASK                    (0x08000000)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET27_BIT                     (0x08000000)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET26_LSB                     (26)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET26_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET26_MASK                    (0x04000000)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET26_BIT                     (0x04000000)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET25_LSB                     (25)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET25_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET25_MASK                    (0x02000000)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET25_BIT                     (0x02000000)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET24_LSB                     (24)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET24_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET24_MASK                    (0x01000000)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET24_BIT                     (0x01000000)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET23_LSB                     (23)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET23_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET23_MASK                    (0x00800000)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET23_BIT                     (0x00800000)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET22_LSB                     (22)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET22_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET22_MASK                    (0x00400000)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET22_BIT                     (0x00400000)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET21_LSB                     (21)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET21_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET21_MASK                    (0x00200000)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET21_BIT                     (0x00200000)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET20_LSB                     (20)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET20_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET20_MASK                    (0x00100000)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET20_BIT                     (0x00100000)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET19_LSB                     (19)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET19_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET19_MASK                    (0x00080000)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET19_BIT                     (0x00080000)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET18_LSB                     (18)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET18_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET18_MASK                    (0x00040000)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET18_BIT                     (0x00040000)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET17_LSB                     (17)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET17_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET17_MASK                    (0x00020000)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET17_BIT                     (0x00020000)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET16_LSB                     (16)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET16_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET16_MASK                    (0x00010000)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET16_BIT                     (0x00010000)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET15_LSB                     (15)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET15_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET15_MASK                    (0x00008000)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET15_BIT                     (0x00008000)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET14_LSB                     (14)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET14_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET14_MASK                    (0x00004000)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET14_BIT                     (0x00004000)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET13_LSB                     (13)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET13_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET13_MASK                    (0x00002000)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET13_BIT                     (0x00002000)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET12_LSB                     (12)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET12_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET12_MASK                    (0x00001000)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET12_BIT                     (0x00001000)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET11_LSB                     (11)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET11_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET11_MASK                    (0x00000800)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET11_BIT                     (0x00000800)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET10_LSB                     (10)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET10_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET10_MASK                    (0x00000400)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET10_BIT                     (0x00000400)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET9_LSB                      (9)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET9_WIDTH                    (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET9_MASK                     (0x00000200)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET9_BIT                      (0x00000200)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET8_LSB                      (8)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET8_WIDTH                    (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET8_MASK                     (0x00000100)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET8_BIT                      (0x00000100)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET7_LSB                      (7)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET7_WIDTH                    (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET7_MASK                     (0x00000080)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET7_BIT                      (0x00000080)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET6_LSB                      (6)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET6_WIDTH                    (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET6_MASK                     (0x00000040)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET6_BIT                      (0x00000040)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET5_LSB                      (5)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET5_WIDTH                    (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET5_MASK                     (0x00000020)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET5_BIT                      (0x00000020)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET4_LSB                      (4)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET4_WIDTH                    (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET4_MASK                     (0x00000010)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET4_BIT                      (0x00000010)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET3_LSB                      (3)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET3_WIDTH                    (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET3_MASK                     (0x00000008)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET3_BIT                      (0x00000008)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET2_LSB                      (2)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET2_WIDTH                    (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET2_MASK                     (0x00000004)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET2_BIT                      (0x00000004)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET1_LSB                      (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET1_WIDTH                    (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET1_MASK                     (0x00000002)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET1_BIT                      (0x00000002)

#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET0_LSB                      (0)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET0_WIDTH                    (1)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET0_MASK                     (0x00000001)
#define BSI_TPC_EVT_CLR_ACK_SET_0_TPC_EVT_CLR_ACK_SET0_BIT                      (0x00000001)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET63_LSB                     (31)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET63_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET63_MASK                    (0x80000000)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET63_BIT                     (0x80000000)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET62_LSB                     (30)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET62_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET62_MASK                    (0x40000000)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET62_BIT                     (0x40000000)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET61_LSB                     (29)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET61_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET61_MASK                    (0x20000000)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET61_BIT                     (0x20000000)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET60_LSB                     (28)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET60_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET60_MASK                    (0x10000000)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET60_BIT                     (0x10000000)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET59_LSB                     (27)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET59_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET59_MASK                    (0x08000000)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET59_BIT                     (0x08000000)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET58_LSB                     (26)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET58_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET58_MASK                    (0x04000000)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET58_BIT                     (0x04000000)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET57_LSB                     (25)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET57_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET57_MASK                    (0x02000000)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET57_BIT                     (0x02000000)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET56_LSB                     (24)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET56_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET56_MASK                    (0x01000000)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET56_BIT                     (0x01000000)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET55_LSB                     (23)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET55_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET55_MASK                    (0x00800000)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET55_BIT                     (0x00800000)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET54_LSB                     (22)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET54_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET54_MASK                    (0x00400000)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET54_BIT                     (0x00400000)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET53_LSB                     (21)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET53_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET53_MASK                    (0x00200000)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET53_BIT                     (0x00200000)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET52_LSB                     (20)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET52_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET52_MASK                    (0x00100000)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET52_BIT                     (0x00100000)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET51_LSB                     (19)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET51_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET51_MASK                    (0x00080000)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET51_BIT                     (0x00080000)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET50_LSB                     (18)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET50_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET50_MASK                    (0x00040000)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET50_BIT                     (0x00040000)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET49_LSB                     (17)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET49_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET49_MASK                    (0x00020000)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET49_BIT                     (0x00020000)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET48_LSB                     (16)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET48_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET48_MASK                    (0x00010000)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET48_BIT                     (0x00010000)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET47_LSB                     (15)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET47_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET47_MASK                    (0x00008000)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET47_BIT                     (0x00008000)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET46_LSB                     (14)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET46_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET46_MASK                    (0x00004000)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET46_BIT                     (0x00004000)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET45_LSB                     (13)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET45_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET45_MASK                    (0x00002000)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET45_BIT                     (0x00002000)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET44_LSB                     (12)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET44_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET44_MASK                    (0x00001000)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET44_BIT                     (0x00001000)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET43_LSB                     (11)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET43_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET43_MASK                    (0x00000800)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET43_BIT                     (0x00000800)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET42_LSB                     (10)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET42_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET42_MASK                    (0x00000400)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET42_BIT                     (0x00000400)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET41_LSB                     (9)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET41_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET41_MASK                    (0x00000200)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET41_BIT                     (0x00000200)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET40_LSB                     (8)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET40_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET40_MASK                    (0x00000100)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET40_BIT                     (0x00000100)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET39_LSB                     (7)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET39_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET39_MASK                    (0x00000080)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET39_BIT                     (0x00000080)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET38_LSB                     (6)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET38_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET38_MASK                    (0x00000040)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET38_BIT                     (0x00000040)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET37_LSB                     (5)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET37_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET37_MASK                    (0x00000020)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET37_BIT                     (0x00000020)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET36_LSB                     (4)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET36_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET36_MASK                    (0x00000010)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET36_BIT                     (0x00000010)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET35_LSB                     (3)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET35_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET35_MASK                    (0x00000008)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET35_BIT                     (0x00000008)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET34_LSB                     (2)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET34_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET34_MASK                    (0x00000004)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET34_BIT                     (0x00000004)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET33_LSB                     (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET33_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET33_MASK                    (0x00000002)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET33_BIT                     (0x00000002)

#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET32_LSB                     (0)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET32_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET32_MASK                    (0x00000001)
#define BSI_TPC_EVT_CLR_ACK_SET_1_TPC_EVT_CLR_ACK_SET32_BIT                     (0x00000001)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR31_LSB                     (31)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR31_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR31_MASK                    (0x80000000)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR31_BIT                     (0x80000000)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR30_LSB                     (30)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR30_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR30_MASK                    (0x40000000)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR30_BIT                     (0x40000000)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR29_LSB                     (29)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR29_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR29_MASK                    (0x20000000)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR29_BIT                     (0x20000000)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR28_LSB                     (28)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR28_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR28_MASK                    (0x10000000)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR28_BIT                     (0x10000000)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR27_LSB                     (27)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR27_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR27_MASK                    (0x08000000)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR27_BIT                     (0x08000000)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR26_LSB                     (26)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR26_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR26_MASK                    (0x04000000)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR26_BIT                     (0x04000000)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR25_LSB                     (25)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR25_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR25_MASK                    (0x02000000)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR25_BIT                     (0x02000000)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR24_LSB                     (24)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR24_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR24_MASK                    (0x01000000)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR24_BIT                     (0x01000000)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR23_LSB                     (23)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR23_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR23_MASK                    (0x00800000)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR23_BIT                     (0x00800000)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR22_LSB                     (22)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR22_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR22_MASK                    (0x00400000)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR22_BIT                     (0x00400000)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR21_LSB                     (21)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR21_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR21_MASK                    (0x00200000)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR21_BIT                     (0x00200000)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR20_LSB                     (20)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR20_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR20_MASK                    (0x00100000)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR20_BIT                     (0x00100000)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR19_LSB                     (19)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR19_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR19_MASK                    (0x00080000)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR19_BIT                     (0x00080000)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR18_LSB                     (18)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR18_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR18_MASK                    (0x00040000)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR18_BIT                     (0x00040000)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR17_LSB                     (17)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR17_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR17_MASK                    (0x00020000)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR17_BIT                     (0x00020000)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR16_LSB                     (16)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR16_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR16_MASK                    (0x00010000)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR16_BIT                     (0x00010000)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR15_LSB                     (15)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR15_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR15_MASK                    (0x00008000)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR15_BIT                     (0x00008000)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR14_LSB                     (14)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR14_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR14_MASK                    (0x00004000)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR14_BIT                     (0x00004000)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR13_LSB                     (13)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR13_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR13_MASK                    (0x00002000)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR13_BIT                     (0x00002000)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR12_LSB                     (12)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR12_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR12_MASK                    (0x00001000)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR12_BIT                     (0x00001000)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR11_LSB                     (11)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR11_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR11_MASK                    (0x00000800)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR11_BIT                     (0x00000800)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR10_LSB                     (10)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR10_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR10_MASK                    (0x00000400)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR10_BIT                     (0x00000400)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR9_LSB                      (9)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR9_WIDTH                    (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR9_MASK                     (0x00000200)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR9_BIT                      (0x00000200)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR8_LSB                      (8)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR8_WIDTH                    (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR8_MASK                     (0x00000100)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR8_BIT                      (0x00000100)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR7_LSB                      (7)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR7_WIDTH                    (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR7_MASK                     (0x00000080)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR7_BIT                      (0x00000080)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR6_LSB                      (6)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR6_WIDTH                    (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR6_MASK                     (0x00000040)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR6_BIT                      (0x00000040)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR5_LSB                      (5)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR5_WIDTH                    (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR5_MASK                     (0x00000020)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR5_BIT                      (0x00000020)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR4_LSB                      (4)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR4_WIDTH                    (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR4_MASK                     (0x00000010)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR4_BIT                      (0x00000010)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR3_LSB                      (3)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR3_WIDTH                    (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR3_MASK                     (0x00000008)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR3_BIT                      (0x00000008)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR2_LSB                      (2)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR2_WIDTH                    (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR2_MASK                     (0x00000004)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR2_BIT                      (0x00000004)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR1_LSB                      (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR1_WIDTH                    (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR1_MASK                     (0x00000002)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR1_BIT                      (0x00000002)

#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR0_LSB                      (0)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR0_WIDTH                    (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR0_MASK                     (0x00000001)
#define BSI_TPC_EVT_CLR_ACK_CLR_0_TPC_EVT_CLR_ACK_CLR0_BIT                      (0x00000001)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR63_LSB                     (31)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR63_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR63_MASK                    (0x80000000)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR63_BIT                     (0x80000000)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR62_LSB                     (30)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR62_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR62_MASK                    (0x40000000)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR62_BIT                     (0x40000000)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR61_LSB                     (29)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR61_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR61_MASK                    (0x20000000)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR61_BIT                     (0x20000000)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR60_LSB                     (28)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR60_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR60_MASK                    (0x10000000)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR60_BIT                     (0x10000000)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR59_LSB                     (27)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR59_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR59_MASK                    (0x08000000)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR59_BIT                     (0x08000000)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR58_LSB                     (26)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR58_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR58_MASK                    (0x04000000)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR58_BIT                     (0x04000000)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR57_LSB                     (25)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR57_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR57_MASK                    (0x02000000)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR57_BIT                     (0x02000000)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR56_LSB                     (24)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR56_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR56_MASK                    (0x01000000)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR56_BIT                     (0x01000000)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR55_LSB                     (23)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR55_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR55_MASK                    (0x00800000)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR55_BIT                     (0x00800000)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR54_LSB                     (22)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR54_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR54_MASK                    (0x00400000)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR54_BIT                     (0x00400000)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR53_LSB                     (21)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR53_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR53_MASK                    (0x00200000)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR53_BIT                     (0x00200000)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR52_LSB                     (20)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR52_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR52_MASK                    (0x00100000)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR52_BIT                     (0x00100000)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR51_LSB                     (19)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR51_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR51_MASK                    (0x00080000)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR51_BIT                     (0x00080000)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR50_LSB                     (18)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR50_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR50_MASK                    (0x00040000)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR50_BIT                     (0x00040000)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR49_LSB                     (17)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR49_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR49_MASK                    (0x00020000)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR49_BIT                     (0x00020000)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR48_LSB                     (16)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR48_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR48_MASK                    (0x00010000)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR48_BIT                     (0x00010000)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR47_LSB                     (15)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR47_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR47_MASK                    (0x00008000)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR47_BIT                     (0x00008000)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR46_LSB                     (14)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR46_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR46_MASK                    (0x00004000)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR46_BIT                     (0x00004000)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR45_LSB                     (13)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR45_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR45_MASK                    (0x00002000)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR45_BIT                     (0x00002000)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR44_LSB                     (12)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR44_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR44_MASK                    (0x00001000)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR44_BIT                     (0x00001000)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR43_LSB                     (11)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR43_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR43_MASK                    (0x00000800)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR43_BIT                     (0x00000800)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR42_LSB                     (10)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR42_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR42_MASK                    (0x00000400)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR42_BIT                     (0x00000400)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR41_LSB                     (9)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR41_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR41_MASK                    (0x00000200)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR41_BIT                     (0x00000200)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR40_LSB                     (8)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR40_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR40_MASK                    (0x00000100)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR40_BIT                     (0x00000100)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR39_LSB                     (7)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR39_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR39_MASK                    (0x00000080)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR39_BIT                     (0x00000080)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR38_LSB                     (6)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR38_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR38_MASK                    (0x00000040)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR38_BIT                     (0x00000040)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR37_LSB                     (5)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR37_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR37_MASK                    (0x00000020)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR37_BIT                     (0x00000020)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR36_LSB                     (4)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR36_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR36_MASK                    (0x00000010)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR36_BIT                     (0x00000010)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR35_LSB                     (3)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR35_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR35_MASK                    (0x00000008)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR35_BIT                     (0x00000008)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR34_LSB                     (2)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR34_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR34_MASK                    (0x00000004)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR34_BIT                     (0x00000004)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR33_LSB                     (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR33_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR33_MASK                    (0x00000002)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR33_BIT                     (0x00000002)

#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR32_LSB                     (0)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR32_WIDTH                   (1)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR32_MASK                    (0x00000001)
#define BSI_TPC_EVT_CLR_ACK_CLR_1_TPC_EVT_CLR_ACK_CLR32_BIT                     (0x00000001)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS31_LSB               (31)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS31_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS31_MASK              (0x80000000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS31_BIT               (0x80000000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS30_LSB               (30)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS30_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS30_MASK              (0x40000000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS30_BIT               (0x40000000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS29_LSB               (29)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS29_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS29_MASK              (0x20000000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS29_BIT               (0x20000000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS28_LSB               (28)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS28_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS28_MASK              (0x10000000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS28_BIT               (0x10000000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS27_LSB               (27)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS27_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS27_MASK              (0x08000000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS27_BIT               (0x08000000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS26_LSB               (26)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS26_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS26_MASK              (0x04000000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS26_BIT               (0x04000000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS25_LSB               (25)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS25_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS25_MASK              (0x02000000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS25_BIT               (0x02000000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS24_LSB               (24)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS24_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS24_MASK              (0x01000000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS24_BIT               (0x01000000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS23_LSB               (23)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS23_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS23_MASK              (0x00800000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS23_BIT               (0x00800000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS22_LSB               (22)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS22_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS22_MASK              (0x00400000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS22_BIT               (0x00400000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS21_LSB               (21)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS21_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS21_MASK              (0x00200000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS21_BIT               (0x00200000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS20_LSB               (20)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS20_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS20_MASK              (0x00100000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS20_BIT               (0x00100000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS19_LSB               (19)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS19_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS19_MASK              (0x00080000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS19_BIT               (0x00080000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS18_LSB               (18)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS18_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS18_MASK              (0x00040000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS18_BIT               (0x00040000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS17_LSB               (17)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS17_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS17_MASK              (0x00020000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS17_BIT               (0x00020000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS16_LSB               (16)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS16_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS16_MASK              (0x00010000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS16_BIT               (0x00010000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS15_LSB               (15)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS15_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS15_MASK              (0x00008000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS15_BIT               (0x00008000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS14_LSB               (14)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS14_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS14_MASK              (0x00004000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS14_BIT               (0x00004000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS13_LSB               (13)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS13_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS13_MASK              (0x00002000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS13_BIT               (0x00002000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS12_LSB               (12)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS12_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS12_MASK              (0x00001000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS12_BIT               (0x00001000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS11_LSB               (11)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS11_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS11_MASK              (0x00000800)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS11_BIT               (0x00000800)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS10_LSB               (10)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS10_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS10_MASK              (0x00000400)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS10_BIT               (0x00000400)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS9_LSB                (9)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS9_WIDTH              (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS9_MASK               (0x00000200)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS9_BIT                (0x00000200)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS8_LSB                (8)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS8_WIDTH              (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS8_MASK               (0x00000100)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS8_BIT                (0x00000100)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS7_LSB                (7)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS7_WIDTH              (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS7_MASK               (0x00000080)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS7_BIT                (0x00000080)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS6_LSB                (6)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS6_WIDTH              (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS6_MASK               (0x00000040)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS6_BIT                (0x00000040)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS5_LSB                (5)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS5_WIDTH              (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS5_MASK               (0x00000020)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS5_BIT                (0x00000020)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS4_LSB                (4)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS4_WIDTH              (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS4_MASK               (0x00000010)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS4_BIT                (0x00000010)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS3_LSB                (3)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS3_WIDTH              (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS3_MASK               (0x00000008)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS3_BIT                (0x00000008)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS2_LSB                (2)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS2_WIDTH              (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS2_MASK               (0x00000004)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS2_BIT                (0x00000004)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS1_LSB                (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS1_WIDTH              (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS1_MASK               (0x00000002)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS1_BIT                (0x00000002)

#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS0_LSB                (0)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS0_WIDTH              (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS0_MASK               (0x00000001)
#define BSI_TPC_EVT_CLR_ACK_STATUS_0_TPC_EVT_CLR_ACK_STATUS0_BIT                (0x00000001)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS63_LSB               (31)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS63_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS63_MASK              (0x80000000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS63_BIT               (0x80000000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS62_LSB               (30)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS62_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS62_MASK              (0x40000000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS62_BIT               (0x40000000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS61_LSB               (29)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS61_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS61_MASK              (0x20000000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS61_BIT               (0x20000000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS60_LSB               (28)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS60_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS60_MASK              (0x10000000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS60_BIT               (0x10000000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS59_LSB               (27)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS59_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS59_MASK              (0x08000000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS59_BIT               (0x08000000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS58_LSB               (26)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS58_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS58_MASK              (0x04000000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS58_BIT               (0x04000000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS57_LSB               (25)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS57_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS57_MASK              (0x02000000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS57_BIT               (0x02000000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS56_LSB               (24)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS56_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS56_MASK              (0x01000000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS56_BIT               (0x01000000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS55_LSB               (23)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS55_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS55_MASK              (0x00800000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS55_BIT               (0x00800000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS54_LSB               (22)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS54_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS54_MASK              (0x00400000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS54_BIT               (0x00400000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS53_LSB               (21)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS53_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS53_MASK              (0x00200000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS53_BIT               (0x00200000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS52_LSB               (20)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS52_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS52_MASK              (0x00100000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS52_BIT               (0x00100000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS51_LSB               (19)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS51_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS51_MASK              (0x00080000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS51_BIT               (0x00080000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS50_LSB               (18)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS50_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS50_MASK              (0x00040000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS50_BIT               (0x00040000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS49_LSB               (17)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS49_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS49_MASK              (0x00020000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS49_BIT               (0x00020000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS48_LSB               (16)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS48_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS48_MASK              (0x00010000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS48_BIT               (0x00010000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS47_LSB               (15)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS47_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS47_MASK              (0x00008000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS47_BIT               (0x00008000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS46_LSB               (14)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS46_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS46_MASK              (0x00004000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS46_BIT               (0x00004000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS45_LSB               (13)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS45_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS45_MASK              (0x00002000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS45_BIT               (0x00002000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS44_LSB               (12)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS44_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS44_MASK              (0x00001000)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS44_BIT               (0x00001000)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS43_LSB               (11)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS43_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS43_MASK              (0x00000800)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS43_BIT               (0x00000800)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS42_LSB               (10)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS42_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS42_MASK              (0x00000400)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS42_BIT               (0x00000400)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS41_LSB               (9)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS41_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS41_MASK              (0x00000200)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS41_BIT               (0x00000200)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS40_LSB               (8)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS40_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS40_MASK              (0x00000100)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS40_BIT               (0x00000100)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS39_LSB               (7)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS39_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS39_MASK              (0x00000080)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS39_BIT               (0x00000080)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS38_LSB               (6)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS38_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS38_MASK              (0x00000040)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS38_BIT               (0x00000040)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS37_LSB               (5)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS37_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS37_MASK              (0x00000020)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS37_BIT               (0x00000020)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS36_LSB               (4)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS36_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS36_MASK              (0x00000010)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS36_BIT               (0x00000010)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS35_LSB               (3)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS35_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS35_MASK              (0x00000008)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS35_BIT               (0x00000008)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS34_LSB               (2)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS34_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS34_MASK              (0x00000004)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS34_BIT               (0x00000004)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS33_LSB               (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS33_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS33_MASK              (0x00000002)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS33_BIT               (0x00000002)

#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS32_LSB               (0)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS32_WIDTH             (1)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS32_MASK              (0x00000001)
#define BSI_TPC_EVT_CLR_ACK_STATUS_1_TPC_EVT_CLR_ACK_STATUS32_BIT               (0x00000001)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET31_LSB                   (31)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET31_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET31_MASK                  (0x80000000)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET31_BIT                   (0x80000000)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET30_LSB                   (30)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET30_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET30_MASK                  (0x40000000)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET30_BIT                   (0x40000000)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET29_LSB                   (29)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET29_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET29_MASK                  (0x20000000)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET29_BIT                   (0x20000000)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET28_LSB                   (28)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET28_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET28_MASK                  (0x10000000)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET28_BIT                   (0x10000000)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET27_LSB                   (27)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET27_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET27_MASK                  (0x08000000)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET27_BIT                   (0x08000000)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET26_LSB                   (26)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET26_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET26_MASK                  (0x04000000)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET26_BIT                   (0x04000000)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET25_LSB                   (25)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET25_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET25_MASK                  (0x02000000)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET25_BIT                   (0x02000000)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET24_LSB                   (24)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET24_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET24_MASK                  (0x01000000)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET24_BIT                   (0x01000000)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET23_LSB                   (23)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET23_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET23_MASK                  (0x00800000)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET23_BIT                   (0x00800000)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET22_LSB                   (22)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET22_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET22_MASK                  (0x00400000)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET22_BIT                   (0x00400000)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET21_LSB                   (21)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET21_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET21_MASK                  (0x00200000)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET21_BIT                   (0x00200000)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET20_LSB                   (20)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET20_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET20_MASK                  (0x00100000)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET20_BIT                   (0x00100000)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET19_LSB                   (19)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET19_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET19_MASK                  (0x00080000)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET19_BIT                   (0x00080000)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET18_LSB                   (18)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET18_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET18_MASK                  (0x00040000)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET18_BIT                   (0x00040000)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET17_LSB                   (17)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET17_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET17_MASK                  (0x00020000)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET17_BIT                   (0x00020000)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET16_LSB                   (16)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET16_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET16_MASK                  (0x00010000)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET16_BIT                   (0x00010000)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET15_LSB                   (15)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET15_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET15_MASK                  (0x00008000)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET15_BIT                   (0x00008000)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET14_LSB                   (14)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET14_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET14_MASK                  (0x00004000)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET14_BIT                   (0x00004000)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET13_LSB                   (13)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET13_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET13_MASK                  (0x00002000)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET13_BIT                   (0x00002000)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET12_LSB                   (12)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET12_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET12_MASK                  (0x00001000)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET12_BIT                   (0x00001000)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET11_LSB                   (11)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET11_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET11_MASK                  (0x00000800)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET11_BIT                   (0x00000800)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET10_LSB                   (10)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET10_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET10_MASK                  (0x00000400)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET10_BIT                   (0x00000400)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET9_LSB                    (9)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET9_WIDTH                  (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET9_MASK                   (0x00000200)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET9_BIT                    (0x00000200)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET8_LSB                    (8)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET8_WIDTH                  (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET8_MASK                   (0x00000100)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET8_BIT                    (0x00000100)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET7_LSB                    (7)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET7_WIDTH                  (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET7_MASK                   (0x00000080)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET7_BIT                    (0x00000080)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET6_LSB                    (6)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET6_WIDTH                  (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET6_MASK                   (0x00000040)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET6_BIT                    (0x00000040)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET5_LSB                    (5)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET5_WIDTH                  (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET5_MASK                   (0x00000020)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET5_BIT                    (0x00000020)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET4_LSB                    (4)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET4_WIDTH                  (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET4_MASK                   (0x00000010)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET4_BIT                    (0x00000010)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET3_LSB                    (3)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET3_WIDTH                  (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET3_MASK                   (0x00000008)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET3_BIT                    (0x00000008)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET2_LSB                    (2)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET2_WIDTH                  (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET2_MASK                   (0x00000004)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET2_BIT                    (0x00000004)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET1_LSB                    (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET1_WIDTH                  (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET1_MASK                   (0x00000002)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET1_BIT                    (0x00000002)

#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET0_LSB                    (0)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET0_WIDTH                  (1)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET0_MASK                   (0x00000001)
#define BSI_TPC_EVT_CLR_NACK_SET_0_TPC_EVT_CLR_NACK_SET0_BIT                    (0x00000001)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET63_LSB                   (31)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET63_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET63_MASK                  (0x80000000)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET63_BIT                   (0x80000000)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET62_LSB                   (30)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET62_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET62_MASK                  (0x40000000)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET62_BIT                   (0x40000000)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET61_LSB                   (29)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET61_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET61_MASK                  (0x20000000)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET61_BIT                   (0x20000000)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET60_LSB                   (28)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET60_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET60_MASK                  (0x10000000)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET60_BIT                   (0x10000000)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET59_LSB                   (27)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET59_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET59_MASK                  (0x08000000)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET59_BIT                   (0x08000000)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET58_LSB                   (26)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET58_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET58_MASK                  (0x04000000)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET58_BIT                   (0x04000000)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET57_LSB                   (25)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET57_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET57_MASK                  (0x02000000)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET57_BIT                   (0x02000000)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET56_LSB                   (24)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET56_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET56_MASK                  (0x01000000)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET56_BIT                   (0x01000000)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET55_LSB                   (23)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET55_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET55_MASK                  (0x00800000)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET55_BIT                   (0x00800000)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET54_LSB                   (22)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET54_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET54_MASK                  (0x00400000)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET54_BIT                   (0x00400000)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET53_LSB                   (21)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET53_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET53_MASK                  (0x00200000)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET53_BIT                   (0x00200000)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET52_LSB                   (20)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET52_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET52_MASK                  (0x00100000)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET52_BIT                   (0x00100000)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET51_LSB                   (19)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET51_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET51_MASK                  (0x00080000)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET51_BIT                   (0x00080000)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET50_LSB                   (18)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET50_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET50_MASK                  (0x00040000)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET50_BIT                   (0x00040000)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET49_LSB                   (17)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET49_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET49_MASK                  (0x00020000)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET49_BIT                   (0x00020000)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET48_LSB                   (16)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET48_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET48_MASK                  (0x00010000)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET48_BIT                   (0x00010000)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET47_LSB                   (15)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET47_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET47_MASK                  (0x00008000)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET47_BIT                   (0x00008000)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET46_LSB                   (14)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET46_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET46_MASK                  (0x00004000)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET46_BIT                   (0x00004000)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET45_LSB                   (13)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET45_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET45_MASK                  (0x00002000)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET45_BIT                   (0x00002000)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET44_LSB                   (12)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET44_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET44_MASK                  (0x00001000)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET44_BIT                   (0x00001000)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET43_LSB                   (11)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET43_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET43_MASK                  (0x00000800)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET43_BIT                   (0x00000800)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET42_LSB                   (10)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET42_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET42_MASK                  (0x00000400)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET42_BIT                   (0x00000400)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET41_LSB                   (9)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET41_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET41_MASK                  (0x00000200)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET41_BIT                   (0x00000200)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET40_LSB                   (8)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET40_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET40_MASK                  (0x00000100)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET40_BIT                   (0x00000100)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET39_LSB                   (7)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET39_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET39_MASK                  (0x00000080)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET39_BIT                   (0x00000080)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET38_LSB                   (6)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET38_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET38_MASK                  (0x00000040)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET38_BIT                   (0x00000040)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET37_LSB                   (5)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET37_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET37_MASK                  (0x00000020)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET37_BIT                   (0x00000020)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET36_LSB                   (4)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET36_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET36_MASK                  (0x00000010)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET36_BIT                   (0x00000010)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET35_LSB                   (3)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET35_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET35_MASK                  (0x00000008)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET35_BIT                   (0x00000008)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET34_LSB                   (2)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET34_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET34_MASK                  (0x00000004)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET34_BIT                   (0x00000004)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET33_LSB                   (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET33_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET33_MASK                  (0x00000002)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET33_BIT                   (0x00000002)

#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET32_LSB                   (0)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET32_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET32_MASK                  (0x00000001)
#define BSI_TPC_EVT_CLR_NACK_SET_1_TPC_EVT_CLR_NACK_SET32_BIT                   (0x00000001)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR31_LSB                   (31)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR31_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR31_MASK                  (0x80000000)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR31_BIT                   (0x80000000)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR30_LSB                   (30)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR30_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR30_MASK                  (0x40000000)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR30_BIT                   (0x40000000)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR29_LSB                   (29)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR29_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR29_MASK                  (0x20000000)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR29_BIT                   (0x20000000)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR28_LSB                   (28)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR28_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR28_MASK                  (0x10000000)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR28_BIT                   (0x10000000)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR27_LSB                   (27)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR27_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR27_MASK                  (0x08000000)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR27_BIT                   (0x08000000)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR26_LSB                   (26)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR26_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR26_MASK                  (0x04000000)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR26_BIT                   (0x04000000)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR25_LSB                   (25)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR25_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR25_MASK                  (0x02000000)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR25_BIT                   (0x02000000)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR24_LSB                   (24)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR24_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR24_MASK                  (0x01000000)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR24_BIT                   (0x01000000)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR23_LSB                   (23)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR23_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR23_MASK                  (0x00800000)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR23_BIT                   (0x00800000)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR22_LSB                   (22)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR22_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR22_MASK                  (0x00400000)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR22_BIT                   (0x00400000)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR21_LSB                   (21)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR21_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR21_MASK                  (0x00200000)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR21_BIT                   (0x00200000)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR20_LSB                   (20)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR20_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR20_MASK                  (0x00100000)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR20_BIT                   (0x00100000)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR19_LSB                   (19)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR19_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR19_MASK                  (0x00080000)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR19_BIT                   (0x00080000)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR18_LSB                   (18)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR18_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR18_MASK                  (0x00040000)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR18_BIT                   (0x00040000)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR17_LSB                   (17)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR17_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR17_MASK                  (0x00020000)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR17_BIT                   (0x00020000)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR16_LSB                   (16)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR16_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR16_MASK                  (0x00010000)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR16_BIT                   (0x00010000)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR15_LSB                   (15)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR15_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR15_MASK                  (0x00008000)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR15_BIT                   (0x00008000)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR14_LSB                   (14)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR14_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR14_MASK                  (0x00004000)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR14_BIT                   (0x00004000)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR13_LSB                   (13)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR13_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR13_MASK                  (0x00002000)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR13_BIT                   (0x00002000)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR12_LSB                   (12)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR12_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR12_MASK                  (0x00001000)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR12_BIT                   (0x00001000)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR11_LSB                   (11)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR11_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR11_MASK                  (0x00000800)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR11_BIT                   (0x00000800)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR10_LSB                   (10)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR10_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR10_MASK                  (0x00000400)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR10_BIT                   (0x00000400)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR9_LSB                    (9)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR9_WIDTH                  (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR9_MASK                   (0x00000200)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR9_BIT                    (0x00000200)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR8_LSB                    (8)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR8_WIDTH                  (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR8_MASK                   (0x00000100)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR8_BIT                    (0x00000100)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR7_LSB                    (7)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR7_WIDTH                  (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR7_MASK                   (0x00000080)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR7_BIT                    (0x00000080)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR6_LSB                    (6)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR6_WIDTH                  (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR6_MASK                   (0x00000040)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR6_BIT                    (0x00000040)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR5_LSB                    (5)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR5_WIDTH                  (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR5_MASK                   (0x00000020)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR5_BIT                    (0x00000020)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR4_LSB                    (4)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR4_WIDTH                  (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR4_MASK                   (0x00000010)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR4_BIT                    (0x00000010)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR3_LSB                    (3)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR3_WIDTH                  (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR3_MASK                   (0x00000008)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR3_BIT                    (0x00000008)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR2_LSB                    (2)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR2_WIDTH                  (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR2_MASK                   (0x00000004)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR2_BIT                    (0x00000004)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR1_LSB                    (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR1_WIDTH                  (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR1_MASK                   (0x00000002)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR1_BIT                    (0x00000002)

#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR0_LSB                    (0)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR0_WIDTH                  (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR0_MASK                   (0x00000001)
#define BSI_TPC_EVT_CLR_NACK_CLR_0_TPC_EVT_CLR_NACK_CLR0_BIT                    (0x00000001)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR63_LSB                   (31)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR63_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR63_MASK                  (0x80000000)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR63_BIT                   (0x80000000)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR62_LSB                   (30)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR62_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR62_MASK                  (0x40000000)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR62_BIT                   (0x40000000)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR61_LSB                   (29)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR61_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR61_MASK                  (0x20000000)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR61_BIT                   (0x20000000)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR60_LSB                   (28)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR60_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR60_MASK                  (0x10000000)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR60_BIT                   (0x10000000)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR59_LSB                   (27)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR59_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR59_MASK                  (0x08000000)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR59_BIT                   (0x08000000)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR58_LSB                   (26)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR58_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR58_MASK                  (0x04000000)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR58_BIT                   (0x04000000)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR57_LSB                   (25)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR57_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR57_MASK                  (0x02000000)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR57_BIT                   (0x02000000)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR56_LSB                   (24)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR56_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR56_MASK                  (0x01000000)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR56_BIT                   (0x01000000)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR55_LSB                   (23)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR55_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR55_MASK                  (0x00800000)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR55_BIT                   (0x00800000)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR54_LSB                   (22)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR54_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR54_MASK                  (0x00400000)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR54_BIT                   (0x00400000)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR53_LSB                   (21)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR53_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR53_MASK                  (0x00200000)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR53_BIT                   (0x00200000)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR52_LSB                   (20)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR52_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR52_MASK                  (0x00100000)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR52_BIT                   (0x00100000)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR51_LSB                   (19)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR51_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR51_MASK                  (0x00080000)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR51_BIT                   (0x00080000)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR50_LSB                   (18)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR50_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR50_MASK                  (0x00040000)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR50_BIT                   (0x00040000)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR49_LSB                   (17)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR49_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR49_MASK                  (0x00020000)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR49_BIT                   (0x00020000)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR48_LSB                   (16)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR48_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR48_MASK                  (0x00010000)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR48_BIT                   (0x00010000)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR47_LSB                   (15)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR47_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR47_MASK                  (0x00008000)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR47_BIT                   (0x00008000)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR46_LSB                   (14)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR46_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR46_MASK                  (0x00004000)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR46_BIT                   (0x00004000)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR45_LSB                   (13)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR45_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR45_MASK                  (0x00002000)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR45_BIT                   (0x00002000)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR44_LSB                   (12)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR44_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR44_MASK                  (0x00001000)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR44_BIT                   (0x00001000)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR43_LSB                   (11)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR43_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR43_MASK                  (0x00000800)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR43_BIT                   (0x00000800)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR42_LSB                   (10)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR42_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR42_MASK                  (0x00000400)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR42_BIT                   (0x00000400)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR41_LSB                   (9)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR41_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR41_MASK                  (0x00000200)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR41_BIT                   (0x00000200)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR40_LSB                   (8)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR40_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR40_MASK                  (0x00000100)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR40_BIT                   (0x00000100)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR39_LSB                   (7)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR39_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR39_MASK                  (0x00000080)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR39_BIT                   (0x00000080)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR38_LSB                   (6)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR38_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR38_MASK                  (0x00000040)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR38_BIT                   (0x00000040)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR37_LSB                   (5)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR37_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR37_MASK                  (0x00000020)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR37_BIT                   (0x00000020)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR36_LSB                   (4)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR36_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR36_MASK                  (0x00000010)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR36_BIT                   (0x00000010)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR35_LSB                   (3)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR35_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR35_MASK                  (0x00000008)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR35_BIT                   (0x00000008)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR34_LSB                   (2)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR34_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR34_MASK                  (0x00000004)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR34_BIT                   (0x00000004)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR33_LSB                   (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR33_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR33_MASK                  (0x00000002)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR33_BIT                   (0x00000002)

#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR32_LSB                   (0)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR32_WIDTH                 (1)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR32_MASK                  (0x00000001)
#define BSI_TPC_EVT_CLR_NACK_CLR_1_TPC_EVT_CLR_NACK_CLR32_BIT                   (0x00000001)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS31_LSB             (31)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS31_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS31_MASK            (0x80000000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS31_BIT             (0x80000000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS30_LSB             (30)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS30_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS30_MASK            (0x40000000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS30_BIT             (0x40000000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS29_LSB             (29)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS29_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS29_MASK            (0x20000000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS29_BIT             (0x20000000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS28_LSB             (28)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS28_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS28_MASK            (0x10000000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS28_BIT             (0x10000000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS27_LSB             (27)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS27_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS27_MASK            (0x08000000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS27_BIT             (0x08000000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS26_LSB             (26)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS26_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS26_MASK            (0x04000000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS26_BIT             (0x04000000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS25_LSB             (25)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS25_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS25_MASK            (0x02000000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS25_BIT             (0x02000000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS24_LSB             (24)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS24_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS24_MASK            (0x01000000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS24_BIT             (0x01000000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS23_LSB             (23)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS23_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS23_MASK            (0x00800000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS23_BIT             (0x00800000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS22_LSB             (22)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS22_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS22_MASK            (0x00400000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS22_BIT             (0x00400000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS21_LSB             (21)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS21_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS21_MASK            (0x00200000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS21_BIT             (0x00200000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS20_LSB             (20)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS20_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS20_MASK            (0x00100000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS20_BIT             (0x00100000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS19_LSB             (19)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS19_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS19_MASK            (0x00080000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS19_BIT             (0x00080000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS18_LSB             (18)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS18_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS18_MASK            (0x00040000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS18_BIT             (0x00040000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS17_LSB             (17)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS17_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS17_MASK            (0x00020000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS17_BIT             (0x00020000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS16_LSB             (16)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS16_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS16_MASK            (0x00010000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS16_BIT             (0x00010000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS15_LSB             (15)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS15_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS15_MASK            (0x00008000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS15_BIT             (0x00008000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS14_LSB             (14)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS14_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS14_MASK            (0x00004000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS14_BIT             (0x00004000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS13_LSB             (13)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS13_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS13_MASK            (0x00002000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS13_BIT             (0x00002000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS12_LSB             (12)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS12_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS12_MASK            (0x00001000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS12_BIT             (0x00001000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS11_LSB             (11)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS11_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS11_MASK            (0x00000800)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS11_BIT             (0x00000800)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS10_LSB             (10)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS10_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS10_MASK            (0x00000400)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS10_BIT             (0x00000400)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS9_LSB              (9)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS9_WIDTH            (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS9_MASK             (0x00000200)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS9_BIT              (0x00000200)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS8_LSB              (8)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS8_WIDTH            (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS8_MASK             (0x00000100)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS8_BIT              (0x00000100)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS7_LSB              (7)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS7_WIDTH            (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS7_MASK             (0x00000080)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS7_BIT              (0x00000080)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS6_LSB              (6)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS6_WIDTH            (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS6_MASK             (0x00000040)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS6_BIT              (0x00000040)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS5_LSB              (5)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS5_WIDTH            (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS5_MASK             (0x00000020)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS5_BIT              (0x00000020)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS4_LSB              (4)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS4_WIDTH            (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS4_MASK             (0x00000010)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS4_BIT              (0x00000010)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS3_LSB              (3)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS3_WIDTH            (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS3_MASK             (0x00000008)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS3_BIT              (0x00000008)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS2_LSB              (2)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS2_WIDTH            (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS2_MASK             (0x00000004)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS2_BIT              (0x00000004)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS1_LSB              (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS1_WIDTH            (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS1_MASK             (0x00000002)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS1_BIT              (0x00000002)

#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS0_LSB              (0)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS0_WIDTH            (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS0_MASK             (0x00000001)
#define BSI_TPC_EVT_CLR_NACK_STATUS_0_TPC_EVT_CLR_NACK_STATUS0_BIT              (0x00000001)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS63_LSB             (31)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS63_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS63_MASK            (0x80000000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS63_BIT             (0x80000000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS62_LSB             (30)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS62_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS62_MASK            (0x40000000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS62_BIT             (0x40000000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS61_LSB             (29)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS61_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS61_MASK            (0x20000000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS61_BIT             (0x20000000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS60_LSB             (28)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS60_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS60_MASK            (0x10000000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS60_BIT             (0x10000000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS59_LSB             (27)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS59_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS59_MASK            (0x08000000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS59_BIT             (0x08000000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS58_LSB             (26)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS58_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS58_MASK            (0x04000000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS58_BIT             (0x04000000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS57_LSB             (25)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS57_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS57_MASK            (0x02000000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS57_BIT             (0x02000000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS56_LSB             (24)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS56_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS56_MASK            (0x01000000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS56_BIT             (0x01000000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS55_LSB             (23)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS55_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS55_MASK            (0x00800000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS55_BIT             (0x00800000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS54_LSB             (22)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS54_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS54_MASK            (0x00400000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS54_BIT             (0x00400000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS53_LSB             (21)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS53_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS53_MASK            (0x00200000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS53_BIT             (0x00200000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS52_LSB             (20)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS52_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS52_MASK            (0x00100000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS52_BIT             (0x00100000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS51_LSB             (19)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS51_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS51_MASK            (0x00080000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS51_BIT             (0x00080000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS50_LSB             (18)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS50_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS50_MASK            (0x00040000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS50_BIT             (0x00040000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS49_LSB             (17)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS49_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS49_MASK            (0x00020000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS49_BIT             (0x00020000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS48_LSB             (16)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS48_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS48_MASK            (0x00010000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS48_BIT             (0x00010000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS47_LSB             (15)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS47_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS47_MASK            (0x00008000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS47_BIT             (0x00008000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS46_LSB             (14)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS46_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS46_MASK            (0x00004000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS46_BIT             (0x00004000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS45_LSB             (13)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS45_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS45_MASK            (0x00002000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS45_BIT             (0x00002000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS44_LSB             (12)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS44_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS44_MASK            (0x00001000)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS44_BIT             (0x00001000)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS43_LSB             (11)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS43_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS43_MASK            (0x00000800)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS43_BIT             (0x00000800)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS42_LSB             (10)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS42_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS42_MASK            (0x00000400)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS42_BIT             (0x00000400)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS41_LSB             (9)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS41_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS41_MASK            (0x00000200)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS41_BIT             (0x00000200)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS40_LSB             (8)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS40_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS40_MASK            (0x00000100)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS40_BIT             (0x00000100)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS39_LSB             (7)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS39_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS39_MASK            (0x00000080)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS39_BIT             (0x00000080)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS38_LSB             (6)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS38_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS38_MASK            (0x00000040)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS38_BIT             (0x00000040)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS37_LSB             (5)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS37_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS37_MASK            (0x00000020)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS37_BIT             (0x00000020)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS36_LSB             (4)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS36_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS36_MASK            (0x00000010)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS36_BIT             (0x00000010)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS35_LSB             (3)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS35_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS35_MASK            (0x00000008)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS35_BIT             (0x00000008)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS34_LSB             (2)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS34_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS34_MASK            (0x00000004)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS34_BIT             (0x00000004)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS33_LSB             (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS33_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS33_MASK            (0x00000002)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS33_BIT             (0x00000002)

#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS32_LSB             (0)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS32_WIDTH           (1)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS32_MASK            (0x00000001)
#define BSI_TPC_EVT_CLR_NACK_STATUS_1_TPC_EVT_CLR_NACK_STATUS32_BIT             (0x00000001)

#define BSI_FSM_STATUS_SCH_RD_EVT_HANDLE_STATE_LSB                              (24)
#define BSI_FSM_STATUS_SCH_RD_EVT_HANDLE_STATE_WIDTH                            (4)
#define BSI_FSM_STATUS_SCH_RD_EVT_HANDLE_STATE_MASK                             (0x0F000000)

#define BSI_FSM_STATUS_SCH_WR_EVTADDR_STATE_LSB                                 (8)
#define BSI_FSM_STATUS_SCH_WR_EVTADDR_STATE_WIDTH                               (4)
#define BSI_FSM_STATUS_SCH_WR_EVTADDR_STATE_MASK                                (0x00000F00)

#define BSI_FSM_STATUS_SCH_WR_EVT_HANDLE_STATE_LSB                              (0)
#define BSI_FSM_STATUS_SCH_WR_EVT_HANDLE_STATE_WIDTH                            (3)
#define BSI_FSM_STATUS_SCH_WR_EVT_HANDLE_STATE_MASK                             (0x00000007)

#define BSI_EVT_TRIG_DEBUG_MODE_EVT_TRIG_DEBUG_MODE_LSB                         (0)
#define BSI_EVT_TRIG_DEBUG_MODE_EVT_TRIG_DEBUG_MODE_WIDTH                       (1)
#define BSI_EVT_TRIG_DEBUG_MODE_EVT_TRIG_DEBUG_MODE_MASK                        (0x00000001)
#define BSI_EVT_TRIG_DEBUG_MODE_EVT_TRIG_DEBUG_MODE_BIT                         (0x00000001)

#define BSI_EVENT_INFO_0_BSI_EVENT_INFO_RAT_ID_LSB                              (24)
#define BSI_EVENT_INFO_0_BSI_EVENT_INFO_RAT_ID_WIDTH                            (3)
#define BSI_EVENT_INFO_0_BSI_EVENT_INFO_RAT_ID_MASK                             (0x07000000)

#define BSI_EVENT_INFO_0_BSI_EVENT_INFO_DATA_NUM_0_LSB                          (16)
#define BSI_EVENT_INFO_0_BSI_EVENT_INFO_DATA_NUM_0_WIDTH                        (5)
#define BSI_EVENT_INFO_0_BSI_EVENT_INFO_DATA_NUM_0_MASK                         (0x001F0000)

#define BSI_EVENT_INFO_0_BSI_EVENT_INFO_START_ADDR_0_LSB                        (0)
#define BSI_EVENT_INFO_0_BSI_EVENT_INFO_START_ADDR_0_WIDTH                      (12)
#define BSI_EVENT_INFO_0_BSI_EVENT_INFO_START_ADDR_0_MASK                       (0x00000FFF)

#define BSI_SCH_CW_DATA_0_DATA_LSB                                              (0)
#define BSI_SCH_CW_DATA_0_DATA_WIDTH                                            (32)
#define BSI_SCH_CW_DATA_0_DATA_MASK                                             (0xFFFFFFFF)

#define BSI_SCH_CW_DATA_CONFIG_0_MIPI_LOCK_LSB                                  (24)
#define BSI_SCH_CW_DATA_CONFIG_0_MIPI_LOCK_WIDTH                                (1)
#define BSI_SCH_CW_DATA_CONFIG_0_MIPI_LOCK_MASK                                 (0x01000000)
#define BSI_SCH_CW_DATA_CONFIG_0_MIPI_LOCK_BIT                                  (0x01000000)

#define BSI_SCH_CW_DATA_CONFIG_0_MIPI_WLEN_LSB                                  (8)
#define BSI_SCH_CW_DATA_CONFIG_0_MIPI_WLEN_WIDTH                                (5)
#define BSI_SCH_CW_DATA_CONFIG_0_MIPI_WLEN_MASK                                 (0x00001F00)

#define BSI_SCH_CW_DATA_CONFIG_0_PORT_SEL_LSB                                   (0)
#define BSI_SCH_CW_DATA_CONFIG_0_PORT_SEL_WIDTH                                 (3)
#define BSI_SCH_CW_DATA_CONFIG_0_PORT_SEL_MASK                                  (0x00000007)

/** MM_EVENTGEN */
#define MM_EVENTGEN_LTE_BSI_BIAS_LTE_BSI_BIAS_LSB                               (2)
#define MM_EVENTGEN_LTE_BSI_BIAS_LTE_BSI_BIAS_WIDTH                             (18)
#define MM_EVENTGEN_LTE_BSI_BIAS_LTE_BSI_BIAS_MASK                              (0x000FFFFC)

#define MM_EVENTGEN_FDD_BSI_BIAS_FDD_BSI_BIAS_LSB                               (0)
#define MM_EVENTGEN_FDD_BSI_BIAS_FDD_BSI_BIAS_WIDTH                             (16)
#define MM_EVENTGEN_FDD_BSI_BIAS_FDD_BSI_BIAS_MASK                              (0x0000FFFF)

#define MM_EVENTGEN_GSM_BSI_BIAS_GSM_BSI_BIAS_LSB                               (0)
#define MM_EVENTGEN_GSM_BSI_BIAS_GSM_BSI_BIAS_WIDTH                             (14)
#define MM_EVENTGEN_GSM_BSI_BIAS_GSM_BSI_BIAS_MASK                              (0x00003FFF)

#define MM_EVENTGEN_BSI_EVENT_STATUS_0_BSI_EVENT_STATUS_0_31_LSB                (0)
#define MM_EVENTGEN_BSI_EVENT_STATUS_0_BSI_EVENT_STATUS_0_31_WIDTH              (32)
#define MM_EVENTGEN_BSI_EVENT_STATUS_0_BSI_EVENT_STATUS_0_31_MASK               (0xFFFFFFFF)

#define MM_EVENTGEN_BSI_EVENT_STATUS_1_BSI_EVENT_STATUS_32_63_LSB               (0)
#define MM_EVENTGEN_BSI_EVENT_STATUS_1_BSI_EVENT_STATUS_32_63_WIDTH             (32)
#define MM_EVENTGEN_BSI_EVENT_STATUS_1_BSI_EVENT_STATUS_32_63_MASK              (0xFFFFFFFF)

#define MM_EVENTGEN_BSI_EVENT_STATUS_2_BSI_EVENT_STATUS_64_95_LSB               (0)
#define MM_EVENTGEN_BSI_EVENT_STATUS_2_BSI_EVENT_STATUS_64_95_WIDTH             (32)
#define MM_EVENTGEN_BSI_EVENT_STATUS_2_BSI_EVENT_STATUS_64_95_MASK              (0xFFFFFFFF)

#define MM_EVENTGEN_BSI_EVENT_STATUS_3_BSI_EVENT_STATUS_96_127_LSB              (0)
#define MM_EVENTGEN_BSI_EVENT_STATUS_3_BSI_EVENT_STATUS_96_127_WIDTH            (32)
#define MM_EVENTGEN_BSI_EVENT_STATUS_3_BSI_EVENT_STATUS_96_127_MASK             (0xFFFFFFFF)

#define MM_EVENTGEN_BSI_EVENT_STATUS_4_BSI_EVENT_STATUS_128_159_LSB             (0)
#define MM_EVENTGEN_BSI_EVENT_STATUS_4_BSI_EVENT_STATUS_128_159_WIDTH           (32)
#define MM_EVENTGEN_BSI_EVENT_STATUS_4_BSI_EVENT_STATUS_128_159_MASK            (0xFFFFFFFF)

#define MM_EVENTGEN_BSI_EVENT_STATUS_5_BSI_EVENT_STATUS_160_191_LSB             (0)
#define MM_EVENTGEN_BSI_EVENT_STATUS_5_BSI_EVENT_STATUS_160_191_WIDTH           (32)
#define MM_EVENTGEN_BSI_EVENT_STATUS_5_BSI_EVENT_STATUS_160_191_MASK            (0xFFFFFFFF)

#define MM_EVENTGEN_BSI_EVENT_STATUS_6_BSI_EVENT_STATUS_192_223_LSB             (0)
#define MM_EVENTGEN_BSI_EVENT_STATUS_6_BSI_EVENT_STATUS_192_223_WIDTH           (32)
#define MM_EVENTGEN_BSI_EVENT_STATUS_6_BSI_EVENT_STATUS_192_223_MASK            (0xFFFFFFFF)

#define MM_EVENTGEN_BSI_EVENT_STATUS_7_BSI_EVENT_STATUS_224_255_LSB             (0)
#define MM_EVENTGEN_BSI_EVENT_STATUS_7_BSI_EVENT_STATUS_224_255_WIDTH           (32)
#define MM_EVENTGEN_BSI_EVENT_STATUS_7_BSI_EVENT_STATUS_224_255_MASK            (0xFFFFFFFF)

#define MM_EVENTGEN_BSI_EVENT_STATUS_8_BSI_EVENT_STATUS_256_287_LSB             (0)
#define MM_EVENTGEN_BSI_EVENT_STATUS_8_BSI_EVENT_STATUS_256_287_WIDTH           (32)
#define MM_EVENTGEN_BSI_EVENT_STATUS_8_BSI_EVENT_STATUS_256_287_MASK            (0xFFFFFFFF)

#define MM_EVENTGEN_BSI_EVENT_STATUS_9_BSI_EVENT_STATUS_288_LSB                 (0)
#define MM_EVENTGEN_BSI_EVENT_STATUS_9_BSI_EVENT_STATUS_288_WIDTH               (1)
#define MM_EVENTGEN_BSI_EVENT_STATUS_9_BSI_EVENT_STATUS_288_MASK                (0x00000001)
#define MM_EVENTGEN_BSI_EVENT_STATUS_9_BSI_EVENT_STATUS_288_BIT                 (0x00000001)

#define MM_EVENTGEN_BSI_EVENT_STOP_0_BSI_EVENT_STOP_0_31_LSB                    (0)
#define MM_EVENTGEN_BSI_EVENT_STOP_0_BSI_EVENT_STOP_0_31_WIDTH                  (32)
#define MM_EVENTGEN_BSI_EVENT_STOP_0_BSI_EVENT_STOP_0_31_MASK                   (0xFFFFFFFF)

#define MM_EVENTGEN_BSI_EVENT_STOP_1_BSI_EVENT_STOP_32_63_LSB                   (0)
#define MM_EVENTGEN_BSI_EVENT_STOP_1_BSI_EVENT_STOP_32_63_WIDTH                 (32)
#define MM_EVENTGEN_BSI_EVENT_STOP_1_BSI_EVENT_STOP_32_63_MASK                  (0xFFFFFFFF)

#define MM_EVENTGEN_BSI_EVENT_STOP_2_BSI_EVENT_STOP_64_95_LSB                   (0)
#define MM_EVENTGEN_BSI_EVENT_STOP_2_BSI_EVENT_STOP_64_95_WIDTH                 (32)
#define MM_EVENTGEN_BSI_EVENT_STOP_2_BSI_EVENT_STOP_64_95_MASK                  (0xFFFFFFFF)

#define MM_EVENTGEN_BSI_EVENT_STOP_3_BSI_EVENT_STOP_96_127_LSB                  (0)
#define MM_EVENTGEN_BSI_EVENT_STOP_3_BSI_EVENT_STOP_96_127_WIDTH                (32)
#define MM_EVENTGEN_BSI_EVENT_STOP_3_BSI_EVENT_STOP_96_127_MASK                 (0xFFFFFFFF)

#define MM_EVENTGEN_BSI_EVENT_STOP_4_BSI_EVENT_STOP_128_159_LSB                 (0)
#define MM_EVENTGEN_BSI_EVENT_STOP_4_BSI_EVENT_STOP_128_159_WIDTH               (32)
#define MM_EVENTGEN_BSI_EVENT_STOP_4_BSI_EVENT_STOP_128_159_MASK                (0xFFFFFFFF)

#define MM_EVENTGEN_BSI_EVENT_STOP_5_BSI_EVENT_STOP_160_191_LSB                 (0)
#define MM_EVENTGEN_BSI_EVENT_STOP_5_BSI_EVENT_STOP_160_191_WIDTH               (32)
#define MM_EVENTGEN_BSI_EVENT_STOP_5_BSI_EVENT_STOP_160_191_MASK                (0xFFFFFFFF)

#define MM_EVENTGEN_BSI_EVENT_STOP_6_BSI_EVENT_STOP_192_223_LSB                 (0)
#define MM_EVENTGEN_BSI_EVENT_STOP_6_BSI_EVENT_STOP_192_223_WIDTH               (32)
#define MM_EVENTGEN_BSI_EVENT_STOP_6_BSI_EVENT_STOP_192_223_MASK                (0xFFFFFFFF)

#define MM_EVENTGEN_BSI_EVENT_STOP_7_BSI_EVENT_STOP_224_255_LSB                 (0)
#define MM_EVENTGEN_BSI_EVENT_STOP_7_BSI_EVENT_STOP_224_255_WIDTH               (32)
#define MM_EVENTGEN_BSI_EVENT_STOP_7_BSI_EVENT_STOP_224_255_MASK                (0xFFFFFFFF)

#define MM_EVENTGEN_BSI_EVENT_STOP_8_BSI_EVENT_STOP_256_287_LSB                 (0)
#define MM_EVENTGEN_BSI_EVENT_STOP_8_BSI_EVENT_STOP_256_287_WIDTH               (32)
#define MM_EVENTGEN_BSI_EVENT_STOP_8_BSI_EVENT_STOP_256_287_MASK                (0xFFFFFFFF)

#define MM_EVENTGEN_BSI_EVENT_STOP_9_BSI_EVENT_STOP_288_LSB                     (0)
#define MM_EVENTGEN_BSI_EVENT_STOP_9_BSI_EVENT_STOP_288_WIDTH                   (1)
#define MM_EVENTGEN_BSI_EVENT_STOP_9_BSI_EVENT_STOP_288_MASK                    (0x00000001)
#define MM_EVENTGEN_BSI_EVENT_STOP_9_BSI_EVENT_STOP_288_BIT                     (0x00000001)

#define MM_EVENTGEN_BSI_EVENT_MODE_LSB                                          (29)
#define MM_EVENTGEN_BSI_EVENT_MODE_WIDTH                                        (3)
#define MM_EVENTGEN_BSI_EVENT_MODE_MASK                                         (0xE0000000)

#define MM_EVENTGEN_BSI_EVENT_BSI_EVENT_TIME_LSB                                (0)
#define MM_EVENTGEN_BSI_EVENT_BSI_EVENT_TIME_WIDTH                              (20)
#define MM_EVENTGEN_BSI_EVENT_BSI_EVENT_TIME_MASK                               (0x000FFFFF)

#define MM_EVENTGEN_BSI_RD_EVENT_STATUS_BSI_RD_EVENT_STATUS_LSB                 (0)
#define MM_EVENTGEN_BSI_RD_EVENT_STATUS_BSI_RD_EVENT_STATUS_WIDTH               (18)
#define MM_EVENTGEN_BSI_RD_EVENT_STATUS_BSI_RD_EVENT_STATUS_MASK                (0x0003FFFF)

#define MM_EVENTGEN_BSI_RD_EVENT_STOP_BSI_RD_EVENT_STOP_LSB                     (0)
#define MM_EVENTGEN_BSI_RD_EVENT_STOP_BSI_RD_EVENT_STOP_WIDTH                   (18)
#define MM_EVENTGEN_BSI_RD_EVENT_STOP_BSI_RD_EVENT_STOP_MASK                    (0x0003FFFF)

#define MM_EVENTGEN_BSI_RD_EVENT_MODE_LSB                                       (29)
#define MM_EVENTGEN_BSI_RD_EVENT_MODE_WIDTH                                     (3)
#define MM_EVENTGEN_BSI_RD_EVENT_MODE_MASK                                      (0xE0000000)

#define MM_EVENTGEN_BSI_RD_EVENT_BSI_RD_EVENT_TIME_LSB                          (0)
#define MM_EVENTGEN_BSI_RD_EVENT_BSI_RD_EVENT_TIME_WIDTH                        (20)
#define MM_EVENTGEN_BSI_RD_EVENT_BSI_RD_EVENT_TIME_MASK                         (0x000FFFFF)

#define MM_EVENTGEN_LTE_MIPI_BIAS_LTE_MIPI_BIAS_LSB                             (2)
#define MM_EVENTGEN_LTE_MIPI_BIAS_LTE_MIPI_BIAS_WIDTH                           (18)
#define MM_EVENTGEN_LTE_MIPI_BIAS_LTE_MIPI_BIAS_MASK                            (0x000FFFFC)

#define MM_EVENTGEN_FDD_MIPI_BIAS_FDD_MIPI_BIAS_LSB                             (0)
#define MM_EVENTGEN_FDD_MIPI_BIAS_FDD_MIPI_BIAS_WIDTH                           (16)
#define MM_EVENTGEN_FDD_MIPI_BIAS_FDD_MIPI_BIAS_MASK                            (0x0000FFFF)

#define MM_EVENTGEN_GSM_MIPI_BIAS_GSM_MIPI_BIAS_LSB                             (0)
#define MM_EVENTGEN_GSM_MIPI_BIAS_GSM_MIPI_BIAS_WIDTH                           (14)
#define MM_EVENTGEN_GSM_MIPI_BIAS_GSM_MIPI_BIAS_MASK                            (0x00003FFF)

#define MM_EVENTGEN_MIPI_EVENT_STATUS_0_MIPI_EVENT_STATUS_0_31_LSB              (0)
#define MM_EVENTGEN_MIPI_EVENT_STATUS_0_MIPI_EVENT_STATUS_0_31_WIDTH            (32)
#define MM_EVENTGEN_MIPI_EVENT_STATUS_0_MIPI_EVENT_STATUS_0_31_MASK             (0xFFFFFFFF)

#define MM_EVENTGEN_MIPI_EVENT_STATUS_1_MIPI_EVENT_STATUS_32_63_LSB             (0)
#define MM_EVENTGEN_MIPI_EVENT_STATUS_1_MIPI_EVENT_STATUS_32_63_WIDTH           (32)
#define MM_EVENTGEN_MIPI_EVENT_STATUS_1_MIPI_EVENT_STATUS_32_63_MASK            (0xFFFFFFFF)

#define MM_EVENTGEN_MIPI_EVENT_STATUS_2_MIPI_EVENT_STATUS_64_95_LSB             (0)
#define MM_EVENTGEN_MIPI_EVENT_STATUS_2_MIPI_EVENT_STATUS_64_95_WIDTH           (32)
#define MM_EVENTGEN_MIPI_EVENT_STATUS_2_MIPI_EVENT_STATUS_64_95_MASK            (0xFFFFFFFF)

#define MM_EVENTGEN_MIPI_EVENT_STATUS_3_MIPI_EVENT_STATUS_96_127_LSB            (0)
#define MM_EVENTGEN_MIPI_EVENT_STATUS_3_MIPI_EVENT_STATUS_96_127_WIDTH          (32)
#define MM_EVENTGEN_MIPI_EVENT_STATUS_3_MIPI_EVENT_STATUS_96_127_MASK           (0xFFFFFFFF)

#define MM_EVENTGEN_MIPI_EVENT_STATUS_4_MIPI_EVENT_STATUS_128_159_LSB           (0)
#define MM_EVENTGEN_MIPI_EVENT_STATUS_4_MIPI_EVENT_STATUS_128_159_WIDTH         (32)
#define MM_EVENTGEN_MIPI_EVENT_STATUS_4_MIPI_EVENT_STATUS_128_159_MASK          (0xFFFFFFFF)

#define MM_EVENTGEN_MIPI_EVENT_STATUS_5_MIPI_EVENT_STATUS_160_191_LSB           (0)
#define MM_EVENTGEN_MIPI_EVENT_STATUS_5_MIPI_EVENT_STATUS_160_191_WIDTH         (32)
#define MM_EVENTGEN_MIPI_EVENT_STATUS_5_MIPI_EVENT_STATUS_160_191_MASK          (0xFFFFFFFF)

#define MM_EVENTGEN_MIPI_EVENT_STATUS_6_MIPI_EVENT_STATUS_192_210_LSB           (0)
#define MM_EVENTGEN_MIPI_EVENT_STATUS_6_MIPI_EVENT_STATUS_192_210_WIDTH         (19)
#define MM_EVENTGEN_MIPI_EVENT_STATUS_6_MIPI_EVENT_STATUS_192_210_MASK          (0x0007FFFF)

#define MM_EVENTGEN_MIPI_EVENT_STOP_0_MIPI_EVENT_STOP_0_31_LSB                  (0)
#define MM_EVENTGEN_MIPI_EVENT_STOP_0_MIPI_EVENT_STOP_0_31_WIDTH                (32)
#define MM_EVENTGEN_MIPI_EVENT_STOP_0_MIPI_EVENT_STOP_0_31_MASK                 (0xFFFFFFFF)

#define MM_EVENTGEN_MIPI_EVENT_STOP_1_MIPI_EVENT_STOP_32_63_LSB                 (0)
#define MM_EVENTGEN_MIPI_EVENT_STOP_1_MIPI_EVENT_STOP_32_63_WIDTH               (32)
#define MM_EVENTGEN_MIPI_EVENT_STOP_1_MIPI_EVENT_STOP_32_63_MASK                (0xFFFFFFFF)

#define MM_EVENTGEN_MIPI_EVENT_STOP_2_MIPI_EVENT_STOP_64_95_LSB                 (0)
#define MM_EVENTGEN_MIPI_EVENT_STOP_2_MIPI_EVENT_STOP_64_95_WIDTH               (32)
#define MM_EVENTGEN_MIPI_EVENT_STOP_2_MIPI_EVENT_STOP_64_95_MASK                (0xFFFFFFFF)

#define MM_EVENTGEN_MIPI_EVENT_STOP_3_MIPI_EVENT_STOP_96_127_LSB                (0)
#define MM_EVENTGEN_MIPI_EVENT_STOP_3_MIPI_EVENT_STOP_96_127_WIDTH              (32)
#define MM_EVENTGEN_MIPI_EVENT_STOP_3_MIPI_EVENT_STOP_96_127_MASK               (0xFFFFFFFF)

#define MM_EVENTGEN_MIPI_EVENT_STOP_4_MIPI_EVENT_STOP_128_159_LSB               (0)
#define MM_EVENTGEN_MIPI_EVENT_STOP_4_MIPI_EVENT_STOP_128_159_WIDTH             (32)
#define MM_EVENTGEN_MIPI_EVENT_STOP_4_MIPI_EVENT_STOP_128_159_MASK              (0xFFFFFFFF)

#define MM_EVENTGEN_MIPI_EVENT_STOP_5_MIPI_EVENT_STOP_160_191_LSB               (0)
#define MM_EVENTGEN_MIPI_EVENT_STOP_5_MIPI_EVENT_STOP_160_191_WIDTH             (32)
#define MM_EVENTGEN_MIPI_EVENT_STOP_5_MIPI_EVENT_STOP_160_191_MASK              (0xFFFFFFFF)

#define MM_EVENTGEN_MIPI_EVENT_STOP_6_MIPI_EVENT_STOP_192_210_LSB               (0)
#define MM_EVENTGEN_MIPI_EVENT_STOP_6_MIPI_EVENT_STOP_192_210_WIDTH             (19)
#define MM_EVENTGEN_MIPI_EVENT_STOP_6_MIPI_EVENT_STOP_192_210_MASK              (0x0007FFFF)

#define MM_EVENTGEN_MIPI_EVENT_MODE_LSB                                         (29)
#define MM_EVENTGEN_MIPI_EVENT_MODE_WIDTH                                       (3)
#define MM_EVENTGEN_MIPI_EVENT_MODE_MASK                                        (0xE0000000)

#define MM_EVENTGEN_MIPI_EVENT_MIPI_EVENT_TIME_LSB                              (0)
#define MM_EVENTGEN_MIPI_EVENT_MIPI_EVENT_TIME_WIDTH                            (20)
#define MM_EVENTGEN_MIPI_EVENT_MIPI_EVENT_TIME_MASK                             (0x000FFFFF)

#define MM_EVENTGEN_LTE_BPI_BIAS_LTE_BPI_BIAS_LSB                               (2)
#define MM_EVENTGEN_LTE_BPI_BIAS_LTE_BPI_BIAS_WIDTH                             (18)
#define MM_EVENTGEN_LTE_BPI_BIAS_LTE_BPI_BIAS_MASK                              (0x000FFFFC)

#define MM_EVENTGEN_FDD_BPI_BIAS_FDD_BPI_BIAS_LSB                               (0)
#define MM_EVENTGEN_FDD_BPI_BIAS_FDD_BPI_BIAS_WIDTH                             (16)
#define MM_EVENTGEN_FDD_BPI_BIAS_FDD_BPI_BIAS_MASK                              (0x0000FFFF)

#define MM_EVENTGEN_GSM_BPI_BIAS_GSM_BPI_BIAS_LSB                               (0)
#define MM_EVENTGEN_GSM_BPI_BIAS_GSM_BPI_BIAS_WIDTH                             (14)
#define MM_EVENTGEN_GSM_BPI_BIAS_GSM_BPI_BIAS_MASK                              (0x00003FFF)

#define MM_EVENTGEN_BPI_EVENT_STATUS_0_BPI_EVENT_STATUS_0_31_LSB                (0)
#define MM_EVENTGEN_BPI_EVENT_STATUS_0_BPI_EVENT_STATUS_0_31_WIDTH              (32)
#define MM_EVENTGEN_BPI_EVENT_STATUS_0_BPI_EVENT_STATUS_0_31_MASK               (0xFFFFFFFF)

#define MM_EVENTGEN_BPI_EVENT_STATUS_1_BPI_EVENT_STATUS_32_63_LSB               (0)
#define MM_EVENTGEN_BPI_EVENT_STATUS_1_BPI_EVENT_STATUS_32_63_WIDTH             (32)
#define MM_EVENTGEN_BPI_EVENT_STATUS_1_BPI_EVENT_STATUS_32_63_MASK              (0xFFFFFFFF)

#define MM_EVENTGEN_BPI_EVENT_STATUS_2_BPI_EVENT_STATUS_64_95_LSB               (0)
#define MM_EVENTGEN_BPI_EVENT_STATUS_2_BPI_EVENT_STATUS_64_95_WIDTH             (32)
#define MM_EVENTGEN_BPI_EVENT_STATUS_2_BPI_EVENT_STATUS_64_95_MASK              (0xFFFFFFFF)

#define MM_EVENTGEN_BPI_EVENT_STATUS_3_BPI_EVENT_STATUS_96_127_LSB              (0)
#define MM_EVENTGEN_BPI_EVENT_STATUS_3_BPI_EVENT_STATUS_96_127_WIDTH            (32)
#define MM_EVENTGEN_BPI_EVENT_STATUS_3_BPI_EVENT_STATUS_96_127_MASK             (0xFFFFFFFF)

#define MM_EVENTGEN_BPI_EVENT_STATUS_4_BPI_EVENT_STATUS_128_143_LSB             (0)
#define MM_EVENTGEN_BPI_EVENT_STATUS_4_BPI_EVENT_STATUS_128_143_WIDTH           (16)
#define MM_EVENTGEN_BPI_EVENT_STATUS_4_BPI_EVENT_STATUS_128_143_MASK            (0x0000FFFF)

#define MM_EVENTGEN_BPI_EVENT_STOP_0_BPI_EVENT_STOP_0_31_LSB                    (0)
#define MM_EVENTGEN_BPI_EVENT_STOP_0_BPI_EVENT_STOP_0_31_WIDTH                  (32)
#define MM_EVENTGEN_BPI_EVENT_STOP_0_BPI_EVENT_STOP_0_31_MASK                   (0xFFFFFFFF)

#define MM_EVENTGEN_BPI_EVENT_STOP_1_BPI_EVENT_STOP_32_63_LSB                   (0)
#define MM_EVENTGEN_BPI_EVENT_STOP_1_BPI_EVENT_STOP_32_63_WIDTH                 (32)
#define MM_EVENTGEN_BPI_EVENT_STOP_1_BPI_EVENT_STOP_32_63_MASK                  (0xFFFFFFFF)

#define MM_EVENTGEN_BPI_EVENT_STOP_2_BPI_EVENT_STOP_64_95_LSB                   (0)
#define MM_EVENTGEN_BPI_EVENT_STOP_2_BPI_EVENT_STOP_64_95_WIDTH                 (32)
#define MM_EVENTGEN_BPI_EVENT_STOP_2_BPI_EVENT_STOP_64_95_MASK                  (0xFFFFFFFF)

#define MM_EVENTGEN_BPI_EVENT_STOP_3_BPI_EVENT_STOP_96_127_LSB                  (0)
#define MM_EVENTGEN_BPI_EVENT_STOP_3_BPI_EVENT_STOP_96_127_WIDTH                (32)
#define MM_EVENTGEN_BPI_EVENT_STOP_3_BPI_EVENT_STOP_96_127_MASK                 (0xFFFFFFFF)

#define MM_EVENTGEN_BPI_EVENT_STOP_4_BPI_EVENT_STOP_128_143_LSB                 (0)
#define MM_EVENTGEN_BPI_EVENT_STOP_4_BPI_EVENT_STOP_128_143_WIDTH               (16)
#define MM_EVENTGEN_BPI_EVENT_STOP_4_BPI_EVENT_STOP_128_143_MASK                (0x0000FFFF)

#define MM_EVENTGEN_BPI_EVENT_MODE_LSB                                          (29)
#define MM_EVENTGEN_BPI_EVENT_MODE_WIDTH                                        (3)
#define MM_EVENTGEN_BPI_EVENT_MODE_MASK                                         (0xE0000000)

#define MM_EVENTGEN_BPI_EVENT_BPI_EVENT_TIME_LSB                                (0)
#define MM_EVENTGEN_BPI_EVENT_BPI_EVENT_TIME_WIDTH                              (20)
#define MM_EVENTGEN_BPI_EVENT_BPI_EVENT_TIME_MASK                               (0x000FFFFF)

/** TXDFE_RF */
#define TX_DC_COMP_Q_LSB                                                        (16)
#define TX_DC_COMP_Q_WIDTH                                                      (12)
#define TX_DC_COMP_Q_MASK                                                       (0x0FFF0000)

#define TX_DC_COMP_I_LSB                                                        (0)
#define TX_DC_COMP_I_WIDTH                                                      (12)
#define TX_DC_COMP_I_MASK                                                       (0x00000FFF)

#define TX_FI_COMP_PHASE_LSB                                                    (8)
#define TX_FI_COMP_PHASE_WIDTH                                                  (7)
#define TX_FI_COMP_PHASE_MASK                                                   (0x00007F00)

#define TX_FI_COMP_GAIN_LSB                                                     (0)
#define TX_FI_COMP_GAIN_WIDTH                                                   (7)
#define TX_FI_COMP_GAIN_MASK                                                    (0x0000007F)

#define TX_FDAD_COMP_Q_C0_LSB                                                   (16)
#define TX_FDAD_COMP_Q_C0_WIDTH                                                 (14)
#define TX_FDAD_COMP_Q_C0_MASK                                                  (0x3FFF0000)

#define TX_FDAD_COMP_I_C0_LSB                                                   (0)
#define TX_FDAD_COMP_I_C0_WIDTH                                                 (14)
#define TX_FDAD_COMP_I_C0_MASK                                                  (0x00003FFF)

#define TX_FDAD_COMP_Q_C1_LSB                                                   (16)
#define TX_FDAD_COMP_Q_C1_WIDTH                                                 (14)
#define TX_FDAD_COMP_Q_C1_MASK                                                  (0x3FFF0000)

#define TX_FDAD_COMP_I_C1_LSB                                                   (0)
#define TX_FDAD_COMP_I_C1_WIDTH                                                 (14)
#define TX_FDAD_COMP_I_C1_MASK                                                  (0x00003FFF)

#define TX_FDAD_COMP_Q_C2_LSB                                                   (16)
#define TX_FDAD_COMP_Q_C2_WIDTH                                                 (14)
#define TX_FDAD_COMP_Q_C2_MASK                                                  (0x3FFF0000)

#define TX_FDAD_COMP_I_C2_LSB                                                   (0)
#define TX_FDAD_COMP_I_C2_WIDTH                                                 (14)
#define TX_FDAD_COMP_I_C2_MASK                                                  (0x00003FFF)

#define TX_FDAD_COMP_Q_C3_LSB                                                   (16)
#define TX_FDAD_COMP_Q_C3_WIDTH                                                 (14)
#define TX_FDAD_COMP_Q_C3_MASK                                                  (0x3FFF0000)

#define TX_FDAD_COMP_I_C3_LSB                                                   (0)
#define TX_FDAD_COMP_I_C3_WIDTH                                                 (14)
#define TX_FDAD_COMP_I_C3_MASK                                                  (0x00003FFF)

#define TX_FDAD_COMP_Q_C4_LSB                                                   (16)
#define TX_FDAD_COMP_Q_C4_WIDTH                                                 (14)
#define TX_FDAD_COMP_Q_C4_MASK                                                  (0x3FFF0000)

#define TX_FDAD_COMP_I_C4_LSB                                                   (0)
#define TX_FDAD_COMP_I_C4_WIDTH                                                 (14)
#define TX_FDAD_COMP_I_C4_MASK                                                  (0x00003FFF)

#define TX_FDAD_COMP_Q_C5_LSB                                                   (16)
#define TX_FDAD_COMP_Q_C5_WIDTH                                                 (14)
#define TX_FDAD_COMP_Q_C5_MASK                                                  (0x3FFF0000)

#define TX_FDAD_COMP_I_C5_LSB                                                   (0)
#define TX_FDAD_COMP_I_C5_WIDTH                                                 (14)
#define TX_FDAD_COMP_I_C5_MASK                                                  (0x00003FFF)

#define TX_FDAD_COMP_Q_C6_LSB                                                   (16)
#define TX_FDAD_COMP_Q_C6_WIDTH                                                 (14)
#define TX_FDAD_COMP_Q_C6_MASK                                                  (0x3FFF0000)

#define TX_FDAD_COMP_I_C6_LSB                                                   (0)
#define TX_FDAD_COMP_I_C6_WIDTH                                                 (14)
#define TX_FDAD_COMP_I_C6_MASK                                                  (0x00003FFF)

#define TX_FDAD_COMP_Q_C7_LSB                                                   (16)
#define TX_FDAD_COMP_Q_C7_WIDTH                                                 (14)
#define TX_FDAD_COMP_Q_C7_MASK                                                  (0x3FFF0000)

#define TX_FDAD_COMP_I_C7_LSB                                                   (0)
#define TX_FDAD_COMP_I_C7_WIDTH                                                 (14)
#define TX_FDAD_COMP_I_C7_MASK                                                  (0x00003FFF)

#define TX_FDAD_COMP_Q_C8_LSB                                                   (16)
#define TX_FDAD_COMP_Q_C8_WIDTH                                                 (14)
#define TX_FDAD_COMP_Q_C8_MASK                                                  (0x3FFF0000)

#define TX_FDAD_COMP_I_C8_LSB                                                   (0)
#define TX_FDAD_COMP_I_C8_WIDTH                                                 (14)
#define TX_FDAD_COMP_I_C8_MASK                                                  (0x00003FFF)

#define TX_FDAD_COMP_Q_C9_LSB                                                   (16)
#define TX_FDAD_COMP_Q_C9_WIDTH                                                 (14)
#define TX_FDAD_COMP_Q_C9_MASK                                                  (0x3FFF0000)

#define TX_FDAD_COMP_I_C9_LSB                                                   (0)
#define TX_FDAD_COMP_I_C9_WIDTH                                                 (14)
#define TX_FDAD_COMP_I_C9_MASK                                                  (0x00003FFF)

#define TX_FDAD_COMP_Q_C10_LSB                                                  (16)
#define TX_FDAD_COMP_Q_C10_WIDTH                                                (14)
#define TX_FDAD_COMP_Q_C10_MASK                                                 (0x3FFF0000)

#define TX_FDAD_COMP_I_C10_LSB                                                  (0)
#define TX_FDAD_COMP_I_C10_WIDTH                                                (14)
#define TX_FDAD_COMP_I_C10_MASK                                                 (0x00003FFF)

#define TX_FDAD_COMP_Q_C11_LSB                                                  (16)
#define TX_FDAD_COMP_Q_C11_WIDTH                                                (14)
#define TX_FDAD_COMP_Q_C11_MASK                                                 (0x3FFF0000)

#define TX_FDAD_COMP_I_C11_LSB                                                  (0)
#define TX_FDAD_COMP_I_C11_WIDTH                                                (14)
#define TX_FDAD_COMP_I_C11_MASK                                                 (0x00003FFF)

#define TX_FDAD_COMP_Q_C12_LSB                                                  (16)
#define TX_FDAD_COMP_Q_C12_WIDTH                                                (14)
#define TX_FDAD_COMP_Q_C12_MASK                                                 (0x3FFF0000)

#define TX_FDAD_COMP_I_C12_LSB                                                  (0)
#define TX_FDAD_COMP_I_C12_WIDTH                                                (14)
#define TX_FDAD_COMP_I_C12_MASK                                                 (0x00003FFF)

#define ET_AM_LUT_E3_LSB                                                        (24)
#define ET_AM_LUT_E3_WIDTH                                                      (8)
#define ET_AM_LUT_E3_MASK                                                       (0xFF000000)

#define ET_AM_LUT_E2_LSB                                                        (16)
#define ET_AM_LUT_E2_WIDTH                                                      (8)
#define ET_AM_LUT_E2_MASK                                                       (0x00FF0000)

#define ET_AM_LUT_E1_LSB                                                        (8)
#define ET_AM_LUT_E1_WIDTH                                                      (8)
#define ET_AM_LUT_E1_MASK                                                       (0x0000FF00)

#define ET_AM_LUT_E0_LSB                                                        (0)
#define ET_AM_LUT_E0_WIDTH                                                      (8)
#define ET_AM_LUT_E0_MASK                                                       (0x000000FF)

#define DPD_AM_LUT_E3_LUT0_LSB                                                  (24)
#define DPD_AM_LUT_E3_LUT0_WIDTH                                                (8)
#define DPD_AM_LUT_E3_LUT0_MASK                                                 (0xFF000000)

#define DPD_AM_LUT_E2_LUT0_LSB                                                  (16)
#define DPD_AM_LUT_E2_LUT0_WIDTH                                                (8)
#define DPD_AM_LUT_E2_LUT0_MASK                                                 (0x00FF0000)

#define DPD_AM_LUT_E1_LUT0_LSB                                                  (8)
#define DPD_AM_LUT_E1_LUT0_WIDTH                                                (8)
#define DPD_AM_LUT_E1_LUT0_MASK                                                 (0x0000FF00)

#define DPD_AM_LUT_E0_LUT0_LSB                                                  (0)
#define DPD_AM_LUT_E0_LUT0_WIDTH                                                (8)
#define DPD_AM_LUT_E0_LUT0_MASK                                                 (0x000000FF)

#define DPD_AM_LUT_E3_LUT1_LSB                                                  (24)
#define DPD_AM_LUT_E3_LUT1_WIDTH                                                (8)
#define DPD_AM_LUT_E3_LUT1_MASK                                                 (0xFF000000)

#define DPD_AM_LUT_E2_LUT1_LSB                                                  (16)
#define DPD_AM_LUT_E2_LUT1_WIDTH                                                (8)
#define DPD_AM_LUT_E2_LUT1_MASK                                                 (0x00FF0000)

#define DPD_AM_LUT_E1_LUT1_LSB                                                  (8)
#define DPD_AM_LUT_E1_LUT1_WIDTH                                                (8)
#define DPD_AM_LUT_E1_LUT1_MASK                                                 (0x0000FF00)

#define DPD_AM_LUT_E0_LUT1_LSB                                                  (0)
#define DPD_AM_LUT_E0_LUT1_WIDTH                                                (8)
#define DPD_AM_LUT_E0_LUT1_MASK                                                 (0x000000FF)

#define DPD_AM_LUT_E3_LUT2_LSB                                                  (24)
#define DPD_AM_LUT_E3_LUT2_WIDTH                                                (8)
#define DPD_AM_LUT_E3_LUT2_MASK                                                 (0xFF000000)

#define DPD_AM_LUT_E2_LUT2_LSB                                                  (16)
#define DPD_AM_LUT_E2_LUT2_WIDTH                                                (8)
#define DPD_AM_LUT_E2_LUT2_MASK                                                 (0x00FF0000)

#define DPD_AM_LUT_E1_LUT2_LSB                                                  (8)
#define DPD_AM_LUT_E1_LUT2_WIDTH                                                (8)
#define DPD_AM_LUT_E1_LUT2_MASK                                                 (0x0000FF00)

#define DPD_AM_LUT_E0_LUT2_LSB                                                  (0)
#define DPD_AM_LUT_E0_LUT2_WIDTH                                                (8)
#define DPD_AM_LUT_E0_LUT2_MASK                                                 (0x000000FF)

#define DPD_AM_LUT_E3_LUT3_LSB                                                  (24)
#define DPD_AM_LUT_E3_LUT3_WIDTH                                                (8)
#define DPD_AM_LUT_E3_LUT3_MASK                                                 (0xFF000000)

#define DPD_AM_LUT_E2_LUT3_LSB                                                  (16)
#define DPD_AM_LUT_E2_LUT3_WIDTH                                                (8)
#define DPD_AM_LUT_E2_LUT3_MASK                                                 (0x00FF0000)

#define DPD_AM_LUT_E1_LUT3_LSB                                                  (8)
#define DPD_AM_LUT_E1_LUT3_WIDTH                                                (8)
#define DPD_AM_LUT_E1_LUT3_MASK                                                 (0x0000FF00)

#define DPD_AM_LUT_E0_LUT3_LSB                                                  (0)
#define DPD_AM_LUT_E0_LUT3_WIDTH                                                (8)
#define DPD_AM_LUT_E0_LUT3_MASK                                                 (0x000000FF)

#define DPD_AM_LUT_E3_LUT4_LSB                                                  (24)
#define DPD_AM_LUT_E3_LUT4_WIDTH                                                (8)
#define DPD_AM_LUT_E3_LUT4_MASK                                                 (0xFF000000)

#define DPD_AM_LUT_E2_LUT4_LSB                                                  (16)
#define DPD_AM_LUT_E2_LUT4_WIDTH                                                (8)
#define DPD_AM_LUT_E2_LUT4_MASK                                                 (0x00FF0000)

#define DPD_AM_LUT_E1_LUT4_LSB                                                  (8)
#define DPD_AM_LUT_E1_LUT4_WIDTH                                                (8)
#define DPD_AM_LUT_E1_LUT4_MASK                                                 (0x0000FF00)

#define DPD_AM_LUT_E0_LUT4_LSB                                                  (0)
#define DPD_AM_LUT_E0_LUT4_WIDTH                                                (8)
#define DPD_AM_LUT_E0_LUT4_MASK                                                 (0x000000FF)

#define DPD_AM_LUT_E3_LUT5_LSB                                                  (24)
#define DPD_AM_LUT_E3_LUT5_WIDTH                                                (8)
#define DPD_AM_LUT_E3_LUT5_MASK                                                 (0xFF000000)

#define DPD_AM_LUT_E2_LUT5_LSB                                                  (16)
#define DPD_AM_LUT_E2_LUT5_WIDTH                                                (8)
#define DPD_AM_LUT_E2_LUT5_MASK                                                 (0x00FF0000)

#define DPD_AM_LUT_E1_LUT5_LSB                                                  (8)
#define DPD_AM_LUT_E1_LUT5_WIDTH                                                (8)
#define DPD_AM_LUT_E1_LUT5_MASK                                                 (0x0000FF00)

#define DPD_AM_LUT_E0_LUT5_LSB                                                  (0)
#define DPD_AM_LUT_E0_LUT5_WIDTH                                                (8)
#define DPD_AM_LUT_E0_LUT5_MASK                                                 (0x000000FF)

#define DPD_AM_LUT_E3_LUT6_LSB                                                  (24)
#define DPD_AM_LUT_E3_LUT6_WIDTH                                                (8)
#define DPD_AM_LUT_E3_LUT6_MASK                                                 (0xFF000000)

#define DPD_AM_LUT_E2_LUT6_LSB                                                  (16)
#define DPD_AM_LUT_E2_LUT6_WIDTH                                                (8)
#define DPD_AM_LUT_E2_LUT6_MASK                                                 (0x00FF0000)

#define DPD_AM_LUT_E1_LUT6_LSB                                                  (8)
#define DPD_AM_LUT_E1_LUT6_WIDTH                                                (8)
#define DPD_AM_LUT_E1_LUT6_MASK                                                 (0x0000FF00)

#define DPD_AM_LUT_E0_LUT6_LSB                                                  (0)
#define DPD_AM_LUT_E0_LUT6_WIDTH                                                (8)
#define DPD_AM_LUT_E0_LUT6_MASK                                                 (0x000000FF)

#define DPD_AM_LUT_E3_LUT7_LSB                                                  (24)
#define DPD_AM_LUT_E3_LUT7_WIDTH                                                (8)
#define DPD_AM_LUT_E3_LUT7_MASK                                                 (0xFF000000)

#define DPD_AM_LUT_E2_LUT7_LSB                                                  (16)
#define DPD_AM_LUT_E2_LUT7_WIDTH                                                (8)
#define DPD_AM_LUT_E2_LUT7_MASK                                                 (0x00FF0000)

#define DPD_AM_LUT_E1_LUT7_LSB                                                  (8)
#define DPD_AM_LUT_E1_LUT7_WIDTH                                                (8)
#define DPD_AM_LUT_E1_LUT7_MASK                                                 (0x0000FF00)

#define DPD_AM_LUT_E0_LUT7_LSB                                                  (0)
#define DPD_AM_LUT_E0_LUT7_WIDTH                                                (8)
#define DPD_AM_LUT_E0_LUT7_MASK                                                 (0x000000FF)

#define DPD_AM_LUT_E3_LUT8_LSB                                                  (24)
#define DPD_AM_LUT_E3_LUT8_WIDTH                                                (8)
#define DPD_AM_LUT_E3_LUT8_MASK                                                 (0xFF000000)

#define DPD_AM_LUT_E2_LUT8_LSB                                                  (16)
#define DPD_AM_LUT_E2_LUT8_WIDTH                                                (8)
#define DPD_AM_LUT_E2_LUT8_MASK                                                 (0x00FF0000)

#define DPD_AM_LUT_E1_LUT8_LSB                                                  (8)
#define DPD_AM_LUT_E1_LUT8_WIDTH                                                (8)
#define DPD_AM_LUT_E1_LUT8_MASK                                                 (0x0000FF00)

#define DPD_AM_LUT_E0_LUT8_LSB                                                  (0)
#define DPD_AM_LUT_E0_LUT8_WIDTH                                                (8)
#define DPD_AM_LUT_E0_LUT8_MASK                                                 (0x000000FF)

#define ET_PM_LUT_E3_LSB                                                        (24)
#define ET_PM_LUT_E3_WIDTH                                                      (8)
#define ET_PM_LUT_E3_MASK                                                       (0xFF000000)

#define ET_PM_LUT_E2_LSB                                                        (16)
#define ET_PM_LUT_E2_WIDTH                                                      (8)
#define ET_PM_LUT_E2_MASK                                                       (0x00FF0000)

#define ET_PM_LUT_E1_LSB                                                        (8)
#define ET_PM_LUT_E1_WIDTH                                                      (8)
#define ET_PM_LUT_E1_MASK                                                       (0x0000FF00)

#define ET_PM_LUT_E0_LSB                                                        (0)
#define ET_PM_LUT_E0_WIDTH                                                      (8)
#define ET_PM_LUT_E0_MASK                                                       (0x000000FF)

#define DPD_PM_LUT_E3_LUT0_LSB                                                  (24)
#define DPD_PM_LUT_E3_LUT0_WIDTH                                                (8)
#define DPD_PM_LUT_E3_LUT0_MASK                                                 (0xFF000000)

#define DPD_PM_LUT_E2_LUT0_LSB                                                  (16)
#define DPD_PM_LUT_E2_LUT0_WIDTH                                                (8)
#define DPD_PM_LUT_E2_LUT0_MASK                                                 (0x00FF0000)

#define DPD_PM_LUT_E1_LUT0_LSB                                                  (8)
#define DPD_PM_LUT_E1_LUT0_WIDTH                                                (8)
#define DPD_PM_LUT_E1_LUT0_MASK                                                 (0x0000FF00)

#define DPD_PM_LUT_E0_LUT0_LSB                                                  (0)
#define DPD_PM_LUT_E0_LUT0_WIDTH                                                (8)
#define DPD_PM_LUT_E0_LUT0_MASK                                                 (0x000000FF)

#define DPD_PM_LUT_E3_LUT1_LSB                                                  (24)
#define DPD_PM_LUT_E3_LUT1_WIDTH                                                (8)
#define DPD_PM_LUT_E3_LUT1_MASK                                                 (0xFF000000)

#define DPD_PM_LUT_E2_LUT1_LSB                                                  (16)
#define DPD_PM_LUT_E2_LUT1_WIDTH                                                (8)
#define DPD_PM_LUT_E2_LUT1_MASK                                                 (0x00FF0000)

#define DPD_PM_LUT_E1_LUT1_LSB                                                  (8)
#define DPD_PM_LUT_E1_LUT1_WIDTH                                                (8)
#define DPD_PM_LUT_E1_LUT1_MASK                                                 (0x0000FF00)

#define DPD_PM_LUT_E0_LUT1_LSB                                                  (0)
#define DPD_PM_LUT_E0_LUT1_WIDTH                                                (8)
#define DPD_PM_LUT_E0_LUT1_MASK                                                 (0x000000FF)

#define DPD_PM_LUT_E3_LUT2_LSB                                                  (24)
#define DPD_PM_LUT_E3_LUT2_WIDTH                                                (8)
#define DPD_PM_LUT_E3_LUT2_MASK                                                 (0xFF000000)

#define DPD_PM_LUT_E2_LUT2_LSB                                                  (16)
#define DPD_PM_LUT_E2_LUT2_WIDTH                                                (8)
#define DPD_PM_LUT_E2_LUT2_MASK                                                 (0x00FF0000)

#define DPD_PM_LUT_E1_LUT2_LSB                                                  (8)
#define DPD_PM_LUT_E1_LUT2_WIDTH                                                (8)
#define DPD_PM_LUT_E1_LUT2_MASK                                                 (0x0000FF00)

#define DPD_PM_LUT_E0_LUT2_LSB                                                  (0)
#define DPD_PM_LUT_E0_LUT2_WIDTH                                                (8)
#define DPD_PM_LUT_E0_LUT2_MASK                                                 (0x000000FF)

#define DPD_PM_LUT_E3_LUT3_LSB                                                  (24)
#define DPD_PM_LUT_E3_LUT3_WIDTH                                                (8)
#define DPD_PM_LUT_E3_LUT3_MASK                                                 (0xFF000000)

#define DPD_PM_LUT_E2_LUT3_LSB                                                  (16)
#define DPD_PM_LUT_E2_LUT3_WIDTH                                                (8)
#define DPD_PM_LUT_E2_LUT3_MASK                                                 (0x00FF0000)

#define DPD_PM_LUT_E1_LUT3_LSB                                                  (8)
#define DPD_PM_LUT_E1_LUT3_WIDTH                                                (8)
#define DPD_PM_LUT_E1_LUT3_MASK                                                 (0x0000FF00)

#define DPD_PM_LUT_E0_LUT3_LSB                                                  (0)
#define DPD_PM_LUT_E0_LUT3_WIDTH                                                (8)
#define DPD_PM_LUT_E0_LUT3_MASK                                                 (0x000000FF)

#define DPD_PM_LUT_E3_LUT4_LSB                                                  (24)
#define DPD_PM_LUT_E3_LUT4_WIDTH                                                (8)
#define DPD_PM_LUT_E3_LUT4_MASK                                                 (0xFF000000)

#define DPD_PM_LUT_E2_LUT4_LSB                                                  (16)
#define DPD_PM_LUT_E2_LUT4_WIDTH                                                (8)
#define DPD_PM_LUT_E2_LUT4_MASK                                                 (0x00FF0000)

#define DPD_PM_LUT_E1_LUT4_LSB                                                  (8)
#define DPD_PM_LUT_E1_LUT4_WIDTH                                                (8)
#define DPD_PM_LUT_E1_LUT4_MASK                                                 (0x0000FF00)

#define DPD_PM_LUT_E0_LUT4_LSB                                                  (0)
#define DPD_PM_LUT_E0_LUT4_WIDTH                                                (8)
#define DPD_PM_LUT_E0_LUT4_MASK                                                 (0x000000FF)

#define DPD_PM_LUT_E3_LUT5_LSB                                                  (24)
#define DPD_PM_LUT_E3_LUT5_WIDTH                                                (8)
#define DPD_PM_LUT_E3_LUT5_MASK                                                 (0xFF000000)

#define DPD_PM_LUT_E2_LUT5_LSB                                                  (16)
#define DPD_PM_LUT_E2_LUT5_WIDTH                                                (8)
#define DPD_PM_LUT_E2_LUT5_MASK                                                 (0x00FF0000)

#define DPD_PM_LUT_E1_LUT5_LSB                                                  (8)
#define DPD_PM_LUT_E1_LUT5_WIDTH                                                (8)
#define DPD_PM_LUT_E1_LUT5_MASK                                                 (0x0000FF00)

#define DPD_PM_LUT_E0_LUT5_LSB                                                  (0)
#define DPD_PM_LUT_E0_LUT5_WIDTH                                                (8)
#define DPD_PM_LUT_E0_LUT5_MASK                                                 (0x000000FF)

#define DPD_PM_LUT_E3_LUT6_LSB                                                  (24)
#define DPD_PM_LUT_E3_LUT6_WIDTH                                                (8)
#define DPD_PM_LUT_E3_LUT6_MASK                                                 (0xFF000000)

#define DPD_PM_LUT_E2_LUT6_LSB                                                  (16)
#define DPD_PM_LUT_E2_LUT6_WIDTH                                                (8)
#define DPD_PM_LUT_E2_LUT6_MASK                                                 (0x00FF0000)

#define DPD_PM_LUT_E1_LUT6_LSB                                                  (8)
#define DPD_PM_LUT_E1_LUT6_WIDTH                                                (8)
#define DPD_PM_LUT_E1_LUT6_MASK                                                 (0x0000FF00)

#define DPD_PM_LUT_E0_LUT6_LSB                                                  (0)
#define DPD_PM_LUT_E0_LUT6_WIDTH                                                (8)
#define DPD_PM_LUT_E0_LUT6_MASK                                                 (0x000000FF)

#define DPD_PM_LUT_E3_LUT7_LSB                                                  (24)
#define DPD_PM_LUT_E3_LUT7_WIDTH                                                (8)
#define DPD_PM_LUT_E3_LUT7_MASK                                                 (0xFF000000)

#define DPD_PM_LUT_E2_LUT7_LSB                                                  (16)
#define DPD_PM_LUT_E2_LUT7_WIDTH                                                (8)
#define DPD_PM_LUT_E2_LUT7_MASK                                                 (0x00FF0000)

#define DPD_PM_LUT_E1_LUT7_LSB                                                  (8)
#define DPD_PM_LUT_E1_LUT7_WIDTH                                                (8)
#define DPD_PM_LUT_E1_LUT7_MASK                                                 (0x0000FF00)

#define DPD_PM_LUT_E0_LUT7_LSB                                                  (0)
#define DPD_PM_LUT_E0_LUT7_WIDTH                                                (8)
#define DPD_PM_LUT_E0_LUT7_MASK                                                 (0x000000FF)

#define DPD_PM_LUT_E3_LUT8_LSB                                                  (24)
#define DPD_PM_LUT_E3_LUT8_WIDTH                                                (8)
#define DPD_PM_LUT_E3_LUT8_MASK                                                 (0xFF000000)

#define DPD_PM_LUT_E2_LUT8_LSB                                                  (16)
#define DPD_PM_LUT_E2_LUT8_WIDTH                                                (8)
#define DPD_PM_LUT_E2_LUT8_MASK                                                 (0x00FF0000)

#define DPD_PM_LUT_E1_LUT8_LSB                                                  (8)
#define DPD_PM_LUT_E1_LUT8_WIDTH                                                (8)
#define DPD_PM_LUT_E1_LUT8_MASK                                                 (0x0000FF00)

#define DPD_PM_LUT_E0_LUT8_LSB                                                  (0)
#define DPD_PM_LUT_E0_LUT8_WIDTH                                                (8)
#define DPD_PM_LUT_E0_LUT8_MASK                                                 (0x000000FF)

#define TX_ASYMM_COMP_Q_C0_LSB                                                  (16)
#define TX_ASYMM_COMP_Q_C0_WIDTH                                                (9)
#define TX_ASYMM_COMP_Q_C0_MASK                                                 (0x01FF0000)

#define TX_ASYMM_COMP_I_C0_LSB                                                  (0)
#define TX_ASYMM_COMP_I_C0_WIDTH                                                (9)
#define TX_ASYMM_COMP_I_C0_MASK                                                 (0x000001FF)

#define TX_ASYMM_COMP_Q_C1_LSB                                                  (16)
#define TX_ASYMM_COMP_Q_C1_WIDTH                                                (9)
#define TX_ASYMM_COMP_Q_C1_MASK                                                 (0x01FF0000)

#define TX_ASYMM_COMP_I_C1_LSB                                                  (0)
#define TX_ASYMM_COMP_I_C1_WIDTH                                                (9)
#define TX_ASYMM_COMP_I_C1_MASK                                                 (0x000001FF)

#define TX_ASYMM_COMP_Q_C2_LSB                                                  (16)
#define TX_ASYMM_COMP_Q_C2_WIDTH                                                (9)
#define TX_ASYMM_COMP_Q_C2_MASK                                                 (0x01FF0000)

#define TX_ASYMM_COMP_I_C2_LSB                                                  (0)
#define TX_ASYMM_COMP_I_C2_WIDTH                                                (9)
#define TX_ASYMM_COMP_I_C2_MASK                                                 (0x000001FF)

#define TX_ASYMM_COMP_Q_C3_LSB                                                  (16)
#define TX_ASYMM_COMP_Q_C3_WIDTH                                                (9)
#define TX_ASYMM_COMP_Q_C3_MASK                                                 (0x01FF0000)

#define TX_ASYMM_COMP_I_C3_LSB                                                  (0)
#define TX_ASYMM_COMP_I_C3_WIDTH                                                (9)
#define TX_ASYMM_COMP_I_C3_MASK                                                 (0x000001FF)

#define TX_ASYMM_COMP_Q_C4_LSB                                                  (16)
#define TX_ASYMM_COMP_Q_C4_WIDTH                                                (9)
#define TX_ASYMM_COMP_Q_C4_MASK                                                 (0x01FF0000)

#define TX_ASYMM_COMP_I_C4_LSB                                                  (0)
#define TX_ASYMM_COMP_I_C4_WIDTH                                                (9)
#define TX_ASYMM_COMP_I_C4_MASK                                                 (0x000001FF)

#define TXDFE_SW_SR_EN_LSB                                                      (4)
#define TXDFE_SW_SR_EN_WIDTH                                                    (1)
#define TXDFE_SW_SR_EN_MASK                                                     (0x00000010)
#define TXDFE_SW_SR_EN_BIT                                                      (0x00000010)

#define TXDFE_SW_SR_LSB                                                         (0)
#define TXDFE_SW_SR_WIDTH                                                       (3)
#define TXDFE_SW_SR_MASK                                                        (0x00000007)

#define TXDFE_SW_INTRA_BAND_CCA_LSB                                             (0)
#define TXDFE_SW_INTRA_BAND_CCA_WIDTH                                           (1)
#define TXDFE_SW_INTRA_BAND_CCA_MASK                                            (0x00000001)
#define TXDFE_SW_INTRA_BAND_CCA_BIT                                             (0x00000001)

#define TXDFE_SRAM_READ_TIME_LSB                                                (0)
#define TXDFE_SRAM_READ_TIME_WIDTH                                              (7)
#define TXDFE_SRAM_READ_TIME_MASK                                               (0x0000007F)

#define TXDFE_CONFIG_READY_LSB                                                  (0)
#define TXDFE_CONFIG_READY_WIDTH                                                (1)
#define TXDFE_CONFIG_READY_MASK                                                 (0x00000001)
#define TXDFE_CONFIG_READY_BIT                                                  (0x00000001)

#define DPD_AM_LUT_READY_LSB                                                    (0)
#define DPD_AM_LUT_READY_WIDTH                                                  (9)
#define DPD_AM_LUT_READY_MASK                                                   (0x000001FF)

#define DPD_PM_LUT_READY_LSB                                                    (0)
#define DPD_PM_LUT_READY_WIDTH                                                  (9)
#define DPD_PM_LUT_READY_MASK                                                   (0x000001FF)

#define ET_AM_LUT_READY_LSB                                                     (0)
#define ET_AM_LUT_READY_WIDTH                                                   (1)
#define ET_AM_LUT_READY_MASK                                                    (0x00000001)
#define ET_AM_LUT_READY_BIT                                                     (0x00000001)

#define ET_PM_LUT_READY_LSB                                                     (0)
#define ET_PM_LUT_READY_WIDTH                                                   (1)
#define ET_PM_LUT_READY_MASK                                                    (0x00000001)
#define ET_PM_LUT_READY_BIT                                                     (0x00000001)

#define TXDFE_READY_FLAG_ASSERT_LSB                                             (0)
#define TXDFE_READY_FLAG_ASSERT_WIDTH                                           (3)
#define TXDFE_READY_FLAG_ASSERT_MASK                                            (0x00000007)

#define TXDFE_READY_FLAG_ASSERT_CLR_LSB                                         (0)
#define TXDFE_READY_FLAG_ASSERT_CLR_WIDTH                                       (1)
#define TXDFE_READY_FLAG_ASSERT_CLR_MASK                                        (0x00000001)
#define TXDFE_READY_FLAG_ASSERT_CLR_BIT                                         (0x00000001)

#define TXDFE_IQ_SWAP_EN_LSB                                                    (0)
#define TXDFE_IQ_SWAP_EN_WIDTH                                                  (1)
#define TXDFE_IQ_SWAP_EN_MASK                                                   (0x00000001)
#define TXDFE_IQ_SWAP_EN_BIT                                                    (0x00000001)

#define DPD_PM_EN_LSB                                                           (8)
#define DPD_PM_EN_WIDTH                                                         (3)
#define DPD_PM_EN_MASK                                                          (0x00000700)

#define DPD_AM_EN_LSB                                                           (0)
#define DPD_AM_EN_WIDTH                                                         (3)
#define DPD_AM_EN_MASK                                                          (0x00000007)

#define THETA_RF_THRESHOLD_LSB                                                  (28)
#define THETA_RF_THRESHOLD_WIDTH                                                (3)
#define THETA_RF_THRESHOLD_MASK                                                 (0x70000000)

#define THETA_RF_1_LSB                                                          (16)
#define THETA_RF_1_WIDTH                                                        (11)
#define THETA_RF_1_MASK                                                         (0x07FF0000)

#define THETA_RF_0_LSB                                                          (0)
#define THETA_RF_0_WIDTH                                                        (11)
#define THETA_RF_0_MASK                                                         (0x000007FF)

#define THETA_PA_M_LSB                                                          (16)
#define THETA_PA_M_WIDTH                                                        (11)
#define THETA_PA_M_MASK                                                         (0x07FF0000)

#define THETA_PA_H_LSB                                                          (0)
#define THETA_PA_H_WIDTH                                                        (11)
#define THETA_PA_H_MASK                                                         (0x000007FF)

#define THETA_PA_L_LSB                                                          (0)
#define THETA_PA_L_WIDTH                                                        (11)
#define THETA_PA_L_MASK                                                         (0x000007FF)

#define GAIN_BKF_EN_LSB                                                         (27)
#define GAIN_BKF_EN_WIDTH                                                       (1)
#define GAIN_BKF_EN_MASK                                                        (0x08000000)
#define GAIN_BKF_EN_BIT                                                         (0x08000000)

#define GAIN_BKF_M2_LSB                                                         (18)
#define GAIN_BKF_M2_WIDTH                                                       (9)
#define GAIN_BKF_M2_MASK                                                        (0x07FC0000)

#define GAIN_BKF_M1_LSB                                                         (9)
#define GAIN_BKF_M1_WIDTH                                                       (9)
#define GAIN_BKF_M1_MASK                                                        (0x0003FE00)

#define GAIN_BKF_M0_LSB                                                         (0)
#define GAIN_BKF_M0_WIDTH                                                       (9)
#define GAIN_BKF_M0_MASK                                                        (0x000001FF)

#define TX_ASYMM_COMP_TAP_SEL_LSB                                               (4)
#define TX_ASYMM_COMP_TAP_SEL_WIDTH                                             (2)
#define TX_ASYMM_COMP_TAP_SEL_MASK                                              (0x00000030)

#define TX_ASYMM_COMP_EN_LSB                                                    (0)
#define TX_ASYMM_COMP_EN_WIDTH                                                  (1)
#define TX_ASYMM_COMP_EN_MASK                                                   (0x00000001)
#define TX_ASYMM_COMP_EN_BIT                                                    (0x00000001)

#define TX_FDAD_COMP_TAP_SEL_LSB                                                (4)
#define TX_FDAD_COMP_TAP_SEL_WIDTH                                              (3)
#define TX_FDAD_COMP_TAP_SEL_MASK                                               (0x00000070)

#define TX_FDAD_COMP_EN_LSB                                                     (0)
#define TX_FDAD_COMP_EN_WIDTH                                                   (1)
#define TX_FDAD_COMP_EN_MASK                                                    (0x00000001)
#define TX_FDAD_COMP_EN_BIT                                                     (0x00000001)

#define TXDAC_RATE_LSB                                                          (0)
#define TXDAC_RATE_WIDTH                                                        (2)
#define TXDAC_RATE_MASK                                                         (0x00000003)

#define TXDFE_PATH_SWAP_IMM_MODE_EN_LSB                                         (4)
#define TXDFE_PATH_SWAP_IMM_MODE_EN_WIDTH                                       (1)
#define TXDFE_PATH_SWAP_IMM_MODE_EN_MASK                                        (0x00000010)
#define TXDFE_PATH_SWAP_IMM_MODE_EN_BIT                                         (0x00000010)

#define TXDFE_PATH_SWAP_LSB                                                     (0)
#define TXDFE_PATH_SWAP_WIDTH                                                   (1)
#define TXDFE_PATH_SWAP_MASK                                                    (0x00000001)
#define TXDFE_PATH_SWAP_BIT                                                     (0x00000001)

#define TXDFE_BBTX_AFIFO_WPTR_INIT_LSB                                          (0)
#define TXDFE_BBTX_AFIFO_WPTR_INIT_WIDTH                                        (3)
#define TXDFE_BBTX_AFIFO_WPTR_INIT_MASK                                         (0x00000007)

#define TTG_GAIN_SWITCH_LSB                                                     (0)
#define TTG_GAIN_SWITCH_WIDTH                                                   (1)
#define TTG_GAIN_SWITCH_MASK                                                    (0x00000001)
#define TTG_GAIN_SWITCH_BIT                                                     (0x00000001)

#define TTG_1ST_PH1_MODE_LSB                                                    (30)
#define TTG_1ST_PH1_MODE_WIDTH                                                  (2)
#define TTG_1ST_PH1_MODE_MASK                                                   (0xC0000000)

#define TTG_1ST_PH0_MODE_LSB                                                    (28)
#define TTG_1ST_PH0_MODE_WIDTH                                                  (2)
#define TTG_1ST_PH0_MODE_MASK                                                   (0x30000000)

#define TTG_1ST_PHI_LSB                                                         (0)
#define TTG_1ST_PHI_WIDTH                                                       (22)
#define TTG_1ST_PHI_MASK                                                        (0x003FFFFF)

#define TTG_1ST_GAIN_LSB                                                        (0)
#define TTG_1ST_GAIN_WIDTH                                                      (11)
#define TTG_1ST_GAIN_MASK                                                       (0x000007FF)

#define TTG_1ST_P1_DC_Q_LSB                                                     (16)
#define TTG_1ST_P1_DC_Q_WIDTH                                                   (12)
#define TTG_1ST_P1_DC_Q_MASK                                                    (0x0FFF0000)

#define TTG_1ST_P1_DC_I_LSB                                                     (0)
#define TTG_1ST_P1_DC_I_WIDTH                                                   (12)
#define TTG_1ST_P1_DC_I_MASK                                                    (0x00000FFF)

#define TTG_2ND_PH1_MODE_LSB                                                    (30)
#define TTG_2ND_PH1_MODE_WIDTH                                                  (2)
#define TTG_2ND_PH1_MODE_MASK                                                   (0xC0000000)

#define TTG_2ND_PH0_MODE_LSB                                                    (28)
#define TTG_2ND_PH0_MODE_WIDTH                                                  (2)
#define TTG_2ND_PH0_MODE_MASK                                                   (0x30000000)

#define TTG_2ND_PHI_LSB                                                         (0)
#define TTG_2ND_PHI_WIDTH                                                       (22)
#define TTG_2ND_PHI_MASK                                                        (0x003FFFFF)

#define TTG_2ND_GAIN_LSB                                                        (0)
#define TTG_2ND_GAIN_WIDTH                                                      (11)
#define TTG_2ND_GAIN_MASK                                                       (0x000007FF)

#define RAMP_REPEAT_NUM_LSB                                                     (12)
#define RAMP_REPEAT_NUM_WIDTH                                                   (5)
#define RAMP_REPEAT_NUM_MASK                                                    (0x0001F000)

#define RAMP_LEVEL_MAX_LSB                                                      (0)
#define RAMP_LEVEL_MAX_WIDTH                                                    (11)
#define RAMP_LEVEL_MAX_MASK                                                     (0x000007FF)

#define TXDFE_SW_TPC_MODE_EN_LSB                                                (0)
#define TXDFE_SW_TPC_MODE_EN_WIDTH                                              (1)
#define TXDFE_SW_TPC_MODE_EN_MASK                                               (0x00000001)
#define TXDFE_SW_TPC_MODE_EN_BIT                                                (0x00000001)

#define TXDFE_SW_BB_GAIN_LSB                                                    (20)
#define TXDFE_SW_BB_GAIN_WIDTH                                                  (12)
#define TXDFE_SW_BB_GAIN_MASK                                                   (0xFFF00000)

#define TXDFE_SW_ETDPD_NORM_LSB                                                 (11)
#define TXDFE_SW_ETDPD_NORM_WIDTH                                               (9)
#define TXDFE_SW_ETDPD_NORM_MASK                                                (0x000FF800)

#define TXDFE_SW_DPD_LUT_SEL_LSB                                                (7)
#define TXDFE_SW_DPD_LUT_SEL_WIDTH                                              (4)
#define TXDFE_SW_DPD_LUT_SEL_MASK                                               (0x00000780)

#define TXDFE_SW_PA_MODE_LSB                                                    (5)
#define TXDFE_SW_PA_MODE_WIDTH                                                  (2)
#define TXDFE_SW_PA_MODE_MASK                                                   (0x00000060)

#define TXDFE_SW_PGA_CFG_LSB                                                    (2)
#define TXDFE_SW_PGA_CFG_WIDTH                                                  (3)
#define TXDFE_SW_PGA_CFG_MASK                                                   (0x0000001C)

#define TXDFE_SW_OP_MODE_LSB                                                    (0)
#define TXDFE_SW_OP_MODE_WIDTH                                                  (2)
#define TXDFE_SW_OP_MODE_MASK                                                   (0x00000003)

#define TXDFE_SW_TPC_TRG_LSB                                                    (0)
#define TXDFE_SW_TPC_TRG_WIDTH                                                  (1)
#define TXDFE_SW_TPC_TRG_MASK                                                   (0x00000001)
#define TXDFE_SW_TPC_TRG_BIT                                                    (0x00000001)

#define TXDFE_SW_INIT_TPC_TRG_EN_LSB                                            (0)
#define TXDFE_SW_INIT_TPC_TRG_EN_WIDTH                                          (1)
#define TXDFE_SW_INIT_TPC_TRG_EN_MASK                                           (0x00000001)
#define TXDFE_SW_INIT_TPC_TRG_EN_BIT                                            (0x00000001)

#define TXDFE_TDD_SLT_BB_GAIN_LSB                                               (20)
#define TXDFE_TDD_SLT_BB_GAIN_WIDTH                                             (12)
#define TXDFE_TDD_SLT_BB_GAIN_MASK                                              (0xFFF00000)

#define TXDFE_TDD_SLT_ETDPD_NORM_LSB                                            (11)
#define TXDFE_TDD_SLT_ETDPD_NORM_WIDTH                                          (9)
#define TXDFE_TDD_SLT_ETDPD_NORM_MASK                                           (0x000FF800)

#define TXDFE_TDD_SLT_DPD_LUT_SEL_LSB                                           (7)
#define TXDFE_TDD_SLT_DPD_LUT_SEL_WIDTH                                         (4)
#define TXDFE_TDD_SLT_DPD_LUT_SEL_MASK                                          (0x00000780)

#define TXDFE_TDD_SLT_PA_MODE_LSB                                               (5)
#define TXDFE_TDD_SLT_PA_MODE_WIDTH                                             (2)
#define TXDFE_TDD_SLT_PA_MODE_MASK                                              (0x00000060)

#define TXDFE_TDD_SLT_PGA_CFG_LSB                                               (2)
#define TXDFE_TDD_SLT_PGA_CFG_WIDTH                                             (3)
#define TXDFE_TDD_SLT_PGA_CFG_MASK                                              (0x0000001C)

#define TXDFE_TDD_SLT_OP_MODE_LSB                                               (0)
#define TXDFE_TDD_SLT_OP_MODE_WIDTH                                             (2)
#define TXDFE_TDD_SLT_OP_MODE_MASK                                              (0x00000003)

#define TXDFE_TDD_UP_BB_GAIN_LSB                                                (20)
#define TXDFE_TDD_UP_BB_GAIN_WIDTH                                              (12)
#define TXDFE_TDD_UP_BB_GAIN_MASK                                               (0xFFF00000)

#define TXDFE_TDD_UP_ETDPD_NORM_LSB                                             (11)
#define TXDFE_TDD_UP_ETDPD_NORM_WIDTH                                           (9)
#define TXDFE_TDD_UP_ETDPD_NORM_MASK                                            (0x000FF800)

#define TXDFE_TDD_UP_DPD_LUT_SEL_LSB                                            (7)
#define TXDFE_TDD_UP_DPD_LUT_SEL_WIDTH                                          (4)
#define TXDFE_TDD_UP_DPD_LUT_SEL_MASK                                           (0x00000780)

#define TXDFE_TDD_UP_PA_MODE_LSB                                                (5)
#define TXDFE_TDD_UP_PA_MODE_WIDTH                                              (2)
#define TXDFE_TDD_UP_PA_MODE_MASK                                               (0x00000060)

#define TXDFE_TDD_UP_PGA_CFG_LSB                                                (2)
#define TXDFE_TDD_UP_PGA_CFG_WIDTH                                              (3)
#define TXDFE_TDD_UP_PGA_CFG_MASK                                               (0x0000001C)

#define TXDFE_TDD_UP_OP_MODE_LSB                                                (0)
#define TXDFE_TDD_UP_OP_MODE_WIDTH                                              (2)
#define TXDFE_TDD_UP_OP_MODE_MASK                                               (0x00000003)

#define TXDFE_SW_TXDAC_WIN_LSB                                                  (0)
#define TXDFE_SW_TXDAC_WIN_WIDTH                                                (1)
#define TXDFE_SW_TXDAC_WIN_MASK                                                 (0x00000001)
#define TXDFE_SW_TXDAC_WIN_BIT                                                  (0x00000001)

#define TXDFE_SW_TXDFE_WIN_LSB                                                  (0)
#define TXDFE_SW_TXDFE_WIN_WIDTH                                                (1)
#define TXDFE_SW_TXDFE_WIN_MASK                                                 (0x00000001)
#define TXDFE_SW_TXDFE_WIN_BIT                                                  (0x00000001)

#define TXDFE_SW_TTG_WIN_LSB                                                    (4)
#define TXDFE_SW_TTG_WIN_WIDTH                                                  (1)
#define TXDFE_SW_TTG_WIN_MASK                                                   (0x00000010)
#define TXDFE_SW_TTG_WIN_BIT                                                    (0x00000010)

#define TXDFE_SW_TTG_SETTING_SEL_LSB                                            (0)
#define TXDFE_SW_TTG_SETTING_SEL_WIDTH                                          (3)
#define TXDFE_SW_TTG_SETTING_SEL_MASK                                           (0x00000007)

#define CRC_LENGTH_WIN0_LSB                                                     (8)
#define CRC_LENGTH_WIN0_WIDTH                                                   (24)
#define CRC_LENGTH_WIN0_MASK                                                    (0xFFFFFF00)

#define CRC_POINT_WIN0_LSB                                                      (4)
#define CRC_POINT_WIN0_WIDTH                                                    (1)
#define CRC_POINT_WIN0_MASK                                                     (0x00000010)
#define CRC_POINT_WIN0_BIT                                                      (0x00000010)

#define CRC_EN_WIN0_LSB                                                         (0)
#define CRC_EN_WIN0_WIDTH                                                       (1)
#define CRC_EN_WIN0_MASK                                                        (0x00000001)
#define CRC_EN_WIN0_BIT                                                         (0x00000001)

#define CRC_OUT_WIN0_LSB                                                        (0)
#define CRC_OUT_WIN0_WIDTH                                                      (32)
#define CRC_OUT_WIN0_MASK                                                       (0xFFFFFFFF)

#define CRC_LENGTH_WIN1_LSB                                                     (8)
#define CRC_LENGTH_WIN1_WIDTH                                                   (24)
#define CRC_LENGTH_WIN1_MASK                                                    (0xFFFFFF00)

#define CRC_POINT_WIN1_LSB                                                      (4)
#define CRC_POINT_WIN1_WIDTH                                                    (1)
#define CRC_POINT_WIN1_MASK                                                     (0x00000010)
#define CRC_POINT_WIN1_BIT                                                      (0x00000010)

#define CRC_EN_WIN1_LSB                                                         (0)
#define CRC_EN_WIN1_WIDTH                                                       (1)
#define CRC_EN_WIN1_MASK                                                        (0x00000001)
#define CRC_EN_WIN1_BIT                                                         (0x00000001)

#define CRC_OUT_WIN1_LSB                                                        (0)
#define CRC_OUT_WIN1_WIDTH                                                      (32)
#define CRC_OUT_WIN1_MASK                                                       (0xFFFFFFFF)

#define TXDFE_RF_OUTPUT_SEL_LSB                                                 (0)
#define TXDFE_RF_OUTPUT_SEL_WIDTH                                               (1)
#define TXDFE_RF_OUTPUT_SEL_MASK                                                (0x00000001)
#define TXDFE_RF_OUTPUT_SEL_BIT                                                 (0x00000001)

#define TXDFE_DBG_REG_0_LSB                                                     (0)
#define TXDFE_DBG_REG_0_WIDTH                                                   (32)
#define TXDFE_DBG_REG_0_MASK                                                    (0xFFFFFFFF)

#define TXDFE_DBG_REG_1_LSB                                                     (0)
#define TXDFE_DBG_REG_1_WIDTH                                                   (32)
#define TXDFE_DBG_REG_1_MASK                                                    (0xFFFFFFFF)

#define TXDFE_DBG_REG_2_LSB                                                     (0)
#define TXDFE_DBG_REG_2_WIDTH                                                   (32)
#define TXDFE_DBG_REG_2_MASK                                                    (0xFFFFFFFF)

#define TXDFE_DBG_REG_3_LSB                                                     (0)
#define TXDFE_DBG_REG_3_WIDTH                                                   (32)
#define TXDFE_DBG_REG_3_MASK                                                    (0xFFFFFFFF)

#define OTFC_DPD_AM_UPDATE_LSB                                                  (12)
#define OTFC_DPD_AM_UPDATE_WIDTH                                                (1)
#define OTFC_DPD_AM_UPDATE_MASK                                                 (0x00001000)
#define OTFC_DPD_AM_UPDATE_BIT                                                  (0x00001000)

#define OTFC_DPD_PM_UPDATE_LSB                                                  (8)
#define OTFC_DPD_PM_UPDATE_WIDTH                                                (1)
#define OTFC_DPD_PM_UPDATE_MASK                                                 (0x00000100)
#define OTFC_DPD_PM_UPDATE_BIT                                                  (0x00000100)

#define DPD_LUT_SEL_OTFC_LSB                                                    (0)
#define DPD_LUT_SEL_OTFC_WIDTH                                                  (4)
#define DPD_LUT_SEL_OTFC_MASK                                                   (0x0000000F)

#define OTFC_DPD_AM_LUT_E3_LSB                                                  (24)
#define OTFC_DPD_AM_LUT_E3_WIDTH                                                (8)
#define OTFC_DPD_AM_LUT_E3_MASK                                                 (0xFF000000)

#define OTFC_DPD_AM_LUT_E2_LSB                                                  (16)
#define OTFC_DPD_AM_LUT_E2_WIDTH                                                (8)
#define OTFC_DPD_AM_LUT_E2_MASK                                                 (0x00FF0000)

#define OTFC_DPD_AM_LUT_E1_LSB                                                  (8)
#define OTFC_DPD_AM_LUT_E1_WIDTH                                                (8)
#define OTFC_DPD_AM_LUT_E1_MASK                                                 (0x0000FF00)

#define OTFC_DPD_AM_LUT_E0_LSB                                                  (0)
#define OTFC_DPD_AM_LUT_E0_WIDTH                                                (8)
#define OTFC_DPD_AM_LUT_E0_MASK                                                 (0x000000FF)

#define OTFC_DPD_PM_LUT_E3_LSB                                                  (24)
#define OTFC_DPD_PM_LUT_E3_WIDTH                                                (8)
#define OTFC_DPD_PM_LUT_E3_MASK                                                 (0xFF000000)

#define OTFC_DPD_PM_LUT_E2_LSB                                                  (16)
#define OTFC_DPD_PM_LUT_E2_WIDTH                                                (8)
#define OTFC_DPD_PM_LUT_E2_MASK                                                 (0x00FF0000)

#define OTFC_DPD_PM_LUT_E1_LSB                                                  (8)
#define OTFC_DPD_PM_LUT_E1_WIDTH                                                (8)
#define OTFC_DPD_PM_LUT_E1_MASK                                                 (0x0000FF00)

#define OTFC_DPD_PM_LUT_E0_LSB                                                  (0)
#define OTFC_DPD_PM_LUT_E0_WIDTH                                                (8)
#define OTFC_DPD_PM_LUT_E0_MASK                                                 (0x000000FF)

#define OTFC_DPD_WR_BUF_READY_LSB                                               (0)
#define OTFC_DPD_WR_BUF_READY_WIDTH                                             (1)
#define OTFC_DPD_WR_BUF_READY_MASK                                              (0x00000001)
#define OTFC_DPD_WR_BUF_READY_BIT                                               (0x00000001)

#define TXDFE_OTFC_SRAM_ASSERT_LSB                                              (0)
#define TXDFE_OTFC_SRAM_ASSERT_WIDTH                                            (1)
#define TXDFE_OTFC_SRAM_ASSERT_MASK                                             (0x00000001)
#define TXDFE_OTFC_SRAM_ASSERT_BIT                                              (0x00000001)

#define TXDFE_OTFC_SRAM_ASSERT_CLR_LSB                                          (0)
#define TXDFE_OTFC_SRAM_ASSERT_CLR_WIDTH                                        (1)
#define TXDFE_OTFC_SRAM_ASSERT_CLR_MASK                                         (0x00000001)
#define TXDFE_OTFC_SRAM_ASSERT_CLR_BIT                                          (0x00000001)

#define DBG_TX_DC_COMP_Q_LSB                                                    (16)
#define DBG_TX_DC_COMP_Q_WIDTH                                                  (12)
#define DBG_TX_DC_COMP_Q_MASK                                                   (0x0FFF0000)

#define DBG_TX_DC_COMP_I_LSB                                                    (0)
#define DBG_TX_DC_COMP_I_WIDTH                                                  (12)
#define DBG_TX_DC_COMP_I_MASK                                                   (0x00000FFF)

#define DBG_TX_FI_COMP_PHASE_LSB                                                (8)
#define DBG_TX_FI_COMP_PHASE_WIDTH                                              (7)
#define DBG_TX_FI_COMP_PHASE_MASK                                               (0x00007F00)

#define DBG_TX_FI_COMP_GAIN_LSB                                                 (0)
#define DBG_TX_FI_COMP_GAIN_WIDTH                                               (7)
#define DBG_TX_FI_COMP_GAIN_MASK                                                (0x0000007F)

#define DBG_TX_ASYMM_COMP_Q_C0_LSB                                              (16)
#define DBG_TX_ASYMM_COMP_Q_C0_WIDTH                                            (9)
#define DBG_TX_ASYMM_COMP_Q_C0_MASK                                             (0x01FF0000)

#define DBG_TX_ASYMM_COMP_I_C0_LSB                                              (0)
#define DBG_TX_ASYMM_COMP_I_C0_WIDTH                                            (9)
#define DBG_TX_ASYMM_COMP_I_C0_MASK                                             (0x000001FF)

#define DBG_TX_ASYMM_COMP_Q_C1_LSB                                              (16)
#define DBG_TX_ASYMM_COMP_Q_C1_WIDTH                                            (9)
#define DBG_TX_ASYMM_COMP_Q_C1_MASK                                             (0x01FF0000)

#define DBG_TX_ASYMM_COMP_I_C1_LSB                                              (0)
#define DBG_TX_ASYMM_COMP_I_C1_WIDTH                                            (9)
#define DBG_TX_ASYMM_COMP_I_C1_MASK                                             (0x000001FF)

#define DBG_TX_ASYMM_COMP_Q_C2_LSB                                              (16)
#define DBG_TX_ASYMM_COMP_Q_C2_WIDTH                                            (9)
#define DBG_TX_ASYMM_COMP_Q_C2_MASK                                             (0x01FF0000)

#define DBG_TX_ASYMM_COMP_I_C2_LSB                                              (0)
#define DBG_TX_ASYMM_COMP_I_C2_WIDTH                                            (9)
#define DBG_TX_ASYMM_COMP_I_C2_MASK                                             (0x000001FF)

#define DBG_TX_ASYMM_COMP_Q_C3_LSB                                              (16)
#define DBG_TX_ASYMM_COMP_Q_C3_WIDTH                                            (9)
#define DBG_TX_ASYMM_COMP_Q_C3_MASK                                             (0x01FF0000)

#define DBG_TX_ASYMM_COMP_I_C3_LSB                                              (0)
#define DBG_TX_ASYMM_COMP_I_C3_WIDTH                                            (9)
#define DBG_TX_ASYMM_COMP_I_C3_MASK                                             (0x000001FF)

#define DBG_TX_ASYMM_COMP_Q_C4_LSB                                              (16)
#define DBG_TX_ASYMM_COMP_Q_C4_WIDTH                                            (9)
#define DBG_TX_ASYMM_COMP_Q_C4_MASK                                             (0x01FF0000)

#define DBG_TX_ASYMM_COMP_I_C4_LSB                                              (0)
#define DBG_TX_ASYMM_COMP_I_C4_WIDTH                                            (9)
#define DBG_TX_ASYMM_COMP_I_C4_MASK                                             (0x000001FF)

#define DBG_TX_FDAD_COMP_Q_C0_LSB                                               (16)
#define DBG_TX_FDAD_COMP_Q_C0_WIDTH                                             (14)
#define DBG_TX_FDAD_COMP_Q_C0_MASK                                              (0x3FFF0000)

#define DBG_TX_FDAD_COMP_I_C0_LSB                                               (0)
#define DBG_TX_FDAD_COMP_I_C0_WIDTH                                             (14)
#define DBG_TX_FDAD_COMP_I_C0_MASK                                              (0x00003FFF)

#define DBG_TX_FDAD_COMP_Q_C1_LSB                                               (16)
#define DBG_TX_FDAD_COMP_Q_C1_WIDTH                                             (14)
#define DBG_TX_FDAD_COMP_Q_C1_MASK                                              (0x3FFF0000)

#define DBG_TX_FDAD_COMP_I_C1_LSB                                               (0)
#define DBG_TX_FDAD_COMP_I_C1_WIDTH                                             (14)
#define DBG_TX_FDAD_COMP_I_C1_MASK                                              (0x00003FFF)

#define DBG_TX_FDAD_COMP_Q_C2_LSB                                               (16)
#define DBG_TX_FDAD_COMP_Q_C2_WIDTH                                             (14)
#define DBG_TX_FDAD_COMP_Q_C2_MASK                                              (0x3FFF0000)

#define DBG_TX_FDAD_COMP_I_C2_LSB                                               (0)
#define DBG_TX_FDAD_COMP_I_C2_WIDTH                                             (14)
#define DBG_TX_FDAD_COMP_I_C2_MASK                                              (0x00003FFF)

#define DBG_TX_FDAD_COMP_Q_C3_LSB                                               (16)
#define DBG_TX_FDAD_COMP_Q_C3_WIDTH                                             (14)
#define DBG_TX_FDAD_COMP_Q_C3_MASK                                              (0x3FFF0000)

#define DBG_TX_FDAD_COMP_I_C3_LSB                                               (0)
#define DBG_TX_FDAD_COMP_I_C3_WIDTH                                             (14)
#define DBG_TX_FDAD_COMP_I_C3_MASK                                              (0x00003FFF)

#define DBG_TX_FDAD_COMP_Q_C4_LSB                                               (16)
#define DBG_TX_FDAD_COMP_Q_C4_WIDTH                                             (14)
#define DBG_TX_FDAD_COMP_Q_C4_MASK                                              (0x3FFF0000)

#define DBG_TX_FDAD_COMP_I_C4_LSB                                               (0)
#define DBG_TX_FDAD_COMP_I_C4_WIDTH                                             (14)
#define DBG_TX_FDAD_COMP_I_C4_MASK                                              (0x00003FFF)

#define DBG_TX_FDAD_COMP_Q_C5_LSB                                               (16)
#define DBG_TX_FDAD_COMP_Q_C5_WIDTH                                             (14)
#define DBG_TX_FDAD_COMP_Q_C5_MASK                                              (0x3FFF0000)

#define DBG_TX_FDAD_COMP_I_C5_LSB                                               (0)
#define DBG_TX_FDAD_COMP_I_C5_WIDTH                                             (14)
#define DBG_TX_FDAD_COMP_I_C5_MASK                                              (0x00003FFF)

#define DBG_TX_FDAD_COMP_Q_C6_LSB                                               (16)
#define DBG_TX_FDAD_COMP_Q_C6_WIDTH                                             (14)
#define DBG_TX_FDAD_COMP_Q_C6_MASK                                              (0x3FFF0000)

#define DBG_TX_FDAD_COMP_I_C6_LSB                                               (0)
#define DBG_TX_FDAD_COMP_I_C6_WIDTH                                             (14)
#define DBG_TX_FDAD_COMP_I_C6_MASK                                              (0x00003FFF)

#define DBG_TX_FDAD_COMP_Q_C7_LSB                                               (16)
#define DBG_TX_FDAD_COMP_Q_C7_WIDTH                                             (14)
#define DBG_TX_FDAD_COMP_Q_C7_MASK                                              (0x3FFF0000)

#define DBG_TX_FDAD_COMP_I_C7_LSB                                               (0)
#define DBG_TX_FDAD_COMP_I_C7_WIDTH                                             (14)
#define DBG_TX_FDAD_COMP_I_C7_MASK                                              (0x00003FFF)

#define DBG_TX_FDAD_COMP_Q_C8_LSB                                               (16)
#define DBG_TX_FDAD_COMP_Q_C8_WIDTH                                             (14)
#define DBG_TX_FDAD_COMP_Q_C8_MASK                                              (0x3FFF0000)

#define DBG_TX_FDAD_COMP_I_C8_LSB                                               (0)
#define DBG_TX_FDAD_COMP_I_C8_WIDTH                                             (14)
#define DBG_TX_FDAD_COMP_I_C8_MASK                                              (0x00003FFF)

#define DBG_TX_FDAD_COMP_Q_C9_LSB                                               (16)
#define DBG_TX_FDAD_COMP_Q_C9_WIDTH                                             (14)
#define DBG_TX_FDAD_COMP_Q_C9_MASK                                              (0x3FFF0000)

#define DBG_TX_FDAD_COMP_I_C9_LSB                                               (0)
#define DBG_TX_FDAD_COMP_I_C9_WIDTH                                             (14)
#define DBG_TX_FDAD_COMP_I_C9_MASK                                              (0x00003FFF)

#define DBG_TX_FDAD_COMP_Q_C10_LSB                                              (16)
#define DBG_TX_FDAD_COMP_Q_C10_WIDTH                                            (14)
#define DBG_TX_FDAD_COMP_Q_C10_MASK                                             (0x3FFF0000)

#define DBG_TX_FDAD_COMP_I_C10_LSB                                              (0)
#define DBG_TX_FDAD_COMP_I_C10_WIDTH                                            (14)
#define DBG_TX_FDAD_COMP_I_C10_MASK                                             (0x00003FFF)

#define DBG_TX_FDAD_COMP_Q_C11_LSB                                              (16)
#define DBG_TX_FDAD_COMP_Q_C11_WIDTH                                            (14)
#define DBG_TX_FDAD_COMP_Q_C11_MASK                                             (0x3FFF0000)

#define DBG_TX_FDAD_COMP_I_C11_LSB                                              (0)
#define DBG_TX_FDAD_COMP_I_C11_WIDTH                                            (14)
#define DBG_TX_FDAD_COMP_I_C11_MASK                                             (0x00003FFF)

#define DBG_TX_FDAD_COMP_Q_C12_LSB                                              (16)
#define DBG_TX_FDAD_COMP_Q_C12_WIDTH                                            (14)
#define DBG_TX_FDAD_COMP_Q_C12_MASK                                             (0x3FFF0000)

#define DBG_TX_FDAD_COMP_I_C12_LSB                                              (0)
#define DBG_TX_FDAD_COMP_I_C12_WIDTH                                            (14)
#define DBG_TX_FDAD_COMP_I_C12_MASK                                             (0x00003FFF)

#define DBG_AM_LUT_E3_LSB                                                       (24)
#define DBG_AM_LUT_E3_WIDTH                                                     (8)
#define DBG_AM_LUT_E3_MASK                                                      (0xFF000000)

#define DBG_AM_LUT_E2_LSB                                                       (16)
#define DBG_AM_LUT_E2_WIDTH                                                     (8)
#define DBG_AM_LUT_E2_MASK                                                      (0x00FF0000)

#define DBG_AM_LUT_E1_LSB                                                       (8)
#define DBG_AM_LUT_E1_WIDTH                                                     (8)
#define DBG_AM_LUT_E1_MASK                                                      (0x0000FF00)

#define DBG_AM_LUT_E0_LSB                                                       (0)
#define DBG_AM_LUT_E0_WIDTH                                                     (8)
#define DBG_AM_LUT_E0_MASK                                                      (0x000000FF)

#define DBG_DPD_PM_LUT_E3_LSB                                                   (24)
#define DBG_DPD_PM_LUT_E3_WIDTH                                                 (8)
#define DBG_DPD_PM_LUT_E3_MASK                                                  (0xFF000000)

#define DBG_DPD_PM_LUT_E2_LSB                                                   (16)
#define DBG_DPD_PM_LUT_E2_WIDTH                                                 (8)
#define DBG_DPD_PM_LUT_E2_MASK                                                  (0x00FF0000)

#define DBG_DPD_PM_LUT_E1_LSB                                                   (8)
#define DBG_DPD_PM_LUT_E1_WIDTH                                                 (8)
#define DBG_DPD_PM_LUT_E1_MASK                                                  (0x0000FF00)

#define DBG_DPD_PM_LUT_E0_LSB                                                   (0)
#define DBG_DPD_PM_LUT_E0_WIDTH                                                 (8)
#define DBG_DPD_PM_LUT_E0_MASK                                                  (0x000000FF)

#define DBG_TXDFE_BB_GAIN_LSB                                                   (20)
#define DBG_TXDFE_BB_GAIN_WIDTH                                                 (12)
#define DBG_TXDFE_BB_GAIN_MASK                                                  (0xFFF00000)

#define DBG_TXDFE_ETDPD_NORM_LSB                                                (11)
#define DBG_TXDFE_ETDPD_NORM_WIDTH                                              (9)
#define DBG_TXDFE_ETDPD_NORM_MASK                                               (0x000FF800)

#define DBG_TXDFE_DPD_LUT_SEL_LSB                                               (7)
#define DBG_TXDFE_DPD_LUT_SEL_WIDTH                                             (4)
#define DBG_TXDFE_DPD_LUT_SEL_MASK                                              (0x00000780)

#define DBG_TXDFE_PA_MODE_LSB                                                   (5)
#define DBG_TXDFE_PA_MODE_WIDTH                                                 (2)
#define DBG_TXDFE_PA_MODE_MASK                                                  (0x00000060)

#define DBG_TXDFE_PGA_CFG_LSB                                                   (2)
#define DBG_TXDFE_PGA_CFG_WIDTH                                                 (3)
#define DBG_TXDFE_PGA_CFG_MASK                                                  (0x0000001C)

#define DBG_TXDFE_OP_MODE_LSB                                                   (0)
#define DBG_TXDFE_OP_MODE_WIDTH                                                 (2)
#define DBG_TXDFE_OP_MODE_MASK                                                  (0x00000003)

#define TXDFE_ACCESS_RIGHT_LSB                                                  (0)
#define TXDFE_ACCESS_RIGHT_WIDTH                                                (4)
#define TXDFE_ACCESS_RIGHT_MASK                                                 (0x0000000F)


/** TXDFE_BB */
#define RG_SW_CG_EN_LSB                                                         (4)
#define RG_SW_CG_EN_WIDTH                                                       (1)
#define RG_SW_CG_EN_MASK                                                        (0x00000010)
#define RG_SW_CG_EN_BIT                                                         (0x00000010)

#define RG_LTE_CCA_MODE_LSB                                                     (0)
#define RG_LTE_CCA_MODE_WIDTH                                                   (1)
#define RG_LTE_CCA_MODE_MASK                                                    (0x00000001)
#define RG_LTE_CCA_MODE_BIT                                                     (0x00000001)

#define RG_LTE_GROUP_SEL_WIN0_LSB                                               (0)
#define RG_LTE_GROUP_SEL_WIN0_WIDTH                                             (1)
#define RG_LTE_GROUP_SEL_WIN0_MASK                                              (0x00000001)
#define RG_LTE_GROUP_SEL_WIN0_BIT                                               (0x00000001)

#define RG_LTE_GROUP_SEL_WIN1_LSB                                               (0)
#define RG_LTE_GROUP_SEL_WIN1_WIDTH                                             (1)
#define RG_LTE_GROUP_SEL_WIN1_MASK                                              (0x00000001)
#define RG_LTE_GROUP_SEL_WIN1_BIT                                               (0x00000001)

#define RG_CCA_BW_REAL_G0_LSB                                                   (6)
#define RG_CCA_BW_REAL_G0_WIDTH                                                 (3)
#define RG_CCA_BW_REAL_G0_MASK                                                  (0x000001C0)

#define RG_PRACH_F_G0_LSB                                                       (3)
#define RG_PRACH_F_G0_WIDTH                                                     (3)
#define RG_PRACH_F_G0_MASK                                                      (0x00000038)

#define RG_LTE_CBW_G0_LSB                                                       (0)
#define RG_LTE_CBW_G0_WIDTH                                                     (3)
#define RG_LTE_CBW_G0_MASK                                                      (0x00000007)

#define RG_CCA_BW_REAL_G1_LSB                                                   (6)
#define RG_CCA_BW_REAL_G1_WIDTH                                                 (3)
#define RG_CCA_BW_REAL_G1_MASK                                                  (0x000001C0)

#define RG_PRACH_F_G1_LSB                                                       (3)
#define RG_PRACH_F_G1_WIDTH                                                     (3)
#define RG_PRACH_F_G1_MASK                                                      (0x00000038)

#define RG_LTE_CBW_G1_LSB                                                       (0)
#define RG_LTE_CBW_G1_WIDTH                                                     (3)
#define RG_LTE_CBW_G1_MASK                                                      (0x00000007)

#define RG_TXDFE_BB_SW_TXDFE_WIN_LSB                                            (0)
#define RG_TXDFE_BB_SW_TXDFE_WIN_WIDTH                                          (1)
#define RG_TXDFE_BB_SW_TXDFE_WIN_MASK                                           (0x00000001)
#define RG_TXDFE_BB_SW_TXDFE_WIN_BIT                                            (0x00000001)

#define RG_TXDFE_BB_SW_MODE_EN_LSB                                              (0)
#define RG_TXDFE_BB_SW_MODE_EN_WIDTH                                            (1)
#define RG_TXDFE_BB_SW_MODE_EN_MASK                                             (0x00000001)
#define RG_TXDFE_BB_SW_MODE_EN_BIT                                              (0x00000001)

#define RG_DEL_CAL_ON_LSB                                                       (0)
#define RG_DEL_CAL_ON_WIDTH                                                     (1)
#define RG_DEL_CAL_ON_MASK                                                      (0x00000001)
#define RG_DEL_CAL_ON_BIT                                                       (0x00000001)

#define RG_TXDFE_BB_SW_SINE_GEN_EN_LSB                                          (8)
#define RG_TXDFE_BB_SW_SINE_GEN_EN_WIDTH                                        (1)
#define RG_TXDFE_BB_SW_SINE_GEN_EN_MASK                                         (0x00000100)
#define RG_TXDFE_BB_SW_SINE_GEN_EN_BIT                                          (0x00000100)

#define RG_TXDFE_BB_SW_SINE_AMP_LSB                                             (4)
#define RG_TXDFE_BB_SW_SINE_AMP_WIDTH                                           (3)
#define RG_TXDFE_BB_SW_SINE_AMP_MASK                                            (0x00000070)

#define RG_TXDFE_BB_SW_SINE_FREQ_SEL_LSB                                        (0)
#define RG_TXDFE_BB_SW_SINE_FREQ_SEL_WIDTH                                      (4)
#define RG_TXDFE_BB_SW_SINE_FREQ_SEL_MASK                                       (0x0000000F)

#define RG_SRC_FIFO_WPTR_INIT_LSB                                               (0)
#define RG_SRC_FIFO_WPTR_INIT_WIDTH                                             (3)
#define RG_SRC_FIFO_WPTR_INIT_MASK                                              (0x00000007)

#define RG_NCO_WTC_DELTA_F_RES_LSB                                              (0)
#define RG_NCO_WTC_DELTA_F_RES_WIDTH                                            (32)
#define RG_NCO_WTC_DELTA_F_RES_MASK                                             (0xFFFFFFFF)

#define RG_NCO_L_DELTA_F_RES_DB0_LSB                                            (0)
#define RG_NCO_L_DELTA_F_RES_DB0_WIDTH                                          (32)
#define RG_NCO_L_DELTA_F_RES_DB0_MASK                                           (0xFFFFFFFF)

#define RG_NCO_L_DELTA_F_RES_DB1_LSB                                            (0)
#define RG_NCO_L_DELTA_F_RES_DB1_WIDTH                                          (32)
#define RG_NCO_L_DELTA_F_RES_DB1_MASK                                           (0xFFFFFFFF)

#define RG_NCO_L_INIT_PHASE_LSB                                                 (0)
#define RG_NCO_L_INIT_PHASE_WIDTH                                               (26)
#define RG_NCO_L_INIT_PHASE_MASK                                                (0x03FFFFFF)

#define SP_TXDFE_BB_NCO_DELTA_F_RES_STR_LSB                                     (0)
#define SP_TXDFE_BB_NCO_DELTA_F_RES_STR_WIDTH                                   (1)
#define SP_TXDFE_BB_NCO_DELTA_F_RES_STR_MASK                                    (0x00000001)
#define SP_TXDFE_BB_NCO_DELTA_F_RES_STR_BIT                                     (0x00000001)

#define RG_TXDFE_BB_SW_PAPR_RED_A_LSB                                           (0)
#define RG_TXDFE_BB_SW_PAPR_RED_A_WIDTH                                         (12)
#define RG_TXDFE_BB_SW_PAPR_RED_A_MASK                                          (0x00000FFF)

#define RG_PAPR_RED_SQRT_COEFF_LSB                                              (2)
#define RG_PAPR_RED_SQRT_COEFF_WIDTH                                            (3)
#define RG_PAPR_RED_SQRT_COEFF_MASK                                             (0x0000001C)

#define RG_PAPR_RED_ON_LSB                                                      (0)
#define RG_PAPR_RED_ON_WIDTH                                                    (2)
#define RG_PAPR_RED_ON_MASK                                                     (0x00000003)

#define RG_PAPR_W4_LSB                                                          (24)
#define RG_PAPR_W4_WIDTH                                                        (6)
#define RG_PAPR_W4_MASK                                                         (0x3F000000)

#define RG_PAPR_W3_LSB                                                          (18)
#define RG_PAPR_W3_WIDTH                                                        (6)
#define RG_PAPR_W3_MASK                                                         (0x00FC0000)

#define RG_PAPR_W2_LSB                                                          (12)
#define RG_PAPR_W2_WIDTH                                                        (6)
#define RG_PAPR_W2_MASK                                                         (0x0003F000)

#define RG_PAPR_W1_LSB                                                          (6)
#define RG_PAPR_W1_WIDTH                                                        (6)
#define RG_PAPR_W1_MASK                                                         (0x00000FC0)

#define RG_PAPR_W0_LSB                                                          (0)
#define RG_PAPR_W0_WIDTH                                                        (6)
#define RG_PAPR_W0_MASK                                                         (0x0000003F)

#define RG_CRC_LENGTH_G0_LSB                                                    (8)
#define RG_CRC_LENGTH_G0_WIDTH                                                  (24)
#define RG_CRC_LENGTH_G0_MASK                                                   (0xFFFFFF00)

#define RG_CRC_POINT_G0_LSB                                                     (4)
#define RG_CRC_POINT_G0_WIDTH                                                   (3)
#define RG_CRC_POINT_G0_MASK                                                    (0x00000070)

#define RG_CRC_EN_G0_LSB                                                        (0)
#define RG_CRC_EN_G0_WIDTH                                                      (1)
#define RG_CRC_EN_G0_MASK                                                       (0x00000001)
#define RG_CRC_EN_G0_BIT                                                        (0x00000001)

#define RG_CRC_OUT_G0_LSB                                                       (0)
#define RG_CRC_OUT_G0_WIDTH                                                     (32)
#define RG_CRC_OUT_G0_MASK                                                      (0xFFFFFFFF)

#define RG_CRC_LENGTH_G1_LSB                                                    (8)
#define RG_CRC_LENGTH_G1_WIDTH                                                  (24)
#define RG_CRC_LENGTH_G1_MASK                                                   (0xFFFFFF00)

#define RG_CRC_POINT_G1_LSB                                                     (4)
#define RG_CRC_POINT_G1_WIDTH                                                   (3)
#define RG_CRC_POINT_G1_MASK                                                    (0x00000070)

#define RG_CRC_EN_G1_LSB                                                        (0)
#define RG_CRC_EN_G1_WIDTH                                                      (1)
#define RG_CRC_EN_G1_MASK                                                       (0x00000001)
#define RG_CRC_EN_G1_BIT                                                        (0x00000001)

#define RG_CRC_OUT_G1_LSB                                                       (0)
#define RG_CRC_OUT_G1_WIDTH                                                     (32)
#define RG_CRC_OUT_G1_MASK                                                      (0xFFFFFFFF)

#define RG_C2K_IS95_FLG_LSB                                                     (0)
#define RG_C2K_IS95_FLG_WIDTH                                                   (1)
#define RG_C2K_IS95_FLG_MASK                                                    (0x00000001)
#define RG_C2K_IS95_FLG_BIT                                                     (0x00000001)

#define RG_FPGA_CIC_CK_SEL_LSB                                                  (1)
#define RG_FPGA_CIC_CK_SEL_WIDTH                                                (1)
#define RG_FPGA_CIC_CK_SEL_MASK                                                 (0x00000002)
#define RG_FPGA_CIC_CK_SEL_BIT                                                  (0x00000002)

#define RG_FPGA_OUT_SEL_LSB                                                     (0)
#define RG_FPGA_OUT_SEL_WIDTH                                                   (1)
#define RG_FPGA_OUT_SEL_MASK                                                    (0x00000001)
#define RG_FPGA_OUT_SEL_BIT                                                     (0x00000001)

#define RG_IRQ_CLR_LSB                                                          (1)
#define RG_IRQ_CLR_WIDTH                                                        (1)
#define RG_IRQ_CLR_MASK                                                         (0x00000002)
#define RG_IRQ_CLR_BIT                                                          (0x00000002)

#define RG_IRQ_MASK_LSB                                                         (0)
#define RG_IRQ_MASK_WIDTH                                                       (1)
#define RG_IRQ_MASK_MASK                                                        (0x00000001)
#define RG_IRQ_MASK_BIT                                                         (0x00000001)

#define RG_DBG_EN_LSB                                                           (4)
#define RG_DBG_EN_WIDTH                                                         (1)
#define RG_DBG_EN_MASK                                                          (0x00000010)
#define RG_DBG_EN_BIT                                                           (0x00000010)

#define RG_DBG_SEL_LSB                                                          (0)
#define RG_DBG_SEL_WIDTH                                                        (4)
#define RG_DBG_SEL_MASK                                                         (0x0000000F)

#define RG_WIN_ERR_LSB                                                          (16)
#define RG_WIN_ERR_WIDTH                                                        (1)
#define RG_WIN_ERR_MASK                                                         (0x00010000)
#define RG_WIN_ERR_BIT                                                          (0x00010000)

#define RG_TPC_CLIP_LSB                                                         (0)
#define RG_TPC_CLIP_WIDTH                                                       (12)
#define RG_TPC_CLIP_MASK                                                        (0x00000FFF)

#define RG_DBG_1_LSB                                                            (0)
#define RG_DBG_1_WIDTH                                                          (32)
#define RG_DBG_1_MASK                                                           (0xFFFFFFFF)

#define RG_DBG_2_LSB                                                            (0)
#define RG_DBG_2_WIDTH                                                          (32)
#define RG_DBG_2_MASK                                                           (0xFFFFFFFF)

#define RG_DBG_3_LSB                                                            (0)
#define RG_DBG_3_WIDTH                                                          (32)
#define RG_DBG_3_MASK                                                           (0xFFFFFFFF)

#define RG_DBG_4_LSB                                                            (0)
#define RG_DBG_4_WIDTH                                                          (32)
#define RG_DBG_4_MASK                                                           (0xFFFFFFFF)

/** TXK */
#define TXK_CTRL_SW_CON0_TDE_ETDPD_WIN_FLAG_LSB                                 (31)
#define TXK_CTRL_SW_CON0_TDE_ETDPD_WIN_FLAG_WIDTH                               (1)
#define TXK_CTRL_SW_CON0_TDE_ETDPD_WIN_FLAG_MASK                                (0x80000000)
#define TXK_CTRL_SW_CON0_TDE_ETDPD_WIN_FLAG_BIT                                 (0x80000000)

#define TXK_CTRL_SW_CON0_INTRA_BAND_CCA_SW_LSB                                  (5)
#define TXK_CTRL_SW_CON0_INTRA_BAND_CCA_SW_WIDTH                                (1)
#define TXK_CTRL_SW_CON0_INTRA_BAND_CCA_SW_MASK                                 (0x00000020)
#define TXK_CTRL_SW_CON0_INTRA_BAND_CCA_SW_BIT                                  (0x00000020)

#define TXK_CTRL_SW_CON0_INTRA_BAND_CCA_SWEN_LSB                                (4)
#define TXK_CTRL_SW_CON0_INTRA_BAND_CCA_SWEN_WIDTH                              (1)
#define TXK_CTRL_SW_CON0_INTRA_BAND_CCA_SWEN_MASK                               (0x00000010)
#define TXK_CTRL_SW_CON0_INTRA_BAND_CCA_SWEN_BIT                                (0x00000010)

#define TXK_CTRL_SW_CON0_DETADC_SEL_IMM_MODE_LSB                                (3)
#define TXK_CTRL_SW_CON0_DETADC_SEL_IMM_MODE_WIDTH                              (1)
#define TXK_CTRL_SW_CON0_DETADC_SEL_IMM_MODE_MASK                               (0x00000008)
#define TXK_CTRL_SW_CON0_DETADC_SEL_IMM_MODE_BIT                                (0x00000008)

#define TXK_CTRL_SW_CON0_DETADC_SEL_IMM_LSB                                     (2)
#define TXK_CTRL_SW_CON0_DETADC_SEL_IMM_WIDTH                                   (1)
#define TXK_CTRL_SW_CON0_DETADC_SEL_IMM_MASK                                    (0x00000004)
#define TXK_CTRL_SW_CON0_DETADC_SEL_IMM_BIT                                     (0x00000004)

#define TXK_CTRL_SW_CON0_TXK_MEAS_CG_SWEN_LSB                                   (1)
#define TXK_CTRL_SW_CON0_TXK_MEAS_CG_SWEN_WIDTH                                 (1)
#define TXK_CTRL_SW_CON0_TXK_MEAS_CG_SWEN_MASK                                  (0x00000002)
#define TXK_CTRL_SW_CON0_TXK_MEAS_CG_SWEN_BIT                                   (0x00000002)

#define TXK_CTRL_SW_CON0_TXK_MEAS_SWRST_LSB                                     (0)
#define TXK_CTRL_SW_CON0_TXK_MEAS_SWRST_WIDTH                                   (1)
#define TXK_CTRL_SW_CON0_TXK_MEAS_SWRST_MASK                                    (0x00000001)
#define TXK_CTRL_SW_CON0_TXK_MEAS_SWRST_BIT                                     (0x00000001)

#define TXK_CTRL_SW_CON1_ETDPD_NORM_SW_LSB                                      (5)
#define TXK_CTRL_SW_CON1_ETDPD_NORM_SW_WIDTH                                    (9)
#define TXK_CTRL_SW_CON1_ETDPD_NORM_SW_MASK                                     (0x00003FE0)

#define TXK_CTRL_SW_CON1_GAIN_IDX_SW_LSB                                        (1)
#define TXK_CTRL_SW_CON1_GAIN_IDX_SW_WIDTH                                      (4)
#define TXK_CTRL_SW_CON1_GAIN_IDX_SW_MASK                                       (0x0000001E)

#define TXK_CTRL_SW_CON1_GAIN_IDX_SWEN_LSB                                      (0)
#define TXK_CTRL_SW_CON1_GAIN_IDX_SWEN_WIDTH                                    (1)
#define TXK_CTRL_SW_CON1_GAIN_IDX_SWEN_MASK                                     (0x00000001)
#define TXK_CTRL_SW_CON1_GAIN_IDX_SWEN_BIT                                      (0x00000001)

#define TXK_CTRL_CNT_SEL_DET_AFIFO_SW_LSB                                       (31)
#define TXK_CTRL_CNT_SEL_DET_AFIFO_SW_WIDTH                                     (1)
#define TXK_CTRL_CNT_SEL_DET_AFIFO_SW_MASK                                      (0x80000000)
#define TXK_CTRL_CNT_SEL_DET_AFIFO_SW_BIT                                       (0x80000000)

#define TXK_CTRL_CNT_SEL_DET_AFIFO_SWEN_LSB                                     (30)
#define TXK_CTRL_CNT_SEL_DET_AFIFO_SWEN_WIDTH                                   (1)
#define TXK_CTRL_CNT_SEL_DET_AFIFO_SWEN_MASK                                    (0x40000000)
#define TXK_CTRL_CNT_SEL_DET_AFIFO_SWEN_BIT                                     (0x40000000)

#define TXK_CTRL_CNT_SEL_SW_TRG_CNT_SEL_LSB                                     (5)
#define TXK_CTRL_CNT_SEL_SW_TRG_CNT_SEL_WIDTH                                   (1)
#define TXK_CTRL_CNT_SEL_SW_TRG_CNT_SEL_MASK                                    (0x00000020)
#define TXK_CTRL_CNT_SEL_SW_TRG_CNT_SEL_BIT                                     (0x00000020)

#define TXK_CTRL_CNT_SEL_GD_CNT_SEL_LSB                                         (4)
#define TXK_CTRL_CNT_SEL_GD_CNT_SEL_WIDTH                                       (1)
#define TXK_CTRL_CNT_SEL_GD_CNT_SEL_MASK                                        (0x00000010)
#define TXK_CTRL_CNT_SEL_GD_CNT_SEL_BIT                                         (0x00000010)

#define TXK_CTRL_CNT_SEL_DDPC_CNT_SEL_LSB                                       (3)
#define TXK_CTRL_CNT_SEL_DDPC_CNT_SEL_WIDTH                                     (1)
#define TXK_CTRL_CNT_SEL_DDPC_CNT_SEL_MASK                                      (0x00000008)
#define TXK_CTRL_CNT_SEL_DDPC_CNT_SEL_BIT                                       (0x00000008)

#define TXK_CTRL_CNT_SEL_TDE_CNT_SEL_LSB                                        (2)
#define TXK_CTRL_CNT_SEL_TDE_CNT_SEL_WIDTH                                      (1)
#define TXK_CTRL_CNT_SEL_TDE_CNT_SEL_MASK                                       (0x00000004)
#define TXK_CTRL_CNT_SEL_TDE_CNT_SEL_BIT                                        (0x00000004)

#define TXK_CTRL_CNT_SEL_ETDPD_CNT_SEL_LSB                                      (1)
#define TXK_CTRL_CNT_SEL_ETDPD_CNT_SEL_WIDTH                                    (1)
#define TXK_CTRL_CNT_SEL_ETDPD_CNT_SEL_MASK                                     (0x00000002)
#define TXK_CTRL_CNT_SEL_ETDPD_CNT_SEL_BIT                                      (0x00000002)

#define TXK_CTRL_CNT_SEL_RFK_CNT_SEL_LSB                                        (0)
#define TXK_CTRL_CNT_SEL_RFK_CNT_SEL_WIDTH                                      (1)
#define TXK_CTRL_CNT_SEL_RFK_CNT_SEL_MASK                                       (0x00000001)
#define TXK_CTRL_CNT_SEL_RFK_CNT_SEL_BIT                                        (0x00000001)

#define TXK_OTFC_SW_TRG0_GD_TRG_TGL_LSB                                         (7)
#define TXK_OTFC_SW_TRG0_GD_TRG_TGL_WIDTH                                       (1)
#define TXK_OTFC_SW_TRG0_GD_TRG_TGL_MASK                                        (0x00000080)
#define TXK_OTFC_SW_TRG0_GD_TRG_TGL_BIT                                         (0x00000080)

#define TXK_OTFC_SW_TRG0_TDE_COARSE_TRG_TGL_LSB                                 (6)
#define TXK_OTFC_SW_TRG0_TDE_COARSE_TRG_TGL_WIDTH                               (1)
#define TXK_OTFC_SW_TRG0_TDE_COARSE_TRG_TGL_MASK                                (0x00000040)
#define TXK_OTFC_SW_TRG0_TDE_COARSE_TRG_TGL_BIT                                 (0x00000040)

#define TXK_OTFC_SW_TRG0_TDE_FINE_TRG_TGL_LSB                                   (5)
#define TXK_OTFC_SW_TRG0_TDE_FINE_TRG_TGL_WIDTH                                 (1)
#define TXK_OTFC_SW_TRG0_TDE_FINE_TRG_TGL_MASK                                  (0x00000020)
#define TXK_OTFC_SW_TRG0_TDE_FINE_TRG_TGL_BIT                                   (0x00000020)

#define TXK_OTFC_SW_TRG0_ETDPD_TRG_TGL_LSB                                      (4)
#define TXK_OTFC_SW_TRG0_ETDPD_TRG_TGL_WIDTH                                    (1)
#define TXK_OTFC_SW_TRG0_ETDPD_TRG_TGL_MASK                                     (0x00000010)
#define TXK_OTFC_SW_TRG0_ETDPD_TRG_TGL_BIT                                      (0x00000010)

#define TXK_OTFC_SW_TRG0_DDPC_TRG_TGL_LSB                                       (3)
#define TXK_OTFC_SW_TRG0_DDPC_TRG_TGL_WIDTH                                     (1)
#define TXK_OTFC_SW_TRG0_DDPC_TRG_TGL_MASK                                      (0x00000008)
#define TXK_OTFC_SW_TRG0_DDPC_TRG_TGL_BIT                                       (0x00000008)

#define TXK_OTFC_SW_TRG0_DDPC_MSEL_LSB                                          (1)
#define TXK_OTFC_SW_TRG0_DDPC_MSEL_WIDTH                                        (2)
#define TXK_OTFC_SW_TRG0_DDPC_MSEL_MASK                                         (0x00000006)

#define TXK_OTFC_SW_TRG0_DDPC_TRG_SWEN_LSB                                      (0)
#define TXK_OTFC_SW_TRG0_DDPC_TRG_SWEN_WIDTH                                    (1)
#define TXK_OTFC_SW_TRG0_DDPC_TRG_SWEN_MASK                                     (0x00000001)
#define TXK_OTFC_SW_TRG0_DDPC_TRG_SWEN_BIT                                      (0x00000001)

#define TXK_LOG_CON0_LOG_TXK_PATH_SEL_LSB                                       (0)
#define TXK_LOG_CON0_LOG_TXK_PATH_SEL_WIDTH                                     (1)
#define TXK_LOG_CON0_LOG_TXK_PATH_SEL_MASK                                      (0x00000001)
#define TXK_LOG_CON0_LOG_TXK_PATH_SEL_BIT                                       (0x00000001)

#define TXK_LOG_CON1_LOG_WIN_LSB                                                (31)
#define TXK_LOG_CON1_LOG_WIN_WIDTH                                              (1)
#define TXK_LOG_CON1_LOG_WIN_MASK                                               (0x80000000)
#define TXK_LOG_CON1_LOG_WIN_BIT                                                (0x80000000)

#define TXK_LOG_CON1_LOG_MUX_LSB                                                (0)
#define TXK_LOG_CON1_LOG_MUX_WIDTH                                              (2)
#define TXK_LOG_CON1_LOG_MUX_MASK                                               (0x00000003)

#define TXK_SC_IN_SW0_SC_DET_DATA_IN_Q_SW_LSB                                   (16)
#define TXK_SC_IN_SW0_SC_DET_DATA_IN_Q_SW_WIDTH                                 (10)
#define TXK_SC_IN_SW0_SC_DET_DATA_IN_Q_SW_MASK                                  (0x03FF0000)

#define TXK_SC_IN_SW0_SC_DET_DATA_IN_I_SW_LSB                                   (0)
#define TXK_SC_IN_SW0_SC_DET_DATA_IN_I_SW_WIDTH                                 (10)
#define TXK_SC_IN_SW0_SC_DET_DATA_IN_I_SW_MASK                                  (0x000003FF)

#define TXK_SC_IN_SW1_SC_DATA_IN_SWEN_LSB                                       (31)
#define TXK_SC_IN_SW1_SC_DATA_IN_SWEN_WIDTH                                     (1)
#define TXK_SC_IN_SW1_SC_DATA_IN_SWEN_MASK                                      (0x80000000)
#define TXK_SC_IN_SW1_SC_DATA_IN_SWEN_BIT                                       (0x80000000)

#define TXK_SC_IN_SW1_SC_REF_DATA_IN_Q_SW_LSB                                   (16)
#define TXK_SC_IN_SW1_SC_REF_DATA_IN_Q_SW_WIDTH                                 (10)
#define TXK_SC_IN_SW1_SC_REF_DATA_IN_Q_SW_MASK                                  (0x03FF0000)

#define TXK_SC_IN_SW1_SC_REF_DATA_IN_I_SW_LSB                                   (0)
#define TXK_SC_IN_SW1_SC_REF_DATA_IN_I_SW_WIDTH                                 (10)
#define TXK_SC_IN_SW1_SC_REF_DATA_IN_I_SW_MASK                                  (0x000003FF)

#define TXK_TTG_CON_TONE_LEN_LSB                                                (0)
#define TXK_TTG_CON_TONE_LEN_WIDTH                                              (25)
#define TXK_TTG_CON_TONE_LEN_MASK                                               (0x01FFFFFF)

#define TXK_TTG_SW_TRG_RFK_2PATH_SEL_LSB                                        (7)
#define TXK_TTG_SW_TRG_RFK_2PATH_SEL_WIDTH                                      (2)
#define TXK_TTG_SW_TRG_RFK_2PATH_SEL_MASK                                       (0x00000180)

#define TXK_TTG_SW_TRG_ET_FAT_TRG_TGL_LSB                                       (6)
#define TXK_TTG_SW_TRG_ET_FAT_TRG_TGL_WIDTH                                     (1)
#define TXK_TTG_SW_TRG_ET_FAT_TRG_TGL_MASK                                      (0x00000040)
#define TXK_TTG_SW_TRG_ET_FAT_TRG_TGL_BIT                                       (0x00000040)

#define TXK_TTG_SW_TRG_DPD_FAT_TRG_TGL_LSB                                      (5)
#define TXK_TTG_SW_TRG_DPD_FAT_TRG_TGL_WIDTH                                    (1)
#define TXK_TTG_SW_TRG_DPD_FAT_TRG_TGL_MASK                                     (0x00000020)
#define TXK_TTG_SW_TRG_DPD_FAT_TRG_TGL_BIT                                      (0x00000020)

#define TXK_TTG_SW_TRG_TXK_2TONE_SEL_LSB                                        (4)
#define TXK_TTG_SW_TRG_TXK_2TONE_SEL_WIDTH                                      (1)
#define TXK_TTG_SW_TRG_TXK_2TONE_SEL_MASK                                       (0x00000010)
#define TXK_TTG_SW_TRG_TXK_2TONE_SEL_BIT                                        (0x00000010)

#define TXK_TTG_SW_TRG_TXK_2TONE_TRG_TGL_LSB                                    (3)
#define TXK_TTG_SW_TRG_TXK_2TONE_TRG_TGL_WIDTH                                  (1)
#define TXK_TTG_SW_TRG_TXK_2TONE_TRG_TGL_MASK                                   (0x00000008)
#define TXK_TTG_SW_TRG_TXK_2TONE_TRG_TGL_BIT                                    (0x00000008)

#define TXK_TTG_SW_TRG_TXK_1TONE_1_TRG_TGL_LSB                                  (2)
#define TXK_TTG_SW_TRG_TXK_1TONE_1_TRG_TGL_WIDTH                                (1)
#define TXK_TTG_SW_TRG_TXK_1TONE_1_TRG_TGL_MASK                                 (0x00000004)
#define TXK_TTG_SW_TRG_TXK_1TONE_1_TRG_TGL_BIT                                  (0x00000004)

#define TXK_TTG_SW_TRG_TXK_1TONE_0_TRG_TGL_LSB                                  (1)
#define TXK_TTG_SW_TRG_TXK_1TONE_0_TRG_TGL_WIDTH                                (1)
#define TXK_TTG_SW_TRG_TXK_1TONE_0_TRG_TGL_MASK                                 (0x00000002)
#define TXK_TTG_SW_TRG_TXK_1TONE_0_TRG_TGL_BIT                                  (0x00000002)

#define TXK_TTG_SW_TRG_DET_TRG_TGL_LSB                                          (0)
#define TXK_TTG_SW_TRG_DET_TRG_TGL_WIDTH                                        (1)
#define TXK_TTG_SW_TRG_DET_TRG_TGL_MASK                                         (0x00000001)
#define TXK_TTG_SW_TRG_DET_TRG_TGL_BIT                                          (0x00000001)

#define TXK_TTG_SW_CON_TONE_SEL_SW_LSB                                          (24)
#define TXK_TTG_SW_CON_TONE_SEL_SW_WIDTH                                        (3)
#define TXK_TTG_SW_CON_TONE_SEL_SW_MASK                                         (0x07000000)

#define TXK_TTG_SW_CON_TONE_WIN_SW_LSB                                          (23)
#define TXK_TTG_SW_CON_TONE_WIN_SW_WIDTH                                        (1)
#define TXK_TTG_SW_CON_TONE_WIN_SW_MASK                                         (0x00800000)
#define TXK_TTG_SW_CON_TONE_WIN_SW_BIT                                          (0x00800000)

#define TXK_TTG_SW_CON_TONE_SWEN_LSB                                            (22)
#define TXK_TTG_SW_CON_TONE_SWEN_WIDTH                                          (1)
#define TXK_TTG_SW_CON_TONE_SWEN_MASK                                           (0x00400000)
#define TXK_TTG_SW_CON_TONE_SWEN_BIT                                            (0x00400000)

#define TXK_TTG_SW_CON_MEAS_SEL_SW_LSB                                          (21)
#define TXK_TTG_SW_CON_MEAS_SEL_SW_WIDTH                                        (1)
#define TXK_TTG_SW_CON_MEAS_SEL_SW_MASK                                         (0x00200000)
#define TXK_TTG_SW_CON_MEAS_SEL_SW_BIT                                          (0x00200000)

#define TXK_TTG_SW_CON_MEAS_SEL_SWEN_LSB                                        (20)
#define TXK_TTG_SW_CON_MEAS_SEL_SWEN_WIDTH                                      (1)
#define TXK_TTG_SW_CON_MEAS_SEL_SWEN_MASK                                       (0x00100000)
#define TXK_TTG_SW_CON_MEAS_SEL_SWEN_BIT                                        (0x00100000)

#define TXK_TTG_SW_CON_TXK_MEAS_SEL_STEP_SW_LSB                                 (11)
#define TXK_TTG_SW_CON_TXK_MEAS_SEL_STEP_SW_WIDTH                               (1)
#define TXK_TTG_SW_CON_TXK_MEAS_SEL_STEP_SW_MASK                                (0x00000800)
#define TXK_TTG_SW_CON_TXK_MEAS_SEL_STEP_SW_BIT                                 (0x00000800)

#define TXK_TTG_SW_CON_TXK_MEAS_SEL_INI_SW_LSB                                  (10)
#define TXK_TTG_SW_CON_TXK_MEAS_SEL_INI_SW_WIDTH                                (1)
#define TXK_TTG_SW_CON_TXK_MEAS_SEL_INI_SW_MASK                                 (0x00000400)
#define TXK_TTG_SW_CON_TXK_MEAS_SEL_INI_SW_BIT                                  (0x00000400)

#define TXK_TTG_SW_CON_DFE_TONE_SEL_STEP_SW_LSB                                 (7)
#define TXK_TTG_SW_CON_DFE_TONE_SEL_STEP_SW_WIDTH                               (3)
#define TXK_TTG_SW_CON_DFE_TONE_SEL_STEP_SW_MASK                                (0x00000380)

#define TXK_TTG_SW_CON_DFE_TONE_SEL_INI_SW_LSB                                  (4)
#define TXK_TTG_SW_CON_DFE_TONE_SEL_INI_SW_WIDTH                                (3)
#define TXK_TTG_SW_CON_DFE_TONE_SEL_INI_SW_MASK                                 (0x00000070)

#define TXK_TTG_SW_CON_DFE_TONE_NUM_SW_LSB                                      (2)
#define TXK_TTG_SW_CON_DFE_TONE_NUM_SW_WIDTH                                    (2)
#define TXK_TTG_SW_CON_DFE_TONE_NUM_SW_MASK                                     (0x0000000C)

#define TXK_TTG_SW_CON_DFE_TONE_EN_SW_LSB                                       (1)
#define TXK_TTG_SW_CON_DFE_TONE_EN_SW_WIDTH                                     (1)
#define TXK_TTG_SW_CON_DFE_TONE_EN_SW_MASK                                      (0x00000002)
#define TXK_TTG_SW_CON_DFE_TONE_EN_SW_BIT                                       (0x00000002)

#define TXK_TTG_SW_CON_SEL_SET_SWEN_LSB                                         (0)
#define TXK_TTG_SW_CON_SEL_SET_SWEN_WIDTH                                       (1)
#define TXK_TTG_SW_CON_SEL_SET_SWEN_MASK                                        (0x00000001)
#define TXK_TTG_SW_CON_SEL_SET_SWEN_BIT                                         (0x00000001)

#define TXK_TRG_AD_DETADC_TIMER_SEL_LSB                                         (5)
#define TXK_TRG_AD_DETADC_TIMER_SEL_WIDTH                                       (5)
#define TXK_TRG_AD_DETADC_TIMER_SEL_MASK                                        (0x000003E0)

#define TXK_TRG_AD_OTF_DETADC_TRG_TGL_LSB                                       (4)
#define TXK_TRG_AD_OTF_DETADC_TRG_TGL_WIDTH                                     (1)
#define TXK_TRG_AD_OTF_DETADC_TRG_TGL_MASK                                      (0x00000010)
#define TXK_TRG_AD_OTF_DETADC_TRG_TGL_BIT                                       (0x00000010)

#define TXK_TRG_AD_DETADC_CK_DIV_LSB                                            (1)
#define TXK_TRG_AD_DETADC_CK_DIV_WIDTH                                          (3)
#define TXK_TRG_AD_DETADC_CK_DIV_MASK                                           (0x0000000E)

#define TXK_TRG_AD_DETADC_EN_SW_LSB                                             (0)
#define TXK_TRG_AD_DETADC_EN_SW_WIDTH                                           (1)
#define TXK_TRG_AD_DETADC_EN_SW_MASK                                            (0x00000001)
#define TXK_TRG_AD_DETADC_EN_SW_BIT                                             (0x00000001)

#define TXK_TRG_L_DETADC_SET0_L_OTF_GLO_8TS_OFF_LSB                             (16)
#define TXK_TRG_L_DETADC_SET0_L_OTF_GLO_8TS_OFF_WIDTH                           (13)
#define TXK_TRG_L_DETADC_SET0_L_OTF_GLO_8TS_OFF_MASK                            (0x1FFF0000)

#define TXK_TRG_L_DETADC_SET0_L_OTF_GLO_8TS_ON_LSB                              (0)
#define TXK_TRG_L_DETADC_SET0_L_OTF_GLO_8TS_ON_WIDTH                            (13)
#define TXK_TRG_L_DETADC_SET0_L_OTF_GLO_8TS_ON_MASK                             (0x00001FFF)

#define TXK_TRG_T_DETADC_SET_T_OTF_GLO_CHIP_OFF_LSB                             (16)
#define TXK_TRG_T_DETADC_SET_T_OTF_GLO_CHIP_OFF_WIDTH                           (13)
#define TXK_TRG_T_DETADC_SET_T_OTF_GLO_CHIP_OFF_MASK                            (0x1FFF0000)

#define TXK_TRG_T_DETADC_SET_T_OTF_GLO_CHIP_ON_LSB                              (0)
#define TXK_TRG_T_DETADC_SET_T_OTF_GLO_CHIP_ON_WIDTH                            (13)
#define TXK_TRG_T_DETADC_SET_T_OTF_GLO_CHIP_ON_MASK                             (0x00001FFF)

#define TXK_TRG_W_DETADC_SET_W_OTF_GLO_CHIP_OFF_LSB                             (12)
#define TXK_TRG_W_DETADC_SET_W_OTF_GLO_CHIP_OFF_WIDTH                           (12)
#define TXK_TRG_W_DETADC_SET_W_OTF_GLO_CHIP_OFF_MASK                            (0x00FFF000)

#define TXK_TRG_W_DETADC_SET_W_OTF_GLO_CHIP_ON_LSB                              (0)
#define TXK_TRG_W_DETADC_SET_W_OTF_GLO_CHIP_ON_WIDTH                            (12)
#define TXK_TRG_W_DETADC_SET_W_OTF_GLO_CHIP_ON_MASK                             (0x00000FFF)

#define TXK_TRG_C_1X_DETADC_SET_C_1X_OTF_GLO_CHIP_OFF_LSB                       (16)
#define TXK_TRG_C_1X_DETADC_SET_C_1X_OTF_GLO_CHIP_OFF_WIDTH                     (15)
#define TXK_TRG_C_1X_DETADC_SET_C_1X_OTF_GLO_CHIP_OFF_MASK                      (0x7FFF0000)

#define TXK_TRG_C_1X_DETADC_SET_C_1X_OTF_GLO_CHIP_ON_LSB                        (0)
#define TXK_TRG_C_1X_DETADC_SET_C_1X_OTF_GLO_CHIP_ON_WIDTH                      (15)
#define TXK_TRG_C_1X_DETADC_SET_C_1X_OTF_GLO_CHIP_ON_MASK                       (0x00007FFF)

#define TXK_TRG_C_DO_DETADC_SET_C_DO_OTF_GLO_CHIP_OFF_LSB                       (16)
#define TXK_TRG_C_DO_DETADC_SET_C_DO_OTF_GLO_CHIP_OFF_WIDTH                     (15)
#define TXK_TRG_C_DO_DETADC_SET_C_DO_OTF_GLO_CHIP_OFF_MASK                      (0x7FFF0000)

#define TXK_TRG_C_DO_DETADC_SET_C_DO_OTF_GLO_CHIP_ON_LSB                        (0)
#define TXK_TRG_C_DO_DETADC_SET_C_DO_OTF_GLO_CHIP_ON_WIDTH                      (15)
#define TXK_TRG_C_DO_DETADC_SET_C_DO_OTF_GLO_CHIP_ON_MASK                       (0x00007FFF)

#define TXK_TRG_GLO_CON0_GLOi_L_GLO_8TS_LSB                                     (16)
#define TXK_TRG_GLO_CON0_GLOi_L_GLO_8TS_WIDTH                                   (13)
#define TXK_TRG_GLO_CON0_GLOi_L_GLO_8TS_MASK                                    (0x1FFF0000)

#define TXK_TRG_GLO_CON0_GLOi_GLO_CNT_RST_LSB                                   (9)
#define TXK_TRG_GLO_CON0_GLOi_GLO_CNT_RST_WIDTH                                 (1)
#define TXK_TRG_GLO_CON0_GLOi_GLO_CNT_RST_MASK                                  (0x00000200)
#define TXK_TRG_GLO_CON0_GLOi_GLO_CNT_RST_BIT                                   (0x00000200)

#define TXK_TRG_GLO_CON0_GLOi_TIMER_SEL_LSB                                     (4)
#define TXK_TRG_GLO_CON0_GLOi_TIMER_SEL_WIDTH                                   (5)
#define TXK_TRG_GLO_CON0_GLOi_TIMER_SEL_MASK                                    (0x000001F0)

#define TXK_TRG_GLO_CON0_GLOi_MODE_SEL_LSB                                      (1)
#define TXK_TRG_GLO_CON0_GLOi_MODE_SEL_WIDTH                                    (3)
#define TXK_TRG_GLO_CON0_GLOi_MODE_SEL_MASK                                     (0x0000000E)

#define TXK_TRG_GLO_CON0_GLOi_TRG_TGL_LSB                                       (0)
#define TXK_TRG_GLO_CON0_GLOi_TRG_TGL_WIDTH                                     (1)
#define TXK_TRG_GLO_CON0_GLOi_TRG_TGL_MASK                                      (0x00000001)
#define TXK_TRG_GLO_CON0_GLOi_TRG_TGL_BIT                                       (0x00000001)

#define TXK_TRG_GLO_CON1_GLOi_W_GLO_SLOT_LSB                                    (25)
#define TXK_TRG_GLO_CON1_GLOi_W_GLO_SLOT_WIDTH                                  (4)
#define TXK_TRG_GLO_CON1_GLOi_W_GLO_SLOT_MASK                                   (0x1E000000)

#define TXK_TRG_GLO_CON1_GLOi_W_GLO_CHIP_LSB                                    (13)
#define TXK_TRG_GLO_CON1_GLOi_W_GLO_CHIP_WIDTH                                  (12)
#define TXK_TRG_GLO_CON1_GLOi_W_GLO_CHIP_MASK                                   (0x01FFE000)

#define TXK_TRG_GLO_CON1_GLOi_T_GLO_CHIP_LSB                                    (0)
#define TXK_TRG_GLO_CON1_GLOi_T_GLO_CHIP_WIDTH                                  (13)
#define TXK_TRG_GLO_CON1_GLOi_T_GLO_CHIP_MASK                                   (0x00001FFF)

#define TXK_TRG_GLO_CON2_GLOi_C_DO_GLO_CHIP_LSB                                 (16)
#define TXK_TRG_GLO_CON2_GLOi_C_DO_GLO_CHIP_WIDTH                               (15)
#define TXK_TRG_GLO_CON2_GLOi_C_DO_GLO_CHIP_MASK                                (0x7FFF0000)

#define TXK_TRG_GLO_CON2_GLOi_C_1X_GLO_CHIP_LSB                                 (0)
#define TXK_TRG_GLO_CON2_GLOi_C_1X_GLO_CHIP_WIDTH                               (15)
#define TXK_TRG_GLO_CON2_GLOi_C_1X_GLO_CHIP_MASK                                (0x00007FFF)

#define TXK_REF_DFE_CON_REF_NCO_EN_LSB                                          (1)
#define TXK_REF_DFE_CON_REF_NCO_EN_WIDTH                                        (1)
#define TXK_REF_DFE_CON_REF_NCO_EN_MASK                                         (0x00000002)
#define TXK_REF_DFE_CON_REF_NCO_EN_BIT                                          (0x00000002)

#define TXK_REF_DFE_CON_REF_SHIFT_X_LSB                                         (0)
#define TXK_REF_DFE_CON_REF_SHIFT_X_WIDTH                                       (1)
#define TXK_REF_DFE_CON_REF_SHIFT_X_MASK                                        (0x00000001)
#define TXK_REF_DFE_CON_REF_SHIFT_X_BIT                                         (0x00000001)

#define TXK_REF_DFE_DELAY_GD_TR_SWEN_LSB                                        (16)
#define TXK_REF_DFE_DELAY_GD_TR_SWEN_WIDTH                                      (1)
#define TXK_REF_DFE_DELAY_GD_TR_SWEN_MASK                                       (0x00010000)
#define TXK_REF_DFE_DELAY_GD_TR_SWEN_BIT                                        (0x00010000)

#define TXK_REF_DFE_DELAY_DDPC_TR_SWEN_LSB                                      (15)
#define TXK_REF_DFE_DELAY_DDPC_TR_SWEN_WIDTH                                    (1)
#define TXK_REF_DFE_DELAY_DDPC_TR_SWEN_MASK                                     (0x00008000)
#define TXK_REF_DFE_DELAY_DDPC_TR_SWEN_BIT                                      (0x00008000)

#define TXK_REF_DFE_DELAY_REF_TR_IN_LSB                                         (0)
#define TXK_REF_DFE_DELAY_REF_TR_IN_WIDTH                                       (15)
#define TXK_REF_DFE_DELAY_REF_TR_IN_MASK                                        (0x00007FFF)

#define TXK_REF_DFE_DELAY_SW_REF_TRF_SW_LSB                                     (9)
#define TXK_REF_DFE_DELAY_SW_REF_TRF_SW_WIDTH                                   (8)
#define TXK_REF_DFE_DELAY_SW_REF_TRF_SW_MASK                                    (0x0001FE00)

#define TXK_REF_DFE_DELAY_SW_REF_TRI_SW_LSB                                     (1)
#define TXK_REF_DFE_DELAY_SW_REF_TRI_SW_WIDTH                                   (7)
#define TXK_REF_DFE_DELAY_SW_REF_TRI_SW_MASK                                    (0x000000FE)

#define TXK_REF_DFE_DELAY_SW_REF_TR_SWEN_LSB                                    (0)
#define TXK_REF_DFE_DELAY_SW_REF_TR_SWEN_WIDTH                                  (1)
#define TXK_REF_DFE_DELAY_SW_REF_TR_SWEN_MASK                                   (0x00000001)
#define TXK_REF_DFE_DELAY_SW_REF_TR_SWEN_BIT                                    (0x00000001)

#define TXK_REF_DFE_DELAY_RESULT_REF_TR_SIGN_BIT_HW_LSB                         (15)
#define TXK_REF_DFE_DELAY_RESULT_REF_TR_SIGN_BIT_HW_WIDTH                       (1)
#define TXK_REF_DFE_DELAY_RESULT_REF_TR_SIGN_BIT_HW_MASK                        (0x00008000)
#define TXK_REF_DFE_DELAY_RESULT_REF_TR_SIGN_BIT_HW_BIT                         (0x00008000)

#define TXK_REF_DFE_DELAY_RESULT_REF_TRI_HW_LSB                                 (8)
#define TXK_REF_DFE_DELAY_RESULT_REF_TRI_HW_WIDTH                               (7)
#define TXK_REF_DFE_DELAY_RESULT_REF_TRI_HW_MASK                                (0x00007F00)

#define TXK_REF_DFE_DELAY_RESULT_REF_TRF_HW_LSB                                 (0)
#define TXK_REF_DFE_DELAY_RESULT_REF_TRF_HW_WIDTH                               (8)
#define TXK_REF_DFE_DELAY_RESULT_REF_TRF_HW_MASK                                (0x000000FF)

#define TXK_DET_DFE_CON_DET_TXDFE_LP_EN_LSB                                     (10)
#define TXK_DET_DFE_CON_DET_TXDFE_LP_EN_WIDTH                                   (1)
#define TXK_DET_DFE_CON_DET_TXDFE_LP_EN_MASK                                    (0x00000400)
#define TXK_DET_DFE_CON_DET_TXDFE_LP_EN_BIT                                     (0x00000400)

#define TXK_DET_DFE_CON_DET_EQLPF_EN_LSB                                        (9)
#define TXK_DET_DFE_CON_DET_EQLPF_EN_WIDTH                                      (1)
#define TXK_DET_DFE_CON_DET_EQLPF_EN_MASK                                       (0x00000200)
#define TXK_DET_DFE_CON_DET_EQLPF_EN_BIT                                        (0x00000200)

#define TXK_DET_DFE_CON_DETK_WITHOUT_CMP_LSB                                    (8)
#define TXK_DET_DFE_CON_DETK_WITHOUT_CMP_WIDTH                                  (1)
#define TXK_DET_DFE_CON_DETK_WITHOUT_CMP_MASK                                   (0x00000100)
#define TXK_DET_DFE_CON_DETK_WITHOUT_CMP_BIT                                    (0x00000100)

#define TXK_DET_DFE_CON_DET_Q_INV_EN_LSB                                        (7)
#define TXK_DET_DFE_CON_DET_Q_INV_EN_WIDTH                                      (1)
#define TXK_DET_DFE_CON_DET_Q_INV_EN_MASK                                       (0x00000080)
#define TXK_DET_DFE_CON_DET_Q_INV_EN_BIT                                        (0x00000080)

#define TXK_DET_DFE_CON_DET_CIC_SCALE_LSB                                       (3)
#define TXK_DET_DFE_CON_DET_CIC_SCALE_WIDTH                                     (4)
#define TXK_DET_DFE_CON_DET_CIC_SCALE_MASK                                      (0x00000078)

#define TXK_DET_DFE_CON_DET_CIC_DCM_LSB                                         (0)
#define TXK_DET_DFE_CON_DET_CIC_DCM_WIDTH                                       (3)
#define TXK_DET_DFE_CON_DET_CIC_DCM_MASK                                        (0x00000007)

#define TXK_DET_DC_COMP_DET_DC_Gi_CMP_Q_LSB                                     (16)
#define TXK_DET_DC_COMP_DET_DC_Gi_CMP_Q_WIDTH                                   (10)
#define TXK_DET_DC_COMP_DET_DC_Gi_CMP_Q_MASK                                    (0x03FF0000)

#define TXK_DET_DC_COMP_DET_DC_Gi_CMP_I_LSB                                     (0)
#define TXK_DET_DC_COMP_DET_DC_Gi_CMP_I_WIDTH                                   (10)
#define TXK_DET_DC_COMP_DET_DC_Gi_CMP_I_MASK                                    (0x000003FF)

#define TXK_DET_DC_COMP_OFST_DET_DC_Gi_CMP_OFST_Q_LSB                           (16)
#define TXK_DET_DC_COMP_OFST_DET_DC_Gi_CMP_OFST_Q_WIDTH                         (10)
#define TXK_DET_DC_COMP_OFST_DET_DC_Gi_CMP_OFST_Q_MASK                          (0x03FF0000)

#define TXK_DET_DC_COMP_OFST_DET_DC_Gi_CMP_OFST_I_LSB                           (0)
#define TXK_DET_DC_COMP_OFST_DET_DC_Gi_CMP_OFST_I_WIDTH                         (10)
#define TXK_DET_DC_COMP_OFST_DET_DC_Gi_CMP_OFST_I_MASK                          (0x000003FF)

#define TXK_DET_FIIQ_COMP0_DET_FIIQ_MID_GAIN_CMP_LSB                            (7)
#define TXK_DET_FIIQ_COMP0_DET_FIIQ_MID_GAIN_CMP_WIDTH                          (8)
#define TXK_DET_FIIQ_COMP0_DET_FIIQ_MID_GAIN_CMP_MASK                           (0x00007F80)

#define TXK_DET_FIIQ_COMP0_DET_FIIQ_MID_PHASE_CMP_LSB                           (0)
#define TXK_DET_FIIQ_COMP0_DET_FIIQ_MID_PHASE_CMP_WIDTH                         (7)
#define TXK_DET_FIIQ_COMP0_DET_FIIQ_MID_PHASE_CMP_MASK                          (0x0000007F)

#define TXK_DET_FIIQ_COMP1_DET_FIIQ_LOW_GAIN_CMP_LSB                            (7)
#define TXK_DET_FIIQ_COMP1_DET_FIIQ_LOW_GAIN_CMP_WIDTH                          (8)
#define TXK_DET_FIIQ_COMP1_DET_FIIQ_LOW_GAIN_CMP_MASK                           (0x00007F80)

#define TXK_DET_FIIQ_COMP1_DET_FIIQ_LOW_PHASE_CMP_LSB                           (0)
#define TXK_DET_FIIQ_COMP1_DET_FIIQ_LOW_PHASE_CMP_WIDTH                         (7)
#define TXK_DET_FIIQ_COMP1_DET_FIIQ_LOW_PHASE_CMP_MASK                          (0x0000007F)

#define TXK_DET_EQLPF_0_MID_C_DET_EQLPF_Q_MID_C0_LSB                            (16)
#define TXK_DET_EQLPF_0_MID_C_DET_EQLPF_Q_MID_C0_WIDTH                          (12)
#define TXK_DET_EQLPF_0_MID_C_DET_EQLPF_Q_MID_C0_MASK                           (0x0FFF0000)

#define TXK_DET_EQLPF_0_MID_C_DET_EQLPF_I_MID_C0_LSB                            (0)
#define TXK_DET_EQLPF_0_MID_C_DET_EQLPF_I_MID_C0_WIDTH                          (12)
#define TXK_DET_EQLPF_0_MID_C_DET_EQLPF_I_MID_C0_MASK                           (0x00000FFF)

#define TXK_DET_EQLPF_1_MID_C_DET_EQLPF_Q_MID_C1_LSB                            (16)
#define TXK_DET_EQLPF_1_MID_C_DET_EQLPF_Q_MID_C1_WIDTH                          (12)
#define TXK_DET_EQLPF_1_MID_C_DET_EQLPF_Q_MID_C1_MASK                           (0x0FFF0000)

#define TXK_DET_EQLPF_1_MID_C_DET_EQLPF_I_MID_C1_LSB                            (0)
#define TXK_DET_EQLPF_1_MID_C_DET_EQLPF_I_MID_C1_WIDTH                          (12)
#define TXK_DET_EQLPF_1_MID_C_DET_EQLPF_I_MID_C1_MASK                           (0x00000FFF)

#define TXK_DET_EQLPF_2_MID_C_DET_EQLPF_Q_MID_C2_LSB                            (16)
#define TXK_DET_EQLPF_2_MID_C_DET_EQLPF_Q_MID_C2_WIDTH                          (12)
#define TXK_DET_EQLPF_2_MID_C_DET_EQLPF_Q_MID_C2_MASK                           (0x0FFF0000)

#define TXK_DET_EQLPF_2_MID_C_DET_EQLPF_I_MID_C2_LSB                            (0)
#define TXK_DET_EQLPF_2_MID_C_DET_EQLPF_I_MID_C2_WIDTH                          (12)
#define TXK_DET_EQLPF_2_MID_C_DET_EQLPF_I_MID_C2_MASK                           (0x00000FFF)

#define TXK_DET_EQLPF_3_MID_C_DET_EQLPF_Q_MID_C3_LSB                            (16)
#define TXK_DET_EQLPF_3_MID_C_DET_EQLPF_Q_MID_C3_WIDTH                          (12)
#define TXK_DET_EQLPF_3_MID_C_DET_EQLPF_Q_MID_C3_MASK                           (0x0FFF0000)

#define TXK_DET_EQLPF_3_MID_C_DET_EQLPF_I_MID_C3_LSB                            (0)
#define TXK_DET_EQLPF_3_MID_C_DET_EQLPF_I_MID_C3_WIDTH                          (12)
#define TXK_DET_EQLPF_3_MID_C_DET_EQLPF_I_MID_C3_MASK                           (0x00000FFF)

#define TXK_DET_EQLPF_4_MID_C_DET_EQLPF_Q_MID_C4_LSB                            (16)
#define TXK_DET_EQLPF_4_MID_C_DET_EQLPF_Q_MID_C4_WIDTH                          (12)
#define TXK_DET_EQLPF_4_MID_C_DET_EQLPF_Q_MID_C4_MASK                           (0x0FFF0000)

#define TXK_DET_EQLPF_4_MID_C_DET_EQLPF_I_MID_C4_LSB                            (0)
#define TXK_DET_EQLPF_4_MID_C_DET_EQLPF_I_MID_C4_WIDTH                          (12)
#define TXK_DET_EQLPF_4_MID_C_DET_EQLPF_I_MID_C4_MASK                           (0x00000FFF)

#define TXK_DET_EQLPF_5_MID_C_DET_EQLPF_Q_MID_C5_LSB                            (16)
#define TXK_DET_EQLPF_5_MID_C_DET_EQLPF_Q_MID_C5_WIDTH                          (12)
#define TXK_DET_EQLPF_5_MID_C_DET_EQLPF_Q_MID_C5_MASK                           (0x0FFF0000)

#define TXK_DET_EQLPF_5_MID_C_DET_EQLPF_I_MID_C5_LSB                            (0)
#define TXK_DET_EQLPF_5_MID_C_DET_EQLPF_I_MID_C5_WIDTH                          (12)
#define TXK_DET_EQLPF_5_MID_C_DET_EQLPF_I_MID_C5_MASK                           (0x00000FFF)

#define TXK_DET_EQLPF_6_MID_C_DET_EQLPF_Q_MID_C6_LSB                            (16)
#define TXK_DET_EQLPF_6_MID_C_DET_EQLPF_Q_MID_C6_WIDTH                          (12)
#define TXK_DET_EQLPF_6_MID_C_DET_EQLPF_Q_MID_C6_MASK                           (0x0FFF0000)

#define TXK_DET_EQLPF_6_MID_C_DET_EQLPF_I_MID_C6_LSB                            (0)
#define TXK_DET_EQLPF_6_MID_C_DET_EQLPF_I_MID_C6_WIDTH                          (12)
#define TXK_DET_EQLPF_6_MID_C_DET_EQLPF_I_MID_C6_MASK                           (0x00000FFF)

#define TXK_DET_EQLPF_7_MID_C_DET_EQLPF_Q_MID_C7_LSB                            (16)
#define TXK_DET_EQLPF_7_MID_C_DET_EQLPF_Q_MID_C7_WIDTH                          (12)
#define TXK_DET_EQLPF_7_MID_C_DET_EQLPF_Q_MID_C7_MASK                           (0x0FFF0000)

#define TXK_DET_EQLPF_7_MID_C_DET_EQLPF_I_MID_C7_LSB                            (0)
#define TXK_DET_EQLPF_7_MID_C_DET_EQLPF_I_MID_C7_WIDTH                          (12)
#define TXK_DET_EQLPF_7_MID_C_DET_EQLPF_I_MID_C7_MASK                           (0x00000FFF)

#define TXK_DET_EQLPF_8_MID_C_DET_EQLPF_Q_MID_C8_LSB                            (16)
#define TXK_DET_EQLPF_8_MID_C_DET_EQLPF_Q_MID_C8_WIDTH                          (12)
#define TXK_DET_EQLPF_8_MID_C_DET_EQLPF_Q_MID_C8_MASK                           (0x0FFF0000)

#define TXK_DET_EQLPF_8_MID_C_DET_EQLPF_I_MID_C8_LSB                            (0)
#define TXK_DET_EQLPF_8_MID_C_DET_EQLPF_I_MID_C8_WIDTH                          (12)
#define TXK_DET_EQLPF_8_MID_C_DET_EQLPF_I_MID_C8_MASK                           (0x00000FFF)

#define TXK_DET_EQLPF_9_MID_C_DET_EQLPF_Q_MID_C9_LSB                            (16)
#define TXK_DET_EQLPF_9_MID_C_DET_EQLPF_Q_MID_C9_WIDTH                          (12)
#define TXK_DET_EQLPF_9_MID_C_DET_EQLPF_Q_MID_C9_MASK                           (0x0FFF0000)

#define TXK_DET_EQLPF_9_MID_C_DET_EQLPF_I_MID_C9_LSB                            (0)
#define TXK_DET_EQLPF_9_MID_C_DET_EQLPF_I_MID_C9_WIDTH                          (12)
#define TXK_DET_EQLPF_9_MID_C_DET_EQLPF_I_MID_C9_MASK                           (0x00000FFF)

#define TXK_DET_EQLPF_10_MID_C_DET_EQLPF_Q_MID_C10_LSB                          (16)
#define TXK_DET_EQLPF_10_MID_C_DET_EQLPF_Q_MID_C10_WIDTH                        (12)
#define TXK_DET_EQLPF_10_MID_C_DET_EQLPF_Q_MID_C10_MASK                         (0x0FFF0000)

#define TXK_DET_EQLPF_10_MID_C_DET_EQLPF_I_MID_C10_LSB                          (0)
#define TXK_DET_EQLPF_10_MID_C_DET_EQLPF_I_MID_C10_WIDTH                        (12)
#define TXK_DET_EQLPF_10_MID_C_DET_EQLPF_I_MID_C10_MASK                         (0x00000FFF)

#define TXK_DET_EQLPF_0_LOW_C_DET_EQLPF_Q_LOW_C0_LSB                            (16)
#define TXK_DET_EQLPF_0_LOW_C_DET_EQLPF_Q_LOW_C0_WIDTH                          (12)
#define TXK_DET_EQLPF_0_LOW_C_DET_EQLPF_Q_LOW_C0_MASK                           (0x0FFF0000)

#define TXK_DET_EQLPF_0_LOW_C_DET_EQLPF_I_LOW_C0_LSB                            (0)
#define TXK_DET_EQLPF_0_LOW_C_DET_EQLPF_I_LOW_C0_WIDTH                          (12)
#define TXK_DET_EQLPF_0_LOW_C_DET_EQLPF_I_LOW_C0_MASK                           (0x00000FFF)

#define TXK_DET_EQLPF_1_LOW_C_DET_EQLPF_Q_LOW_C1_LSB                            (16)
#define TXK_DET_EQLPF_1_LOW_C_DET_EQLPF_Q_LOW_C1_WIDTH                          (12)
#define TXK_DET_EQLPF_1_LOW_C_DET_EQLPF_Q_LOW_C1_MASK                           (0x0FFF0000)

#define TXK_DET_EQLPF_1_LOW_C_DET_EQLPF_I_LOW_C1_LSB                            (0)
#define TXK_DET_EQLPF_1_LOW_C_DET_EQLPF_I_LOW_C1_WIDTH                          (12)
#define TXK_DET_EQLPF_1_LOW_C_DET_EQLPF_I_LOW_C1_MASK                           (0x00000FFF)

#define TXK_DET_EQLPF_2_LOW_C_DET_EQLPF_Q_LOW_C2_LSB                            (16)
#define TXK_DET_EQLPF_2_LOW_C_DET_EQLPF_Q_LOW_C2_WIDTH                          (12)
#define TXK_DET_EQLPF_2_LOW_C_DET_EQLPF_Q_LOW_C2_MASK                           (0x0FFF0000)

#define TXK_DET_EQLPF_2_LOW_C_DET_EQLPF_I_LOW_C2_LSB                            (0)
#define TXK_DET_EQLPF_2_LOW_C_DET_EQLPF_I_LOW_C2_WIDTH                          (12)
#define TXK_DET_EQLPF_2_LOW_C_DET_EQLPF_I_LOW_C2_MASK                           (0x00000FFF)

#define TXK_DET_EQLPF_3_LOW_C_DET_EQLPF_Q_LOW_C3_LSB                            (16)
#define TXK_DET_EQLPF_3_LOW_C_DET_EQLPF_Q_LOW_C3_WIDTH                          (12)
#define TXK_DET_EQLPF_3_LOW_C_DET_EQLPF_Q_LOW_C3_MASK                           (0x0FFF0000)

#define TXK_DET_EQLPF_3_LOW_C_DET_EQLPF_I_LOW_C3_LSB                            (0)
#define TXK_DET_EQLPF_3_LOW_C_DET_EQLPF_I_LOW_C3_WIDTH                          (12)
#define TXK_DET_EQLPF_3_LOW_C_DET_EQLPF_I_LOW_C3_MASK                           (0x00000FFF)

#define TXK_DET_EQLPF_4_LOW_C_DET_EQLPF_Q_LOW_C4_LSB                            (16)
#define TXK_DET_EQLPF_4_LOW_C_DET_EQLPF_Q_LOW_C4_WIDTH                          (12)
#define TXK_DET_EQLPF_4_LOW_C_DET_EQLPF_Q_LOW_C4_MASK                           (0x0FFF0000)

#define TXK_DET_EQLPF_4_LOW_C_DET_EQLPF_I_LOW_C4_LSB                            (0)
#define TXK_DET_EQLPF_4_LOW_C_DET_EQLPF_I_LOW_C4_WIDTH                          (12)
#define TXK_DET_EQLPF_4_LOW_C_DET_EQLPF_I_LOW_C4_MASK                           (0x00000FFF)

#define TXK_DET_EQLPF_5_LOW_C_DET_EQLPF_Q_LOW_C5_LSB                            (16)
#define TXK_DET_EQLPF_5_LOW_C_DET_EQLPF_Q_LOW_C5_WIDTH                          (12)
#define TXK_DET_EQLPF_5_LOW_C_DET_EQLPF_Q_LOW_C5_MASK                           (0x0FFF0000)

#define TXK_DET_EQLPF_5_LOW_C_DET_EQLPF_I_LOW_C5_LSB                            (0)
#define TXK_DET_EQLPF_5_LOW_C_DET_EQLPF_I_LOW_C5_WIDTH                          (12)
#define TXK_DET_EQLPF_5_LOW_C_DET_EQLPF_I_LOW_C5_MASK                           (0x00000FFF)

#define TXK_DET_EQLPF_6_LOW_C_DET_EQLPF_Q_LOW_C6_LSB                            (16)
#define TXK_DET_EQLPF_6_LOW_C_DET_EQLPF_Q_LOW_C6_WIDTH                          (12)
#define TXK_DET_EQLPF_6_LOW_C_DET_EQLPF_Q_LOW_C6_MASK                           (0x0FFF0000)

#define TXK_DET_EQLPF_6_LOW_C_DET_EQLPF_I_LOW_C6_LSB                            (0)
#define TXK_DET_EQLPF_6_LOW_C_DET_EQLPF_I_LOW_C6_WIDTH                          (12)
#define TXK_DET_EQLPF_6_LOW_C_DET_EQLPF_I_LOW_C6_MASK                           (0x00000FFF)

#define TXK_DET_EQLPF_7_LOW_C_DET_EQLPF_Q_LOW_C7_LSB                            (16)
#define TXK_DET_EQLPF_7_LOW_C_DET_EQLPF_Q_LOW_C7_WIDTH                          (12)
#define TXK_DET_EQLPF_7_LOW_C_DET_EQLPF_Q_LOW_C7_MASK                           (0x0FFF0000)

#define TXK_DET_EQLPF_7_LOW_C_DET_EQLPF_I_LOW_C7_LSB                            (0)
#define TXK_DET_EQLPF_7_LOW_C_DET_EQLPF_I_LOW_C7_WIDTH                          (12)
#define TXK_DET_EQLPF_7_LOW_C_DET_EQLPF_I_LOW_C7_MASK                           (0x00000FFF)

#define TXK_DET_EQLPF_8_LOW_C_DET_EQLPF_Q_LOW_C8_LSB                            (16)
#define TXK_DET_EQLPF_8_LOW_C_DET_EQLPF_Q_LOW_C8_WIDTH                          (12)
#define TXK_DET_EQLPF_8_LOW_C_DET_EQLPF_Q_LOW_C8_MASK                           (0x0FFF0000)

#define TXK_DET_EQLPF_8_LOW_C_DET_EQLPF_I_LOW_C8_LSB                            (0)
#define TXK_DET_EQLPF_8_LOW_C_DET_EQLPF_I_LOW_C8_WIDTH                          (12)
#define TXK_DET_EQLPF_8_LOW_C_DET_EQLPF_I_LOW_C8_MASK                           (0x00000FFF)

#define TXK_DET_EQLPF_9_LOW_C_DET_EQLPF_Q_LOW_C9_LSB                            (16)
#define TXK_DET_EQLPF_9_LOW_C_DET_EQLPF_Q_LOW_C9_WIDTH                          (12)
#define TXK_DET_EQLPF_9_LOW_C_DET_EQLPF_Q_LOW_C9_MASK                           (0x0FFF0000)

#define TXK_DET_EQLPF_9_LOW_C_DET_EQLPF_I_LOW_C9_LSB                            (0)
#define TXK_DET_EQLPF_9_LOW_C_DET_EQLPF_I_LOW_C9_WIDTH                          (12)
#define TXK_DET_EQLPF_9_LOW_C_DET_EQLPF_I_LOW_C9_MASK                           (0x00000FFF)

#define TXK_DET_EQLPF_10_LOW_C_DET_EQLPF_Q_LOW_C10_LSB                          (16)
#define TXK_DET_EQLPF_10_LOW_C_DET_EQLPF_Q_LOW_C10_WIDTH                        (12)
#define TXK_DET_EQLPF_10_LOW_C_DET_EQLPF_Q_LOW_C10_MASK                         (0x0FFF0000)

#define TXK_DET_EQLPF_10_LOW_C_DET_EQLPF_I_LOW_C10_LSB                          (0)
#define TXK_DET_EQLPF_10_LOW_C_DET_EQLPF_I_LOW_C10_WIDTH                        (12)
#define TXK_DET_EQLPF_10_LOW_C_DET_EQLPF_I_LOW_C10_MASK                         (0x00000FFF)

#define TXK_DET_EQLPF_SCALE_DET_EQLPF_Q_LOW_SCALE_LSB                           (12)
#define TXK_DET_EQLPF_SCALE_DET_EQLPF_Q_LOW_SCALE_WIDTH                         (4)
#define TXK_DET_EQLPF_SCALE_DET_EQLPF_Q_LOW_SCALE_MASK                          (0x0000F000)

#define TXK_DET_EQLPF_SCALE_DET_EQLPF_I_LOW_SCALE_LSB                           (8)
#define TXK_DET_EQLPF_SCALE_DET_EQLPF_I_LOW_SCALE_WIDTH                         (4)
#define TXK_DET_EQLPF_SCALE_DET_EQLPF_I_LOW_SCALE_MASK                          (0x00000F00)

#define TXK_DET_EQLPF_SCALE_DET_EQLPF_Q_MID_SCALE_LSB                           (4)
#define TXK_DET_EQLPF_SCALE_DET_EQLPF_Q_MID_SCALE_WIDTH                         (4)
#define TXK_DET_EQLPF_SCALE_DET_EQLPF_Q_MID_SCALE_MASK                          (0x000000F0)

#define TXK_DET_EQLPF_SCALE_DET_EQLPF_I_MID_SCALE_LSB                           (0)
#define TXK_DET_EQLPF_SCALE_DET_EQLPF_I_MID_SCALE_WIDTH                         (4)
#define TXK_DET_EQLPF_SCALE_DET_EQLPF_I_MID_SCALE_MASK                          (0x0000000F)

#define TXK_DET_READY_BIT_CON_DET_DC_CMP_OFST_READY_ASSERT_CLR_LSB              (3)
#define TXK_DET_READY_BIT_CON_DET_DC_CMP_OFST_READY_ASSERT_CLR_WIDTH            (1)
#define TXK_DET_READY_BIT_CON_DET_DC_CMP_OFST_READY_ASSERT_CLR_MASK             (0x00000008)
#define TXK_DET_READY_BIT_CON_DET_DC_CMP_OFST_READY_ASSERT_CLR_BIT              (0x00000008)

#define TXK_DET_READY_BIT_CON_DET_DC_CMP_OFST_READY_LSB                         (2)
#define TXK_DET_READY_BIT_CON_DET_DC_CMP_OFST_READY_WIDTH                       (1)
#define TXK_DET_READY_BIT_CON_DET_DC_CMP_OFST_READY_MASK                        (0x00000004)
#define TXK_DET_READY_BIT_CON_DET_DC_CMP_OFST_READY_BIT                         (0x00000004)

#define TXK_DET_READY_BIT_CON_TXK_CONFIG_READY_ASSERT_CLR_LSB                   (1)
#define TXK_DET_READY_BIT_CON_TXK_CONFIG_READY_ASSERT_CLR_WIDTH                 (1)
#define TXK_DET_READY_BIT_CON_TXK_CONFIG_READY_ASSERT_CLR_MASK                  (0x00000002)
#define TXK_DET_READY_BIT_CON_TXK_CONFIG_READY_ASSERT_CLR_BIT                   (0x00000002)

#define TXK_DET_READY_BIT_CON_TXK_CONFIG_READY_LSB                              (0)
#define TXK_DET_READY_BIT_CON_TXK_CONFIG_READY_WIDTH                            (1)
#define TXK_DET_READY_BIT_CON_TXK_CONFIG_READY_MASK                             (0x00000001)
#define TXK_DET_READY_BIT_CON_TXK_CONFIG_READY_BIT                              (0x00000001)

#define TXK_DET_DBG0_DET_DC_CMP_OFST_ASSERT_LSB                                 (1)
#define TXK_DET_DBG0_DET_DC_CMP_OFST_ASSERT_WIDTH                               (1)
#define TXK_DET_DBG0_DET_DC_CMP_OFST_ASSERT_MASK                                (0x00000002)
#define TXK_DET_DBG0_DET_DC_CMP_OFST_ASSERT_BIT                                 (0x00000002)

#define TXK_DET_DBG0_TXK_CONFIG_ASSERT_LSB                                      (0)
#define TXK_DET_DBG0_TXK_CONFIG_ASSERT_WIDTH                                    (1)
#define TXK_DET_DBG0_TXK_CONFIG_ASSERT_MASK                                     (0x00000001)
#define TXK_DET_DBG0_TXK_CONFIG_ASSERT_BIT                                      (0x00000001)

#define TXK_DET_DBG1_DET_DC_CMP_Q_LSB                                           (16)
#define TXK_DET_DBG1_DET_DC_CMP_Q_WIDTH                                         (10)
#define TXK_DET_DBG1_DET_DC_CMP_Q_MASK                                          (0x03FF0000)

#define TXK_DET_DBG1_DET_DC_CMP_I_LSB                                           (0)
#define TXK_DET_DBG1_DET_DC_CMP_I_WIDTH                                         (10)
#define TXK_DET_DBG1_DET_DC_CMP_I_MASK                                          (0x000003FF)

#define TXK_DET_DBG2_DET_FIIQ_GAIN_CMP_LSB                                      (7)
#define TXK_DET_DBG2_DET_FIIQ_GAIN_CMP_WIDTH                                    (8)
#define TXK_DET_DBG2_DET_FIIQ_GAIN_CMP_MASK                                     (0x00007F80)

#define TXK_DET_DBG2_DET_FIIQ_PHASE_CMP_LSB                                     (0)
#define TXK_DET_DBG2_DET_FIIQ_PHASE_CMP_WIDTH                                   (7)
#define TXK_DET_DBG2_DET_FIIQ_PHASE_CMP_MASK                                    (0x0000007F)

#define TXK_RFK_CON0_RFK_WAIT_SAMPLE_LSB                                        (16)
#define TXK_RFK_CON0_RFK_WAIT_SAMPLE_WIDTH                                      (16)
#define TXK_RFK_CON0_RFK_WAIT_SAMPLE_MASK                                       (0xFFFF0000)

#define TXK_RFK_CON0_RFK_MEAS_SAMPLE_LSB                                        (0)
#define TXK_RFK_CON0_RFK_MEAS_SAMPLE_WIDTH                                      (16)
#define TXK_RFK_CON0_RFK_MEAS_SAMPLE_MASK                                       (0x0000FFFF)

#define TXK_RFK_CON1_RFK_DET_TR_LEN_LSB                                         (0)
#define TXK_RFK_CON1_RFK_DET_TR_LEN_WIDTH                                       (3)
#define TXK_RFK_CON1_RFK_DET_TR_LEN_MASK                                        (0x00000007)

#define TXK_RFK_NCO_0_RFK_PHI_0_LSB                                             (0)
#define TXK_RFK_NCO_0_RFK_PHI_0_WIDTH                                           (22)
#define TXK_RFK_NCO_0_RFK_PHI_0_MASK                                            (0x003FFFFF)

#define TXK_RFK_NCO_1_RFK_PHI_1_LSB                                             (0)
#define TXK_RFK_NCO_1_RFK_PHI_1_WIDTH                                           (22)
#define TXK_RFK_NCO_1_RFK_PHI_1_MASK                                            (0x003FFFFF)

#define TXK_RFK_RESULT_DET_ACC_I_SQR_0_DET_ACC_I_SQR_0_LSB                      (0)
#define TXK_RFK_RESULT_DET_ACC_I_SQR_0_DET_ACC_I_SQR_0_WIDTH                    (28)
#define TXK_RFK_RESULT_DET_ACC_I_SQR_0_DET_ACC_I_SQR_0_MASK                     (0x0FFFFFFF)

#define TXK_RFK_RESULT_DET_ACC_Q_SQR_0_DET_ACC_Q_SQR_0_LSB                      (0)
#define TXK_RFK_RESULT_DET_ACC_Q_SQR_0_DET_ACC_Q_SQR_0_WIDTH                    (28)
#define TXK_RFK_RESULT_DET_ACC_Q_SQR_0_DET_ACC_Q_SQR_0_MASK                     (0x0FFFFFFF)

#define TXK_RFK_RESULT_DET_ACC_I_0_DET_ACC_I_0_LSB                              (0)
#define TXK_RFK_RESULT_DET_ACC_I_0_DET_ACC_I_0_WIDTH                            (28)
#define TXK_RFK_RESULT_DET_ACC_I_0_DET_ACC_I_0_MASK                             (0x0FFFFFFF)

#define TXK_RFK_RESULT_DET_ACC_Q_0_DET_ACC_Q_0_LSB                              (0)
#define TXK_RFK_RESULT_DET_ACC_Q_0_DET_ACC_Q_0_WIDTH                            (28)
#define TXK_RFK_RESULT_DET_ACC_Q_0_DET_ACC_Q_0_MASK                             (0x0FFFFFFF)

#define TXK_RFK_RESULT_DET_ACC_IQ_0_DET_ACC_IQ_0_LSB                            (0)
#define TXK_RFK_RESULT_DET_ACC_IQ_0_DET_ACC_IQ_0_WIDTH                          (28)
#define TXK_RFK_RESULT_DET_ACC_IQ_0_DET_ACC_IQ_0_MASK                           (0x0FFFFFFF)

#define TXK_RFK_RESULT_DET_ACC_I_SQR_1_DET_ACC_I_SQR_1_LSB                      (0)
#define TXK_RFK_RESULT_DET_ACC_I_SQR_1_DET_ACC_I_SQR_1_WIDTH                    (28)
#define TXK_RFK_RESULT_DET_ACC_I_SQR_1_DET_ACC_I_SQR_1_MASK                     (0x0FFFFFFF)

#define TXK_RFK_RESULT_DET_ACC_Q_SQR_1_DET_ACC_Q_SQR_1_LSB                      (0)
#define TXK_RFK_RESULT_DET_ACC_Q_SQR_1_DET_ACC_Q_SQR_1_WIDTH                    (28)
#define TXK_RFK_RESULT_DET_ACC_Q_SQR_1_DET_ACC_Q_SQR_1_MASK                     (0x0FFFFFFF)

#define TXK_RFK_RESULT_DET_ACC_I_1_DET_ACC_I_1_LSB                              (0)
#define TXK_RFK_RESULT_DET_ACC_I_1_DET_ACC_I_1_WIDTH                            (28)
#define TXK_RFK_RESULT_DET_ACC_I_1_DET_ACC_I_1_MASK                             (0x0FFFFFFF)

#define TXK_RFK_RESULT_DET_ACC_Q_1_DET_ACC_Q_1_LSB                              (0)
#define TXK_RFK_RESULT_DET_ACC_Q_1_DET_ACC_Q_1_WIDTH                            (28)
#define TXK_RFK_RESULT_DET_ACC_Q_1_DET_ACC_Q_1_MASK                             (0x0FFFFFFF)

#define TXK_RFK_RESULT_DET_ACC_IQ_1_DET_ACC_IQ_1_LSB                            (0)
#define TXK_RFK_RESULT_DET_ACC_IQ_1_DET_ACC_IQ_1_WIDTH                          (28)
#define TXK_RFK_RESULT_DET_ACC_IQ_1_DET_ACC_IQ_1_MASK                           (0x0FFFFFFF)

#define TXK_RFK_RESULT_NCO_ACC_I_P0_RFK_NCO_ACC_I_P0_LSB                        (0)
#define TXK_RFK_RESULT_NCO_ACC_I_P0_RFK_NCO_ACC_I_P0_WIDTH                      (28)
#define TXK_RFK_RESULT_NCO_ACC_I_P0_RFK_NCO_ACC_I_P0_MASK                       (0x0FFFFFFF)

#define TXK_RFK_RESULT_NCO_ACC_I_N0_RFK_NCO_ACC_I_N0_LSB                        (0)
#define TXK_RFK_RESULT_NCO_ACC_I_N0_RFK_NCO_ACC_I_N0_WIDTH                      (28)
#define TXK_RFK_RESULT_NCO_ACC_I_N0_RFK_NCO_ACC_I_N0_MASK                       (0x0FFFFFFF)

#define TXK_RFK_RESULT_NCO_ACC_Q_P0_RFK_NCO_ACC_Q_P0_LSB                        (0)
#define TXK_RFK_RESULT_NCO_ACC_Q_P0_RFK_NCO_ACC_Q_P0_WIDTH                      (28)
#define TXK_RFK_RESULT_NCO_ACC_Q_P0_RFK_NCO_ACC_Q_P0_MASK                       (0x0FFFFFFF)

#define TXK_RFK_RESULT_NCO_ACC_Q_N0_RFK_NCO_ACC_Q_N0_LSB                        (0)
#define TXK_RFK_RESULT_NCO_ACC_Q_N0_RFK_NCO_ACC_Q_N0_WIDTH                      (28)
#define TXK_RFK_RESULT_NCO_ACC_Q_N0_RFK_NCO_ACC_Q_N0_MASK                       (0x0FFFFFFF)

#define TXK_RFK_RESULT_ACC_I_0_RFK_ACC_I_0_LSB                                  (0)
#define TXK_RFK_RESULT_ACC_I_0_RFK_ACC_I_0_WIDTH                                (28)
#define TXK_RFK_RESULT_ACC_I_0_RFK_ACC_I_0_MASK                                 (0x0FFFFFFF)

#define TXK_RFK_RESULT_ACC_Q_0_RFK_ACC_Q_0_LSB                                  (0)
#define TXK_RFK_RESULT_ACC_Q_0_RFK_ACC_Q_0_WIDTH                                (28)
#define TXK_RFK_RESULT_ACC_Q_0_RFK_ACC_Q_0_MASK                                 (0x0FFFFFFF)

#define TXK_RFK_RESULT_NCO_ACC_I_P1_RFK_NCO_ACC_I_P1_LSB                        (0)
#define TXK_RFK_RESULT_NCO_ACC_I_P1_RFK_NCO_ACC_I_P1_WIDTH                      (28)
#define TXK_RFK_RESULT_NCO_ACC_I_P1_RFK_NCO_ACC_I_P1_MASK                       (0x0FFFFFFF)

#define TXK_RFK_RESULT_NCO_ACC_I_N1_RFK_NCO_ACC_I_N1_LSB                        (0)
#define TXK_RFK_RESULT_NCO_ACC_I_N1_RFK_NCO_ACC_I_N1_WIDTH                      (28)
#define TXK_RFK_RESULT_NCO_ACC_I_N1_RFK_NCO_ACC_I_N1_MASK                       (0x0FFFFFFF)

#define TXK_RFK_RESULT_NCO_ACC_Q_P1_RFK_NCO_ACC_Q_P1_LSB                        (0)
#define TXK_RFK_RESULT_NCO_ACC_Q_P1_RFK_NCO_ACC_Q_P1_WIDTH                      (28)
#define TXK_RFK_RESULT_NCO_ACC_Q_P1_RFK_NCO_ACC_Q_P1_MASK                       (0x0FFFFFFF)

#define TXK_RFK_RESULT_NCO_ACC_Q_N1_RFK_NCO_ACC_Q_N1_LSB                        (0)
#define TXK_RFK_RESULT_NCO_ACC_Q_N1_RFK_NCO_ACC_Q_N1_WIDTH                      (28)
#define TXK_RFK_RESULT_NCO_ACC_Q_N1_RFK_NCO_ACC_Q_N1_MASK                       (0x0FFFFFFF)

#define TXK_RFK_RESULT_ACC_I_1_RFK_ACC_I_1_LSB                                  (0)
#define TXK_RFK_RESULT_ACC_I_1_RFK_ACC_I_1_WIDTH                                (28)
#define TXK_RFK_RESULT_ACC_I_1_RFK_ACC_I_1_MASK                                 (0x0FFFFFFF)

#define TXK_RFK_RESULT_ACC_Q_1_RFK_ACC_Q_1_LSB                                  (0)
#define TXK_RFK_RESULT_ACC_Q_1_RFK_ACC_Q_1_WIDTH                                (28)
#define TXK_RFK_RESULT_ACC_Q_1_RFK_ACC_Q_1_MASK                                 (0x0FFFFFFF)

#define TXK_DDPC_SET0_DDPC_DEC_IDX_i_LSB                                        (4)
#define TXK_DDPC_SET0_DDPC_DEC_IDX_i_WIDTH                                      (2)
#define TXK_DDPC_SET0_DDPC_DEC_IDX_i_MASK                                       (0x00000030)

#define TXK_DDPC_SET0_DDPC_LEAD_BIT_i_LSB                                       (0)
#define TXK_DDPC_SET0_DDPC_LEAD_BIT_i_WIDTH                                     (3)
#define TXK_DDPC_SET0_DDPC_LEAD_BIT_i_MASK                                      (0x00000007)

#define TXK_DDPC_SET1_DDPC_WAIT_SAMPLE_i_LSB                                    (16)
#define TXK_DDPC_SET1_DDPC_WAIT_SAMPLE_i_WIDTH                                  (16)
#define TXK_DDPC_SET1_DDPC_WAIT_SAMPLE_i_MASK                                   (0xFFFF0000)

#define TXK_DDPC_SET1_DDPC_MEAS_SAMPLE_i_LSB                                    (0)
#define TXK_DDPC_SET1_DDPC_MEAS_SAMPLE_i_WIDTH                                  (16)
#define TXK_DDPC_SET1_DDPC_MEAS_SAMPLE_i_MASK                                   (0x0000FFFF)

#define TXK_DDPC_RESULT_DET_ACC_DC0_DDPC_DET_ACC_Q0_LSB                         (16)
#define TXK_DDPC_RESULT_DET_ACC_DC0_DDPC_DET_ACC_Q0_WIDTH                       (12)
#define TXK_DDPC_RESULT_DET_ACC_DC0_DDPC_DET_ACC_Q0_MASK                        (0x0FFF0000)

#define TXK_DDPC_RESULT_DET_ACC_DC0_DDPC_DET_ACC_I0_LSB                         (0)
#define TXK_DDPC_RESULT_DET_ACC_DC0_DDPC_DET_ACC_I0_WIDTH                       (12)
#define TXK_DDPC_RESULT_DET_ACC_DC0_DDPC_DET_ACC_I0_MASK                        (0x00000FFF)

#define TXK_DDPC_RESULT_DET_ACC_POW0_DDPC_DET_ACC_IQ0_LSB                       (0)
#define TXK_DDPC_RESULT_DET_ACC_POW0_DDPC_DET_ACC_IQ0_WIDTH                     (23)
#define TXK_DDPC_RESULT_DET_ACC_POW0_DDPC_DET_ACC_IQ0_MASK                      (0x007FFFFF)

#define TXK_DDPC_RESULT_REF_ACC_DC0_DDPC_REF_ACC_Q0_LSB                         (16)
#define TXK_DDPC_RESULT_REF_ACC_DC0_DDPC_REF_ACC_Q0_WIDTH                       (12)
#define TXK_DDPC_RESULT_REF_ACC_DC0_DDPC_REF_ACC_Q0_MASK                        (0x0FFF0000)

#define TXK_DDPC_RESULT_REF_ACC_DC0_DDPC_REF_ACC_I0_LSB                         (0)
#define TXK_DDPC_RESULT_REF_ACC_DC0_DDPC_REF_ACC_I0_WIDTH                       (12)
#define TXK_DDPC_RESULT_REF_ACC_DC0_DDPC_REF_ACC_I0_MASK                        (0x00000FFF)

#define TXK_DDPC_RESULT_REF_ACC_POW0_DDPC_REF_ACC_IQ0_LSB                       (0)
#define TXK_DDPC_RESULT_REF_ACC_POW0_DDPC_REF_ACC_IQ0_WIDTH                     (23)
#define TXK_DDPC_RESULT_REF_ACC_POW0_DDPC_REF_ACC_IQ0_MASK                      (0x007FFFFF)

#define TXK_GD_CON0_GD_WAIT_SAMPLE_LSB                                          (16)
#define TXK_GD_CON0_GD_WAIT_SAMPLE_WIDTH                                        (16)
#define TXK_GD_CON0_GD_WAIT_SAMPLE_MASK                                         (0xFFFF0000)

#define TXK_GD_CON0_GD_MEAS_SAMPLE_LSB                                          (0)
#define TXK_GD_CON0_GD_MEAS_SAMPLE_WIDTH                                        (16)
#define TXK_GD_CON0_GD_MEAS_SAMPLE_MASK                                         (0x0000FFFF)

#define TXK_GD_CON1_GD_SHIFT_LSB                                                (0)
#define TXK_GD_CON1_GD_SHIFT_WIDTH                                              (3)
#define TXK_GD_CON1_GD_SHIFT_MASK                                               (0x00000007)

#define TXK_GD_RESULT_DET_DC_I_GD_DET_DC_I_LSB                                  (0)
#define TXK_GD_RESULT_DET_DC_I_GD_DET_DC_I_WIDTH                                (28)
#define TXK_GD_RESULT_DET_DC_I_GD_DET_DC_I_MASK                                 (0x0FFFFFFF)

#define TXK_GD_RESULT_DET_DC_Q_GD_DET_DC_Q_LSB                                  (0)
#define TXK_GD_RESULT_DET_DC_Q_GD_DET_DC_Q_WIDTH                                (28)
#define TXK_GD_RESULT_DET_DC_Q_GD_DET_DC_Q_MASK                                 (0x0FFFFFFF)

#define TXK_GD_RESULT_DET_POW_GD_DET_POW_LSB                                    (0)
#define TXK_GD_RESULT_DET_POW_GD_DET_POW_WIDTH                                  (28)
#define TXK_GD_RESULT_DET_POW_GD_DET_POW_MASK                                   (0x0FFFFFFF)

#define TXK_GD_RESULT_REF_DC_I_GD_REF_DC_I_LSB                                  (0)
#define TXK_GD_RESULT_REF_DC_I_GD_REF_DC_I_WIDTH                                (28)
#define TXK_GD_RESULT_REF_DC_I_GD_REF_DC_I_MASK                                 (0x0FFFFFFF)

#define TXK_GD_RESULT_REF_DC_Q_GD_REF_DC_Q_LSB                                  (0)
#define TXK_GD_RESULT_REF_DC_Q_GD_REF_DC_Q_WIDTH                                (28)
#define TXK_GD_RESULT_REF_DC_Q_GD_REF_DC_Q_MASK                                 (0x0FFFFFFF)

#define TXK_GD_RESULT_REF_POW_GD_REF_POW_LSB                                    (0)
#define TXK_GD_RESULT_REF_POW_GD_REF_POW_WIDTH                                  (28)
#define TXK_GD_RESULT_REF_POW_GD_REF_POW_MASK                                   (0x0FFFFFFF)

#define TXK_GD_RESULT_CORR_I_GD_CORR_I_LSB                                      (0)
#define TXK_GD_RESULT_CORR_I_GD_CORR_I_WIDTH                                    (28)
#define TXK_GD_RESULT_CORR_I_GD_CORR_I_MASK                                     (0x0FFFFFFF)

#define TXK_GD_RESULT_CORR_Q_GD_CORR_Q_LSB                                      (0)
#define TXK_GD_RESULT_CORR_Q_GD_CORR_Q_WIDTH                                    (28)
#define TXK_GD_RESULT_CORR_Q_GD_CORR_Q_MASK                                     (0x0FFFFFFF)

#define TXK_TDE_OTFC_COARSE_CON0_TDE_COARSE_WAIT_SAMPLE_LSB                     (16)
#define TXK_TDE_OTFC_COARSE_CON0_TDE_COARSE_WAIT_SAMPLE_WIDTH                   (16)
#define TXK_TDE_OTFC_COARSE_CON0_TDE_COARSE_WAIT_SAMPLE_MASK                    (0xFFFF0000)

#define TXK_TDE_OTFC_COARSE_CON0_TDE_COARSE_MEAS_SAMPLE_LSB                     (0)
#define TXK_TDE_OTFC_COARSE_CON0_TDE_COARSE_MEAS_SAMPLE_WIDTH                   (16)
#define TXK_TDE_OTFC_COARSE_CON0_TDE_COARSE_MEAS_SAMPLE_MASK                    (0x0000FFFF)

#define TXK_TDE_OTFC_COARSE_CON1_TDE_COARSE_DEC_IDX_LSB                         (4)
#define TXK_TDE_OTFC_COARSE_CON1_TDE_COARSE_DEC_IDX_WIDTH                       (2)
#define TXK_TDE_OTFC_COARSE_CON1_TDE_COARSE_DEC_IDX_MASK                        (0x00000030)

#define TXK_TDE_OTFC_COARSE_CON1_TDE_COARSE_STEP_IDX_LSB                        (3)
#define TXK_TDE_OTFC_COARSE_CON1_TDE_COARSE_STEP_IDX_WIDTH                      (1)
#define TXK_TDE_OTFC_COARSE_CON1_TDE_COARSE_STEP_IDX_MASK                       (0x00000008)
#define TXK_TDE_OTFC_COARSE_CON1_TDE_COARSE_STEP_IDX_BIT                        (0x00000008)

#define TXK_TDE_OTFC_COARSE_CON1_TDE_COARSE_SHIFT_LSB                           (0)
#define TXK_TDE_OTFC_COARSE_CON1_TDE_COARSE_SHIFT_WIDTH                         (3)
#define TXK_TDE_OTFC_COARSE_CON1_TDE_COARSE_SHIFT_MASK                          (0x00000007)

#define TXK_TDE_OTFC_COARSE_CON2_TDE_COARSE_NUM_LSB                             (14)
#define TXK_TDE_OTFC_COARSE_CON2_TDE_COARSE_NUM_WIDTH                           (4)
#define TXK_TDE_OTFC_COARSE_CON2_TDE_COARSE_NUM_MASK                            (0x0003C000)

#define TXK_TDE_OTFC_COARSE_CON2_TDE_COARSE_SETTLE_TIME_LSB                     (6)
#define TXK_TDE_OTFC_COARSE_CON2_TDE_COARSE_SETTLE_TIME_WIDTH                   (8)
#define TXK_TDE_OTFC_COARSE_CON2_TDE_COARSE_SETTLE_TIME_MASK                    (0x00003FC0)

#define TXK_TDE_OTFC_COARSE_CON2_TDE_DELAY_REF_INIT_LSB                         (0)
#define TXK_TDE_OTFC_COARSE_CON2_TDE_DELAY_REF_INIT_WIDTH                       (6)
#define TXK_TDE_OTFC_COARSE_CON2_TDE_DELAY_REF_INIT_MASK                        (0x0000003F)

#define TXK_TDE_OTFC_FINE_CON0_TDE_FINE_WAIT_SAMPLE_LSB                         (16)
#define TXK_TDE_OTFC_FINE_CON0_TDE_FINE_WAIT_SAMPLE_WIDTH                       (16)
#define TXK_TDE_OTFC_FINE_CON0_TDE_FINE_WAIT_SAMPLE_MASK                        (0xFFFF0000)

#define TXK_TDE_OTFC_FINE_CON0_TDE_FINE_MEAS_SAMPLE_LSB                         (0)
#define TXK_TDE_OTFC_FINE_CON0_TDE_FINE_MEAS_SAMPLE_WIDTH                       (16)
#define TXK_TDE_OTFC_FINE_CON0_TDE_FINE_MEAS_SAMPLE_MASK                        (0x0000FFFF)

#define TXK_TDE_OTFC_FINE_CON1_TDE_FINE_DEC_IDX_LSB                             (4)
#define TXK_TDE_OTFC_FINE_CON1_TDE_FINE_DEC_IDX_WIDTH                           (2)
#define TXK_TDE_OTFC_FINE_CON1_TDE_FINE_DEC_IDX_MASK                            (0x00000030)

#define TXK_TDE_OTFC_FINE_CON1_TDE_FINE_STEP_IDX_LSB                            (3)
#define TXK_TDE_OTFC_FINE_CON1_TDE_FINE_STEP_IDX_WIDTH                          (1)
#define TXK_TDE_OTFC_FINE_CON1_TDE_FINE_STEP_IDX_MASK                           (0x00000008)
#define TXK_TDE_OTFC_FINE_CON1_TDE_FINE_STEP_IDX_BIT                            (0x00000008)

#define TXK_TDE_OTFC_FINE_CON1_TDE_FINE_SHIFT_LSB                               (0)
#define TXK_TDE_OTFC_FINE_CON1_TDE_FINE_SHIFT_WIDTH                             (3)
#define TXK_TDE_OTFC_FINE_CON1_TDE_FINE_SHIFT_MASK                              (0x00000007)

#define TXK_TDE_OTFC_FINE_CON2_TDE_MIN_POW_LSB                                  (8)
#define TXK_TDE_OTFC_FINE_CON2_TDE_MIN_POW_WIDTH                                (7)
#define TXK_TDE_OTFC_FINE_CON2_TDE_MIN_POW_MASK                                 (0x00007F00)

#define TXK_TDE_OTFC_FINE_CON2_TDE_MAX_DELAY_EST_LSB                            (0)
#define TXK_TDE_OTFC_FINE_CON2_TDE_MAX_DELAY_EST_WIDTH                          (8)
#define TXK_TDE_OTFC_FINE_CON2_TDE_MAX_DELAY_EST_MASK                           (0x000000FF)

#define TXK_TDE_OTFC_DEALY_EST_TDE_DELAY_EST_LSB                                (0)
#define TXK_TDE_OTFC_DEALY_EST_TDE_DELAY_EST_WIDTH                              (14)
#define TXK_TDE_OTFC_DEALY_EST_TDE_DELAY_EST_MASK                               (0x00003FFF)

#define TXK_TDE_OTFC_DEALY_EST_DETAIL_TDE_DELAY_EST_COARSE_LSB                  (14)
#define TXK_TDE_OTFC_DEALY_EST_DETAIL_TDE_DELAY_EST_COARSE_WIDTH                (6)
#define TXK_TDE_OTFC_DEALY_EST_DETAIL_TDE_DELAY_EST_COARSE_MASK                 (0x000FC000)

#define TXK_TDE_OTFC_DEALY_EST_DETAIL_TDE_DELAY_EST_FINE_LSB                    (0)
#define TXK_TDE_OTFC_DEALY_EST_DETAIL_TDE_DELAY_EST_FINE_WIDTH                  (14)
#define TXK_TDE_OTFC_DEALY_EST_DETAIL_TDE_DELAY_EST_FINE_MASK                   (0x00003FFF)

#define TXK_TDE_OTFC_CORR_HW0_TDE_OTFC_CRQ_M1_T_HW_LSB                          (16)
#define TXK_TDE_OTFC_CORR_HW0_TDE_OTFC_CRQ_M1_T_HW_WIDTH                        (14)
#define TXK_TDE_OTFC_CORR_HW0_TDE_OTFC_CRQ_M1_T_HW_MASK                         (0x3FFF0000)

#define TXK_TDE_OTFC_CORR_HW0_TDE_OTFC_CRI_M1_T_HW_LSB                          (0)
#define TXK_TDE_OTFC_CORR_HW0_TDE_OTFC_CRI_M1_T_HW_WIDTH                        (14)
#define TXK_TDE_OTFC_CORR_HW0_TDE_OTFC_CRI_M1_T_HW_MASK                         (0x00003FFF)

#define TXK_TDE_OTFC_CORR_HW1_TDE_OTFC_CRQ_C0_T_HW_LSB                          (16)
#define TXK_TDE_OTFC_CORR_HW1_TDE_OTFC_CRQ_C0_T_HW_WIDTH                        (14)
#define TXK_TDE_OTFC_CORR_HW1_TDE_OTFC_CRQ_C0_T_HW_MASK                         (0x3FFF0000)

#define TXK_TDE_OTFC_CORR_HW1_TDE_OTFC_CRI_C0_T_HW_LSB                          (0)
#define TXK_TDE_OTFC_CORR_HW1_TDE_OTFC_CRI_C0_T_HW_WIDTH                        (14)
#define TXK_TDE_OTFC_CORR_HW1_TDE_OTFC_CRI_C0_T_HW_MASK                         (0x00003FFF)

#define TXK_TDE_OTFC_CORR_HW2_TDE_OTFC_CRQ_P1_T_HW_LSB                          (16)
#define TXK_TDE_OTFC_CORR_HW2_TDE_OTFC_CRQ_P1_T_HW_WIDTH                        (14)
#define TXK_TDE_OTFC_CORR_HW2_TDE_OTFC_CRQ_P1_T_HW_MASK                         (0x3FFF0000)

#define TXK_TDE_OTFC_CORR_HW2_TDE_OTFC_CRI_P1_T_HW_LSB                          (0)
#define TXK_TDE_OTFC_CORR_HW2_TDE_OTFC_CRI_P1_T_HW_WIDTH                        (14)
#define TXK_TDE_OTFC_CORR_HW2_TDE_OTFC_CRI_P1_T_HW_MASK                         (0x00003FFF)

#define TXK_TDE_OTFC_POW_T_TDE_OTFC_POW_DET_T_HW_LSB                            (16)
#define TXK_TDE_OTFC_POW_T_TDE_OTFC_POW_DET_T_HW_WIDTH                          (14)
#define TXK_TDE_OTFC_POW_T_TDE_OTFC_POW_DET_T_HW_MASK                           (0x3FFF0000)

#define TXK_TDE_OTFC_POW_T_TDE_OTFC_POW_REF_T_HW_LSB                            (0)
#define TXK_TDE_OTFC_POW_T_TDE_OTFC_POW_REF_T_HW_WIDTH                          (14)
#define TXK_TDE_OTFC_POW_T_TDE_OTFC_POW_REF_T_HW_MASK                           (0x00003FFF)

#define TXK_TDE_OTFC_DBG0_TDE_COARSE_MAX_PERF_LSB                               (0)
#define TXK_TDE_OTFC_DBG0_TDE_COARSE_MAX_PERF_WIDTH                             (16)
#define TXK_TDE_OTFC_DBG0_TDE_COARSE_MAX_PERF_MASK                              (0x0000FFFF)

#define TXK_TDE_OTFC_DBG1_TDE_DBG_MUX_EN_LSB                                    (4)
#define TXK_TDE_OTFC_DBG1_TDE_DBG_MUX_EN_WIDTH                                  (1)
#define TXK_TDE_OTFC_DBG1_TDE_DBG_MUX_EN_MASK                                   (0x00000010)
#define TXK_TDE_OTFC_DBG1_TDE_DBG_MUX_EN_BIT                                    (0x00000010)

#define TXK_TDE_OTFC_DBG1_TDE_DBG_MUX_SEL_LSB                                   (0)
#define TXK_TDE_OTFC_DBG1_TDE_DBG_MUX_SEL_WIDTH                                 (4)
#define TXK_TDE_OTFC_DBG1_TDE_DBG_MUX_SEL_MASK                                  (0x0000000F)

#define TXK_TDE_OTFC_DBG2_TDE_PATH_0_LSB                                        (0)
#define TXK_TDE_OTFC_DBG2_TDE_PATH_0_WIDTH                                      (32)
#define TXK_TDE_OTFC_DBG2_TDE_PATH_0_MASK                                       (0xFFFFFFFF)

#define TXK_TDE_OTFC_DBG3_TDE_PATH_1_LSB                                        (0)
#define TXK_TDE_OTFC_DBG3_TDE_PATH_1_WIDTH                                      (32)
#define TXK_TDE_OTFC_DBG3_TDE_PATH_1_MASK                                       (0xFFFFFFFF)

#define TXK_TDE_OTFC_DBG4_TDE_PATH_2_LSB                                        (0)
#define TXK_TDE_OTFC_DBG4_TDE_PATH_2_WIDTH                                      (32)
#define TXK_TDE_OTFC_DBG4_TDE_PATH_2_MASK                                       (0xFFFFFFFF)

#define TXK_TDE_OTFC_DBG5_TDE_PATH_3_LSB                                        (0)
#define TXK_TDE_OTFC_DBG5_TDE_PATH_3_WIDTH                                      (32)
#define TXK_TDE_OTFC_DBG5_TDE_PATH_3_MASK                                       (0xFFFFFFFF)

#define TXK_TDE_OTFC_DBG6_TDE_PATH_4_LSB                                        (0)
#define TXK_TDE_OTFC_DBG6_TDE_PATH_4_WIDTH                                      (32)
#define TXK_TDE_OTFC_DBG6_TDE_PATH_4_MASK                                       (0xFFFFFFFF)

#define TXK_TDE_OTFC_DBG7_TDE_PATH_5_LSB                                        (0)
#define TXK_TDE_OTFC_DBG7_TDE_PATH_5_WIDTH                                      (32)
#define TXK_TDE_OTFC_DBG7_TDE_PATH_5_MASK                                       (0xFFFFFFFF)

#define TXK_TDE_OTFC_DBG8_TDE_PATH_6_LSB                                        (0)
#define TXK_TDE_OTFC_DBG8_TDE_PATH_6_WIDTH                                      (32)
#define TXK_TDE_OTFC_DBG8_TDE_PATH_6_MASK                                       (0xFFFFFFFF)

#define TXK_TDE_OTFC_DBG9_TDE_PATH_7_LSB                                        (0)
#define TXK_TDE_OTFC_DBG9_TDE_PATH_7_WIDTH                                      (32)
#define TXK_TDE_OTFC_DBG9_TDE_PATH_7_MASK                                       (0xFFFFFFFF)

#define TXK_TDE_OTFC_DBG10_TDE_LEAD_ONE_P1_I_HW_LSB                             (24)
#define TXK_TDE_OTFC_DBG10_TDE_LEAD_ONE_P1_I_HW_WIDTH                           (6)
#define TXK_TDE_OTFC_DBG10_TDE_LEAD_ONE_P1_I_HW_MASK                            (0x3F000000)

#define TXK_TDE_OTFC_DBG10_TDE_LEAD_ONE_C0_Q_HW_LSB                             (18)
#define TXK_TDE_OTFC_DBG10_TDE_LEAD_ONE_C0_Q_HW_WIDTH                           (6)
#define TXK_TDE_OTFC_DBG10_TDE_LEAD_ONE_C0_Q_HW_MASK                            (0x00FC0000)

#define TXK_TDE_OTFC_DBG10_TDE_LEAD_ONE_C0_I_HW_LSB                             (12)
#define TXK_TDE_OTFC_DBG10_TDE_LEAD_ONE_C0_I_HW_WIDTH                           (6)
#define TXK_TDE_OTFC_DBG10_TDE_LEAD_ONE_C0_I_HW_MASK                            (0x0003F000)

#define TXK_TDE_OTFC_DBG10_TDE_LEAD_ONE_M1_Q_HW_LSB                             (6)
#define TXK_TDE_OTFC_DBG10_TDE_LEAD_ONE_M1_Q_HW_WIDTH                           (6)
#define TXK_TDE_OTFC_DBG10_TDE_LEAD_ONE_M1_Q_HW_MASK                            (0x00000FC0)

#define TXK_TDE_OTFC_DBG10_TDE_LEAD_ONE_M1_I_HW_LSB                             (0)
#define TXK_TDE_OTFC_DBG10_TDE_LEAD_ONE_M1_I_HW_WIDTH                           (6)
#define TXK_TDE_OTFC_DBG10_TDE_LEAD_ONE_M1_I_HW_MASK                            (0x0000003F)

#define TXK_TDE_OTFC_DBG11_TDE_ZERO_DENUM_FLAG_LSB                              (18)
#define TXK_TDE_OTFC_DBG11_TDE_ZERO_DENUM_FLAG_WIDTH                            (1)
#define TXK_TDE_OTFC_DBG11_TDE_ZERO_DENUM_FLAG_MASK                             (0x00040000)
#define TXK_TDE_OTFC_DBG11_TDE_ZERO_DENUM_FLAG_BIT                              (0x00040000)

#define TXK_TDE_OTFC_DBG11_TDE_LEAD_ONE_DET_HW_LSB                              (12)
#define TXK_TDE_OTFC_DBG11_TDE_LEAD_ONE_DET_HW_WIDTH                            (6)
#define TXK_TDE_OTFC_DBG11_TDE_LEAD_ONE_DET_HW_MASK                             (0x0003F000)

#define TXK_TDE_OTFC_DBG11_TDE_LEAD_ONE_REF_HW_LSB                              (6)
#define TXK_TDE_OTFC_DBG11_TDE_LEAD_ONE_REF_HW_WIDTH                            (6)
#define TXK_TDE_OTFC_DBG11_TDE_LEAD_ONE_REF_HW_MASK                             (0x00000FC0)

#define TXK_TDE_OTFC_DBG11_TDE_LEAD_ONE_P1_Q_HW_LSB                             (0)
#define TXK_TDE_OTFC_DBG11_TDE_LEAD_ONE_P1_Q_HW_WIDTH                           (6)
#define TXK_TDE_OTFC_DBG11_TDE_LEAD_ONE_P1_Q_HW_MASK                            (0x0000003F)

#define TXK_ETDPD_OTFC_CON0_ETDPD_MEAS_SAMPLE_LSB                               (0)
#define TXK_ETDPD_OTFC_CON0_ETDPD_MEAS_SAMPLE_WIDTH                             (17)
#define TXK_ETDPD_OTFC_CON0_ETDPD_MEAS_SAMPLE_MASK                              (0x0001FFFF)

#define TXK_ETDPD_OTFC_CON1_ETDPD_WAIT_SAMPLE_LSB                               (16)
#define TXK_ETDPD_OTFC_CON1_ETDPD_WAIT_SAMPLE_WIDTH                             (16)
#define TXK_ETDPD_OTFC_CON1_ETDPD_WAIT_SAMPLE_MASK                              (0xFFFF0000)

#define TXK_ETDPD_OTFC_CON1_ETDPD_THRESHOLD_LSB                                 (3)
#define TXK_ETDPD_OTFC_CON1_ETDPD_THRESHOLD_WIDTH                               (4)
#define TXK_ETDPD_OTFC_CON1_ETDPD_THRESHOLD_MASK                                (0x00000078)

#define TXK_ETDPD_OTFC_CON1_ETDPD_SHIFT_LSB                                     (0)
#define TXK_ETDPD_OTFC_CON1_ETDPD_SHIFT_WIDTH                                   (3)
#define TXK_ETDPD_OTFC_CON1_ETDPD_SHIFT_MASK                                    (0x00000007)

#define TXK_DPD_FK_CON0_DPD_FK_WAIT_SAMPLE_LSB                                  (0)
#define TXK_DPD_FK_CON0_DPD_FK_WAIT_SAMPLE_WIDTH                                (16)
#define TXK_DPD_FK_CON0_DPD_FK_WAIT_SAMPLE_MASK                                 (0x0000FFFF)

#define TXK_DPD_FK_CON1_DPD_FK_SHIFT_LSB                                        (0)
#define TXK_DPD_FK_CON1_DPD_FK_SHIFT_WIDTH                                      (3)
#define TXK_DPD_FK_CON1_DPD_FK_SHIFT_MASK                                       (0x00000007)

#define TXK_DPD_FK_RAMP_CON_DPD_NUM_SAMPLE_LEVEL_LSB                            (9)
#define TXK_DPD_FK_RAMP_CON_DPD_NUM_SAMPLE_LEVEL_WIDTH                          (5)
#define TXK_DPD_FK_RAMP_CON_DPD_NUM_SAMPLE_LEVEL_MASK                           (0x00003E00)

#define TXK_DPD_FK_RAMP_CON_DPD_NUM_RAMP_PERIOD_LSB                             (0)
#define TXK_DPD_FK_RAMP_CON_DPD_NUM_RAMP_PERIOD_WIDTH                           (9)
#define TXK_DPD_FK_RAMP_CON_DPD_NUM_RAMP_PERIOD_MASK                            (0x000001FF)

#define TXK_ED_RESULT_COR_Q_ETDPD_COR_Qi_LSB                                    (0)
#define TXK_ED_RESULT_COR_Q_ETDPD_COR_Qi_WIDTH                                  (28)
#define TXK_ED_RESULT_COR_Q_ETDPD_COR_Qi_MASK                                   (0x0FFFFFFF)

#define TXK_ED_RESULT_COR_I_ETDPD_COR_Ii_LSB                                    (0)
#define TXK_ED_RESULT_COR_I_ETDPD_COR_Ii_WIDTH                                  (28)
#define TXK_ED_RESULT_COR_I_ETDPD_COR_Ii_MASK                                   (0x0FFFFFFF)

#define TXK_ED_RESULT_POW_ETDPD_POWi_LSB                                        (0)
#define TXK_ED_RESULT_POW_ETDPD_POWi_WIDTH                                      (27)
#define TXK_ED_RESULT_POW_ETDPD_POWi_MASK                                       (0x07FFFFFF)

#define TXK_ED_RESULT_COUNT0_ETDPD_CNT1_LSB                                     (16)
#define TXK_ED_RESULT_COUNT0_ETDPD_CNT1_WIDTH                                   (13)
#define TXK_ED_RESULT_COUNT0_ETDPD_CNT1_MASK                                    (0x1FFF0000)

#define TXK_ED_RESULT_COUNT0_ETDPD_CNT0_LSB                                     (0)
#define TXK_ED_RESULT_COUNT0_ETDPD_CNT0_WIDTH                                   (13)
#define TXK_ED_RESULT_COUNT0_ETDPD_CNT0_MASK                                    (0x00001FFF)

#define TXK_ED_RESULT_COUNT2_ETDPD_CNT3_LSB                                     (16)
#define TXK_ED_RESULT_COUNT2_ETDPD_CNT3_WIDTH                                   (13)
#define TXK_ED_RESULT_COUNT2_ETDPD_CNT3_MASK                                    (0x1FFF0000)

#define TXK_ED_RESULT_COUNT2_ETDPD_CNT2_LSB                                     (0)
#define TXK_ED_RESULT_COUNT2_ETDPD_CNT2_WIDTH                                   (13)
#define TXK_ED_RESULT_COUNT2_ETDPD_CNT2_MASK                                    (0x00001FFF)

#define TXK_ED_RESULT_COUNT4_ETDPD_CNT5_LSB                                     (16)
#define TXK_ED_RESULT_COUNT4_ETDPD_CNT5_WIDTH                                   (13)
#define TXK_ED_RESULT_COUNT4_ETDPD_CNT5_MASK                                    (0x1FFF0000)

#define TXK_ED_RESULT_COUNT4_ETDPD_CNT4_LSB                                     (0)
#define TXK_ED_RESULT_COUNT4_ETDPD_CNT4_WIDTH                                   (13)
#define TXK_ED_RESULT_COUNT4_ETDPD_CNT4_MASK                                    (0x00001FFF)

#define TXK_ED_RESULT_COUNT6_ETDPD_CNT7_LSB                                     (16)
#define TXK_ED_RESULT_COUNT6_ETDPD_CNT7_WIDTH                                   (13)
#define TXK_ED_RESULT_COUNT6_ETDPD_CNT7_MASK                                    (0x1FFF0000)

#define TXK_ED_RESULT_COUNT6_ETDPD_CNT6_LSB                                     (0)
#define TXK_ED_RESULT_COUNT6_ETDPD_CNT6_WIDTH                                   (13)
#define TXK_ED_RESULT_COUNT6_ETDPD_CNT6_MASK                                    (0x00001FFF)

#define TXK_ED_RESULT_COUNT8_ETDPD_CNT9_LSB                                     (16)
#define TXK_ED_RESULT_COUNT8_ETDPD_CNT9_WIDTH                                   (13)
#define TXK_ED_RESULT_COUNT8_ETDPD_CNT9_MASK                                    (0x1FFF0000)

#define TXK_ED_RESULT_COUNT8_ETDPD_CNT8_LSB                                     (0)
#define TXK_ED_RESULT_COUNT8_ETDPD_CNT8_WIDTH                                   (13)
#define TXK_ED_RESULT_COUNT8_ETDPD_CNT8_MASK                                    (0x00001FFF)

#define TXK_ED_RESULT_COUNT10_ETDPD_CNT11_LSB                                   (16)
#define TXK_ED_RESULT_COUNT10_ETDPD_CNT11_WIDTH                                 (13)
#define TXK_ED_RESULT_COUNT10_ETDPD_CNT11_MASK                                  (0x1FFF0000)

#define TXK_ED_RESULT_COUNT10_ETDPD_CNT10_LSB                                   (0)
#define TXK_ED_RESULT_COUNT10_ETDPD_CNT10_WIDTH                                 (13)
#define TXK_ED_RESULT_COUNT10_ETDPD_CNT10_MASK                                  (0x00001FFF)

#define TXK_ED_RESULT_COUNT12_ETDPD_CNT13_LSB                                   (16)
#define TXK_ED_RESULT_COUNT12_ETDPD_CNT13_WIDTH                                 (13)
#define TXK_ED_RESULT_COUNT12_ETDPD_CNT13_MASK                                  (0x1FFF0000)

#define TXK_ED_RESULT_COUNT12_ETDPD_CNT12_LSB                                   (0)
#define TXK_ED_RESULT_COUNT12_ETDPD_CNT12_WIDTH                                 (13)
#define TXK_ED_RESULT_COUNT12_ETDPD_CNT12_MASK                                  (0x00001FFF)

#define TXK_ED_RESULT_COUNT14_ETDPD_CNT15_LSB                                   (16)
#define TXK_ED_RESULT_COUNT14_ETDPD_CNT15_WIDTH                                 (13)
#define TXK_ED_RESULT_COUNT14_ETDPD_CNT15_MASK                                  (0x1FFF0000)

#define TXK_ED_RESULT_COUNT14_ETDPD_CNT14_LSB                                   (0)
#define TXK_ED_RESULT_COUNT14_ETDPD_CNT14_WIDTH                                 (13)
#define TXK_ED_RESULT_COUNT14_ETDPD_CNT14_MASK                                  (0x00001FFF)

#define TXK_DPD_FK_DBG0_RAMP_FINE_CNT_LSB                                       (20)
#define TXK_DPD_FK_DBG0_RAMP_FINE_CNT_WIDTH                                     (3)
#define TXK_DPD_FK_DBG0_RAMP_FINE_CNT_MASK                                      (0x00700000)

#define TXK_DPD_FK_DBG0_RAMP_LEVEL_IDX_LSB                                      (15)
#define TXK_DPD_FK_DBG0_RAMP_LEVEL_IDX_WIDTH                                    (5)
#define TXK_DPD_FK_DBG0_RAMP_LEVEL_IDX_MASK                                     (0x000F8000)

#define TXK_DPD_FK_DBG0_RAMP_SAMPLE_CNT_LSB                                     (10)
#define TXK_DPD_FK_DBG0_RAMP_SAMPLE_CNT_WIDTH                                   (5)
#define TXK_DPD_FK_DBG0_RAMP_SAMPLE_CNT_MASK                                    (0x00007C00)

#define TXK_DPD_FK_DBG0_RAMP_PERIOD_CNT_LSB                                     (0)
#define TXK_DPD_FK_DBG0_RAMP_PERIOD_CNT_WIDTH                                   (10)
#define TXK_DPD_FK_DBG0_RAMP_PERIOD_CNT_MASK                                    (0x000003FF)

#define TXK_MEAS_SC_SW0_SW_TRG_LSB                                              (24)
#define TXK_MEAS_SC_SW0_SW_TRG_WIDTH                                            (1)
#define TXK_MEAS_SC_SW0_SW_TRG_MASK                                             (0x01000000)
#define TXK_MEAS_SC_SW0_SW_TRG_BIT                                              (0x01000000)

#define TXK_MEAS_SC_SW0_PRE_PROC_DEC_IDX_SWEN_LSB                               (23)
#define TXK_MEAS_SC_SW0_PRE_PROC_DEC_IDX_SWEN_WIDTH                             (1)
#define TXK_MEAS_SC_SW0_PRE_PROC_DEC_IDX_SWEN_MASK                              (0x00800000)
#define TXK_MEAS_SC_SW0_PRE_PROC_DEC_IDX_SWEN_BIT                               (0x00800000)

#define TXK_MEAS_SC_SW0_PRE_PROC_DEC_IDX_SW_LSB                                 (21)
#define TXK_MEAS_SC_SW0_PRE_PROC_DEC_IDX_SW_WIDTH                               (2)
#define TXK_MEAS_SC_SW0_PRE_PROC_DEC_IDX_SW_MASK                                (0x00600000)

#define TXK_MEAS_SC_SW0_ACC_X_SHIFT_SW_LSB                                      (18)
#define TXK_MEAS_SC_SW0_ACC_X_SHIFT_SW_WIDTH                                    (3)
#define TXK_MEAS_SC_SW0_ACC_X_SHIFT_SW_MASK                                     (0x001C0000)

#define TXK_MEAS_SC_SW0_SC_SQR_APART_EN_2_SW_LSB                                (17)
#define TXK_MEAS_SC_SW0_SC_SQR_APART_EN_2_SW_WIDTH                              (1)
#define TXK_MEAS_SC_SW0_SC_SQR_APART_EN_2_SW_MASK                               (0x00020000)
#define TXK_MEAS_SC_SW0_SC_SQR_APART_EN_2_SW_BIT                                (0x00020000)

#define TXK_MEAS_SC_SW0_SC_SQR_BYPASS_EN_2_SW_LSB                               (16)
#define TXK_MEAS_SC_SW0_SC_SQR_BYPASS_EN_2_SW_WIDTH                             (1)
#define TXK_MEAS_SC_SW0_SC_SQR_BYPASS_EN_2_SW_MASK                              (0x00010000)
#define TXK_MEAS_SC_SW0_SC_SQR_BYPASS_EN_2_SW_BIT                               (0x00010000)

#define TXK_MEAS_SC_SW0_SC_SQR_APART_EN_1_SW_LSB                                (15)
#define TXK_MEAS_SC_SW0_SC_SQR_APART_EN_1_SW_WIDTH                              (1)
#define TXK_MEAS_SC_SW0_SC_SQR_APART_EN_1_SW_MASK                               (0x00008000)
#define TXK_MEAS_SC_SW0_SC_SQR_APART_EN_1_SW_BIT                                (0x00008000)

#define TXK_MEAS_SC_SW0_SC_SQR_BYPASS_EN_1_SW_LSB                               (14)
#define TXK_MEAS_SC_SW0_SC_SQR_BYPASS_EN_1_SW_WIDTH                             (1)
#define TXK_MEAS_SC_SW0_SC_SQR_BYPASS_EN_1_SW_MASK                              (0x00004000)
#define TXK_MEAS_SC_SW0_SC_SQR_BYPASS_EN_1_SW_BIT                               (0x00004000)

#define TXK_MEAS_SC_SW0_SC_SQR_APART_EN_0_SW_LSB                                (13)
#define TXK_MEAS_SC_SW0_SC_SQR_APART_EN_0_SW_WIDTH                              (1)
#define TXK_MEAS_SC_SW0_SC_SQR_APART_EN_0_SW_MASK                               (0x00002000)
#define TXK_MEAS_SC_SW0_SC_SQR_APART_EN_0_SW_BIT                                (0x00002000)

#define TXK_MEAS_SC_SW0_SC_SQR_BYPASS_EN_0_SW_LSB                               (12)
#define TXK_MEAS_SC_SW0_SC_SQR_BYPASS_EN_0_SW_WIDTH                             (1)
#define TXK_MEAS_SC_SW0_SC_SQR_BYPASS_EN_0_SW_MASK                              (0x00001000)
#define TXK_MEAS_SC_SW0_SC_SQR_BYPASS_EN_0_SW_BIT                               (0x00001000)

#define TXK_MEAS_SC_SW0_SC_MCM_BYPASS_SEL_2_SW_LSB                              (11)
#define TXK_MEAS_SC_SW0_SC_MCM_BYPASS_SEL_2_SW_WIDTH                            (1)
#define TXK_MEAS_SC_SW0_SC_MCM_BYPASS_SEL_2_SW_MASK                             (0x00000800)
#define TXK_MEAS_SC_SW0_SC_MCM_BYPASS_SEL_2_SW_BIT                              (0x00000800)

#define TXK_MEAS_SC_SW0_SC_MCM_FCN_SEL_2_SW_LSB                                 (9)
#define TXK_MEAS_SC_SW0_SC_MCM_FCN_SEL_2_SW_WIDTH                               (2)
#define TXK_MEAS_SC_SW0_SC_MCM_FCN_SEL_2_SW_MASK                                (0x00000600)

#define TXK_MEAS_SC_SW0_SC_MCM_BYPASS_EN_2_SW_LSB                               (8)
#define TXK_MEAS_SC_SW0_SC_MCM_BYPASS_EN_2_SW_WIDTH                             (1)
#define TXK_MEAS_SC_SW0_SC_MCM_BYPASS_EN_2_SW_MASK                              (0x00000100)
#define TXK_MEAS_SC_SW0_SC_MCM_BYPASS_EN_2_SW_BIT                               (0x00000100)

#define TXK_MEAS_SC_SW0_SC_MCM_BYPASS_SEL_1_SW_LSB                              (7)
#define TXK_MEAS_SC_SW0_SC_MCM_BYPASS_SEL_1_SW_WIDTH                            (1)
#define TXK_MEAS_SC_SW0_SC_MCM_BYPASS_SEL_1_SW_MASK                             (0x00000080)
#define TXK_MEAS_SC_SW0_SC_MCM_BYPASS_SEL_1_SW_BIT                              (0x00000080)

#define TXK_MEAS_SC_SW0_SC_MCM_FCN_SEL_1_SW_LSB                                 (5)
#define TXK_MEAS_SC_SW0_SC_MCM_FCN_SEL_1_SW_WIDTH                               (2)
#define TXK_MEAS_SC_SW0_SC_MCM_FCN_SEL_1_SW_MASK                                (0x00000060)

#define TXK_MEAS_SC_SW0_SC_MCM_BYPASS_EN_1_SW_LSB                               (4)
#define TXK_MEAS_SC_SW0_SC_MCM_BYPASS_EN_1_SW_WIDTH                             (1)
#define TXK_MEAS_SC_SW0_SC_MCM_BYPASS_EN_1_SW_MASK                              (0x00000010)
#define TXK_MEAS_SC_SW0_SC_MCM_BYPASS_EN_1_SW_BIT                               (0x00000010)

#define TXK_MEAS_SC_SW0_SC_MCM_BYPASS_SEL_0_SW_LSB                              (3)
#define TXK_MEAS_SC_SW0_SC_MCM_BYPASS_SEL_0_SW_WIDTH                            (1)
#define TXK_MEAS_SC_SW0_SC_MCM_BYPASS_SEL_0_SW_MASK                             (0x00000008)
#define TXK_MEAS_SC_SW0_SC_MCM_BYPASS_SEL_0_SW_BIT                              (0x00000008)

#define TXK_MEAS_SC_SW0_SC_MCM_FCN_SEL_0_SW_LSB                                 (1)
#define TXK_MEAS_SC_SW0_SC_MCM_FCN_SEL_0_SW_WIDTH                               (2)
#define TXK_MEAS_SC_SW0_SC_MCM_FCN_SEL_0_SW_MASK                                (0x00000006)

#define TXK_MEAS_SC_SW0_SC_MCM_BYPASS_EN_0_SW_LSB                               (0)
#define TXK_MEAS_SC_SW0_SC_MCM_BYPASS_EN_0_SW_WIDTH                             (1)
#define TXK_MEAS_SC_SW0_SC_MCM_BYPASS_EN_0_SW_MASK                              (0x00000001)
#define TXK_MEAS_SC_SW0_SC_MCM_BYPASS_EN_0_SW_BIT                               (0x00000001)

#define TXK_MEAS_SC_SW1_MEAS_SAMPLE_SW_LSB                                      (16)
#define TXK_MEAS_SC_SW1_MEAS_SAMPLE_SW_WIDTH                                    (16)
#define TXK_MEAS_SC_SW1_MEAS_SAMPLE_SW_MASK                                     (0xFFFF0000)

#define TXK_MEAS_SC_SW1_WAIT_SAMPLE_SW_LSB                                      (0)
#define TXK_MEAS_SC_SW1_WAIT_SAMPLE_SW_WIDTH                                    (16)
#define TXK_MEAS_SC_SW1_WAIT_SAMPLE_SW_MASK                                     (0x0000FFFF)

#define TXK_SW_TRG_RESULT_ACC_0_I_SW_TRG_ACC_0_I_LSB                            (0)
#define TXK_SW_TRG_RESULT_ACC_0_I_SW_TRG_ACC_0_I_WIDTH                          (28)
#define TXK_SW_TRG_RESULT_ACC_0_I_SW_TRG_ACC_0_I_MASK                           (0x0FFFFFFF)

#define TXK_SW_TRG_RESULT_ACC_0_Q_SW_TRG_ACC_0_Q_LSB                            (0)
#define TXK_SW_TRG_RESULT_ACC_0_Q_SW_TRG_ACC_0_Q_WIDTH                          (28)
#define TXK_SW_TRG_RESULT_ACC_0_Q_SW_TRG_ACC_0_Q_MASK                           (0x0FFFFFFF)

#define TXK_SW_TRG_RESULT_ACC_1_I_SW_TRG_ACC_1_I_LSB                            (0)
#define TXK_SW_TRG_RESULT_ACC_1_I_SW_TRG_ACC_1_I_WIDTH                          (28)
#define TXK_SW_TRG_RESULT_ACC_1_I_SW_TRG_ACC_1_I_MASK                           (0x0FFFFFFF)

#define TXK_SW_TRG_RESULT_ACC_1_Q_SW_TRG_ACC_1_Q_LSB                            (0)
#define TXK_SW_TRG_RESULT_ACC_1_Q_SW_TRG_ACC_1_Q_WIDTH                          (28)
#define TXK_SW_TRG_RESULT_ACC_1_Q_SW_TRG_ACC_1_Q_MASK                           (0x0FFFFFFF)

#define TXK_SW_TRG_RESULT_ACC_2_I_SW_TRG_ACC_2_I_LSB                            (0)
#define TXK_SW_TRG_RESULT_ACC_2_I_SW_TRG_ACC_2_I_WIDTH                          (28)
#define TXK_SW_TRG_RESULT_ACC_2_I_SW_TRG_ACC_2_I_MASK                           (0x0FFFFFFF)

#define TXK_SW_TRG_RESULT_ACC_2_Q_SW_TRG_ACC_2_Q_LSB                            (0)
#define TXK_SW_TRG_RESULT_ACC_2_Q_SW_TRG_ACC_2_Q_WIDTH                          (28)
#define TXK_SW_TRG_RESULT_ACC_2_Q_SW_TRG_ACC_2_Q_MASK                           (0x0FFFFFFF)

#define TXK_CAL_STATE_DBG0_DATA_SWAP_MUX_SEL_LSB                                (31)
#define TXK_CAL_STATE_DBG0_DATA_SWAP_MUX_SEL_WIDTH                              (1)
#define TXK_CAL_STATE_DBG0_DATA_SWAP_MUX_SEL_MASK                               (0x80000000)
#define TXK_CAL_STATE_DBG0_DATA_SWAP_MUX_SEL_BIT                                (0x80000000)

#define TXK_CAL_STATE_DBG0_DET_GAIN_IDX_LSB                                     (27)
#define TXK_CAL_STATE_DBG0_DET_GAIN_IDX_WIDTH                                   (4)
#define TXK_CAL_STATE_DBG0_DET_GAIN_IDX_MASK                                    (0x78000000)

#define TXK_CAL_STATE_DBG0_LOG_ON_LSB                                           (26)
#define TXK_CAL_STATE_DBG0_LOG_ON_WIDTH                                         (1)
#define TXK_CAL_STATE_DBG0_LOG_ON_MASK                                          (0x04000000)
#define TXK_CAL_STATE_DBG0_LOG_ON_BIT                                           (0x04000000)

#define TXK_CAL_STATE_DBG0_DET_AFIFO_ON_LSB                                     (25)
#define TXK_CAL_STATE_DBG0_DET_AFIFO_ON_WIDTH                                   (1)
#define TXK_CAL_STATE_DBG0_DET_AFIFO_ON_MASK                                    (0x02000000)
#define TXK_CAL_STATE_DBG0_DET_AFIFO_ON_BIT                                     (0x02000000)

#define TXK_CAL_STATE_DBG0_DET_ON_LSB                                           (24)
#define TXK_CAL_STATE_DBG0_DET_ON_WIDTH                                         (1)
#define TXK_CAL_STATE_DBG0_DET_ON_MASK                                          (0x01000000)
#define TXK_CAL_STATE_DBG0_DET_ON_BIT                                           (0x01000000)

#define TXK_CAL_STATE_DBG0_REF_ON_LSB                                           (23)
#define TXK_CAL_STATE_DBG0_REF_ON_WIDTH                                         (1)
#define TXK_CAL_STATE_DBG0_REF_ON_MASK                                          (0x00800000)
#define TXK_CAL_STATE_DBG0_REF_ON_BIT                                           (0x00800000)

#define TXK_CAL_STATE_DBG0_DBG_TDE_ETDPD_WIN_LSB                                (22)
#define TXK_CAL_STATE_DBG0_DBG_TDE_ETDPD_WIN_WIDTH                              (1)
#define TXK_CAL_STATE_DBG0_DBG_TDE_ETDPD_WIN_MASK                               (0x00400000)
#define TXK_CAL_STATE_DBG0_DBG_TDE_ETDPD_WIN_BIT                                (0x00400000)

#define TXK_CAL_STATE_DBG0_DBG_SW_TRG_ON_LSB                                    (21)
#define TXK_CAL_STATE_DBG0_DBG_SW_TRG_ON_WIDTH                                  (1)
#define TXK_CAL_STATE_DBG0_DBG_SW_TRG_ON_MASK                                   (0x00200000)
#define TXK_CAL_STATE_DBG0_DBG_SW_TRG_ON_BIT                                    (0x00200000)

#define TXK_CAL_STATE_DBG0_GD_ON_LSB                                            (20)
#define TXK_CAL_STATE_DBG0_GD_ON_WIDTH                                          (1)
#define TXK_CAL_STATE_DBG0_GD_ON_MASK                                           (0x00100000)
#define TXK_CAL_STATE_DBG0_GD_ON_BIT                                            (0x00100000)

#define TXK_CAL_STATE_DBG0_TDE_COARSE_ON_LSB                                    (19)
#define TXK_CAL_STATE_DBG0_TDE_COARSE_ON_WIDTH                                  (1)
#define TXK_CAL_STATE_DBG0_TDE_COARSE_ON_MASK                                   (0x00080000)
#define TXK_CAL_STATE_DBG0_TDE_COARSE_ON_BIT                                    (0x00080000)

#define TXK_CAL_STATE_DBG0_TDE_FINE_ON_LSB                                      (18)
#define TXK_CAL_STATE_DBG0_TDE_FINE_ON_WIDTH                                    (1)
#define TXK_CAL_STATE_DBG0_TDE_FINE_ON_MASK                                     (0x00040000)
#define TXK_CAL_STATE_DBG0_TDE_FINE_ON_BIT                                      (0x00040000)

#define TXK_CAL_STATE_DBG0_DDPC_MSEL_LSB                                        (16)
#define TXK_CAL_STATE_DBG0_DDPC_MSEL_WIDTH                                      (2)
#define TXK_CAL_STATE_DBG0_DDPC_MSEL_MASK                                       (0x00030000)

#define TXK_CAL_STATE_DBG0_DDPC_ON_LSB                                          (15)
#define TXK_CAL_STATE_DBG0_DDPC_ON_WIDTH                                        (1)
#define TXK_CAL_STATE_DBG0_DDPC_ON_MASK                                         (0x00008000)
#define TXK_CAL_STATE_DBG0_DDPC_ON_BIT                                          (0x00008000)

#define TXK_CAL_STATE_DBG0_ETDPD_GAIN_NORM_LSB                                  (6)
#define TXK_CAL_STATE_DBG0_ETDPD_GAIN_NORM_WIDTH                                (9)
#define TXK_CAL_STATE_DBG0_ETDPD_GAIN_NORM_MASK                                 (0x00007FC0)

#define TXK_CAL_STATE_DBG0_ETDPD_ON_LSB                                         (5)
#define TXK_CAL_STATE_DBG0_ETDPD_ON_WIDTH                                       (1)
#define TXK_CAL_STATE_DBG0_ETDPD_ON_MASK                                        (0x00000020)
#define TXK_CAL_STATE_DBG0_ETDPD_ON_BIT                                         (0x00000020)

#define TXK_CAL_STATE_DBG0_DMA_ON_LSB                                           (4)
#define TXK_CAL_STATE_DBG0_DMA_ON_WIDTH                                         (1)
#define TXK_CAL_STATE_DBG0_DMA_ON_MASK                                          (0x00000010)
#define TXK_CAL_STATE_DBG0_DMA_ON_BIT                                           (0x00000010)

#define TXK_CAL_STATE_DBG0_DPD_FK_ON_LSB                                        (3)
#define TXK_CAL_STATE_DBG0_DPD_FK_ON_WIDTH                                      (1)
#define TXK_CAL_STATE_DBG0_DPD_FK_ON_MASK                                       (0x00000008)
#define TXK_CAL_STATE_DBG0_DPD_FK_ON_BIT                                        (0x00000008)

#define TXK_CAL_STATE_DBG0_TXK_MEAS_SEL_LSB                                     (2)
#define TXK_CAL_STATE_DBG0_TXK_MEAS_SEL_WIDTH                                   (1)
#define TXK_CAL_STATE_DBG0_TXK_MEAS_SEL_MASK                                    (0x00000004)
#define TXK_CAL_STATE_DBG0_TXK_MEAS_SEL_BIT                                     (0x00000004)

#define TXK_CAL_STATE_DBG0_RFK_TXK_ON_LSB                                       (1)
#define TXK_CAL_STATE_DBG0_RFK_TXK_ON_WIDTH                                     (1)
#define TXK_CAL_STATE_DBG0_RFK_TXK_ON_MASK                                      (0x00000002)
#define TXK_CAL_STATE_DBG0_RFK_TXK_ON_BIT                                       (0x00000002)

#define TXK_CAL_STATE_DBG0_RFK_DETK_ON_LSB                                      (0)
#define TXK_CAL_STATE_DBG0_RFK_DETK_ON_WIDTH                                    (1)
#define TXK_CAL_STATE_DBG0_RFK_DETK_ON_MASK                                     (0x00000001)
#define TXK_CAL_STATE_DBG0_RFK_DETK_ON_BIT                                      (0x00000001)

#define TXK_IO_DBG0_TXDFE_PATH_SWAP_LSB                                         (17)
#define TXK_IO_DBG0_TXDFE_PATH_SWAP_WIDTH                                       (1)
#define TXK_IO_DBG0_TXDFE_PATH_SWAP_MASK                                        (0x00020000)
#define TXK_IO_DBG0_TXDFE_PATH_SWAP_BIT                                         (0x00020000)

#define TXK_IO_DBG0_TPC_TXK_IDX_DET_LSB                                         (13)
#define TXK_IO_DBG0_TPC_TXK_IDX_DET_WIDTH                                       (4)
#define TXK_IO_DBG0_TPC_TXK_IDX_DET_MASK                                        (0x0001E000)

#define TXK_IO_DBG0_TPC_TXK_RF_ETDPD_NORM_LSB                                   (4)
#define TXK_IO_DBG0_TPC_TXK_RF_ETDPD_NORM_WIDTH                                 (9)
#define TXK_IO_DBG0_TPC_TXK_RF_ETDPD_NORM_MASK                                  (0x00001FF0)

#define TXK_IO_DBG0_TPC_DDPC_MSEL_LSB                                           (2)
#define TXK_IO_DBG0_TPC_DDPC_MSEL_WIDTH                                         (2)
#define TXK_IO_DBG0_TPC_DDPC_MSEL_MASK                                          (0x0000000C)

#define TXK_IO_DBG0_TPC_TXDET_ADC_WIN_LSB                                       (1)
#define TXK_IO_DBG0_TPC_TXDET_ADC_WIN_WIDTH                                     (1)
#define TXK_IO_DBG0_TPC_TXDET_ADC_WIN_MASK                                      (0x00000002)
#define TXK_IO_DBG0_TPC_TXDET_ADC_WIN_BIT                                       (0x00000002)

#define TXK_IO_DBG0_TXDET_ADC_WIN_LSB                                           (0)
#define TXK_IO_DBG0_TXDET_ADC_WIN_WIDTH                                         (1)
#define TXK_IO_DBG0_TXDET_ADC_WIN_MASK                                          (0x00000001)
#define TXK_IO_DBG0_TXDET_ADC_WIN_BIT                                           (0x00000001)

#define TXK_TTG_DBG0_TXK_MEAS_SEL_STEP_LSB                                      (26)
#define TXK_TTG_DBG0_TXK_MEAS_SEL_STEP_WIDTH                                    (1)
#define TXK_TTG_DBG0_TXK_MEAS_SEL_STEP_MASK                                     (0x04000000)
#define TXK_TTG_DBG0_TXK_MEAS_SEL_STEP_BIT                                      (0x04000000)

#define TXK_TTG_DBG0_TXK_MEAS_SEL_INI_LSB                                       (25)
#define TXK_TTG_DBG0_TXK_MEAS_SEL_INI_WIDTH                                     (1)
#define TXK_TTG_DBG0_TXK_MEAS_SEL_INI_MASK                                      (0x02000000)
#define TXK_TTG_DBG0_TXK_MEAS_SEL_INI_BIT                                       (0x02000000)

#define TXK_TTG_DBG0_TXK_TONE_SEL_STEP_LSB                                      (22)
#define TXK_TTG_DBG0_TXK_TONE_SEL_STEP_WIDTH                                    (3)
#define TXK_TTG_DBG0_TXK_TONE_SEL_STEP_MASK                                     (0x01C00000)

#define TXK_TTG_DBG0_TXK_TONE_SEL_INI_LSB                                       (19)
#define TXK_TTG_DBG0_TXK_TONE_SEL_INI_WIDTH                                     (3)
#define TXK_TTG_DBG0_TXK_TONE_SEL_INI_MASK                                      (0x00380000)

#define TXK_TTG_DBG0_TXK_TONE_NUM_LSB                                           (17)
#define TXK_TTG_DBG0_TXK_TONE_NUM_WIDTH                                         (2)
#define TXK_TTG_DBG0_TXK_TONE_NUM_MASK                                          (0x00060000)

#define TXK_TTG_DBG0_TXK_TONE_EN_LSB                                            (16)
#define TXK_TTG_DBG0_TXK_TONE_EN_WIDTH                                          (1)
#define TXK_TTG_DBG0_TXK_TONE_EN_MASK                                           (0x00010000)
#define TXK_TTG_DBG0_TXK_TONE_EN_BIT                                            (0x00010000)

#define TXK_TTG_DBG0_TXDFE_TTG_SETTING_SEL_LSB                                  (13)
#define TXK_TTG_DBG0_TXDFE_TTG_SETTING_SEL_WIDTH                                (3)
#define TXK_TTG_DBG0_TXDFE_TTG_SETTING_SEL_MASK                                 (0x0000E000)

#define TXK_TTG_DBG0_TXDFE_TTG_TONE_WIN_LSB                                     (12)
#define TXK_TTG_DBG0_TXDFE_TTG_TONE_WIN_WIDTH                                   (1)
#define TXK_TTG_DBG0_TXDFE_TTG_TONE_WIN_MASK                                    (0x00001000)
#define TXK_TTG_DBG0_TXDFE_TTG_TONE_WIN_BIT                                     (0x00001000)

#define TXK_TTG_DBG0_DBG_DPD_FAT_TRG_TGL_LSB                                    (5)
#define TXK_TTG_DBG0_DBG_DPD_FAT_TRG_TGL_WIDTH                                  (1)
#define TXK_TTG_DBG0_DBG_DPD_FAT_TRG_TGL_MASK                                   (0x00000020)
#define TXK_TTG_DBG0_DBG_DPD_FAT_TRG_TGL_BIT                                    (0x00000020)

#define TXK_TTG_DBG0_DBG_ET_FAT_TRG_TGL_LSB                                     (4)
#define TXK_TTG_DBG0_DBG_ET_FAT_TRG_TGL_WIDTH                                   (1)
#define TXK_TTG_DBG0_DBG_ET_FAT_TRG_TGL_MASK                                    (0x00000010)
#define TXK_TTG_DBG0_DBG_ET_FAT_TRG_TGL_BIT                                     (0x00000010)

#define TXK_TTG_DBG0_DBG_TXK_2TONE_TRG_TGL_LSB                                  (3)
#define TXK_TTG_DBG0_DBG_TXK_2TONE_TRG_TGL_WIDTH                                (1)
#define TXK_TTG_DBG0_DBG_TXK_2TONE_TRG_TGL_MASK                                 (0x00000008)
#define TXK_TTG_DBG0_DBG_TXK_2TONE_TRG_TGL_BIT                                  (0x00000008)

#define TXK_TTG_DBG0_DBG_TXK_1TONE_1_TRG_TGL_LSB                                (2)
#define TXK_TTG_DBG0_DBG_TXK_1TONE_1_TRG_TGL_WIDTH                              (1)
#define TXK_TTG_DBG0_DBG_TXK_1TONE_1_TRG_TGL_MASK                               (0x00000004)
#define TXK_TTG_DBG0_DBG_TXK_1TONE_1_TRG_TGL_BIT                                (0x00000004)

#define TXK_TTG_DBG0_DBG_TXK_1TONE_0_TRG_TGL_LSB                                (1)
#define TXK_TTG_DBG0_DBG_TXK_1TONE_0_TRG_TGL_WIDTH                              (1)
#define TXK_TTG_DBG0_DBG_TXK_1TONE_0_TRG_TGL_MASK                               (0x00000002)
#define TXK_TTG_DBG0_DBG_TXK_1TONE_0_TRG_TGL_BIT                                (0x00000002)

#define TXK_TTG_DBG0_DBG_DETK_TRG_TGL_LSB                                       (0)
#define TXK_TTG_DBG0_DBG_DETK_TRG_TGL_WIDTH                                     (1)
#define TXK_TTG_DBG0_DBG_DETK_TRG_TGL_MASK                                      (0x00000001)
#define TXK_TTG_DBG0_DBG_DETK_TRG_TGL_BIT                                       (0x00000001)

#define TXK_TRG_GLO_DBG0_DBG_GLO4_CNT_LSB                                       (16)
#define TXK_TRG_GLO_DBG0_DBG_GLO4_CNT_WIDTH                                     (4)
#define TXK_TRG_GLO_DBG0_DBG_GLO4_CNT_MASK                                      (0x000F0000)

#define TXK_TRG_GLO_DBG0_DBG_GLO3_CNT_LSB                                       (12)
#define TXK_TRG_GLO_DBG0_DBG_GLO3_CNT_WIDTH                                     (4)
#define TXK_TRG_GLO_DBG0_DBG_GLO3_CNT_MASK                                      (0x0000F000)

#define TXK_TRG_GLO_DBG0_DBG_GLO2_CNT_LSB                                       (8)
#define TXK_TRG_GLO_DBG0_DBG_GLO2_CNT_WIDTH                                     (4)
#define TXK_TRG_GLO_DBG0_DBG_GLO2_CNT_MASK                                      (0x00000F00)

#define TXK_TRG_GLO_DBG0_DBG_GLO1_CNT_LSB                                       (4)
#define TXK_TRG_GLO_DBG0_DBG_GLO1_CNT_WIDTH                                     (4)
#define TXK_TRG_GLO_DBG0_DBG_GLO1_CNT_MASK                                      (0x000000F0)

#define TXK_TRG_GLO_DBG0_DBG_GLO0_CNT_LSB                                       (0)
#define TXK_TRG_GLO_DBG0_DBG_GLO0_CNT_WIDTH                                     (4)
#define TXK_TRG_GLO_DBG0_DBG_GLO0_CNT_MASK                                      (0x0000000F)

#define TXK_TRG_GLO_DBG1_DBG_TDE_COARSE_TRG_TGL_LSB                             (5)
#define TXK_TRG_GLO_DBG1_DBG_TDE_COARSE_TRG_TGL_WIDTH                           (1)
#define TXK_TRG_GLO_DBG1_DBG_TDE_COARSE_TRG_TGL_MASK                            (0x00000020)
#define TXK_TRG_GLO_DBG1_DBG_TDE_COARSE_TRG_TGL_BIT                             (0x00000020)

#define TXK_TRG_GLO_DBG1_DBG_TDE_FINE_TRG_TGL_LSB                               (4)
#define TXK_TRG_GLO_DBG1_DBG_TDE_FINE_TRG_TGL_WIDTH                             (1)
#define TXK_TRG_GLO_DBG1_DBG_TDE_FINE_TRG_TGL_MASK                              (0x00000010)
#define TXK_TRG_GLO_DBG1_DBG_TDE_FINE_TRG_TGL_BIT                               (0x00000010)

#define TXK_TRG_GLO_DBG1_DBG_GD_TRG_TGL_LSB                                     (3)
#define TXK_TRG_GLO_DBG1_DBG_GD_TRG_TGL_WIDTH                                   (1)
#define TXK_TRG_GLO_DBG1_DBG_GD_TRG_TGL_MASK                                    (0x00000008)
#define TXK_TRG_GLO_DBG1_DBG_GD_TRG_TGL_BIT                                     (0x00000008)

#define TXK_TRG_GLO_DBG1_DBG_ETDPD_TRG_TGL_LSB                                  (2)
#define TXK_TRG_GLO_DBG1_DBG_ETDPD_TRG_TGL_WIDTH                                (1)
#define TXK_TRG_GLO_DBG1_DBG_ETDPD_TRG_TGL_MASK                                 (0x00000004)
#define TXK_TRG_GLO_DBG1_DBG_ETDPD_TRG_TGL_BIT                                  (0x00000004)

#define TXK_TRG_GLO_DBG1_DBG_DDPC_TRG_TGL_LSB                                   (1)
#define TXK_TRG_GLO_DBG1_DBG_DDPC_TRG_TGL_WIDTH                                 (1)
#define TXK_TRG_GLO_DBG1_DBG_DDPC_TRG_TGL_MASK                                  (0x00000002)
#define TXK_TRG_GLO_DBG1_DBG_DDPC_TRG_TGL_BIT                                   (0x00000002)

#define TXK_FSM_DBG0_CNT_2_HW_LOOP_CNT_LSB                                      (14)
#define TXK_FSM_DBG0_CNT_2_HW_LOOP_CNT_WIDTH                                    (4)
#define TXK_FSM_DBG0_CNT_2_HW_LOOP_CNT_MASK                                     (0x0003C000)

#define TXK_FSM_DBG0_CNT_2_NUM_DBG_LSB                                          (10)
#define TXK_FSM_DBG0_CNT_2_NUM_DBG_WIDTH                                        (4)
#define TXK_FSM_DBG0_CNT_2_NUM_DBG_MASK                                         (0x00003C00)

#define TXK_FSM_DBG0_CNT_2_ERR_FLAG_LSB                                         (9)
#define TXK_FSM_DBG0_CNT_2_ERR_FLAG_WIDTH                                       (1)
#define TXK_FSM_DBG0_CNT_2_ERR_FLAG_MASK                                        (0x00000200)
#define TXK_FSM_DBG0_CNT_2_ERR_FLAG_BIT                                         (0x00000200)

#define TXK_FSM_DBG0_CNT_1_HW_LOOP_CNT_LSB                                      (5)
#define TXK_FSM_DBG0_CNT_1_HW_LOOP_CNT_WIDTH                                    (4)
#define TXK_FSM_DBG0_CNT_1_HW_LOOP_CNT_MASK                                     (0x000001E0)

#define TXK_FSM_DBG0_CNT_1_NUM_DBG_LSB                                          (1)
#define TXK_FSM_DBG0_CNT_1_NUM_DBG_WIDTH                                        (4)
#define TXK_FSM_DBG0_CNT_1_NUM_DBG_MASK                                         (0x0000001E)

#define TXK_FSM_DBG0_CNT_1_ERR_FLAG_LSB                                         (0)
#define TXK_FSM_DBG0_CNT_1_ERR_FLAG_WIDTH                                       (1)
#define TXK_FSM_DBG0_CNT_1_ERR_FLAG_MASK                                        (0x00000001)
#define TXK_FSM_DBG0_CNT_1_ERR_FLAG_BIT                                         (0x00000001)

#define TXK_FSM_DBG1_CNT_2_HW_WAIT_CNT_LSB                                      (16)
#define TXK_FSM_DBG1_CNT_2_HW_WAIT_CNT_WIDTH                                    (16)
#define TXK_FSM_DBG1_CNT_2_HW_WAIT_CNT_MASK                                     (0xFFFF0000)

#define TXK_FSM_DBG1_CNT_1_HW_WAIT_CNT_LSB                                      (0)
#define TXK_FSM_DBG1_CNT_1_HW_WAIT_CNT_WIDTH                                    (16)
#define TXK_FSM_DBG1_CNT_1_HW_WAIT_CNT_MASK                                     (0x0000FFFF)

#define TXK_FSM_DBG2_CNT_1_HW_MEAS_CNT_LSB                                      (0)
#define TXK_FSM_DBG2_CNT_1_HW_MEAS_CNT_WIDTH                                    (17)
#define TXK_FSM_DBG2_CNT_1_HW_MEAS_CNT_MASK                                     (0x0001FFFF)

#define TXK_FSM_DBG3_CNT_2_HW_MEAS_CNT_LSB                                      (0)
#define TXK_FSM_DBG3_CNT_2_HW_MEAS_CNT_WIDTH                                    (17)
#define TXK_FSM_DBG3_CNT_2_HW_MEAS_CNT_MASK                                     (0x0001FFFF)

#define TXK_SC_DBG0_SC_SQR_APART_EN_2_LSB                                       (17)
#define TXK_SC_DBG0_SC_SQR_APART_EN_2_WIDTH                                     (1)
#define TXK_SC_DBG0_SC_SQR_APART_EN_2_MASK                                      (0x00020000)
#define TXK_SC_DBG0_SC_SQR_APART_EN_2_BIT                                       (0x00020000)

#define TXK_SC_DBG0_SC_SQR_BYPASS_EN_2_LSB                                      (16)
#define TXK_SC_DBG0_SC_SQR_BYPASS_EN_2_WIDTH                                    (1)
#define TXK_SC_DBG0_SC_SQR_BYPASS_EN_2_MASK                                     (0x00010000)
#define TXK_SC_DBG0_SC_SQR_BYPASS_EN_2_BIT                                      (0x00010000)

#define TXK_SC_DBG0_SC_SQR_APART_EN_1_LSB                                       (15)
#define TXK_SC_DBG0_SC_SQR_APART_EN_1_WIDTH                                     (1)
#define TXK_SC_DBG0_SC_SQR_APART_EN_1_MASK                                      (0x00008000)
#define TXK_SC_DBG0_SC_SQR_APART_EN_1_BIT                                       (0x00008000)

#define TXK_SC_DBG0_SC_SQR_BYPASS_EN_1_LSB                                      (14)
#define TXK_SC_DBG0_SC_SQR_BYPASS_EN_1_WIDTH                                    (1)
#define TXK_SC_DBG0_SC_SQR_BYPASS_EN_1_MASK                                     (0x00004000)
#define TXK_SC_DBG0_SC_SQR_BYPASS_EN_1_BIT                                      (0x00004000)

#define TXK_SC_DBG0_SC_SQR_APART_EN_0_LSB                                       (13)
#define TXK_SC_DBG0_SC_SQR_APART_EN_0_WIDTH                                     (1)
#define TXK_SC_DBG0_SC_SQR_APART_EN_0_MASK                                      (0x00002000)
#define TXK_SC_DBG0_SC_SQR_APART_EN_0_BIT                                       (0x00002000)

#define TXK_SC_DBG0_SC_SQR_BYPASS_EN_0_LSB                                      (12)
#define TXK_SC_DBG0_SC_SQR_BYPASS_EN_0_WIDTH                                    (1)
#define TXK_SC_DBG0_SC_SQR_BYPASS_EN_0_MASK                                     (0x00001000)
#define TXK_SC_DBG0_SC_SQR_BYPASS_EN_0_BIT                                      (0x00001000)

#define TXK_SC_DBG0_SC_MCM_BYPASS_SEL_2_LSB                                     (11)
#define TXK_SC_DBG0_SC_MCM_BYPASS_SEL_2_WIDTH                                   (1)
#define TXK_SC_DBG0_SC_MCM_BYPASS_SEL_2_MASK                                    (0x00000800)
#define TXK_SC_DBG0_SC_MCM_BYPASS_SEL_2_BIT                                     (0x00000800)

#define TXK_SC_DBG0_SC_MCM_FCN_SEL_2_LSB                                        (9)
#define TXK_SC_DBG0_SC_MCM_FCN_SEL_2_WIDTH                                      (2)
#define TXK_SC_DBG0_SC_MCM_FCN_SEL_2_MASK                                       (0x00000600)

#define TXK_SC_DBG0_SC_MCM_BYPASS_EN_2_LSB                                      (8)
#define TXK_SC_DBG0_SC_MCM_BYPASS_EN_2_WIDTH                                    (1)
#define TXK_SC_DBG0_SC_MCM_BYPASS_EN_2_MASK                                     (0x00000100)
#define TXK_SC_DBG0_SC_MCM_BYPASS_EN_2_BIT                                      (0x00000100)

#define TXK_SC_DBG0_SC_MCM_BYPASS_SEL_1_LSB                                     (7)
#define TXK_SC_DBG0_SC_MCM_BYPASS_SEL_1_WIDTH                                   (1)
#define TXK_SC_DBG0_SC_MCM_BYPASS_SEL_1_MASK                                    (0x00000080)
#define TXK_SC_DBG0_SC_MCM_BYPASS_SEL_1_BIT                                     (0x00000080)

#define TXK_SC_DBG0_SC_MCM_FCN_SEL_1_LSB                                        (5)
#define TXK_SC_DBG0_SC_MCM_FCN_SEL_1_WIDTH                                      (2)
#define TXK_SC_DBG0_SC_MCM_FCN_SEL_1_MASK                                       (0x00000060)

#define TXK_SC_DBG0_SC_MCM_BYPASS_EN_1_LSB                                      (4)
#define TXK_SC_DBG0_SC_MCM_BYPASS_EN_1_WIDTH                                    (1)
#define TXK_SC_DBG0_SC_MCM_BYPASS_EN_1_MASK                                     (0x00000010)
#define TXK_SC_DBG0_SC_MCM_BYPASS_EN_1_BIT                                      (0x00000010)

#define TXK_SC_DBG0_SC_MCM_BYPASS_SEL_0_LSB                                     (3)
#define TXK_SC_DBG0_SC_MCM_BYPASS_SEL_0_WIDTH                                   (1)
#define TXK_SC_DBG0_SC_MCM_BYPASS_SEL_0_MASK                                    (0x00000008)
#define TXK_SC_DBG0_SC_MCM_BYPASS_SEL_0_BIT                                     (0x00000008)

#define TXK_SC_DBG0_SC_MCM_FCN_SEL_0_LSB                                        (1)
#define TXK_SC_DBG0_SC_MCM_FCN_SEL_0_WIDTH                                      (2)
#define TXK_SC_DBG0_SC_MCM_FCN_SEL_0_MASK                                       (0x00000006)

#define TXK_SC_DBG0_SC_MCM_BYPASS_EN_0_LSB                                      (0)
#define TXK_SC_DBG0_SC_MCM_BYPASS_EN_0_WIDTH                                    (1)
#define TXK_SC_DBG0_SC_MCM_BYPASS_EN_0_MASK                                     (0x00000001)
#define TXK_SC_DBG0_SC_MCM_BYPASS_EN_0_BIT                                      (0x00000001)

#define TXK_SC_DBG1_SC_ACC_MEAS_WIN_4_LSB                                       (19)
#define TXK_SC_DBG1_SC_ACC_MEAS_WIN_4_WIDTH                                     (1)
#define TXK_SC_DBG1_SC_ACC_MEAS_WIN_4_MASK                                      (0x00080000)
#define TXK_SC_DBG1_SC_ACC_MEAS_WIN_4_BIT                                       (0x00080000)

#define TXK_SC_DBG1_SC_ACC_X_SHIFT_4_LSB                                        (16)
#define TXK_SC_DBG1_SC_ACC_X_SHIFT_4_WIDTH                                      (3)
#define TXK_SC_DBG1_SC_ACC_X_SHIFT_4_MASK                                       (0x00070000)

#define TXK_SC_DBG1_SC_ACC_MEAS_WIN_3_LSB                                       (15)
#define TXK_SC_DBG1_SC_ACC_MEAS_WIN_3_WIDTH                                     (1)
#define TXK_SC_DBG1_SC_ACC_MEAS_WIN_3_MASK                                      (0x00008000)
#define TXK_SC_DBG1_SC_ACC_MEAS_WIN_3_BIT                                       (0x00008000)

#define TXK_SC_DBG1_SC_ACC_X_SHIFT_3_LSB                                        (12)
#define TXK_SC_DBG1_SC_ACC_X_SHIFT_3_WIDTH                                      (3)
#define TXK_SC_DBG1_SC_ACC_X_SHIFT_3_MASK                                       (0x00007000)

#define TXK_SC_DBG1_SC_ACC_MEAS_WIN_2_LSB                                       (11)
#define TXK_SC_DBG1_SC_ACC_MEAS_WIN_2_WIDTH                                     (1)
#define TXK_SC_DBG1_SC_ACC_MEAS_WIN_2_MASK                                      (0x00000800)
#define TXK_SC_DBG1_SC_ACC_MEAS_WIN_2_BIT                                       (0x00000800)

#define TXK_SC_DBG1_SC_ACC_X_SHIFT_2_LSB                                        (8)
#define TXK_SC_DBG1_SC_ACC_X_SHIFT_2_WIDTH                                      (3)
#define TXK_SC_DBG1_SC_ACC_X_SHIFT_2_MASK                                       (0x00000700)

#define TXK_SC_DBG1_SC_ACC_MEAS_WIN_1_LSB                                       (7)
#define TXK_SC_DBG1_SC_ACC_MEAS_WIN_1_WIDTH                                     (1)
#define TXK_SC_DBG1_SC_ACC_MEAS_WIN_1_MASK                                      (0x00000080)
#define TXK_SC_DBG1_SC_ACC_MEAS_WIN_1_BIT                                       (0x00000080)

#define TXK_SC_DBG1_SC_ACC_X_SHIFT_1_LSB                                        (4)
#define TXK_SC_DBG1_SC_ACC_X_SHIFT_1_WIDTH                                      (3)
#define TXK_SC_DBG1_SC_ACC_X_SHIFT_1_MASK                                       (0x00000070)

#define TXK_SC_DBG1_SC_ACC_MEAS_WIN_0_LSB                                       (3)
#define TXK_SC_DBG1_SC_ACC_MEAS_WIN_0_WIDTH                                     (1)
#define TXK_SC_DBG1_SC_ACC_MEAS_WIN_0_MASK                                      (0x00000008)
#define TXK_SC_DBG1_SC_ACC_MEAS_WIN_0_BIT                                       (0x00000008)

#define TXK_SC_DBG1_SC_ACC_X_SHIFT_0_LSB                                        (0)
#define TXK_SC_DBG1_SC_ACC_X_SHIFT_0_WIDTH                                      (3)
#define TXK_SC_DBG1_SC_ACC_X_SHIFT_0_MASK                                       (0x00000007)

#define TXK_ACCESS_RIGHT_CON_TXK_ACCESS_RIGHT_LSB                               (0)
#define TXK_ACCESS_RIGHT_CON_TXK_ACCESS_RIGHT_WIDTH                             (4)
#define TXK_ACCESS_RIGHT_CON_TXK_ACCESS_RIGHT_MASK                              (0x0000000F)

/** TXSYS CON0*/
#define DIV_TXBRP_DIV_TXBRP_LSB                                                 (0)
#define DIV_TXBRP_DIV_TXBRP_WIDTH                                               (2)
#define DIV_TXBRP_DIV_TXBRP_MASK                                                (0x00000003)

#define DIV_TXCRP_DIV_TXCRP_LSB                                                 (0)
#define DIV_TXCRP_DIV_TXCRP_WIDTH                                               (2)
#define DIV_TXCRP_DIV_TXCRP_MASK                                                (0x00000003)

#define BUS_TXBRP_SW_CKCTRL_BUS_TXBRP_SW_CKCTRL_LSB                             (0)
#define BUS_TXBRP_SW_CKCTRL_BUS_TXBRP_SW_CKCTRL_WIDTH                           (1)
#define BUS_TXBRP_SW_CKCTRL_BUS_TXBRP_SW_CKCTRL_MASK                            (0x00000001)
#define BUS_TXBRP_SW_CKCTRL_BUS_TXBRP_SW_CKCTRL_BIT                             (0x00000001)

#define TXSYS_CK_DIV_DBG_SEL_TXSYS_CK_DIV_DBG_SEL_LSB                           (0)
#define TXSYS_CK_DIV_DBG_SEL_TXSYS_CK_DIV_DBG_SEL_WIDTH                         (3)
#define TXSYS_CK_DIV_DBG_SEL_TXSYS_CK_DIV_DBG_SEL_MASK                          (0x00000007)

#define DEBUG_SEL_DEBUG_SEL_3_LSB                                               (24)
#define DEBUG_SEL_DEBUG_SEL_3_WIDTH                                             (4)
#define DEBUG_SEL_DEBUG_SEL_3_MASK                                              (0x0F000000)

#define DEBUG_SEL_DEBUG_SEL_2_LSB                                               (16)
#define DEBUG_SEL_DEBUG_SEL_2_WIDTH                                             (4)
#define DEBUG_SEL_DEBUG_SEL_2_MASK                                              (0x000F0000)

#define DEBUG_SEL_DEBUG_SEL_1_LSB                                               (8)
#define DEBUG_SEL_DEBUG_SEL_1_WIDTH                                             (4)
#define DEBUG_SEL_DEBUG_SEL_1_MASK                                              (0x00000F00)

#define DEBUG_SEL_DEBUG_SEL_0_LSB                                               (0)
#define DEBUG_SEL_DEBUG_SEL_0_WIDTH                                             (4)
#define DEBUG_SEL_DEBUG_SEL_0_MASK                                              (0x0000000F)

#define DEBUG_TRIG_SEL_DEBUG_TRIG_SEL_LSB                                       (0)
#define DEBUG_TRIG_SEL_DEBUG_TRIG_SEL_WIDTH                                     (4)
#define DEBUG_TRIG_SEL_DEBUG_TRIG_SEL_MASK                                      (0x0000000F)

#define DEBUG_WITH_CK_DEBUG_WITH_CK_LSB                                         (0)
#define DEBUG_WITH_CK_DEBUG_WITH_CK_WIDTH                                       (5)
#define DEBUG_WITH_CK_DEBUG_WITH_CK_MASK                                        (0x0000001F)

#define TXSYS_DEBUG_BUS_TXSYS_DEBUG_BUS_LSB                                     (0)
#define TXSYS_DEBUG_BUS_TXSYS_DEBUG_BUS_WIDTH                                   (32)
#define TXSYS_DEBUG_BUS_TXSYS_DEBUG_BUS_MASK                                    (0xFFFFFFFF)

#define TXBRP_CC0_SW_CKEN_TXBRP_CC0_SW_CKEN_LSB                                 (0)
#define TXBRP_CC0_SW_CKEN_TXBRP_CC0_SW_CKEN_WIDTH                               (1)
#define TXBRP_CC0_SW_CKEN_TXBRP_CC0_SW_CKEN_MASK                                (0x00000001)
#define TXBRP_CC0_SW_CKEN_TXBRP_CC0_SW_CKEN_BIT                                 (0x00000001)

#define TXBRP_CC1_SW_CKEN_TXBRP_CC1_SW_CKEN_LSB                                 (0)
#define TXBRP_CC1_SW_CKEN_TXBRP_CC1_SW_CKEN_WIDTH                               (1)
#define TXBRP_CC1_SW_CKEN_TXBRP_CC1_SW_CKEN_MASK                                (0x00000001)
#define TXBRP_CC1_SW_CKEN_TXBRP_CC1_SW_CKEN_BIT                                 (0x00000001)

#define RG_SW_ADDR_DATA_VLD_SW_RAKE_DATA_LSB                                    (8)
#define RG_SW_ADDR_DATA_VLD_SW_RAKE_DATA_WIDTH                                  (11)
#define RG_SW_ADDR_DATA_VLD_SW_RAKE_DATA_MASK                                   (0x0007FF00)

#define RG_SW_ADDR_DATA_VLD_SW_RAKE_ADDR_LSB                                    (4)
#define RG_SW_ADDR_DATA_VLD_SW_RAKE_ADDR_WIDTH                                  (4)
#define RG_SW_ADDR_DATA_VLD_SW_RAKE_ADDR_MASK                                   (0x000000F0)

#define RG_SW_ADDR_DATA_VLD_SW_RAKE_RSV_LSB                                     (1)
#define RG_SW_ADDR_DATA_VLD_SW_RAKE_RSV_WIDTH                                   (3)
#define RG_SW_ADDR_DATA_VLD_SW_RAKE_RSV_MASK                                    (0x0000000E)

#define RG_SW_ADDR_DATA_VLD_SW_VLD_TGL_LSB                                      (0)
#define RG_SW_ADDR_DATA_VLD_SW_VLD_TGL_WIDTH                                    (1)
#define RG_SW_ADDR_DATA_VLD_SW_VLD_TGL_MASK                                     (0x00000001)
#define RG_SW_ADDR_DATA_VLD_SW_VLD_TGL_BIT                                      (0x00000001)

#define TXBRP0_SW_RESET_TXBRP0_TXBRP_SW_RESET_LSB                               (16)
#define TXBRP0_SW_RESET_TXBRP0_TXBRP_SW_RESET_WIDTH                             (1)
#define TXBRP0_SW_RESET_TXBRP0_TXBRP_SW_RESET_MASK                              (0x00010000)
#define TXBRP0_SW_RESET_TXBRP0_TXBRP_SW_RESET_BIT                               (0x00010000)

#define TXBRP0_SW_RESET_TXBRP0_TXSRP_SW_RESET_LSB                               (0)
#define TXBRP0_SW_RESET_TXBRP0_TXSRP_SW_RESET_WIDTH                             (1)
#define TXBRP0_SW_RESET_TXBRP0_TXSRP_SW_RESET_MASK                              (0x00000001)
#define TXBRP0_SW_RESET_TXBRP0_TXSRP_SW_RESET_BIT                               (0x00000001)

#define TXBRP1_SW_RESET_TXBRP1_TXBRP_SW_RESET_LSB                               (16)
#define TXBRP1_SW_RESET_TXBRP1_TXBRP_SW_RESET_WIDTH                             (1)
#define TXBRP1_SW_RESET_TXBRP1_TXBRP_SW_RESET_MASK                              (0x00010000)
#define TXBRP1_SW_RESET_TXBRP1_TXBRP_SW_RESET_BIT                               (0x00010000)

#define TXBRP1_SW_RESET_TXBRP1_TXSRP_SW_RESET_LSB                               (0)
#define TXBRP1_SW_RESET_TXBRP1_TXSRP_SW_RESET_WIDTH                             (1)
#define TXBRP1_SW_RESET_TXBRP1_TXSRP_SW_RESET_MASK                              (0x00000001)
#define TXBRP1_SW_RESET_TXBRP1_TXSRP_SW_RESET_BIT                               (0x00000001)

#define TXBRP_CC0_BUS_CK_SW_CKEN_TXBRP_CC0_BUS_CK_SW_CKEN_LSB                   (0)
#define TXBRP_CC0_BUS_CK_SW_CKEN_TXBRP_CC0_BUS_CK_SW_CKEN_WIDTH                 (1)
#define TXBRP_CC0_BUS_CK_SW_CKEN_TXBRP_CC0_BUS_CK_SW_CKEN_MASK                  (0x00000001)
#define TXBRP_CC0_BUS_CK_SW_CKEN_TXBRP_CC0_BUS_CK_SW_CKEN_BIT                   (0x00000001)

#define TXBRP_CC1_BUS_CK_SW_CKEN_TXBRP_CC1_BUS_CK_SW_CKEN_LSB                   (0)
#define TXBRP_CC1_BUS_CK_SW_CKEN_TXBRP_CC1_BUS_CK_SW_CKEN_WIDTH                 (1)
#define TXBRP_CC1_BUS_CK_SW_CKEN_TXBRP_CC1_BUS_CK_SW_CKEN_MASK                  (0x00000001)
#define TXBRP_CC1_BUS_CK_SW_CKEN_TXBRP_CC1_BUS_CK_SW_CKEN_BIT                   (0x00000001)

#define TXBRP_CC0_BUS_CK_SW_CKCTRL_TXBRP_CC0_BUS_CK_SW_CKCTRL_LSB               (0)
#define TXBRP_CC0_BUS_CK_SW_CKCTRL_TXBRP_CC0_BUS_CK_SW_CKCTRL_WIDTH             (1)
#define TXBRP_CC0_BUS_CK_SW_CKCTRL_TXBRP_CC0_BUS_CK_SW_CKCTRL_MASK              (0x00000001)
#define TXBRP_CC0_BUS_CK_SW_CKCTRL_TXBRP_CC0_BUS_CK_SW_CKCTRL_BIT               (0x00000001)

#define TXBRP_CC1_BUS_CK_SW_CKCTRL_TXBRP_CC1_BUS_CK_SW_CKCTRL_LSB               (0)
#define TXBRP_CC1_BUS_CK_SW_CKCTRL_TXBRP_CC1_BUS_CK_SW_CKCTRL_WIDTH             (1)
#define TXBRP_CC1_BUS_CK_SW_CKCTRL_TXBRP_CC1_BUS_CK_SW_CKCTRL_MASK              (0x00000001)
#define TXBRP_CC1_BUS_CK_SW_CKCTRL_TXBRP_CC1_BUS_CK_SW_CKCTRL_BIT               (0x00000001)

#define MASK_TXBRP0_BUS2X_CK_IDLE_DIV_MASK_TXBRP0_BUS2X_CK_IDLE_DIV_LSB         (0)
#define MASK_TXBRP0_BUS2X_CK_IDLE_DIV_MASK_TXBRP0_BUS2X_CK_IDLE_DIV_WIDTH       (1)
#define MASK_TXBRP0_BUS2X_CK_IDLE_DIV_MASK_TXBRP0_BUS2X_CK_IDLE_DIV_MASK        (0x00000001)
#define MASK_TXBRP0_BUS2X_CK_IDLE_DIV_MASK_TXBRP0_BUS2X_CK_IDLE_DIV_BIT         (0x00000001)

#define MASK_TXBRP1_BUS2X_CK_IDLE_DIV_MASK_TXBRP1_BUS2X_CK_IDLE_DIV_LSB         (0)
#define MASK_TXBRP1_BUS2X_CK_IDLE_DIV_MASK_TXBRP1_BUS2X_CK_IDLE_DIV_WIDTH       (1)
#define MASK_TXBRP1_BUS2X_CK_IDLE_DIV_MASK_TXBRP1_BUS2X_CK_IDLE_DIV_MASK        (0x00000001)
#define MASK_TXBRP1_BUS2X_CK_IDLE_DIV_MASK_TXBRP1_BUS2X_CK_IDLE_DIV_BIT         (0x00000001)

#define MASK_TXCRP_CK_IDLE_DIV_MASK_TXCRP_CK_IDLE_DIV_LSB                       (0)
#define MASK_TXCRP_CK_IDLE_DIV_MASK_TXCRP_CK_IDLE_DIV_WIDTH                     (1)
#define MASK_TXCRP_CK_IDLE_DIV_MASK_TXCRP_CK_IDLE_DIV_MASK                      (0x00000001)
#define MASK_TXCRP_CK_IDLE_DIV_MASK_TXCRP_CK_IDLE_DIV_BIT                       (0x00000001)

#define MASK_TXBRP_MAS_BUS_IDLE_MASK_TXBRP_MAS_BUS_IDLE_LSB                     (0)
#define MASK_TXBRP_MAS_BUS_IDLE_MASK_TXBRP_MAS_BUS_IDLE_WIDTH                   (1)
#define MASK_TXBRP_MAS_BUS_IDLE_MASK_TXBRP_MAS_BUS_IDLE_MASK                    (0x00000001)
#define MASK_TXBRP_MAS_BUS_IDLE_MASK_TXBRP_MAS_BUS_IDLE_BIT                     (0x00000001)

#define MASK_TXBRP_SLV_BUS_IDLE_MASK_TXBRP_SLV_BUS_IDLE_LSB                     (0)
#define MASK_TXBRP_SLV_BUS_IDLE_MASK_TXBRP_SLV_BUS_IDLE_WIDTH                   (1)
#define MASK_TXBRP_SLV_BUS_IDLE_MASK_TXBRP_SLV_BUS_IDLE_MASK                    (0x00000001)
#define MASK_TXBRP_SLV_BUS_IDLE_MASK_TXBRP_SLV_BUS_IDLE_BIT                     (0x00000001)

#define TXCRP_SP_WCRP_APB_SW_RESET_TXCRP_SP_WCRP_APB_SW_RESET_LSB               (0)
#define TXCRP_SP_WCRP_APB_SW_RESET_TXCRP_SP_WCRP_APB_SW_RESET_WIDTH             (1)
#define TXCRP_SP_WCRP_APB_SW_RESET_TXCRP_SP_WCRP_APB_SW_RESET_MASK              (0x00000001)
#define TXCRP_SP_WCRP_APB_SW_RESET_TXCRP_SP_WCRP_APB_SW_RESET_BIT               (0x00000001)

#define TXCRP_RG_TAPB_SW_RESET_TXCRP_RG_TAPB_SW_RESET_LSB                       (0)
#define TXCRP_RG_TAPB_SW_RESET_TXCRP_RG_TAPB_SW_RESET_WIDTH                     (1)
#define TXCRP_RG_TAPB_SW_RESET_TXCRP_RG_TAPB_SW_RESET_MASK                      (0x00000001)
#define TXCRP_RG_TAPB_SW_RESET_TXCRP_RG_TAPB_SW_RESET_BIT                       (0x00000001)

#define TXCRP_RG_C1X_SW_RESET_TXCRP_RG_C1X_SW_RESET_LSB                         (0)
#define TXCRP_RG_C1X_SW_RESET_TXCRP_RG_C1X_SW_RESET_WIDTH                       (1)
#define TXCRP_RG_C1X_SW_RESET_TXCRP_RG_C1X_SW_RESET_MASK                        (0x00000001)
#define TXCRP_RG_C1X_SW_RESET_TXCRP_RG_C1X_SW_RESET_BIT                         (0x00000001)

#define TXCRP_RG_CDO_SW_RESET_TXCRP_RG_CDO_SW_RESET_LSB                         (0)
#define TXCRP_RG_CDO_SW_RESET_TXCRP_RG_CDO_SW_RESET_WIDTH                       (1)
#define TXCRP_RG_CDO_SW_RESET_TXCRP_RG_CDO_SW_RESET_MASK                        (0x00000001)
#define TXCRP_RG_CDO_SW_RESET_TXCRP_RG_CDO_SW_RESET_BIT                         (0x00000001)

#define TXCRP_CK_SW_CKEN_TXCRP_CK_SW_CKEN_LSB                                   (0)
#define TXCRP_CK_SW_CKEN_TXCRP_CK_SW_CKEN_WIDTH                                 (1)
#define TXCRP_CK_SW_CKEN_TXCRP_CK_SW_CKEN_MASK                                  (0x00000001)
#define TXCRP_CK_SW_CKEN_TXCRP_CK_SW_CKEN_BIT                                   (0x00000001)

#define TXCRP_CK_SW_CKCTRL_TXCRP_CK_SW_CKCTRL_LSB                               (0)
#define TXCRP_CK_SW_CKCTRL_TXCRP_CK_SW_CKCTRL_WIDTH                             (1)
#define TXCRP_CK_SW_CKCTRL_TXCRP_CK_SW_CKCTRL_MASK                              (0x00000001)
#define TXCRP_CK_SW_CKCTRL_TXCRP_CK_SW_CKCTRL_BIT                               (0x00000001)

#define SW_CK_IDLE_DIV_SW_CK_IDLE_DIV_LSB                                       (0)
#define SW_CK_IDLE_DIV_SW_CK_IDLE_DIV_WIDTH                                     (1)
#define SW_CK_IDLE_DIV_SW_CK_IDLE_DIV_MASK                                      (0x00000001)
#define SW_CK_IDLE_DIV_SW_CK_IDLE_DIV_BIT                                       (0x00000001)

#define R2TX_SW_DISABLE_HW_R2TX_SW_DISABLE_HW_LSB                               (0)
#define R2TX_SW_DISABLE_HW_R2TX_SW_DISABLE_HW_WIDTH                             (1)
#define R2TX_SW_DISABLE_HW_R2TX_SW_DISABLE_HW_MASK                              (0x00000001)
#define R2TX_SW_DISABLE_HW_R2TX_SW_DISABLE_HW_BIT                               (0x00000001)

/** TXSYS CON1*/
#define BUS_BUS2X_SW_CKCTRL_LSB                                                 (0)
#define BUS_BUS2X_SW_CKCTRL_WIDTH                                               (1)
#define BUS_BUS2X_SW_CKCTRL_MASK                                                (0x00000001)
#define BUS_BUS2X_SW_CKCTRL_BUS_BUS2X_SW_CKCTRL_BIT                             (0x00000001)

#define BUS_TXDFE_SW_CKCTRL_LSB                                                 (0)
#define BUS_TXDFE_SW_CKCTRL_WIDTH                                               (1)
#define BUS_TXDFE_SW_CKCTRL_MASK                                                (0x00000001)
#define BUS_TXDFE_SW_CKCTRL_BUS_TXDFE_SW_CKCTRL_BIT                             (0x00000001)

#define TXDFE_RF_CK_SW_CKEN_LSB                                                 (0)
#define TXDFE_RF_CK_SW_CKEN_WIDTH                                               (1)
#define TXDFE_RF_CK_SW_CKEN_MASK                                                (0x00000001)
#define TXDFE_RF_CK_SW_CKEN_TXDFE_RF_CK_SW_CKEN_BIT                             (0x00000001)

#define TXDFE_BB_CK_SW_CKEN_LSB                                                 (0)
#define TXDFE_BB_CK_SW_CKEN_WIDTH                                               (1)
#define TXDFE_BB_CK_SW_CKEN_MASK                                                (0x00000001)
#define TXDFE_BB_CK_SW_CKEN_TXDFE_BB_CK_SW_CKEN_BIT                             (0x00000001)

#define TPC_F208M_GATED_BCLK_CK_SW_CKEN_LSB                                     (1)
#define TPC_F208M_GATED_BCLK_CK_SW_CKEN_WIDTH                                   (1)
#define TPC_F208M_GATED_BCLK_CK_SW_CKEN_MASK                                    (0x00000002)
#define TPC_F208M_BCLK_CK_SW_CKEN_TPC_F208M_GATED_BCLK_CK_SW_CKEN_BIT           (0x00000002)

#define TPC_F208M_BCLK_CK_SW_CKEN_LSB                                           (0)
#define TPC_F208M_BCLK_CK_SW_CKEN_WIDTH                                         (1)
#define TPC_F208M_BCLK_CK_SW_CKEN_MASK                                          (0x00000001)
#define TPC_F208M_BCLK_CK_SW_CKEN_TPC_F208M_BCLK_CK_SW_CKEN_BIT                 (0x00000001)

#define TPC_F208M_GATED_BCLK_CK_SW_CKCTRL_LSB                                   (1)
#define TPC_F208M_GATED_BCLK_CK_SW_CKCTRL_WIDTH                                 (1)
#define TPC_F208M_GATED_BCLK_CK_SW_CKCTRL_MASK                                  (0x00000002)
#define TPC_F208M_BCLK_CK_SW_CKCTRL_TPC_F208M_GATED_BCLK_CK_SW_CKCTRL_BIT       (0x00000002)

#define TPC_F208M_BCLK_CK_SW_CKCTRL_LSB                                         (0)
#define TPC_F208M_BCLK_CK_SW_CKCTRL_WIDTH                                       (1)
#define TPC_F208M_BCLK_CK_SW_CKCTRL_MASK                                        (0x00000001)
#define TPC_F208M_BCLK_CK_SW_CKCTRL_TPC_F208M_BCLK_CK_SW_CKCTRL_BIT             (0x00000001)

#define FDD_TTR_F13M_SW_CKEN_LSB                                                (0)
#define FDD_TTR_F13M_SW_CKEN_WIDTH                                              (1)
#define FDD_TTR_F13M_SW_CKEN_MASK                                               (0x00000001)
#define FDD_TTR_F13M_SW_CKEN_FDD_TTR_F13M_SW_CKEN_BIT                           (0x00000001)

#define TDD_TTR_F4P3M_SW_CKEN_LSB                                               (0)
#define TDD_TTR_F4P3M_SW_CKEN_WIDTH                                             (1)
#define TDD_TTR_F4P3M_SW_CKEN_MASK                                              (0x00000001)
#define TDD_TTR_F4P3M_SW_CKEN_TDD_TTR_F4P3M_SW_CKEN_BIT                         (0x00000001)

#define TXK_F208M_BCLK_CK_SW_CKEN_LSB                                           (0)
#define TXK_F208M_BCLK_CK_SW_CKEN_WIDTH                                         (1)
#define TXK_F208M_BCLK_CK_SW_CKEN_MASK                                          (0x00000001)
#define TXK_F208M_BCLK_CK_SW_CKEN_TXK_F208M_BCLK_CK_SW_CKEN_BIT                 (0x00000001)

#define TXSYS_DEBUG_BUS_LSB                                                     (0)
#define TXSYS_DEBUG_BUS_WIDTH                                                   (32)
#define TXSYS_DEBUG_BUS_MASK                                                    (0xFFFFFFFF)

#define DEBUG_TRIG_SEL_LSB                                                      (0)
#define DEBUG_TRIG_SEL_WIDTH                                                    (4)
#define DEBUG_TRIG_SEL_MASK                                                     (0x0000000F)

#define LTE_TTR0_F104M_SW_CKEN_LSB                                              (0)
#define LTE_TTR0_F104M_SW_CKEN_WIDTH                                            (1)
#define LTE_TTR0_F104M_SW_CKEN_MASK                                             (0x00000001)
#define LTE_TTR0_F104M_SW_CKEN_LTE_TTR0_F104M_SW_CKEN_BIT                       (0x00000001)

#define LTE_TTR1_F104M_SW_CKEN_LSB                                              (0)
#define LTE_TTR1_F104M_SW_CKEN_WIDTH                                            (1)
#define LTE_TTR1_F104M_SW_CKEN_MASK                                             (0x00000001)
#define LTE_TTR1_F104M_SW_CKEN_LTE_TTR1_F104M_SW_CKEN_BIT                       (0x00000001)

#define INTRA_BAND_CA_LSB                                                       (0)
#define INTRA_BAND_CA_WIDTH                                                     (2)
#define INTRA_BAND_CA_MASK                                                      (0x00000003)

/** RXDFE */
#define RG_RXDFE_FCCALTC_OFFSET_OFFSET_2_LSB                                    (16)
#define RG_RXDFE_FCCALTC_OFFSET_OFFSET_2_WIDTH                                  (8)
#define RG_RXDFE_FCCALTC_OFFSET_OFFSET_2_MASK                                   (0x00FF0000)

#define RG_RXDFE_FCCALTC_OFFSET_OFFSET_1_LSB                                    (8)
#define RG_RXDFE_FCCALTC_OFFSET_OFFSET_1_WIDTH                                  (8)
#define RG_RXDFE_FCCALTC_OFFSET_OFFSET_1_MASK                                   (0x0000FF00)

#define RG_RXDFE_FCCALTC_OFFSET_OFFSET_0_LSB                                    (0)
#define RG_RXDFE_FCCALTC_OFFSET_OFFSET_0_WIDTH                                  (8)
#define RG_RXDFE_FCCALTC_OFFSET_OFFSET_0_MASK                                   (0x000000FF)

#define RG_RXDFE_FCCALTC_TQ_SEL_TQ_ATIMER_SEL_LSB                               (24)
#define RG_RXDFE_FCCALTC_TQ_SEL_TQ_ATIMER_SEL_WIDTH                             (2)
#define RG_RXDFE_FCCALTC_TQ_SEL_TQ_ATIMER_SEL_MASK                              (0x03000000)

#define RG_RXDFE_FCCALTC_TQ_SEL_TQ_STIMER_SEL_LSB                               (16)
#define RG_RXDFE_FCCALTC_TQ_SEL_TQ_STIMER_SEL_WIDTH                             (5)
#define RG_RXDFE_FCCALTC_TQ_SEL_TQ_STIMER_SEL_MASK                              (0x001F0000)

#define RG_RXDFE_FCCALTC_TQ_SEL_TQ_OFFSET_SEL_LSB                               (8)
#define RG_RXDFE_FCCALTC_TQ_SEL_TQ_OFFSET_SEL_WIDTH                             (5)
#define RG_RXDFE_FCCALTC_TQ_SEL_TQ_OFFSET_SEL_MASK                              (0x00001F00)

#define RG_RXDFE_FCCALTC_TQ_SEL_TQ_GLO_EN_LSB                                   (0)
#define RG_RXDFE_FCCALTC_TQ_SEL_TQ_GLO_EN_WIDTH                                 (1)
#define RG_RXDFE_FCCALTC_TQ_SEL_TQ_GLO_EN_MASK                                  (0x00000001)
#define RG_RXDFE_FCCALTC_TQ_SEL_TQ_GLO_EN_BIT                                   (0x00000001)

#define RG_RXDFE_FCCALTC_TQ_TRG_TQ_TRG_TGL_LSB                                  (31)
#define RG_RXDFE_FCCALTC_TQ_TRG_TQ_TRG_TGL_WIDTH                                (1)
#define RG_RXDFE_FCCALTC_TQ_TRG_TQ_TRG_TGL_MASK                                 (0x80000000)
#define RG_RXDFE_FCCALTC_TQ_TRG_TQ_TRG_TGL_BIT                                  (0x80000000)

#define RG_RXDFE_FCCALTC_TQ_TRG_TQ_STP_TGL_LSB                                  (30)
#define RG_RXDFE_FCCALTC_TQ_TRG_TQ_STP_TGL_WIDTH                                (1)
#define RG_RXDFE_FCCALTC_TQ_TRG_TQ_STP_TGL_MASK                                 (0x40000000)
#define RG_RXDFE_FCCALTC_TQ_TRG_TQ_STP_TGL_BIT                                  (0x40000000)

#define RG_RXDFE_FCCALTC_TQ_RO_TQ_FSM_LSB                                       (24)
#define RG_RXDFE_FCCALTC_TQ_RO_TQ_FSM_WIDTH                                     (1)
#define RG_RXDFE_FCCALTC_TQ_RO_TQ_FSM_MASK                                      (0x01000000)
#define RG_RXDFE_FCCALTC_TQ_RO_TQ_FSM_BIT                                       (0x01000000)

#define RG_RXDFE_FCCALTC_TQ_RO_TQ_POINTER_LSB                                   (0)
#define RG_RXDFE_FCCALTC_TQ_RO_TQ_POINTER_WIDTH                                 (8)
#define RG_RXDFE_FCCALTC_TQ_RO_TQ_POINTER_MASK                                  (0x000000FF)

#define RG_RXDFE_FCCALTC_TQ_ALL_RO_ALL_TQ_FSM_LSB                               (0)
#define RG_RXDFE_FCCALTC_TQ_ALL_RO_ALL_TQ_FSM_WIDTH                             (12)
#define RG_RXDFE_FCCALTC_TQ_ALL_RO_ALL_TQ_FSM_MASK                              (0x00000FFF)

#define RG_RXDFE_FCCALTC_LPM_CFG_LPM_GC_EN_LSB                                  (4)
#define RG_RXDFE_FCCALTC_LPM_CFG_LPM_GC_EN_WIDTH                                (1)
#define RG_RXDFE_FCCALTC_LPM_CFG_LPM_GC_EN_MASK                                 (0x00000010)
#define RG_RXDFE_FCCALTC_LPM_CFG_LPM_GC_EN_BIT                                  (0x00000010)

#define RG_RXDFE_FCCALTC_LPM_CFG_LPM_FSM_LSB                                    (0)
#define RG_RXDFE_FCCALTC_LPM_CFG_LPM_FSM_WIDTH                                  (4)
#define RG_RXDFE_FCCALTC_LPM_CFG_LPM_FSM_MASK                                   (0x0000000F)

#define RG_RXDFE_FCCALTC_LPM_RO_LPM_FSM_LSB                                     (0)
#define RG_RXDFE_FCCALTC_LPM_RO_LPM_FSM_WIDTH                                   (4)
#define RG_RXDFE_FCCALTC_LPM_RO_LPM_FSM_MASK                                    (0x0000000F)

#define RG_RXDFE_FCCALTC_LPM_SW_MODE_LPM_SW_MODE_LSB                            (16)
#define RG_RXDFE_FCCALTC_LPM_SW_MODE_LPM_SW_MODE_WIDTH                          (1)
#define RG_RXDFE_FCCALTC_LPM_SW_MODE_LPM_SW_MODE_MASK                           (0x00010000)
#define RG_RXDFE_FCCALTC_LPM_SW_MODE_LPM_SW_MODE_BIT                            (0x00010000)

#define RG_RXDFE_FCCALTC_LPM_SW_MODE_LPM_SW_TRG_LSB                             (0)
#define RG_RXDFE_FCCALTC_LPM_SW_MODE_LPM_SW_TRG_WIDTH                           (1)
#define RG_RXDFE_FCCALTC_LPM_SW_MODE_LPM_SW_TRG_MASK                            (0x00000001)
#define RG_RXDFE_FCCALTC_LPM_SW_MODE_LPM_SW_TRG_BIT                             (0x00000001)

#define RG_RXDFE_FCCALTC_IRQ_RXK_READBACK_CLR_TGL_LSB                           (16)
#define RG_RXDFE_FCCALTC_IRQ_RXK_READBACK_CLR_TGL_WIDTH                         (1)
#define RG_RXDFE_FCCALTC_IRQ_RXK_READBACK_CLR_TGL_MASK                          (0x00010000)
#define RG_RXDFE_FCCALTC_IRQ_RXK_READBACK_CLR_TGL_BIT                           (0x00010000)

#define RG_RXDFE_FCCALTC_IRQ_RXK_READBACK_STATUS_LSB                            (0)
#define RG_RXDFE_FCCALTC_IRQ_RXK_READBACK_STATUS_WIDTH                          (1)
#define RG_RXDFE_FCCALTC_IRQ_RXK_READBACK_STATUS_MASK                           (0x00000001)
#define RG_RXDFE_FCCALTC_IRQ_RXK_READBACK_STATUS_BIT                            (0x00000001)

#define RG_RXDFE_FCCALTC_WIN_RO_WIN_LSB                                         (0)
#define RG_RXDFE_FCCALTC_WIN_RO_WIN_WIDTH                                       (32)
#define RG_RXDFE_FCCALTC_WIN_RO_WIN_MASK                                        (0xFFFFFFFF)

#define RG_RXDFE_FCCALTC_DBG_DBG_CLR_LSB                                        (31)
#define RG_RXDFE_FCCALTC_DBG_DBG_CLR_WIDTH                                      (1)
#define RG_RXDFE_FCCALTC_DBG_DBG_CLR_MASK                                       (0x80000000)
#define RG_RXDFE_FCCALTC_DBG_DBG_CLR_BIT                                        (0x80000000)

#define RG_RXDFE_FCCALTC_DBG_DBG_FLAG_LSB                                       (0)
#define RG_RXDFE_FCCALTC_DBG_DBG_FLAG_WIDTH                                     (12)
#define RG_RXDFE_FCCALTC_DBG_DBG_FLAG_MASK                                      (0x00000FFF)

#define RG_RXDFE_FCCALTC_DUMP_dump_atimer_sel_LSB                               (24)
#define RG_RXDFE_FCCALTC_DUMP_dump_atimer_sel_WIDTH                             (2)
#define RG_RXDFE_FCCALTC_DUMP_dump_atimer_sel_MASK                              (0x03000000)

#define RG_RXDFE_FCCALTC_DUMP_dump_stimer_sel_LSB                               (16)
#define RG_RXDFE_FCCALTC_DUMP_dump_stimer_sel_WIDTH                             (5)
#define RG_RXDFE_FCCALTC_DUMP_dump_stimer_sel_MASK                              (0x001F0000)

#define RG_RXDFE_FCCALTC_DUMP_dump_en_LSB                                       (0)
#define RG_RXDFE_FCCALTC_DUMP_dump_en_WIDTH                                     (5)
#define RG_RXDFE_FCCALTC_DUMP_dump_en_MASK                                      (0x0000001F)

#define RXDFE_FC_WBUF_P_SWAP_P_SWAP_LSB                                         (0)
#define RXDFE_FC_WBUF_P_SWAP_P_SWAP_WIDTH                                       (1)
#define RXDFE_FC_WBUF_P_SWAP_P_SWAP_MASK                                        (0x00000001)
#define RXDFE_FC_WBUF_P_SWAP_P_SWAP_BIT                                         (0x00000001)

#define RXDFE_FC_WBUF_A_SWAP_P0_A_SWAP_P0_LSB                                   (0)
#define RXDFE_FC_WBUF_A_SWAP_P0_A_SWAP_P0_WIDTH                                 (1)
#define RXDFE_FC_WBUF_A_SWAP_P0_A_SWAP_P0_MASK                                  (0x00000001)
#define RXDFE_FC_WBUF_A_SWAP_P0_A_SWAP_P0_BIT                                   (0x00000001)

#define RXDFE_FC_WBUF_MS_WB_0_P0_WB_COEF_3_P0_LSB                               (24)
#define RXDFE_FC_WBUF_MS_WB_0_P0_WB_COEF_3_P0_WIDTH                             (7)
#define RXDFE_FC_WBUF_MS_WB_0_P0_WB_COEF_3_P0_MASK                              (0x7F000000)

#define RXDFE_FC_WBUF_MS_WB_0_P0_WB_COEF_2_P0_LSB                               (16)
#define RXDFE_FC_WBUF_MS_WB_0_P0_WB_COEF_2_P0_WIDTH                             (7)
#define RXDFE_FC_WBUF_MS_WB_0_P0_WB_COEF_2_P0_MASK                              (0x007F0000)

#define RXDFE_FC_WBUF_MS_WB_0_P0_WB_COEF_1_P0_LSB                               (8)
#define RXDFE_FC_WBUF_MS_WB_0_P0_WB_COEF_1_P0_WIDTH                             (7)
#define RXDFE_FC_WBUF_MS_WB_0_P0_WB_COEF_1_P0_MASK                              (0x00007F00)

#define RXDFE_FC_WBUF_MS_WB_0_P0_WB_COEF_0_P0_LSB                               (0)
#define RXDFE_FC_WBUF_MS_WB_0_P0_WB_COEF_0_P0_WIDTH                             (7)
#define RXDFE_FC_WBUF_MS_WB_0_P0_WB_COEF_0_P0_MASK                              (0x0000007F)

#define RXDFE_FC_WBUF_MS_WB_1_P0_WB_COEF_4_P0_LSB                               (0)
#define RXDFE_FC_WBUF_MS_WB_1_P0_WB_COEF_4_P0_WIDTH                             (7)
#define RXDFE_FC_WBUF_MS_WB_1_P0_WB_COEF_4_P0_MASK                              (0x0000007F)

#define RXDFE_FC_WBUF_A_SWAP_P1_A_SWAP_P1_LSB                                   (0)
#define RXDFE_FC_WBUF_A_SWAP_P1_A_SWAP_P1_WIDTH                                 (1)
#define RXDFE_FC_WBUF_A_SWAP_P1_A_SWAP_P1_MASK                                  (0x00000001)
#define RXDFE_FC_WBUF_A_SWAP_P1_A_SWAP_P1_BIT                                   (0x00000001)

#define RXDFE_FC_WBUF_MS_WB_0_P1_WB_COEF_3_P1_LSB                               (24)
#define RXDFE_FC_WBUF_MS_WB_0_P1_WB_COEF_3_P1_WIDTH                             (7)
#define RXDFE_FC_WBUF_MS_WB_0_P1_WB_COEF_3_P1_MASK                              (0x7F000000)

#define RXDFE_FC_WBUF_MS_WB_0_P1_WB_COEF_2_P1_LSB                               (16)
#define RXDFE_FC_WBUF_MS_WB_0_P1_WB_COEF_2_P1_WIDTH                             (7)
#define RXDFE_FC_WBUF_MS_WB_0_P1_WB_COEF_2_P1_MASK                              (0x007F0000)

#define RXDFE_FC_WBUF_MS_WB_0_P1_WB_COEF_1_P1_LSB                               (8)
#define RXDFE_FC_WBUF_MS_WB_0_P1_WB_COEF_1_P1_WIDTH                             (7)
#define RXDFE_FC_WBUF_MS_WB_0_P1_WB_COEF_1_P1_MASK                              (0x00007F00)

#define RXDFE_FC_WBUF_MS_WB_0_P1_WB_COEF_0_P1_LSB                               (0)
#define RXDFE_FC_WBUF_MS_WB_0_P1_WB_COEF_0_P1_WIDTH                             (7)
#define RXDFE_FC_WBUF_MS_WB_0_P1_WB_COEF_0_P1_MASK                              (0x0000007F)

#define RXDFE_FC_WBUF_MS_WB_1_P1_WB_COEF_4_P1_LSB                               (0)
#define RXDFE_FC_WBUF_MS_WB_1_P1_WB_COEF_4_P1_WIDTH                             (7)
#define RXDFE_FC_WBUF_MS_WB_1_P1_WB_COEF_4_P1_MASK                              (0x0000007F)

#define RXDFE_FC_WBUF_P_CON_P0_A0_SW_DCOC_COMP_EN_P0_A0_LSB                     (20)
#define RXDFE_FC_WBUF_P_CON_P0_A0_SW_DCOC_COMP_EN_P0_A0_WIDTH                   (1)
#define RXDFE_FC_WBUF_P_CON_P0_A0_SW_DCOC_COMP_EN_P0_A0_MASK                    (0x00100000)
#define RXDFE_FC_WBUF_P_CON_P0_A0_SW_DCOC_COMP_EN_P0_A0_BIT                     (0x00100000)

#define RXDFE_FC_WBUF_P_CON_P0_A0_P_FDPM_EN_P0_A0_LSB                           (15)
#define RXDFE_FC_WBUF_P_CON_P0_A0_P_FDPM_EN_P0_A0_WIDTH                         (1)
#define RXDFE_FC_WBUF_P_CON_P0_A0_P_FDPM_EN_P0_A0_MASK                          (0x00008000)
#define RXDFE_FC_WBUF_P_CON_P0_A0_P_FDPM_EN_P0_A0_BIT                           (0x00008000)

#define RXDFE_FC_WBUF_P_CON_P0_A0_P_RFEQ_EN_P0_A0_LSB                           (14)
#define RXDFE_FC_WBUF_P_CON_P0_A0_P_RFEQ_EN_P0_A0_WIDTH                         (1)
#define RXDFE_FC_WBUF_P_CON_P0_A0_P_RFEQ_EN_P0_A0_MASK                          (0x00004000)
#define RXDFE_FC_WBUF_P_CON_P0_A0_P_RFEQ_EN_P0_A0_BIT                           (0x00004000)

#define RXDFE_FC_WBUF_P_CON_P0_A0_P_IQC_EN_P0_A0_LSB                            (13)
#define RXDFE_FC_WBUF_P_CON_P0_A0_P_IQC_EN_P0_A0_WIDTH                          (1)
#define RXDFE_FC_WBUF_P_CON_P0_A0_P_IQC_EN_P0_A0_MASK                           (0x00002000)
#define RXDFE_FC_WBUF_P_CON_P0_A0_P_IQC_EN_P0_A0_BIT                            (0x00002000)

#define RXDFE_FC_WBUF_P_CON_P0_A0_P_NBIF_EN_P0_A0_LSB                           (12)
#define RXDFE_FC_WBUF_P_CON_P0_A0_P_NBIF_EN_P0_A0_WIDTH                         (1)
#define RXDFE_FC_WBUF_P_CON_P0_A0_P_NBIF_EN_P0_A0_MASK                          (0x00001000)
#define RXDFE_FC_WBUF_P_CON_P0_A0_P_NBIF_EN_P0_A0_BIT                           (0x00001000)

#define RXDFE_FC_WBUF_P_CON_P0_A0_Q_INV_P0_A0_LSB                               (10)
#define RXDFE_FC_WBUF_P_CON_P0_A0_Q_INV_P0_A0_WIDTH                             (1)
#define RXDFE_FC_WBUF_P_CON_P0_A0_Q_INV_P0_A0_MASK                              (0x00000400)
#define RXDFE_FC_WBUF_P_CON_P0_A0_Q_INV_P0_A0_BIT                               (0x00000400)

#define RXDFE_FC_WBUF_P_CON_P0_A0_I_INV_P0_A0_LSB                               (9)
#define RXDFE_FC_WBUF_P_CON_P0_A0_I_INV_P0_A0_WIDTH                             (1)
#define RXDFE_FC_WBUF_P_CON_P0_A0_I_INV_P0_A0_MASK                              (0x00000200)
#define RXDFE_FC_WBUF_P_CON_P0_A0_I_INV_P0_A0_BIT                               (0x00000200)

#define RXDFE_FC_WBUF_P_CON_P0_A0_IQ_SWAP_P0_A0_LSB                             (8)
#define RXDFE_FC_WBUF_P_CON_P0_A0_IQ_SWAP_P0_A0_WIDTH                           (1)
#define RXDFE_FC_WBUF_P_CON_P0_A0_IQ_SWAP_P0_A0_MASK                            (0x00000100)
#define RXDFE_FC_WBUF_P_CON_P0_A0_IQ_SWAP_P0_A0_BIT                             (0x00000100)

#define RXDFE_FC_WBUF_P_CON_P0_A0_ADC_MODE_P0_A0_LSB                            (4)
#define RXDFE_FC_WBUF_P_CON_P0_A0_ADC_MODE_P0_A0_WIDTH                          (4)
#define RXDFE_FC_WBUF_P_CON_P0_A0_ADC_MODE_P0_A0_MASK                           (0x000000F0)

#define RXDFE_FC_WBUF_P_CON_P0_A0_P_MODE_P0_A0_LSB                              (0)
#define RXDFE_FC_WBUF_P_CON_P0_A0_P_MODE_P0_A0_WIDTH                            (4)
#define RXDFE_FC_WBUF_P_CON_P0_A0_P_MODE_P0_A0_MASK                             (0x0000000F)

#define RXDFE_FC_WBUF_SW_DCOC_P0_A0_SW_DCOC_COMP_Q_P0_A0_LSB                    (16)
#define RXDFE_FC_WBUF_SW_DCOC_P0_A0_SW_DCOC_COMP_Q_P0_A0_WIDTH                  (15)
#define RXDFE_FC_WBUF_SW_DCOC_P0_A0_SW_DCOC_COMP_Q_P0_A0_MASK                   (0x7FFF0000)

#define RXDFE_FC_WBUF_SW_DCOC_P0_A0_SW_DCOC_COMP_I_P0_A0_LSB                    (0)
#define RXDFE_FC_WBUF_SW_DCOC_P0_A0_SW_DCOC_COMP_I_P0_A0_WIDTH                  (15)
#define RXDFE_FC_WBUF_SW_DCOC_P0_A0_SW_DCOC_COMP_I_P0_A0_MASK                   (0x00007FFF)

#define RXDFE_FC_WBUF_P_CON_P0_A1_SW_DCOC_COMP_EN_P0_A1_LSB                     (20)
#define RXDFE_FC_WBUF_P_CON_P0_A1_SW_DCOC_COMP_EN_P0_A1_WIDTH                   (1)
#define RXDFE_FC_WBUF_P_CON_P0_A1_SW_DCOC_COMP_EN_P0_A1_MASK                    (0x00100000)
#define RXDFE_FC_WBUF_P_CON_P0_A1_SW_DCOC_COMP_EN_P0_A1_BIT                     (0x00100000)

#define RXDFE_FC_WBUF_P_CON_P0_A1_P_FDPM_EN_P0_A1_LSB                           (15)
#define RXDFE_FC_WBUF_P_CON_P0_A1_P_FDPM_EN_P0_A1_WIDTH                         (1)
#define RXDFE_FC_WBUF_P_CON_P0_A1_P_FDPM_EN_P0_A1_MASK                          (0x00008000)
#define RXDFE_FC_WBUF_P_CON_P0_A1_P_FDPM_EN_P0_A1_BIT                           (0x00008000)

#define RXDFE_FC_WBUF_P_CON_P0_A1_P_RFEQ_EN_P0_A1_LSB                           (14)
#define RXDFE_FC_WBUF_P_CON_P0_A1_P_RFEQ_EN_P0_A1_WIDTH                         (1)
#define RXDFE_FC_WBUF_P_CON_P0_A1_P_RFEQ_EN_P0_A1_MASK                          (0x00004000)
#define RXDFE_FC_WBUF_P_CON_P0_A1_P_RFEQ_EN_P0_A1_BIT                           (0x00004000)

#define RXDFE_FC_WBUF_P_CON_P0_A1_P_IQC_EN_P0_A1_LSB                            (13)
#define RXDFE_FC_WBUF_P_CON_P0_A1_P_IQC_EN_P0_A1_WIDTH                          (1)
#define RXDFE_FC_WBUF_P_CON_P0_A1_P_IQC_EN_P0_A1_MASK                           (0x00002000)
#define RXDFE_FC_WBUF_P_CON_P0_A1_P_IQC_EN_P0_A1_BIT                            (0x00002000)

#define RXDFE_FC_WBUF_P_CON_P0_A1_P_NBIF_EN_P0_A1_LSB                           (12)
#define RXDFE_FC_WBUF_P_CON_P0_A1_P_NBIF_EN_P0_A1_WIDTH                         (1)
#define RXDFE_FC_WBUF_P_CON_P0_A1_P_NBIF_EN_P0_A1_MASK                          (0x00001000)
#define RXDFE_FC_WBUF_P_CON_P0_A1_P_NBIF_EN_P0_A1_BIT                           (0x00001000)

#define RXDFE_FC_WBUF_P_CON_P0_A1_Q_INV_P0_A1_LSB                               (10)
#define RXDFE_FC_WBUF_P_CON_P0_A1_Q_INV_P0_A1_WIDTH                             (1)
#define RXDFE_FC_WBUF_P_CON_P0_A1_Q_INV_P0_A1_MASK                              (0x00000400)
#define RXDFE_FC_WBUF_P_CON_P0_A1_Q_INV_P0_A1_BIT                               (0x00000400)

#define RXDFE_FC_WBUF_P_CON_P0_A1_I_INV_P0_A1_LSB                               (9)
#define RXDFE_FC_WBUF_P_CON_P0_A1_I_INV_P0_A1_WIDTH                             (1)
#define RXDFE_FC_WBUF_P_CON_P0_A1_I_INV_P0_A1_MASK                              (0x00000200)
#define RXDFE_FC_WBUF_P_CON_P0_A1_I_INV_P0_A1_BIT                               (0x00000200)

#define RXDFE_FC_WBUF_P_CON_P0_A1_IQ_SWAP_P0_A1_LSB                             (8)
#define RXDFE_FC_WBUF_P_CON_P0_A1_IQ_SWAP_P0_A1_WIDTH                           (1)
#define RXDFE_FC_WBUF_P_CON_P0_A1_IQ_SWAP_P0_A1_MASK                            (0x00000100)
#define RXDFE_FC_WBUF_P_CON_P0_A1_IQ_SWAP_P0_A1_BIT                             (0x00000100)

#define RXDFE_FC_WBUF_P_CON_P0_A1_ADC_MODE_P0_A1_LSB                            (4)
#define RXDFE_FC_WBUF_P_CON_P0_A1_ADC_MODE_P0_A1_WIDTH                          (4)
#define RXDFE_FC_WBUF_P_CON_P0_A1_ADC_MODE_P0_A1_MASK                           (0x000000F0)

#define RXDFE_FC_WBUF_P_CON_P0_A1_P_MODE_P0_A1_LSB                              (0)
#define RXDFE_FC_WBUF_P_CON_P0_A1_P_MODE_P0_A1_WIDTH                            (4)
#define RXDFE_FC_WBUF_P_CON_P0_A1_P_MODE_P0_A1_MASK                             (0x0000000F)

#define RXDFE_FC_WBUF_SW_DCOC_P0_A1_SW_DCOC_COMP_Q_P0_A1_LSB                    (16)
#define RXDFE_FC_WBUF_SW_DCOC_P0_A1_SW_DCOC_COMP_Q_P0_A1_WIDTH                  (15)
#define RXDFE_FC_WBUF_SW_DCOC_P0_A1_SW_DCOC_COMP_Q_P0_A1_MASK                   (0x7FFF0000)

#define RXDFE_FC_WBUF_SW_DCOC_P0_A1_SW_DCOC_COMP_I_P0_A1_LSB                    (0)
#define RXDFE_FC_WBUF_SW_DCOC_P0_A1_SW_DCOC_COMP_I_P0_A1_WIDTH                  (15)
#define RXDFE_FC_WBUF_SW_DCOC_P0_A1_SW_DCOC_COMP_I_P0_A1_MASK                   (0x00007FFF)

#define RXDFE_FC_WBUF_P_CON_P1_A0_SW_DCOC_COMP_EN_P1_A0_LSB                     (20)
#define RXDFE_FC_WBUF_P_CON_P1_A0_SW_DCOC_COMP_EN_P1_A0_WIDTH                   (1)
#define RXDFE_FC_WBUF_P_CON_P1_A0_SW_DCOC_COMP_EN_P1_A0_MASK                    (0x00100000)
#define RXDFE_FC_WBUF_P_CON_P1_A0_SW_DCOC_COMP_EN_P1_A0_BIT                     (0x00100000)

#define RXDFE_FC_WBUF_P_CON_P1_A0_P_FDPM_EN_P1_A0_LSB                           (15)
#define RXDFE_FC_WBUF_P_CON_P1_A0_P_FDPM_EN_P1_A0_WIDTH                         (1)
#define RXDFE_FC_WBUF_P_CON_P1_A0_P_FDPM_EN_P1_A0_MASK                          (0x00008000)
#define RXDFE_FC_WBUF_P_CON_P1_A0_P_FDPM_EN_P1_A0_BIT                           (0x00008000)

#define RXDFE_FC_WBUF_P_CON_P1_A0_P_RFEQ_EN_P1_A0_LSB                           (14)
#define RXDFE_FC_WBUF_P_CON_P1_A0_P_RFEQ_EN_P1_A0_WIDTH                         (1)
#define RXDFE_FC_WBUF_P_CON_P1_A0_P_RFEQ_EN_P1_A0_MASK                          (0x00004000)
#define RXDFE_FC_WBUF_P_CON_P1_A0_P_RFEQ_EN_P1_A0_BIT                           (0x00004000)

#define RXDFE_FC_WBUF_P_CON_P1_A0_P_IQC_EN_P1_A0_LSB                            (13)
#define RXDFE_FC_WBUF_P_CON_P1_A0_P_IQC_EN_P1_A0_WIDTH                          (1)
#define RXDFE_FC_WBUF_P_CON_P1_A0_P_IQC_EN_P1_A0_MASK                           (0x00002000)
#define RXDFE_FC_WBUF_P_CON_P1_A0_P_IQC_EN_P1_A0_BIT                            (0x00002000)

#define RXDFE_FC_WBUF_P_CON_P1_A0_P_NBIF_EN_P1_A0_LSB                           (12)
#define RXDFE_FC_WBUF_P_CON_P1_A0_P_NBIF_EN_P1_A0_WIDTH                         (1)
#define RXDFE_FC_WBUF_P_CON_P1_A0_P_NBIF_EN_P1_A0_MASK                          (0x00001000)
#define RXDFE_FC_WBUF_P_CON_P1_A0_P_NBIF_EN_P1_A0_BIT                           (0x00001000)

#define RXDFE_FC_WBUF_P_CON_P1_A0_Q_INV_P1_A0_LSB                               (10)
#define RXDFE_FC_WBUF_P_CON_P1_A0_Q_INV_P1_A0_WIDTH                             (1)
#define RXDFE_FC_WBUF_P_CON_P1_A0_Q_INV_P1_A0_MASK                              (0x00000400)
#define RXDFE_FC_WBUF_P_CON_P1_A0_Q_INV_P1_A0_BIT                               (0x00000400)

#define RXDFE_FC_WBUF_P_CON_P1_A0_I_INV_P1_A0_LSB                               (9)
#define RXDFE_FC_WBUF_P_CON_P1_A0_I_INV_P1_A0_WIDTH                             (1)
#define RXDFE_FC_WBUF_P_CON_P1_A0_I_INV_P1_A0_MASK                              (0x00000200)
#define RXDFE_FC_WBUF_P_CON_P1_A0_I_INV_P1_A0_BIT                               (0x00000200)

#define RXDFE_FC_WBUF_P_CON_P1_A0_IQ_SWAP_P1_A0_LSB                             (8)
#define RXDFE_FC_WBUF_P_CON_P1_A0_IQ_SWAP_P1_A0_WIDTH                           (1)
#define RXDFE_FC_WBUF_P_CON_P1_A0_IQ_SWAP_P1_A0_MASK                            (0x00000100)
#define RXDFE_FC_WBUF_P_CON_P1_A0_IQ_SWAP_P1_A0_BIT                             (0x00000100)

#define RXDFE_FC_WBUF_P_CON_P1_A0_ADC_MODE_P1_A0_LSB                            (4)
#define RXDFE_FC_WBUF_P_CON_P1_A0_ADC_MODE_P1_A0_WIDTH                          (4)
#define RXDFE_FC_WBUF_P_CON_P1_A0_ADC_MODE_P1_A0_MASK                           (0x000000F0)

#define RXDFE_FC_WBUF_P_CON_P1_A0_P_MODE_P1_A0_LSB                              (0)
#define RXDFE_FC_WBUF_P_CON_P1_A0_P_MODE_P1_A0_WIDTH                            (4)
#define RXDFE_FC_WBUF_P_CON_P1_A0_P_MODE_P1_A0_MASK                             (0x0000000F)

#define RXDFE_FC_WBUF_SW_DCOC_P1_A0_SW_DCOC_COMP_Q_P1_A0_LSB                    (16)
#define RXDFE_FC_WBUF_SW_DCOC_P1_A0_SW_DCOC_COMP_Q_P1_A0_WIDTH                  (15)
#define RXDFE_FC_WBUF_SW_DCOC_P1_A0_SW_DCOC_COMP_Q_P1_A0_MASK                   (0x7FFF0000)

#define RXDFE_FC_WBUF_SW_DCOC_P1_A0_SW_DCOC_COMP_I_P1_A0_LSB                    (0)
#define RXDFE_FC_WBUF_SW_DCOC_P1_A0_SW_DCOC_COMP_I_P1_A0_WIDTH                  (15)
#define RXDFE_FC_WBUF_SW_DCOC_P1_A0_SW_DCOC_COMP_I_P1_A0_MASK                   (0x00007FFF)

#define RXDFE_FC_WBUF_P_CON_P1_A1_SW_DCOC_COMP_EN_P1_A1_LSB                     (20)
#define RXDFE_FC_WBUF_P_CON_P1_A1_SW_DCOC_COMP_EN_P1_A1_WIDTH                   (1)
#define RXDFE_FC_WBUF_P_CON_P1_A1_SW_DCOC_COMP_EN_P1_A1_MASK                    (0x00100000)
#define RXDFE_FC_WBUF_P_CON_P1_A1_SW_DCOC_COMP_EN_P1_A1_BIT                     (0x00100000)

#define RXDFE_FC_WBUF_P_CON_P1_A1_P_FDPM_EN_P1_A1_LSB                           (15)
#define RXDFE_FC_WBUF_P_CON_P1_A1_P_FDPM_EN_P1_A1_WIDTH                         (1)
#define RXDFE_FC_WBUF_P_CON_P1_A1_P_FDPM_EN_P1_A1_MASK                          (0x00008000)
#define RXDFE_FC_WBUF_P_CON_P1_A1_P_FDPM_EN_P1_A1_BIT                           (0x00008000)

#define RXDFE_FC_WBUF_P_CON_P1_A1_P_RFEQ_EN_P1_A1_LSB                           (14)
#define RXDFE_FC_WBUF_P_CON_P1_A1_P_RFEQ_EN_P1_A1_WIDTH                         (1)
#define RXDFE_FC_WBUF_P_CON_P1_A1_P_RFEQ_EN_P1_A1_MASK                          (0x00004000)
#define RXDFE_FC_WBUF_P_CON_P1_A1_P_RFEQ_EN_P1_A1_BIT                           (0x00004000)

#define RXDFE_FC_WBUF_P_CON_P1_A1_P_IQC_EN_P1_A1_LSB                            (13)
#define RXDFE_FC_WBUF_P_CON_P1_A1_P_IQC_EN_P1_A1_WIDTH                          (1)
#define RXDFE_FC_WBUF_P_CON_P1_A1_P_IQC_EN_P1_A1_MASK                           (0x00002000)
#define RXDFE_FC_WBUF_P_CON_P1_A1_P_IQC_EN_P1_A1_BIT                            (0x00002000)

#define RXDFE_FC_WBUF_P_CON_P1_A1_P_NBIF_EN_P1_A1_LSB                           (12)
#define RXDFE_FC_WBUF_P_CON_P1_A1_P_NBIF_EN_P1_A1_WIDTH                         (1)
#define RXDFE_FC_WBUF_P_CON_P1_A1_P_NBIF_EN_P1_A1_MASK                          (0x00001000)
#define RXDFE_FC_WBUF_P_CON_P1_A1_P_NBIF_EN_P1_A1_BIT                           (0x00001000)

#define RXDFE_FC_WBUF_P_CON_P1_A1_Q_INV_P1_A1_LSB                               (10)
#define RXDFE_FC_WBUF_P_CON_P1_A1_Q_INV_P1_A1_WIDTH                             (1)
#define RXDFE_FC_WBUF_P_CON_P1_A1_Q_INV_P1_A1_MASK                              (0x00000400)
#define RXDFE_FC_WBUF_P_CON_P1_A1_Q_INV_P1_A1_BIT                               (0x00000400)

#define RXDFE_FC_WBUF_P_CON_P1_A1_I_INV_P1_A1_LSB                               (9)
#define RXDFE_FC_WBUF_P_CON_P1_A1_I_INV_P1_A1_WIDTH                             (1)
#define RXDFE_FC_WBUF_P_CON_P1_A1_I_INV_P1_A1_MASK                              (0x00000200)
#define RXDFE_FC_WBUF_P_CON_P1_A1_I_INV_P1_A1_BIT                               (0x00000200)

#define RXDFE_FC_WBUF_P_CON_P1_A1_IQ_SWAP_P1_A1_LSB                             (8)
#define RXDFE_FC_WBUF_P_CON_P1_A1_IQ_SWAP_P1_A1_WIDTH                           (1)
#define RXDFE_FC_WBUF_P_CON_P1_A1_IQ_SWAP_P1_A1_MASK                            (0x00000100)
#define RXDFE_FC_WBUF_P_CON_P1_A1_IQ_SWAP_P1_A1_BIT                             (0x00000100)

#define RXDFE_FC_WBUF_P_CON_P1_A1_ADC_MODE_P1_A1_LSB                            (4)
#define RXDFE_FC_WBUF_P_CON_P1_A1_ADC_MODE_P1_A1_WIDTH                          (4)
#define RXDFE_FC_WBUF_P_CON_P1_A1_ADC_MODE_P1_A1_MASK                           (0x000000F0)

#define RXDFE_FC_WBUF_P_CON_P1_A1_P_MODE_P1_A1_LSB                              (0)
#define RXDFE_FC_WBUF_P_CON_P1_A1_P_MODE_P1_A1_WIDTH                            (4)
#define RXDFE_FC_WBUF_P_CON_P1_A1_P_MODE_P1_A1_MASK                             (0x0000000F)

#define RXDFE_FC_WBUF_SW_DCOC_P1_A1_SW_DCOC_COMP_Q_P1_A1_LSB                    (16)
#define RXDFE_FC_WBUF_SW_DCOC_P1_A1_SW_DCOC_COMP_Q_P1_A1_WIDTH                  (15)
#define RXDFE_FC_WBUF_SW_DCOC_P1_A1_SW_DCOC_COMP_Q_P1_A1_MASK                   (0x7FFF0000)

#define RXDFE_FC_WBUF_SW_DCOC_P1_A1_SW_DCOC_COMP_I_P1_A1_LSB                    (0)
#define RXDFE_FC_WBUF_SW_DCOC_P1_A1_SW_DCOC_COMP_I_P1_A1_WIDTH                  (15)
#define RXDFE_FC_WBUF_SW_DCOC_P1_A1_SW_DCOC_COMP_I_P1_A1_MASK                   (0x00007FFF)

#define RXDFE_FC_WBUF_C_CON_C0_A0_SW_NCO_LNA_COMP_EN_C0_A0_LSB                  (22)
#define RXDFE_FC_WBUF_C_CON_C0_A0_SW_NCO_LNA_COMP_EN_C0_A0_WIDTH                (1)
#define RXDFE_FC_WBUF_C_CON_C0_A0_SW_NCO_LNA_COMP_EN_C0_A0_MASK                 (0x00400000)
#define RXDFE_FC_WBUF_C_CON_C0_A0_SW_NCO_LNA_COMP_EN_C0_A0_BIT                  (0x00400000)

#define RXDFE_FC_WBUF_C_CON_C0_A0_SW_DAGC_EN_C0_A0_LSB                          (21)
#define RXDFE_FC_WBUF_C_CON_C0_A0_SW_DAGC_EN_C0_A0_WIDTH                        (1)
#define RXDFE_FC_WBUF_C_CON_C0_A0_SW_DAGC_EN_C0_A0_MASK                         (0x00200000)
#define RXDFE_FC_WBUF_C_CON_C0_A0_SW_DAGC_EN_C0_A0_BIT                          (0x00200000)

#define RXDFE_FC_WBUF_C_CON_C0_A0_SW_CS_DAGC_EN_C0_A0_LSB                       (20)
#define RXDFE_FC_WBUF_C_CON_C0_A0_SW_CS_DAGC_EN_C0_A0_WIDTH                     (1)
#define RXDFE_FC_WBUF_C_CON_C0_A0_SW_CS_DAGC_EN_C0_A0_MASK                      (0x00100000)
#define RXDFE_FC_WBUF_C_CON_C0_A0_SW_CS_DAGC_EN_C0_A0_BIT                       (0x00100000)

#define RXDFE_FC_WBUF_C_CON_C0_A0_C_NCO_MBSFN_EN_C0_A0_LSB                      (13)
#define RXDFE_FC_WBUF_C_CON_C0_A0_C_NCO_MBSFN_EN_C0_A0_WIDTH                    (1)
#define RXDFE_FC_WBUF_C_CON_C0_A0_C_NCO_MBSFN_EN_C0_A0_MASK                     (0x00002000)
#define RXDFE_FC_WBUF_C_CON_C0_A0_C_NCO_MBSFN_EN_C0_A0_BIT                      (0x00002000)

#define RXDFE_FC_WBUF_C_CON_C0_A0_C_NCO_EN_C0_A0_LSB                            (12)
#define RXDFE_FC_WBUF_C_CON_C0_A0_C_NCO_EN_C0_A0_WIDTH                          (1)
#define RXDFE_FC_WBUF_C_CON_C0_A0_C_NCO_EN_C0_A0_MASK                           (0x00001000)
#define RXDFE_FC_WBUF_C_CON_C0_A0_C_NCO_EN_C0_A0_BIT                            (0x00001000)

#define RXDFE_FC_WBUF_C_CON_C0_A0_MU_GEN_C2K_MODE_C0_A0_LSB                     (8)
#define RXDFE_FC_WBUF_C_CON_C0_A0_MU_GEN_C2K_MODE_C0_A0_WIDTH                   (1)
#define RXDFE_FC_WBUF_C_CON_C0_A0_MU_GEN_C2K_MODE_C0_A0_MASK                    (0x00000100)
#define RXDFE_FC_WBUF_C_CON_C0_A0_MU_GEN_C2K_MODE_C0_A0_BIT                     (0x00000100)

#define RXDFE_FC_WBUF_C_CON_C0_A0_C_IN_SEL_C0_A0_LSB                            (4)
#define RXDFE_FC_WBUF_C_CON_C0_A0_C_IN_SEL_C0_A0_WIDTH                          (1)
#define RXDFE_FC_WBUF_C_CON_C0_A0_C_IN_SEL_C0_A0_MASK                           (0x00000010)
#define RXDFE_FC_WBUF_C_CON_C0_A0_C_IN_SEL_C0_A0_BIT                            (0x00000010)

#define RXDFE_FC_WBUF_C_CON_C0_A0_C_MODE_C0_A0_LSB                              (0)
#define RXDFE_FC_WBUF_C_CON_C0_A0_C_MODE_C0_A0_WIDTH                            (4)
#define RXDFE_FC_WBUF_C_CON_C0_A0_C_MODE_C0_A0_MASK                             (0x0000000F)

#define RXDFE_FC_WBUF_SW_DAGC_C0_A0_SW_DAGC_EXP_C0_A0_LSB                       (8)
#define RXDFE_FC_WBUF_SW_DAGC_C0_A0_SW_DAGC_EXP_C0_A0_WIDTH                     (5)
#define RXDFE_FC_WBUF_SW_DAGC_C0_A0_SW_DAGC_EXP_C0_A0_MASK                      (0x00001F00)

#define RXDFE_FC_WBUF_SW_DAGC_C0_A0_SW_DAGC_MAN_C0_A0_LSB                       (0)
#define RXDFE_FC_WBUF_SW_DAGC_C0_A0_SW_DAGC_MAN_C0_A0_WIDTH                     (7)
#define RXDFE_FC_WBUF_SW_DAGC_C0_A0_SW_DAGC_MAN_C0_A0_MASK                      (0x0000007F)

#define RXDFE_FC_WBUF_SW_CS_DAGC_C0_A0_SW_CS_DAGC_EXP_C0_A0_LSB                 (8)
#define RXDFE_FC_WBUF_SW_CS_DAGC_C0_A0_SW_CS_DAGC_EXP_C0_A0_WIDTH               (5)
#define RXDFE_FC_WBUF_SW_CS_DAGC_C0_A0_SW_CS_DAGC_EXP_C0_A0_MASK                (0x00001F00)

#define RXDFE_FC_WBUF_SW_CS_DAGC_C0_A0_SW_CS_DAGC_MAN_C0_A0_LSB                 (0)
#define RXDFE_FC_WBUF_SW_CS_DAGC_C0_A0_SW_CS_DAGC_MAN_C0_A0_WIDTH               (7)
#define RXDFE_FC_WBUF_SW_CS_DAGC_C0_A0_SW_CS_DAGC_MAN_C0_A0_MASK                (0x0000007F)

#define RXDFE_FC_WBUF_SW_NCO_LNA_COMP_C0_A0_SW_NCO_LNA_COMP_C0_A0_LSB           (0)
#define RXDFE_FC_WBUF_SW_NCO_LNA_COMP_C0_A0_SW_NCO_LNA_COMP_C0_A0_WIDTH         (23)
#define RXDFE_FC_WBUF_SW_NCO_LNA_COMP_C0_A0_SW_NCO_LNA_COMP_C0_A0_MASK          (0x007FFFFF)

#define RXDFE_FC_WBUF_C_CON_C0_A1_SW_NCO_LNA_COMP_EN_C0_A1_LSB                  (22)
#define RXDFE_FC_WBUF_C_CON_C0_A1_SW_NCO_LNA_COMP_EN_C0_A1_WIDTH                (1)
#define RXDFE_FC_WBUF_C_CON_C0_A1_SW_NCO_LNA_COMP_EN_C0_A1_MASK                 (0x00400000)
#define RXDFE_FC_WBUF_C_CON_C0_A1_SW_NCO_LNA_COMP_EN_C0_A1_BIT                  (0x00400000)

#define RXDFE_FC_WBUF_C_CON_C0_A1_SW_DAGC_EN_C0_A1_LSB                          (21)
#define RXDFE_FC_WBUF_C_CON_C0_A1_SW_DAGC_EN_C0_A1_WIDTH                        (1)
#define RXDFE_FC_WBUF_C_CON_C0_A1_SW_DAGC_EN_C0_A1_MASK                         (0x00200000)
#define RXDFE_FC_WBUF_C_CON_C0_A1_SW_DAGC_EN_C0_A1_BIT                          (0x00200000)

#define RXDFE_FC_WBUF_C_CON_C0_A1_SW_CS_DAGC_EN_C0_A1_LSB                       (20)
#define RXDFE_FC_WBUF_C_CON_C0_A1_SW_CS_DAGC_EN_C0_A1_WIDTH                     (1)
#define RXDFE_FC_WBUF_C_CON_C0_A1_SW_CS_DAGC_EN_C0_A1_MASK                      (0x00100000)
#define RXDFE_FC_WBUF_C_CON_C0_A1_SW_CS_DAGC_EN_C0_A1_BIT                       (0x00100000)

#define RXDFE_FC_WBUF_C_CON_C0_A1_C_NCO_MBSFN_EN_C0_A1_LSB                      (13)
#define RXDFE_FC_WBUF_C_CON_C0_A1_C_NCO_MBSFN_EN_C0_A1_WIDTH                    (1)
#define RXDFE_FC_WBUF_C_CON_C0_A1_C_NCO_MBSFN_EN_C0_A1_MASK                     (0x00002000)
#define RXDFE_FC_WBUF_C_CON_C0_A1_C_NCO_MBSFN_EN_C0_A1_BIT                      (0x00002000)

#define RXDFE_FC_WBUF_C_CON_C0_A1_C_NCO_EN_C0_A1_LSB                            (12)
#define RXDFE_FC_WBUF_C_CON_C0_A1_C_NCO_EN_C0_A1_WIDTH                          (1)
#define RXDFE_FC_WBUF_C_CON_C0_A1_C_NCO_EN_C0_A1_MASK                           (0x00001000)
#define RXDFE_FC_WBUF_C_CON_C0_A1_C_NCO_EN_C0_A1_BIT                            (0x00001000)

#define RXDFE_FC_WBUF_C_CON_C0_A1_MU_GEN_C2K_MODE_C0_A1_LSB                     (8)
#define RXDFE_FC_WBUF_C_CON_C0_A1_MU_GEN_C2K_MODE_C0_A1_WIDTH                   (1)
#define RXDFE_FC_WBUF_C_CON_C0_A1_MU_GEN_C2K_MODE_C0_A1_MASK                    (0x00000100)
#define RXDFE_FC_WBUF_C_CON_C0_A1_MU_GEN_C2K_MODE_C0_A1_BIT                     (0x00000100)

#define RXDFE_FC_WBUF_C_CON_C0_A1_C_IN_SEL_C0_A1_LSB                            (4)
#define RXDFE_FC_WBUF_C_CON_C0_A1_C_IN_SEL_C0_A1_WIDTH                          (1)
#define RXDFE_FC_WBUF_C_CON_C0_A1_C_IN_SEL_C0_A1_MASK                           (0x00000010)
#define RXDFE_FC_WBUF_C_CON_C0_A1_C_IN_SEL_C0_A1_BIT                            (0x00000010)

#define RXDFE_FC_WBUF_C_CON_C0_A1_C_MODE_C0_A1_LSB                              (0)
#define RXDFE_FC_WBUF_C_CON_C0_A1_C_MODE_C0_A1_WIDTH                            (4)
#define RXDFE_FC_WBUF_C_CON_C0_A1_C_MODE_C0_A1_MASK                             (0x0000000F)

#define RXDFE_FC_WBUF_SW_DAGC_C0_A1_SW_DAGC_EXP_C0_A1_LSB                       (8)
#define RXDFE_FC_WBUF_SW_DAGC_C0_A1_SW_DAGC_EXP_C0_A1_WIDTH                     (5)
#define RXDFE_FC_WBUF_SW_DAGC_C0_A1_SW_DAGC_EXP_C0_A1_MASK                      (0x00001F00)

#define RXDFE_FC_WBUF_SW_DAGC_C0_A1_SW_DAGC_MAN_C0_A1_LSB                       (0)
#define RXDFE_FC_WBUF_SW_DAGC_C0_A1_SW_DAGC_MAN_C0_A1_WIDTH                     (7)
#define RXDFE_FC_WBUF_SW_DAGC_C0_A1_SW_DAGC_MAN_C0_A1_MASK                      (0x0000007F)

#define RXDFE_FC_WBUF_SW_CS_DAGC_C0_A1_SW_CS_DAGC_EXP_C0_A1_LSB                 (8)
#define RXDFE_FC_WBUF_SW_CS_DAGC_C0_A1_SW_CS_DAGC_EXP_C0_A1_WIDTH               (5)
#define RXDFE_FC_WBUF_SW_CS_DAGC_C0_A1_SW_CS_DAGC_EXP_C0_A1_MASK                (0x00001F00)

#define RXDFE_FC_WBUF_SW_CS_DAGC_C0_A1_SW_CS_DAGC_MAN_C0_A1_LSB                 (0)
#define RXDFE_FC_WBUF_SW_CS_DAGC_C0_A1_SW_CS_DAGC_MAN_C0_A1_WIDTH               (7)
#define RXDFE_FC_WBUF_SW_CS_DAGC_C0_A1_SW_CS_DAGC_MAN_C0_A1_MASK                (0x0000007F)

#define RXDFE_FC_WBUF_SW_NCO_LNA_COMP_C0_A1_SW_NCO_LNA_COMP_C0_A1_LSB           (0)
#define RXDFE_FC_WBUF_SW_NCO_LNA_COMP_C0_A1_SW_NCO_LNA_COMP_C0_A1_WIDTH         (23)
#define RXDFE_FC_WBUF_SW_NCO_LNA_COMP_C0_A1_SW_NCO_LNA_COMP_C0_A1_MASK          (0x007FFFFF)

#define RXDFE_FC_WBUF_C_CON_C1_A0_SW_NCO_LNA_COMP_EN_C1_A0_LSB                  (22)
#define RXDFE_FC_WBUF_C_CON_C1_A0_SW_NCO_LNA_COMP_EN_C1_A0_WIDTH                (1)
#define RXDFE_FC_WBUF_C_CON_C1_A0_SW_NCO_LNA_COMP_EN_C1_A0_MASK                 (0x00400000)
#define RXDFE_FC_WBUF_C_CON_C1_A0_SW_NCO_LNA_COMP_EN_C1_A0_BIT                  (0x00400000)

#define RXDFE_FC_WBUF_C_CON_C1_A0_SW_DAGC_EN_C1_A0_LSB                          (21)
#define RXDFE_FC_WBUF_C_CON_C1_A0_SW_DAGC_EN_C1_A0_WIDTH                        (1)
#define RXDFE_FC_WBUF_C_CON_C1_A0_SW_DAGC_EN_C1_A0_MASK                         (0x00200000)
#define RXDFE_FC_WBUF_C_CON_C1_A0_SW_DAGC_EN_C1_A0_BIT                          (0x00200000)

#define RXDFE_FC_WBUF_C_CON_C1_A0_SW_CS_DAGC_EN_C1_A0_LSB                       (20)
#define RXDFE_FC_WBUF_C_CON_C1_A0_SW_CS_DAGC_EN_C1_A0_WIDTH                     (1)
#define RXDFE_FC_WBUF_C_CON_C1_A0_SW_CS_DAGC_EN_C1_A0_MASK                      (0x00100000)
#define RXDFE_FC_WBUF_C_CON_C1_A0_SW_CS_DAGC_EN_C1_A0_BIT                       (0x00100000)

#define RXDFE_FC_WBUF_C_CON_C1_A0_C_NCO_MBSFN_EN_C1_A0_LSB                      (13)
#define RXDFE_FC_WBUF_C_CON_C1_A0_C_NCO_MBSFN_EN_C1_A0_WIDTH                    (1)
#define RXDFE_FC_WBUF_C_CON_C1_A0_C_NCO_MBSFN_EN_C1_A0_MASK                     (0x00002000)
#define RXDFE_FC_WBUF_C_CON_C1_A0_C_NCO_MBSFN_EN_C1_A0_BIT                      (0x00002000)

#define RXDFE_FC_WBUF_C_CON_C1_A0_C_NCO_EN_C1_A0_LSB                            (12)
#define RXDFE_FC_WBUF_C_CON_C1_A0_C_NCO_EN_C1_A0_WIDTH                          (1)
#define RXDFE_FC_WBUF_C_CON_C1_A0_C_NCO_EN_C1_A0_MASK                           (0x00001000)
#define RXDFE_FC_WBUF_C_CON_C1_A0_C_NCO_EN_C1_A0_BIT                            (0x00001000)

#define RXDFE_FC_WBUF_C_CON_C1_A0_MU_GEN_C2K_MODE_C1_A0_LSB                     (8)
#define RXDFE_FC_WBUF_C_CON_C1_A0_MU_GEN_C2K_MODE_C1_A0_WIDTH                   (1)
#define RXDFE_FC_WBUF_C_CON_C1_A0_MU_GEN_C2K_MODE_C1_A0_MASK                    (0x00000100)
#define RXDFE_FC_WBUF_C_CON_C1_A0_MU_GEN_C2K_MODE_C1_A0_BIT                     (0x00000100)

#define RXDFE_FC_WBUF_C_CON_C1_A0_C_IN_SEL_C1_A0_LSB                            (4)
#define RXDFE_FC_WBUF_C_CON_C1_A0_C_IN_SEL_C1_A0_WIDTH                          (1)
#define RXDFE_FC_WBUF_C_CON_C1_A0_C_IN_SEL_C1_A0_MASK                           (0x00000010)
#define RXDFE_FC_WBUF_C_CON_C1_A0_C_IN_SEL_C1_A0_BIT                            (0x00000010)

#define RXDFE_FC_WBUF_C_CON_C1_A0_C_MODE_C1_A0_LSB                              (0)
#define RXDFE_FC_WBUF_C_CON_C1_A0_C_MODE_C1_A0_WIDTH                            (4)
#define RXDFE_FC_WBUF_C_CON_C1_A0_C_MODE_C1_A0_MASK                             (0x0000000F)

#define RXDFE_FC_WBUF_SW_DAGC_C1_A0_SW_DAGC_EXP_C1_A0_LSB                       (8)
#define RXDFE_FC_WBUF_SW_DAGC_C1_A0_SW_DAGC_EXP_C1_A0_WIDTH                     (5)
#define RXDFE_FC_WBUF_SW_DAGC_C1_A0_SW_DAGC_EXP_C1_A0_MASK                      (0x00001F00)

#define RXDFE_FC_WBUF_SW_DAGC_C1_A0_SW_DAGC_MAN_C1_A0_LSB                       (0)
#define RXDFE_FC_WBUF_SW_DAGC_C1_A0_SW_DAGC_MAN_C1_A0_WIDTH                     (7)
#define RXDFE_FC_WBUF_SW_DAGC_C1_A0_SW_DAGC_MAN_C1_A0_MASK                      (0x0000007F)

#define RXDFE_FC_WBUF_SW_CS_DAGC_C1_A0_SW_CS_DAGC_EXP_C1_A0_LSB                 (8)
#define RXDFE_FC_WBUF_SW_CS_DAGC_C1_A0_SW_CS_DAGC_EXP_C1_A0_WIDTH               (5)
#define RXDFE_FC_WBUF_SW_CS_DAGC_C1_A0_SW_CS_DAGC_EXP_C1_A0_MASK                (0x00001F00)

#define RXDFE_FC_WBUF_SW_CS_DAGC_C1_A0_SW_CS_DAGC_MAN_C1_A0_LSB                 (0)
#define RXDFE_FC_WBUF_SW_CS_DAGC_C1_A0_SW_CS_DAGC_MAN_C1_A0_WIDTH               (7)
#define RXDFE_FC_WBUF_SW_CS_DAGC_C1_A0_SW_CS_DAGC_MAN_C1_A0_MASK                (0x0000007F)

#define RXDFE_FC_WBUF_SW_NCO_LNA_COMP_C1_A0_SW_NCO_LNA_COMP_C1_A0_LSB           (0)
#define RXDFE_FC_WBUF_SW_NCO_LNA_COMP_C1_A0_SW_NCO_LNA_COMP_C1_A0_WIDTH         (23)
#define RXDFE_FC_WBUF_SW_NCO_LNA_COMP_C1_A0_SW_NCO_LNA_COMP_C1_A0_MASK          (0x007FFFFF)

#define RXDFE_FC_WBUF_C_CON_C1_A1_SW_NCO_LNA_COMP_EN_C1_A1_LSB                  (22)
#define RXDFE_FC_WBUF_C_CON_C1_A1_SW_NCO_LNA_COMP_EN_C1_A1_WIDTH                (1)
#define RXDFE_FC_WBUF_C_CON_C1_A1_SW_NCO_LNA_COMP_EN_C1_A1_MASK                 (0x00400000)
#define RXDFE_FC_WBUF_C_CON_C1_A1_SW_NCO_LNA_COMP_EN_C1_A1_BIT                  (0x00400000)

#define RXDFE_FC_WBUF_C_CON_C1_A1_SW_DAGC_EN_C1_A1_LSB                          (21)
#define RXDFE_FC_WBUF_C_CON_C1_A1_SW_DAGC_EN_C1_A1_WIDTH                        (1)
#define RXDFE_FC_WBUF_C_CON_C1_A1_SW_DAGC_EN_C1_A1_MASK                         (0x00200000)
#define RXDFE_FC_WBUF_C_CON_C1_A1_SW_DAGC_EN_C1_A1_BIT                          (0x00200000)

#define RXDFE_FC_WBUF_C_CON_C1_A1_SW_CS_DAGC_EN_C1_A1_LSB                       (20)
#define RXDFE_FC_WBUF_C_CON_C1_A1_SW_CS_DAGC_EN_C1_A1_WIDTH                     (1)
#define RXDFE_FC_WBUF_C_CON_C1_A1_SW_CS_DAGC_EN_C1_A1_MASK                      (0x00100000)
#define RXDFE_FC_WBUF_C_CON_C1_A1_SW_CS_DAGC_EN_C1_A1_BIT                       (0x00100000)

#define RXDFE_FC_WBUF_C_CON_C1_A1_C_NCO_MBSFN_EN_C1_A1_LSB                      (13)
#define RXDFE_FC_WBUF_C_CON_C1_A1_C_NCO_MBSFN_EN_C1_A1_WIDTH                    (1)
#define RXDFE_FC_WBUF_C_CON_C1_A1_C_NCO_MBSFN_EN_C1_A1_MASK                     (0x00002000)
#define RXDFE_FC_WBUF_C_CON_C1_A1_C_NCO_MBSFN_EN_C1_A1_BIT                      (0x00002000)

#define RXDFE_FC_WBUF_C_CON_C1_A1_C_NCO_EN_C1_A1_LSB                            (12)
#define RXDFE_FC_WBUF_C_CON_C1_A1_C_NCO_EN_C1_A1_WIDTH                          (1)
#define RXDFE_FC_WBUF_C_CON_C1_A1_C_NCO_EN_C1_A1_MASK                           (0x00001000)
#define RXDFE_FC_WBUF_C_CON_C1_A1_C_NCO_EN_C1_A1_BIT                            (0x00001000)

#define RXDFE_FC_WBUF_C_CON_C1_A1_MU_GEN_C2K_MODE_C1_A1_LSB                     (8)
#define RXDFE_FC_WBUF_C_CON_C1_A1_MU_GEN_C2K_MODE_C1_A1_WIDTH                   (1)
#define RXDFE_FC_WBUF_C_CON_C1_A1_MU_GEN_C2K_MODE_C1_A1_MASK                    (0x00000100)
#define RXDFE_FC_WBUF_C_CON_C1_A1_MU_GEN_C2K_MODE_C1_A1_BIT                     (0x00000100)

#define RXDFE_FC_WBUF_C_CON_C1_A1_C_IN_SEL_C1_A1_LSB                            (4)
#define RXDFE_FC_WBUF_C_CON_C1_A1_C_IN_SEL_C1_A1_WIDTH                          (1)
#define RXDFE_FC_WBUF_C_CON_C1_A1_C_IN_SEL_C1_A1_MASK                           (0x00000010)
#define RXDFE_FC_WBUF_C_CON_C1_A1_C_IN_SEL_C1_A1_BIT                            (0x00000010)

#define RXDFE_FC_WBUF_C_CON_C1_A1_C_MODE_C1_A1_LSB                              (0)
#define RXDFE_FC_WBUF_C_CON_C1_A1_C_MODE_C1_A1_WIDTH                            (4)
#define RXDFE_FC_WBUF_C_CON_C1_A1_C_MODE_C1_A1_MASK                             (0x0000000F)

#define RXDFE_FC_WBUF_SW_DAGC_C1_A1_SW_DAGC_EXP_C1_A1_LSB                       (8)
#define RXDFE_FC_WBUF_SW_DAGC_C1_A1_SW_DAGC_EXP_C1_A1_WIDTH                     (5)
#define RXDFE_FC_WBUF_SW_DAGC_C1_A1_SW_DAGC_EXP_C1_A1_MASK                      (0x00001F00)

#define RXDFE_FC_WBUF_SW_DAGC_C1_A1_SW_DAGC_MAN_C1_A1_LSB                       (0)
#define RXDFE_FC_WBUF_SW_DAGC_C1_A1_SW_DAGC_MAN_C1_A1_WIDTH                     (7)
#define RXDFE_FC_WBUF_SW_DAGC_C1_A1_SW_DAGC_MAN_C1_A1_MASK                      (0x0000007F)

#define RXDFE_FC_WBUF_SW_CS_DAGC_C1_A1_SW_CS_DAGC_EXP_C1_A1_LSB                 (8)
#define RXDFE_FC_WBUF_SW_CS_DAGC_C1_A1_SW_CS_DAGC_EXP_C1_A1_WIDTH               (5)
#define RXDFE_FC_WBUF_SW_CS_DAGC_C1_A1_SW_CS_DAGC_EXP_C1_A1_MASK                (0x00001F00)

#define RXDFE_FC_WBUF_SW_CS_DAGC_C1_A1_SW_CS_DAGC_MAN_C1_A1_LSB                 (0)
#define RXDFE_FC_WBUF_SW_CS_DAGC_C1_A1_SW_CS_DAGC_MAN_C1_A1_WIDTH               (7)
#define RXDFE_FC_WBUF_SW_CS_DAGC_C1_A1_SW_CS_DAGC_MAN_C1_A1_MASK                (0x0000007F)

#define RXDFE_FC_WBUF_SW_NCO_LNA_COMP_C1_A1_SW_NCO_LNA_COMP_C1_A1_LSB           (0)
#define RXDFE_FC_WBUF_SW_NCO_LNA_COMP_C1_A1_SW_NCO_LNA_COMP_C1_A1_WIDTH         (23)
#define RXDFE_FC_WBUF_SW_NCO_LNA_COMP_C1_A1_SW_NCO_LNA_COMP_C1_A1_MASK          (0x007FFFFF)

#define RXDFE_FC_WBUF_FDPM_0_P0_A0_FDPM_COEF_Q_1_P0_A0_LSB                      (16)
#define RXDFE_FC_WBUF_FDPM_0_P0_A0_FDPM_COEF_Q_1_P0_A0_WIDTH                    (11)
#define RXDFE_FC_WBUF_FDPM_0_P0_A0_FDPM_COEF_Q_1_P0_A0_MASK                     (0x07FF0000)

#define RXDFE_FC_WBUF_FDPM_0_P0_A0_FDPM_COEF_Q_0_P0_A0_LSB                      (0)
#define RXDFE_FC_WBUF_FDPM_0_P0_A0_FDPM_COEF_Q_0_P0_A0_WIDTH                    (11)
#define RXDFE_FC_WBUF_FDPM_0_P0_A0_FDPM_COEF_Q_0_P0_A0_MASK                     (0x000007FF)

#define RXDFE_FC_WBUF_FDPM_1_P0_A0_FDPM_COEF_Q_3_P0_A0_LSB                      (16)
#define RXDFE_FC_WBUF_FDPM_1_P0_A0_FDPM_COEF_Q_3_P0_A0_WIDTH                    (11)
#define RXDFE_FC_WBUF_FDPM_1_P0_A0_FDPM_COEF_Q_3_P0_A0_MASK                     (0x07FF0000)

#define RXDFE_FC_WBUF_FDPM_1_P0_A0_FDPM_COEF_Q_2_P0_A0_LSB                      (0)
#define RXDFE_FC_WBUF_FDPM_1_P0_A0_FDPM_COEF_Q_2_P0_A0_WIDTH                    (11)
#define RXDFE_FC_WBUF_FDPM_1_P0_A0_FDPM_COEF_Q_2_P0_A0_MASK                     (0x000007FF)

#define RXDFE_FC_WBUF_FDPM_2_P0_A0_FDPM_EN_P0_A0_LSB                            (31)
#define RXDFE_FC_WBUF_FDPM_2_P0_A0_FDPM_EN_P0_A0_WIDTH                          (1)
#define RXDFE_FC_WBUF_FDPM_2_P0_A0_FDPM_EN_P0_A0_MASK                           (0x80000000)
#define RXDFE_FC_WBUF_FDPM_2_P0_A0_FDPM_EN_P0_A0_BIT                            (0x80000000)

#define RXDFE_FC_WBUF_FDPM_2_P0_A0_FDPM_TAP_SEL_P0_A0_LSB                       (28)
#define RXDFE_FC_WBUF_FDPM_2_P0_A0_FDPM_TAP_SEL_P0_A0_WIDTH                     (1)
#define RXDFE_FC_WBUF_FDPM_2_P0_A0_FDPM_TAP_SEL_P0_A0_MASK                      (0x10000000)
#define RXDFE_FC_WBUF_FDPM_2_P0_A0_FDPM_TAP_SEL_P0_A0_BIT                       (0x10000000)

#define RXDFE_FC_WBUF_FDPM_2_P0_A0_FDPM_COEF_Q_4_P0_A0_LSB                      (0)
#define RXDFE_FC_WBUF_FDPM_2_P0_A0_FDPM_COEF_Q_4_P0_A0_WIDTH                    (11)
#define RXDFE_FC_WBUF_FDPM_2_P0_A0_FDPM_COEF_Q_4_P0_A0_MASK                     (0x000007FF)

#define RXDFE_FC_WBUF_RFEQ_0_P0_A0_RFEQ_COEF_02_P0_A0_LSB                       (20)
#define RXDFE_FC_WBUF_RFEQ_0_P0_A0_RFEQ_COEF_02_P0_A0_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_0_P0_A0_RFEQ_COEF_02_P0_A0_MASK                      (0x1FF00000)

#define RXDFE_FC_WBUF_RFEQ_0_P0_A0_RFEQ_COEF_01_P0_A0_LSB                       (10)
#define RXDFE_FC_WBUF_RFEQ_0_P0_A0_RFEQ_COEF_01_P0_A0_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_0_P0_A0_RFEQ_COEF_01_P0_A0_MASK                      (0x0007FC00)

#define RXDFE_FC_WBUF_RFEQ_0_P0_A0_RFEQ_COEF_00_P0_A0_LSB                       (0)
#define RXDFE_FC_WBUF_RFEQ_0_P0_A0_RFEQ_COEF_00_P0_A0_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_0_P0_A0_RFEQ_COEF_00_P0_A0_MASK                      (0x000001FF)

#define RXDFE_FC_WBUF_RFEQ_1_P0_A0_RFEQ_COEF_05_P0_A0_LSB                       (20)
#define RXDFE_FC_WBUF_RFEQ_1_P0_A0_RFEQ_COEF_05_P0_A0_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_1_P0_A0_RFEQ_COEF_05_P0_A0_MASK                      (0x1FF00000)

#define RXDFE_FC_WBUF_RFEQ_1_P0_A0_RFEQ_COEF_04_P0_A0_LSB                       (10)
#define RXDFE_FC_WBUF_RFEQ_1_P0_A0_RFEQ_COEF_04_P0_A0_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_1_P0_A0_RFEQ_COEF_04_P0_A0_MASK                      (0x0007FC00)

#define RXDFE_FC_WBUF_RFEQ_1_P0_A0_RFEQ_COEF_03_P0_A0_LSB                       (0)
#define RXDFE_FC_WBUF_RFEQ_1_P0_A0_RFEQ_COEF_03_P0_A0_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_1_P0_A0_RFEQ_COEF_03_P0_A0_MASK                      (0x000001FF)

#define RXDFE_FC_WBUF_RFEQ_2_P0_A0_RFEQ_COEF_08_P0_A0_LSB                       (20)
#define RXDFE_FC_WBUF_RFEQ_2_P0_A0_RFEQ_COEF_08_P0_A0_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_2_P0_A0_RFEQ_COEF_08_P0_A0_MASK                      (0x1FF00000)

#define RXDFE_FC_WBUF_RFEQ_2_P0_A0_RFEQ_COEF_07_P0_A0_LSB                       (10)
#define RXDFE_FC_WBUF_RFEQ_2_P0_A0_RFEQ_COEF_07_P0_A0_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_2_P0_A0_RFEQ_COEF_07_P0_A0_MASK                      (0x0007FC00)

#define RXDFE_FC_WBUF_RFEQ_2_P0_A0_RFEQ_COEF_06_P0_A0_LSB                       (0)
#define RXDFE_FC_WBUF_RFEQ_2_P0_A0_RFEQ_COEF_06_P0_A0_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_2_P0_A0_RFEQ_COEF_06_P0_A0_MASK                      (0x000001FF)

#define RXDFE_FC_WBUF_RFEQ_3_P0_A0_RFEQ_COEF_11_P0_A0_LSB                       (20)
#define RXDFE_FC_WBUF_RFEQ_3_P0_A0_RFEQ_COEF_11_P0_A0_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_3_P0_A0_RFEQ_COEF_11_P0_A0_MASK                      (0x1FF00000)

#define RXDFE_FC_WBUF_RFEQ_3_P0_A0_RFEQ_COEF_10_P0_A0_LSB                       (10)
#define RXDFE_FC_WBUF_RFEQ_3_P0_A0_RFEQ_COEF_10_P0_A0_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_3_P0_A0_RFEQ_COEF_10_P0_A0_MASK                      (0x0007FC00)

#define RXDFE_FC_WBUF_RFEQ_3_P0_A0_RFEQ_COEF_09_P0_A0_LSB                       (0)
#define RXDFE_FC_WBUF_RFEQ_3_P0_A0_RFEQ_COEF_09_P0_A0_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_3_P0_A0_RFEQ_COEF_09_P0_A0_MASK                      (0x000001FF)

#define RXDFE_FC_WBUF_RFEQ_4_P0_A0_RFEQ_EN_P0_A0_LSB                            (31)
#define RXDFE_FC_WBUF_RFEQ_4_P0_A0_RFEQ_EN_P0_A0_WIDTH                          (1)
#define RXDFE_FC_WBUF_RFEQ_4_P0_A0_RFEQ_EN_P0_A0_MASK                           (0x80000000)
#define RXDFE_FC_WBUF_RFEQ_4_P0_A0_RFEQ_EN_P0_A0_BIT                            (0x80000000)

#define RXDFE_FC_WBUF_RFEQ_4_P0_A0_RFEQ_TAP_SEL_P0_A0_LSB                       (30)
#define RXDFE_FC_WBUF_RFEQ_4_P0_A0_RFEQ_TAP_SEL_P0_A0_WIDTH                     (1)
#define RXDFE_FC_WBUF_RFEQ_4_P0_A0_RFEQ_TAP_SEL_P0_A0_MASK                      (0x40000000)
#define RXDFE_FC_WBUF_RFEQ_4_P0_A0_RFEQ_TAP_SEL_P0_A0_BIT                       (0x40000000)

#define RXDFE_FC_WBUF_RFEQ_4_P0_A0_RFEQ_RND_SEL_P0_A0_LSB                       (28)
#define RXDFE_FC_WBUF_RFEQ_4_P0_A0_RFEQ_RND_SEL_P0_A0_WIDTH                     (2)
#define RXDFE_FC_WBUF_RFEQ_4_P0_A0_RFEQ_RND_SEL_P0_A0_MASK                      (0x30000000)

#define RXDFE_FC_WBUF_RFEQ_4_P0_A0_RFEQ_COEF_13_P0_A0_LSB                       (10)
#define RXDFE_FC_WBUF_RFEQ_4_P0_A0_RFEQ_COEF_13_P0_A0_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_4_P0_A0_RFEQ_COEF_13_P0_A0_MASK                      (0x0007FC00)

#define RXDFE_FC_WBUF_RFEQ_4_P0_A0_RFEQ_COEF_12_P0_A0_LSB                       (0)
#define RXDFE_FC_WBUF_RFEQ_4_P0_A0_RFEQ_COEF_12_P0_A0_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_4_P0_A0_RFEQ_COEF_12_P0_A0_MASK                      (0x000001FF)

#define RXDFE_FC_WBUF_IQC_P0_A0_IQC_EN_P0_A0_LSB                                (31)
#define RXDFE_FC_WBUF_IQC_P0_A0_IQC_EN_P0_A0_WIDTH                              (1)
#define RXDFE_FC_WBUF_IQC_P0_A0_IQC_EN_P0_A0_MASK                               (0x80000000)
#define RXDFE_FC_WBUF_IQC_P0_A0_IQC_EN_P0_A0_BIT                                (0x80000000)

#define RXDFE_FC_WBUF_IQC_P0_A0_IQC_PHASE_P0_A0_LSB                             (8)
#define RXDFE_FC_WBUF_IQC_P0_A0_IQC_PHASE_P0_A0_WIDTH                           (7)
#define RXDFE_FC_WBUF_IQC_P0_A0_IQC_PHASE_P0_A0_MASK                            (0x00007F00)

#define RXDFE_FC_WBUF_IQC_P0_A0_IQC_GAIN_P0_A0_LSB                              (0)
#define RXDFE_FC_WBUF_IQC_P0_A0_IQC_GAIN_P0_A0_WIDTH                            (8)
#define RXDFE_FC_WBUF_IQC_P0_A0_IQC_GAIN_P0_A0_MASK                             (0x000000FF)

#define RXDFE_FC_WBUF_FDPM_0_P0_A1_FDPM_COEF_Q_1_P0_A1_LSB                      (16)
#define RXDFE_FC_WBUF_FDPM_0_P0_A1_FDPM_COEF_Q_1_P0_A1_WIDTH                    (11)
#define RXDFE_FC_WBUF_FDPM_0_P0_A1_FDPM_COEF_Q_1_P0_A1_MASK                     (0x07FF0000)

#define RXDFE_FC_WBUF_FDPM_0_P0_A1_FDPM_COEF_Q_0_P0_A1_LSB                      (0)
#define RXDFE_FC_WBUF_FDPM_0_P0_A1_FDPM_COEF_Q_0_P0_A1_WIDTH                    (11)
#define RXDFE_FC_WBUF_FDPM_0_P0_A1_FDPM_COEF_Q_0_P0_A1_MASK                     (0x000007FF)

#define RXDFE_FC_WBUF_FDPM_1_P0_A1_FDPM_COEF_Q_3_P0_A1_LSB                      (16)
#define RXDFE_FC_WBUF_FDPM_1_P0_A1_FDPM_COEF_Q_3_P0_A1_WIDTH                    (11)
#define RXDFE_FC_WBUF_FDPM_1_P0_A1_FDPM_COEF_Q_3_P0_A1_MASK                     (0x07FF0000)

#define RXDFE_FC_WBUF_FDPM_1_P0_A1_FDPM_COEF_Q_2_P0_A1_LSB                      (0)
#define RXDFE_FC_WBUF_FDPM_1_P0_A1_FDPM_COEF_Q_2_P0_A1_WIDTH                    (11)
#define RXDFE_FC_WBUF_FDPM_1_P0_A1_FDPM_COEF_Q_2_P0_A1_MASK                     (0x000007FF)

#define RXDFE_FC_WBUF_FDPM_2_P0_A1_FDPM_EN_P0_A1_LSB                            (31)
#define RXDFE_FC_WBUF_FDPM_2_P0_A1_FDPM_EN_P0_A1_WIDTH                          (1)
#define RXDFE_FC_WBUF_FDPM_2_P0_A1_FDPM_EN_P0_A1_MASK                           (0x80000000)
#define RXDFE_FC_WBUF_FDPM_2_P0_A1_FDPM_EN_P0_A1_BIT                            (0x80000000)

#define RXDFE_FC_WBUF_FDPM_2_P0_A1_FDPM_TAP_SEL_P0_A1_LSB                       (28)
#define RXDFE_FC_WBUF_FDPM_2_P0_A1_FDPM_TAP_SEL_P0_A1_WIDTH                     (1)
#define RXDFE_FC_WBUF_FDPM_2_P0_A1_FDPM_TAP_SEL_P0_A1_MASK                      (0x10000000)
#define RXDFE_FC_WBUF_FDPM_2_P0_A1_FDPM_TAP_SEL_P0_A1_BIT                       (0x10000000)

#define RXDFE_FC_WBUF_FDPM_2_P0_A1_FDPM_COEF_Q_4_P0_A1_LSB                      (0)
#define RXDFE_FC_WBUF_FDPM_2_P0_A1_FDPM_COEF_Q_4_P0_A1_WIDTH                    (11)
#define RXDFE_FC_WBUF_FDPM_2_P0_A1_FDPM_COEF_Q_4_P0_A1_MASK                     (0x000007FF)

#define RXDFE_FC_WBUF_RFEQ_0_P0_A1_RFEQ_COEF_02_P0_A1_LSB                       (20)
#define RXDFE_FC_WBUF_RFEQ_0_P0_A1_RFEQ_COEF_02_P0_A1_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_0_P0_A1_RFEQ_COEF_02_P0_A1_MASK                      (0x1FF00000)

#define RXDFE_FC_WBUF_RFEQ_0_P0_A1_RFEQ_COEF_01_P0_A1_LSB                       (10)
#define RXDFE_FC_WBUF_RFEQ_0_P0_A1_RFEQ_COEF_01_P0_A1_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_0_P0_A1_RFEQ_COEF_01_P0_A1_MASK                      (0x0007FC00)

#define RXDFE_FC_WBUF_RFEQ_0_P0_A1_RFEQ_COEF_00_P0_A1_LSB                       (0)
#define RXDFE_FC_WBUF_RFEQ_0_P0_A1_RFEQ_COEF_00_P0_A1_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_0_P0_A1_RFEQ_COEF_00_P0_A1_MASK                      (0x000001FF)

#define RXDFE_FC_WBUF_RFEQ_1_P0_A1_RFEQ_COEF_05_P0_A1_LSB                       (20)
#define RXDFE_FC_WBUF_RFEQ_1_P0_A1_RFEQ_COEF_05_P0_A1_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_1_P0_A1_RFEQ_COEF_05_P0_A1_MASK                      (0x1FF00000)

#define RXDFE_FC_WBUF_RFEQ_1_P0_A1_RFEQ_COEF_04_P0_A1_LSB                       (10)
#define RXDFE_FC_WBUF_RFEQ_1_P0_A1_RFEQ_COEF_04_P0_A1_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_1_P0_A1_RFEQ_COEF_04_P0_A1_MASK                      (0x0007FC00)

#define RXDFE_FC_WBUF_RFEQ_1_P0_A1_RFEQ_COEF_03_P0_A1_LSB                       (0)
#define RXDFE_FC_WBUF_RFEQ_1_P0_A1_RFEQ_COEF_03_P0_A1_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_1_P0_A1_RFEQ_COEF_03_P0_A1_MASK                      (0x000001FF)

#define RXDFE_FC_WBUF_RFEQ_2_P0_A1_RFEQ_COEF_08_P0_A1_LSB                       (20)
#define RXDFE_FC_WBUF_RFEQ_2_P0_A1_RFEQ_COEF_08_P0_A1_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_2_P0_A1_RFEQ_COEF_08_P0_A1_MASK                      (0x1FF00000)

#define RXDFE_FC_WBUF_RFEQ_2_P0_A1_RFEQ_COEF_07_P0_A1_LSB                       (10)
#define RXDFE_FC_WBUF_RFEQ_2_P0_A1_RFEQ_COEF_07_P0_A1_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_2_P0_A1_RFEQ_COEF_07_P0_A1_MASK                      (0x0007FC00)

#define RXDFE_FC_WBUF_RFEQ_2_P0_A1_RFEQ_COEF_06_P0_A1_LSB                       (0)
#define RXDFE_FC_WBUF_RFEQ_2_P0_A1_RFEQ_COEF_06_P0_A1_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_2_P0_A1_RFEQ_COEF_06_P0_A1_MASK                      (0x000001FF)

#define RXDFE_FC_WBUF_RFEQ_3_P0_A1_RFEQ_COEF_11_P0_A1_LSB                       (20)
#define RXDFE_FC_WBUF_RFEQ_3_P0_A1_RFEQ_COEF_11_P0_A1_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_3_P0_A1_RFEQ_COEF_11_P0_A1_MASK                      (0x1FF00000)

#define RXDFE_FC_WBUF_RFEQ_3_P0_A1_RFEQ_COEF_10_P0_A1_LSB                       (10)
#define RXDFE_FC_WBUF_RFEQ_3_P0_A1_RFEQ_COEF_10_P0_A1_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_3_P0_A1_RFEQ_COEF_10_P0_A1_MASK                      (0x0007FC00)

#define RXDFE_FC_WBUF_RFEQ_3_P0_A1_RFEQ_COEF_09_P0_A1_LSB                       (0)
#define RXDFE_FC_WBUF_RFEQ_3_P0_A1_RFEQ_COEF_09_P0_A1_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_3_P0_A1_RFEQ_COEF_09_P0_A1_MASK                      (0x000001FF)

#define RXDFE_FC_WBUF_RFEQ_4_P0_A1_RFEQ_EN_P0_A1_LSB                            (31)
#define RXDFE_FC_WBUF_RFEQ_4_P0_A1_RFEQ_EN_P0_A1_WIDTH                          (1)
#define RXDFE_FC_WBUF_RFEQ_4_P0_A1_RFEQ_EN_P0_A1_MASK                           (0x80000000)
#define RXDFE_FC_WBUF_RFEQ_4_P0_A1_RFEQ_EN_P0_A1_BIT                            (0x80000000)

#define RXDFE_FC_WBUF_RFEQ_4_P0_A1_RFEQ_TAP_SEL_P0_A1_LSB                       (30)
#define RXDFE_FC_WBUF_RFEQ_4_P0_A1_RFEQ_TAP_SEL_P0_A1_WIDTH                     (1)
#define RXDFE_FC_WBUF_RFEQ_4_P0_A1_RFEQ_TAP_SEL_P0_A1_MASK                      (0x40000000)
#define RXDFE_FC_WBUF_RFEQ_4_P0_A1_RFEQ_TAP_SEL_P0_A1_BIT                       (0x40000000)

#define RXDFE_FC_WBUF_RFEQ_4_P0_A1_RFEQ_RND_SEL_P0_A1_LSB                       (28)
#define RXDFE_FC_WBUF_RFEQ_4_P0_A1_RFEQ_RND_SEL_P0_A1_WIDTH                     (2)
#define RXDFE_FC_WBUF_RFEQ_4_P0_A1_RFEQ_RND_SEL_P0_A1_MASK                      (0x30000000)

#define RXDFE_FC_WBUF_RFEQ_4_P0_A1_RFEQ_COEF_13_P0_A1_LSB                       (10)
#define RXDFE_FC_WBUF_RFEQ_4_P0_A1_RFEQ_COEF_13_P0_A1_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_4_P0_A1_RFEQ_COEF_13_P0_A1_MASK                      (0x0007FC00)

#define RXDFE_FC_WBUF_RFEQ_4_P0_A1_RFEQ_COEF_12_P0_A1_LSB                       (0)
#define RXDFE_FC_WBUF_RFEQ_4_P0_A1_RFEQ_COEF_12_P0_A1_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_4_P0_A1_RFEQ_COEF_12_P0_A1_MASK                      (0x000001FF)

#define RXDFE_FC_WBUF_IQC_P0_A1_IQC_EN_P0_A1_LSB                                (31)
#define RXDFE_FC_WBUF_IQC_P0_A1_IQC_EN_P0_A1_WIDTH                              (1)
#define RXDFE_FC_WBUF_IQC_P0_A1_IQC_EN_P0_A1_MASK                               (0x80000000)
#define RXDFE_FC_WBUF_IQC_P0_A1_IQC_EN_P0_A1_BIT                                (0x80000000)

#define RXDFE_FC_WBUF_IQC_P0_A1_IQC_PHASE_P0_A1_LSB                             (8)
#define RXDFE_FC_WBUF_IQC_P0_A1_IQC_PHASE_P0_A1_WIDTH                           (7)
#define RXDFE_FC_WBUF_IQC_P0_A1_IQC_PHASE_P0_A1_MASK                            (0x00007F00)

#define RXDFE_FC_WBUF_IQC_P0_A1_IQC_GAIN_P0_A1_LSB                              (0)
#define RXDFE_FC_WBUF_IQC_P0_A1_IQC_GAIN_P0_A1_WIDTH                            (8)
#define RXDFE_FC_WBUF_IQC_P0_A1_IQC_GAIN_P0_A1_MASK                             (0x000000FF)

#define RXDFE_FC_WBUF_FDPM_0_P1_A0_FDPM_COEF_Q_1_P1_A0_LSB                      (16)
#define RXDFE_FC_WBUF_FDPM_0_P1_A0_FDPM_COEF_Q_1_P1_A0_WIDTH                    (11)
#define RXDFE_FC_WBUF_FDPM_0_P1_A0_FDPM_COEF_Q_1_P1_A0_MASK                     (0x07FF0000)

#define RXDFE_FC_WBUF_FDPM_0_P1_A0_FDPM_COEF_Q_0_P1_A0_LSB                      (0)
#define RXDFE_FC_WBUF_FDPM_0_P1_A0_FDPM_COEF_Q_0_P1_A0_WIDTH                    (11)
#define RXDFE_FC_WBUF_FDPM_0_P1_A0_FDPM_COEF_Q_0_P1_A0_MASK                     (0x000007FF)

#define RXDFE_FC_WBUF_FDPM_1_P1_A0_FDPM_COEF_Q_3_P1_A0_LSB                      (16)
#define RXDFE_FC_WBUF_FDPM_1_P1_A0_FDPM_COEF_Q_3_P1_A0_WIDTH                    (11)
#define RXDFE_FC_WBUF_FDPM_1_P1_A0_FDPM_COEF_Q_3_P1_A0_MASK                     (0x07FF0000)

#define RXDFE_FC_WBUF_FDPM_1_P1_A0_FDPM_COEF_Q_2_P1_A0_LSB                      (0)
#define RXDFE_FC_WBUF_FDPM_1_P1_A0_FDPM_COEF_Q_2_P1_A0_WIDTH                    (11)
#define RXDFE_FC_WBUF_FDPM_1_P1_A0_FDPM_COEF_Q_2_P1_A0_MASK                     (0x000007FF)

#define RXDFE_FC_WBUF_FDPM_2_P1_A0_FDPM_EN_P1_A0_LSB                            (31)
#define RXDFE_FC_WBUF_FDPM_2_P1_A0_FDPM_EN_P1_A0_WIDTH                          (1)
#define RXDFE_FC_WBUF_FDPM_2_P1_A0_FDPM_EN_P1_A0_MASK                           (0x80000000)
#define RXDFE_FC_WBUF_FDPM_2_P1_A0_FDPM_EN_P1_A0_BIT                            (0x80000000)

#define RXDFE_FC_WBUF_FDPM_2_P1_A0_FDPM_TAP_SEL_P1_A0_LSB                       (28)
#define RXDFE_FC_WBUF_FDPM_2_P1_A0_FDPM_TAP_SEL_P1_A0_WIDTH                     (1)
#define RXDFE_FC_WBUF_FDPM_2_P1_A0_FDPM_TAP_SEL_P1_A0_MASK                      (0x10000000)
#define RXDFE_FC_WBUF_FDPM_2_P1_A0_FDPM_TAP_SEL_P1_A0_BIT                       (0x10000000)

#define RXDFE_FC_WBUF_FDPM_2_P1_A0_FDPM_COEF_Q_4_P1_A0_LSB                      (0)
#define RXDFE_FC_WBUF_FDPM_2_P1_A0_FDPM_COEF_Q_4_P1_A0_WIDTH                    (11)
#define RXDFE_FC_WBUF_FDPM_2_P1_A0_FDPM_COEF_Q_4_P1_A0_MASK                     (0x000007FF)

#define RXDFE_FC_WBUF_RFEQ_0_P1_A0_RFEQ_COEF_02_P1_A0_LSB                       (20)
#define RXDFE_FC_WBUF_RFEQ_0_P1_A0_RFEQ_COEF_02_P1_A0_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_0_P1_A0_RFEQ_COEF_02_P1_A0_MASK                      (0x1FF00000)

#define RXDFE_FC_WBUF_RFEQ_0_P1_A0_RFEQ_COEF_01_P1_A0_LSB                       (10)
#define RXDFE_FC_WBUF_RFEQ_0_P1_A0_RFEQ_COEF_01_P1_A0_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_0_P1_A0_RFEQ_COEF_01_P1_A0_MASK                      (0x0007FC00)

#define RXDFE_FC_WBUF_RFEQ_0_P1_A0_RFEQ_COEF_00_P1_A0_LSB                       (0)
#define RXDFE_FC_WBUF_RFEQ_0_P1_A0_RFEQ_COEF_00_P1_A0_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_0_P1_A0_RFEQ_COEF_00_P1_A0_MASK                      (0x000001FF)

#define RXDFE_FC_WBUF_RFEQ_1_P1_A0_RFEQ_COEF_05_P1_A0_LSB                       (20)
#define RXDFE_FC_WBUF_RFEQ_1_P1_A0_RFEQ_COEF_05_P1_A0_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_1_P1_A0_RFEQ_COEF_05_P1_A0_MASK                      (0x1FF00000)

#define RXDFE_FC_WBUF_RFEQ_1_P1_A0_RFEQ_COEF_04_P1_A0_LSB                       (10)
#define RXDFE_FC_WBUF_RFEQ_1_P1_A0_RFEQ_COEF_04_P1_A0_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_1_P1_A0_RFEQ_COEF_04_P1_A0_MASK                      (0x0007FC00)

#define RXDFE_FC_WBUF_RFEQ_1_P1_A0_RFEQ_COEF_03_P1_A0_LSB                       (0)
#define RXDFE_FC_WBUF_RFEQ_1_P1_A0_RFEQ_COEF_03_P1_A0_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_1_P1_A0_RFEQ_COEF_03_P1_A0_MASK                      (0x000001FF)

#define RXDFE_FC_WBUF_RFEQ_2_P1_A0_RFEQ_COEF_08_P1_A0_LSB                       (20)
#define RXDFE_FC_WBUF_RFEQ_2_P1_A0_RFEQ_COEF_08_P1_A0_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_2_P1_A0_RFEQ_COEF_08_P1_A0_MASK                      (0x1FF00000)

#define RXDFE_FC_WBUF_RFEQ_2_P1_A0_RFEQ_COEF_07_P1_A0_LSB                       (10)
#define RXDFE_FC_WBUF_RFEQ_2_P1_A0_RFEQ_COEF_07_P1_A0_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_2_P1_A0_RFEQ_COEF_07_P1_A0_MASK                      (0x0007FC00)

#define RXDFE_FC_WBUF_RFEQ_2_P1_A0_RFEQ_COEF_06_P1_A0_LSB                       (0)
#define RXDFE_FC_WBUF_RFEQ_2_P1_A0_RFEQ_COEF_06_P1_A0_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_2_P1_A0_RFEQ_COEF_06_P1_A0_MASK                      (0x000001FF)

#define RXDFE_FC_WBUF_RFEQ_3_P1_A0_RFEQ_COEF_11_P1_A0_LSB                       (20)
#define RXDFE_FC_WBUF_RFEQ_3_P1_A0_RFEQ_COEF_11_P1_A0_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_3_P1_A0_RFEQ_COEF_11_P1_A0_MASK                      (0x1FF00000)

#define RXDFE_FC_WBUF_RFEQ_3_P1_A0_RFEQ_COEF_10_P1_A0_LSB                       (10)
#define RXDFE_FC_WBUF_RFEQ_3_P1_A0_RFEQ_COEF_10_P1_A0_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_3_P1_A0_RFEQ_COEF_10_P1_A0_MASK                      (0x0007FC00)

#define RXDFE_FC_WBUF_RFEQ_3_P1_A0_RFEQ_COEF_09_P1_A0_LSB                       (0)
#define RXDFE_FC_WBUF_RFEQ_3_P1_A0_RFEQ_COEF_09_P1_A0_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_3_P1_A0_RFEQ_COEF_09_P1_A0_MASK                      (0x000001FF)

#define RXDFE_FC_WBUF_RFEQ_4_P1_A0_RFEQ_EN_P1_A0_LSB                            (31)
#define RXDFE_FC_WBUF_RFEQ_4_P1_A0_RFEQ_EN_P1_A0_WIDTH                          (1)
#define RXDFE_FC_WBUF_RFEQ_4_P1_A0_RFEQ_EN_P1_A0_MASK                           (0x80000000)
#define RXDFE_FC_WBUF_RFEQ_4_P1_A0_RFEQ_EN_P1_A0_BIT                            (0x80000000)

#define RXDFE_FC_WBUF_RFEQ_4_P1_A0_RFEQ_TAP_SEL_P1_A0_LSB                       (30)
#define RXDFE_FC_WBUF_RFEQ_4_P1_A0_RFEQ_TAP_SEL_P1_A0_WIDTH                     (1)
#define RXDFE_FC_WBUF_RFEQ_4_P1_A0_RFEQ_TAP_SEL_P1_A0_MASK                      (0x40000000)
#define RXDFE_FC_WBUF_RFEQ_4_P1_A0_RFEQ_TAP_SEL_P1_A0_BIT                       (0x40000000)

#define RXDFE_FC_WBUF_RFEQ_4_P1_A0_RFEQ_RND_SEL_P1_A0_LSB                       (28)
#define RXDFE_FC_WBUF_RFEQ_4_P1_A0_RFEQ_RND_SEL_P1_A0_WIDTH                     (2)
#define RXDFE_FC_WBUF_RFEQ_4_P1_A0_RFEQ_RND_SEL_P1_A0_MASK                      (0x30000000)

#define RXDFE_FC_WBUF_RFEQ_4_P1_A0_RFEQ_COEF_13_P1_A0_LSB                       (10)
#define RXDFE_FC_WBUF_RFEQ_4_P1_A0_RFEQ_COEF_13_P1_A0_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_4_P1_A0_RFEQ_COEF_13_P1_A0_MASK                      (0x0007FC00)

#define RXDFE_FC_WBUF_RFEQ_4_P1_A0_RFEQ_COEF_12_P1_A0_LSB                       (0)
#define RXDFE_FC_WBUF_RFEQ_4_P1_A0_RFEQ_COEF_12_P1_A0_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_4_P1_A0_RFEQ_COEF_12_P1_A0_MASK                      (0x000001FF)

#define RXDFE_FC_WBUF_IQC_P1_A0_IQC_EN_P1_A0_LSB                                (31)
#define RXDFE_FC_WBUF_IQC_P1_A0_IQC_EN_P1_A0_WIDTH                              (1)
#define RXDFE_FC_WBUF_IQC_P1_A0_IQC_EN_P1_A0_MASK                               (0x80000000)
#define RXDFE_FC_WBUF_IQC_P1_A0_IQC_EN_P1_A0_BIT                                (0x80000000)

#define RXDFE_FC_WBUF_IQC_P1_A0_IQC_PHASE_P1_A0_LSB                             (8)
#define RXDFE_FC_WBUF_IQC_P1_A0_IQC_PHASE_P1_A0_WIDTH                           (7)
#define RXDFE_FC_WBUF_IQC_P1_A0_IQC_PHASE_P1_A0_MASK                            (0x00007F00)

#define RXDFE_FC_WBUF_IQC_P1_A0_IQC_GAIN_P1_A0_LSB                              (0)
#define RXDFE_FC_WBUF_IQC_P1_A0_IQC_GAIN_P1_A0_WIDTH                            (8)
#define RXDFE_FC_WBUF_IQC_P1_A0_IQC_GAIN_P1_A0_MASK                             (0x000000FF)

#define RXDFE_FC_WBUF_FDPM_0_P1_A1_FDPM_COEF_Q_1_P1_A1_LSB                      (16)
#define RXDFE_FC_WBUF_FDPM_0_P1_A1_FDPM_COEF_Q_1_P1_A1_WIDTH                    (11)
#define RXDFE_FC_WBUF_FDPM_0_P1_A1_FDPM_COEF_Q_1_P1_A1_MASK                     (0x07FF0000)

#define RXDFE_FC_WBUF_FDPM_0_P1_A1_FDPM_COEF_Q_0_P1_A1_LSB                      (0)
#define RXDFE_FC_WBUF_FDPM_0_P1_A1_FDPM_COEF_Q_0_P1_A1_WIDTH                    (11)
#define RXDFE_FC_WBUF_FDPM_0_P1_A1_FDPM_COEF_Q_0_P1_A1_MASK                     (0x000007FF)

#define RXDFE_FC_WBUF_FDPM_1_P1_A1_FDPM_COEF_Q_3_P1_A1_LSB                      (16)
#define RXDFE_FC_WBUF_FDPM_1_P1_A1_FDPM_COEF_Q_3_P1_A1_WIDTH                    (11)
#define RXDFE_FC_WBUF_FDPM_1_P1_A1_FDPM_COEF_Q_3_P1_A1_MASK                     (0x07FF0000)

#define RXDFE_FC_WBUF_FDPM_1_P1_A1_FDPM_COEF_Q_2_P1_A1_LSB                      (0)
#define RXDFE_FC_WBUF_FDPM_1_P1_A1_FDPM_COEF_Q_2_P1_A1_WIDTH                    (11)
#define RXDFE_FC_WBUF_FDPM_1_P1_A1_FDPM_COEF_Q_2_P1_A1_MASK                     (0x000007FF)

#define RXDFE_FC_WBUF_FDPM_2_P1_A1_FDPM_EN_P1_A1_LSB                            (31)
#define RXDFE_FC_WBUF_FDPM_2_P1_A1_FDPM_EN_P1_A1_WIDTH                          (1)
#define RXDFE_FC_WBUF_FDPM_2_P1_A1_FDPM_EN_P1_A1_MASK                           (0x80000000)
#define RXDFE_FC_WBUF_FDPM_2_P1_A1_FDPM_EN_P1_A1_BIT                            (0x80000000)

#define RXDFE_FC_WBUF_FDPM_2_P1_A1_FDPM_TAP_SEL_P1_A1_LSB                       (28)
#define RXDFE_FC_WBUF_FDPM_2_P1_A1_FDPM_TAP_SEL_P1_A1_WIDTH                     (1)
#define RXDFE_FC_WBUF_FDPM_2_P1_A1_FDPM_TAP_SEL_P1_A1_MASK                      (0x10000000)
#define RXDFE_FC_WBUF_FDPM_2_P1_A1_FDPM_TAP_SEL_P1_A1_BIT                       (0x10000000)

#define RXDFE_FC_WBUF_FDPM_2_P1_A1_FDPM_COEF_Q_4_P1_A1_LSB                      (0)
#define RXDFE_FC_WBUF_FDPM_2_P1_A1_FDPM_COEF_Q_4_P1_A1_WIDTH                    (11)
#define RXDFE_FC_WBUF_FDPM_2_P1_A1_FDPM_COEF_Q_4_P1_A1_MASK                     (0x000007FF)

#define RXDFE_FC_WBUF_RFEQ_0_P1_A1_RFEQ_COEF_02_P1_A1_LSB                       (20)
#define RXDFE_FC_WBUF_RFEQ_0_P1_A1_RFEQ_COEF_02_P1_A1_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_0_P1_A1_RFEQ_COEF_02_P1_A1_MASK                      (0x1FF00000)

#define RXDFE_FC_WBUF_RFEQ_0_P1_A1_RFEQ_COEF_01_P1_A1_LSB                       (10)
#define RXDFE_FC_WBUF_RFEQ_0_P1_A1_RFEQ_COEF_01_P1_A1_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_0_P1_A1_RFEQ_COEF_01_P1_A1_MASK                      (0x0007FC00)

#define RXDFE_FC_WBUF_RFEQ_0_P1_A1_RFEQ_COEF_00_P1_A1_LSB                       (0)
#define RXDFE_FC_WBUF_RFEQ_0_P1_A1_RFEQ_COEF_00_P1_A1_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_0_P1_A1_RFEQ_COEF_00_P1_A1_MASK                      (0x000001FF)

#define RXDFE_FC_WBUF_RFEQ_1_P1_A1_RFEQ_COEF_05_P1_A1_LSB                       (20)
#define RXDFE_FC_WBUF_RFEQ_1_P1_A1_RFEQ_COEF_05_P1_A1_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_1_P1_A1_RFEQ_COEF_05_P1_A1_MASK                      (0x1FF00000)

#define RXDFE_FC_WBUF_RFEQ_1_P1_A1_RFEQ_COEF_04_P1_A1_LSB                       (10)
#define RXDFE_FC_WBUF_RFEQ_1_P1_A1_RFEQ_COEF_04_P1_A1_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_1_P1_A1_RFEQ_COEF_04_P1_A1_MASK                      (0x0007FC00)

#define RXDFE_FC_WBUF_RFEQ_1_P1_A1_RFEQ_COEF_03_P1_A1_LSB                       (0)
#define RXDFE_FC_WBUF_RFEQ_1_P1_A1_RFEQ_COEF_03_P1_A1_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_1_P1_A1_RFEQ_COEF_03_P1_A1_MASK                      (0x000001FF)

#define RXDFE_FC_WBUF_RFEQ_2_P1_A1_RFEQ_COEF_08_P1_A1_LSB                       (20)
#define RXDFE_FC_WBUF_RFEQ_2_P1_A1_RFEQ_COEF_08_P1_A1_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_2_P1_A1_RFEQ_COEF_08_P1_A1_MASK                      (0x1FF00000)

#define RXDFE_FC_WBUF_RFEQ_2_P1_A1_RFEQ_COEF_07_P1_A1_LSB                       (10)
#define RXDFE_FC_WBUF_RFEQ_2_P1_A1_RFEQ_COEF_07_P1_A1_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_2_P1_A1_RFEQ_COEF_07_P1_A1_MASK                      (0x0007FC00)

#define RXDFE_FC_WBUF_RFEQ_2_P1_A1_RFEQ_COEF_06_P1_A1_LSB                       (0)
#define RXDFE_FC_WBUF_RFEQ_2_P1_A1_RFEQ_COEF_06_P1_A1_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_2_P1_A1_RFEQ_COEF_06_P1_A1_MASK                      (0x000001FF)

#define RXDFE_FC_WBUF_RFEQ_3_P1_A1_RFEQ_COEF_11_P1_A1_LSB                       (20)
#define RXDFE_FC_WBUF_RFEQ_3_P1_A1_RFEQ_COEF_11_P1_A1_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_3_P1_A1_RFEQ_COEF_11_P1_A1_MASK                      (0x1FF00000)

#define RXDFE_FC_WBUF_RFEQ_3_P1_A1_RFEQ_COEF_10_P1_A1_LSB                       (10)
#define RXDFE_FC_WBUF_RFEQ_3_P1_A1_RFEQ_COEF_10_P1_A1_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_3_P1_A1_RFEQ_COEF_10_P1_A1_MASK                      (0x0007FC00)

#define RXDFE_FC_WBUF_RFEQ_3_P1_A1_RFEQ_COEF_09_P1_A1_LSB                       (0)
#define RXDFE_FC_WBUF_RFEQ_3_P1_A1_RFEQ_COEF_09_P1_A1_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_3_P1_A1_RFEQ_COEF_09_P1_A1_MASK                      (0x000001FF)

#define RXDFE_FC_WBUF_RFEQ_4_P1_A1_RFEQ_EN_P1_A1_LSB                            (31)
#define RXDFE_FC_WBUF_RFEQ_4_P1_A1_RFEQ_EN_P1_A1_WIDTH                          (1)
#define RXDFE_FC_WBUF_RFEQ_4_P1_A1_RFEQ_EN_P1_A1_MASK                           (0x80000000)
#define RXDFE_FC_WBUF_RFEQ_4_P1_A1_RFEQ_EN_P1_A1_BIT                            (0x80000000)

#define RXDFE_FC_WBUF_RFEQ_4_P1_A1_RFEQ_TAP_SEL_P1_A1_LSB                       (30)
#define RXDFE_FC_WBUF_RFEQ_4_P1_A1_RFEQ_TAP_SEL_P1_A1_WIDTH                     (1)
#define RXDFE_FC_WBUF_RFEQ_4_P1_A1_RFEQ_TAP_SEL_P1_A1_MASK                      (0x40000000)
#define RXDFE_FC_WBUF_RFEQ_4_P1_A1_RFEQ_TAP_SEL_P1_A1_BIT                       (0x40000000)

#define RXDFE_FC_WBUF_RFEQ_4_P1_A1_RFEQ_RND_SEL_P1_A1_LSB                       (28)
#define RXDFE_FC_WBUF_RFEQ_4_P1_A1_RFEQ_RND_SEL_P1_A1_WIDTH                     (2)
#define RXDFE_FC_WBUF_RFEQ_4_P1_A1_RFEQ_RND_SEL_P1_A1_MASK                      (0x30000000)

#define RXDFE_FC_WBUF_RFEQ_4_P1_A1_RFEQ_COEF_13_P1_A1_LSB                       (10)
#define RXDFE_FC_WBUF_RFEQ_4_P1_A1_RFEQ_COEF_13_P1_A1_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_4_P1_A1_RFEQ_COEF_13_P1_A1_MASK                      (0x0007FC00)

#define RXDFE_FC_WBUF_RFEQ_4_P1_A1_RFEQ_COEF_12_P1_A1_LSB                       (0)
#define RXDFE_FC_WBUF_RFEQ_4_P1_A1_RFEQ_COEF_12_P1_A1_WIDTH                     (9)
#define RXDFE_FC_WBUF_RFEQ_4_P1_A1_RFEQ_COEF_12_P1_A1_MASK                      (0x000001FF)

#define RXDFE_FC_WBUF_IQC_P1_A1_IQC_EN_P1_A1_LSB                                (31)
#define RXDFE_FC_WBUF_IQC_P1_A1_IQC_EN_P1_A1_WIDTH                              (1)
#define RXDFE_FC_WBUF_IQC_P1_A1_IQC_EN_P1_A1_MASK                               (0x80000000)
#define RXDFE_FC_WBUF_IQC_P1_A1_IQC_EN_P1_A1_BIT                                (0x80000000)

#define RXDFE_FC_WBUF_IQC_P1_A1_IQC_PHASE_P1_A1_LSB                             (8)
#define RXDFE_FC_WBUF_IQC_P1_A1_IQC_PHASE_P1_A1_WIDTH                           (7)
#define RXDFE_FC_WBUF_IQC_P1_A1_IQC_PHASE_P1_A1_MASK                            (0x00007F00)

#define RXDFE_FC_WBUF_IQC_P1_A1_IQC_GAIN_P1_A1_LSB                              (0)
#define RXDFE_FC_WBUF_IQC_P1_A1_IQC_GAIN_P1_A1_WIDTH                            (8)
#define RXDFE_FC_WBUF_IQC_P1_A1_IQC_GAIN_P1_A1_MASK                             (0x000000FF)

#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_A_P0_A0_NBIF_SPUR_PARA_A_Q_P0_A0_LSB       (16)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_A_P0_A0_NBIF_SPUR_PARA_A_Q_P0_A0_WIDTH     (15)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_A_P0_A0_NBIF_SPUR_PARA_A_Q_P0_A0_MASK      (0x7FFF0000)

#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_A_P0_A0_NBIF_SPUR_PARA_A_I_P0_A0_LSB       (0)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_A_P0_A0_NBIF_SPUR_PARA_A_I_P0_A0_WIDTH     (15)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_A_P0_A0_NBIF_SPUR_PARA_A_I_P0_A0_MASK      (0x00007FFF)

#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P0_A0_NBIF_SPUR_EN_P0_A0_LSB             (31)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P0_A0_NBIF_SPUR_EN_P0_A0_WIDTH           (1)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P0_A0_NBIF_SPUR_EN_P0_A0_MASK            (0x80000000)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P0_A0_NBIF_SPUR_EN_P0_A0_BIT             (0x80000000)

#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P0_A0_NBIF_SPUR_PARA_P_P0_A0_LSB         (0)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P0_A0_NBIF_SPUR_PARA_P_P0_A0_WIDTH       (3)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P0_A0_NBIF_SPUR_PARA_P_P0_A0_MASK        (0x00000007)

#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_A_P0_A1_NBIF_SPUR_PARA_A_Q_P0_A1_LSB       (16)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_A_P0_A1_NBIF_SPUR_PARA_A_Q_P0_A1_WIDTH     (15)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_A_P0_A1_NBIF_SPUR_PARA_A_Q_P0_A1_MASK      (0x7FFF0000)

#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_A_P0_A1_NBIF_SPUR_PARA_A_I_P0_A1_LSB       (0)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_A_P0_A1_NBIF_SPUR_PARA_A_I_P0_A1_WIDTH     (15)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_A_P0_A1_NBIF_SPUR_PARA_A_I_P0_A1_MASK      (0x00007FFF)

#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P0_A1_NBIF_SPUR_EN_P0_A1_LSB             (31)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P0_A1_NBIF_SPUR_EN_P0_A1_WIDTH           (1)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P0_A1_NBIF_SPUR_EN_P0_A1_MASK            (0x80000000)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P0_A1_NBIF_SPUR_EN_P0_A1_BIT             (0x80000000)

#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P0_A1_NBIF_SPUR_PARA_P_P0_A1_LSB         (0)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P0_A1_NBIF_SPUR_PARA_P_P0_A1_WIDTH       (3)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P0_A1_NBIF_SPUR_PARA_P_P0_A1_MASK        (0x00000007)

#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_A_P1_A0_NBIF_SPUR_PARA_A_Q_P1_A0_LSB       (16)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_A_P1_A0_NBIF_SPUR_PARA_A_Q_P1_A0_WIDTH     (15)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_A_P1_A0_NBIF_SPUR_PARA_A_Q_P1_A0_MASK      (0x7FFF0000)

#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_A_P1_A0_NBIF_SPUR_PARA_A_I_P1_A0_LSB       (0)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_A_P1_A0_NBIF_SPUR_PARA_A_I_P1_A0_WIDTH     (15)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_A_P1_A0_NBIF_SPUR_PARA_A_I_P1_A0_MASK      (0x00007FFF)

#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P1_A0_NBIF_SPUR_EN_P1_A0_LSB             (31)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P1_A0_NBIF_SPUR_EN_P1_A0_WIDTH           (1)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P1_A0_NBIF_SPUR_EN_P1_A0_MASK            (0x80000000)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P1_A0_NBIF_SPUR_EN_P1_A0_BIT             (0x80000000)

#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P1_A0_NBIF_SPUR_PARA_P_P1_A0_LSB         (0)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P1_A0_NBIF_SPUR_PARA_P_P1_A0_WIDTH       (3)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P1_A0_NBIF_SPUR_PARA_P_P1_A0_MASK        (0x00000007)

#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_A_P1_A1_NBIF_SPUR_PARA_A_Q_P1_A1_LSB       (16)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_A_P1_A1_NBIF_SPUR_PARA_A_Q_P1_A1_WIDTH     (15)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_A_P1_A1_NBIF_SPUR_PARA_A_Q_P1_A1_MASK      (0x7FFF0000)

#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_A_P1_A1_NBIF_SPUR_PARA_A_I_P1_A1_LSB       (0)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_A_P1_A1_NBIF_SPUR_PARA_A_I_P1_A1_WIDTH     (15)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_A_P1_A1_NBIF_SPUR_PARA_A_I_P1_A1_MASK      (0x00007FFF)

#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P1_A1_NBIF_SPUR_EN_P1_A1_LSB             (31)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P1_A1_NBIF_SPUR_EN_P1_A1_WIDTH           (1)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P1_A1_NBIF_SPUR_EN_P1_A1_MASK            (0x80000000)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P1_A1_NBIF_SPUR_EN_P1_A1_BIT             (0x80000000)

#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P1_A1_NBIF_SPUR_PARA_P_P1_A1_LSB         (0)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P1_A1_NBIF_SPUR_PARA_P_P1_A1_WIDTH       (3)
#define RXDFE_FC_WBUF_NBIF_SPUR_PARA_P_P1_A1_NBIF_SPUR_PARA_P_P1_A1_MASK        (0x00000007)

#define RXDFE_FC_WBUF_NCO_C0_A0_NCO_EN_C0_A0_LSB                                (31)
#define RXDFE_FC_WBUF_NCO_C0_A0_NCO_EN_C0_A0_WIDTH                              (1)
#define RXDFE_FC_WBUF_NCO_C0_A0_NCO_EN_C0_A0_MASK                               (0x80000000)
#define RXDFE_FC_WBUF_NCO_C0_A0_NCO_EN_C0_A0_BIT                                (0x80000000)

#define RXDFE_FC_WBUF_NCO_C0_A0_NCO_PHASE_STEP_C0_A0_LSB                        (0)
#define RXDFE_FC_WBUF_NCO_C0_A0_NCO_PHASE_STEP_C0_A0_WIDTH                      (23)
#define RXDFE_FC_WBUF_NCO_C0_A0_NCO_PHASE_STEP_C0_A0_MASK                       (0x007FFFFF)

#define RXDFE_FC_WBUF_NCO_C0_A1_NCO_EN_C0_A1_LSB                                (31)
#define RXDFE_FC_WBUF_NCO_C0_A1_NCO_EN_C0_A1_WIDTH                              (1)
#define RXDFE_FC_WBUF_NCO_C0_A1_NCO_EN_C0_A1_MASK                               (0x80000000)
#define RXDFE_FC_WBUF_NCO_C0_A1_NCO_EN_C0_A1_BIT                                (0x80000000)

#define RXDFE_FC_WBUF_NCO_C0_A1_NCO_PHASE_STEP_C0_A1_LSB                        (0)
#define RXDFE_FC_WBUF_NCO_C0_A1_NCO_PHASE_STEP_C0_A1_WIDTH                      (23)
#define RXDFE_FC_WBUF_NCO_C0_A1_NCO_PHASE_STEP_C0_A1_MASK                       (0x007FFFFF)

#define RXDFE_FC_WBUF_NCO_C1_A0_NCO_EN_C1_A0_LSB                                (31)
#define RXDFE_FC_WBUF_NCO_C1_A0_NCO_EN_C1_A0_WIDTH                              (1)
#define RXDFE_FC_WBUF_NCO_C1_A0_NCO_EN_C1_A0_MASK                               (0x80000000)
#define RXDFE_FC_WBUF_NCO_C1_A0_NCO_EN_C1_A0_BIT                                (0x80000000)

#define RXDFE_FC_WBUF_NCO_C1_A0_NCO_PHASE_STEP_C1_A0_LSB                        (0)
#define RXDFE_FC_WBUF_NCO_C1_A0_NCO_PHASE_STEP_C1_A0_WIDTH                      (23)
#define RXDFE_FC_WBUF_NCO_C1_A0_NCO_PHASE_STEP_C1_A0_MASK                       (0x007FFFFF)

#define RXDFE_FC_WBUF_NCO_C1_A1_NCO_EN_C1_A1_LSB                                (31)
#define RXDFE_FC_WBUF_NCO_C1_A1_NCO_EN_C1_A1_WIDTH                              (1)
#define RXDFE_FC_WBUF_NCO_C1_A1_NCO_EN_C1_A1_MASK                               (0x80000000)
#define RXDFE_FC_WBUF_NCO_C1_A1_NCO_EN_C1_A1_BIT                                (0x80000000)

#define RXDFE_FC_WBUF_NCO_C1_A1_NCO_PHASE_STEP_C1_A1_LSB                        (0)
#define RXDFE_FC_WBUF_NCO_C1_A1_NCO_PHASE_STEP_C1_A1_WIDTH                      (23)
#define RXDFE_FC_WBUF_NCO_C1_A1_NCO_PHASE_STEP_C1_A1_MASK                       (0x007FFFFF)

#define RXDFE_FC_WBUF_NCO_MBSFN_C0_NCO_MBSFN_EN_C0_LSB                          (31)
#define RXDFE_FC_WBUF_NCO_MBSFN_C0_NCO_MBSFN_EN_C0_WIDTH                        (1)
#define RXDFE_FC_WBUF_NCO_MBSFN_C0_NCO_MBSFN_EN_C0_MASK                         (0x80000000)
#define RXDFE_FC_WBUF_NCO_MBSFN_C0_NCO_MBSFN_EN_C0_BIT                          (0x80000000)

#define RXDFE_FC_WBUF_NCO_MBSFN_C0_NCO_MBSFN_PHASE_STEP_C0_LSB                  (0)
#define RXDFE_FC_WBUF_NCO_MBSFN_C0_NCO_MBSFN_PHASE_STEP_C0_WIDTH                (23)
#define RXDFE_FC_WBUF_NCO_MBSFN_C0_NCO_MBSFN_PHASE_STEP_C0_MASK                 (0x007FFFFF)

#define RXDFE_FC_WBUF_NCO_MBSFN_C1_NCO_MBSFN_EN_C1_LSB                          (31)
#define RXDFE_FC_WBUF_NCO_MBSFN_C1_NCO_MBSFN_EN_C1_WIDTH                        (1)
#define RXDFE_FC_WBUF_NCO_MBSFN_C1_NCO_MBSFN_EN_C1_MASK                         (0x80000000)
#define RXDFE_FC_WBUF_NCO_MBSFN_C1_NCO_MBSFN_EN_C1_BIT                          (0x80000000)

#define RXDFE_FC_WBUF_NCO_MBSFN_C1_NCO_MBSFN_PHASE_STEP_C1_LSB                  (0)
#define RXDFE_FC_WBUF_NCO_MBSFN_C1_NCO_MBSFN_PHASE_STEP_C1_WIDTH                (23)
#define RXDFE_FC_WBUF_NCO_MBSFN_C1_NCO_MBSFN_PHASE_STEP_C1_MASK                 (0x007FFFFF)


#define RXDFE_FC_ACT_RXDFE_FC_P_SWAP_P_SWAP_LSB                                 (0)
#define RXDFE_FC_ACT_RXDFE_FC_P_SWAP_P_SWAP_WIDTH                               (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_SWAP_P_SWAP_MASK                                (0x00000001)
#define RXDFE_FC_ACT_RXDFE_FC_P_SWAP_P_SWAP_BIT                                 (0x00000001)

#define RXDFE_FC_ACT_RXDFE_FC_A_SWAP_P0_A_SWAP_P0_LSB                           (0)
#define RXDFE_FC_ACT_RXDFE_FC_A_SWAP_P0_A_SWAP_P0_WIDTH                         (1)
#define RXDFE_FC_ACT_RXDFE_FC_A_SWAP_P0_A_SWAP_P0_MASK                          (0x00000001)
#define RXDFE_FC_ACT_RXDFE_FC_A_SWAP_P0_A_SWAP_P0_BIT                           (0x00000001)

#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_0_P0_WB_COEF_3_P0_LSB                       (24)
#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_0_P0_WB_COEF_3_P0_WIDTH                     (7)
#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_0_P0_WB_COEF_3_P0_MASK                      (0x7F000000)

#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_0_P0_WB_COEF_2_P0_LSB                       (16)
#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_0_P0_WB_COEF_2_P0_WIDTH                     (7)
#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_0_P0_WB_COEF_2_P0_MASK                      (0x007F0000)

#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_0_P0_WB_COEF_1_P0_LSB                       (8)
#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_0_P0_WB_COEF_1_P0_WIDTH                     (7)
#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_0_P0_WB_COEF_1_P0_MASK                      (0x00007F00)

#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_0_P0_WB_COEF_0_P0_LSB                       (0)
#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_0_P0_WB_COEF_0_P0_WIDTH                     (7)
#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_0_P0_WB_COEF_0_P0_MASK                      (0x0000007F)

#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_1_P0_WB_COEF_4_P0_LSB                       (0)
#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_1_P0_WB_COEF_4_P0_WIDTH                     (7)
#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_1_P0_WB_COEF_4_P0_MASK                      (0x0000007F)

#define RXDFE_FC_ACT_RXDFE_FC_A_SWAP_P1_A_SWAP_P1_LSB                           (0)
#define RXDFE_FC_ACT_RXDFE_FC_A_SWAP_P1_A_SWAP_P1_WIDTH                         (1)
#define RXDFE_FC_ACT_RXDFE_FC_A_SWAP_P1_A_SWAP_P1_MASK                          (0x00000001)
#define RXDFE_FC_ACT_RXDFE_FC_A_SWAP_P1_A_SWAP_P1_BIT                           (0x00000001)

#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_0_P1_WB_COEF_3_P1_LSB                       (24)
#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_0_P1_WB_COEF_3_P1_WIDTH                     (7)
#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_0_P1_WB_COEF_3_P1_MASK                      (0x7F000000)

#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_0_P1_WB_COEF_2_P1_LSB                       (16)
#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_0_P1_WB_COEF_2_P1_WIDTH                     (7)
#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_0_P1_WB_COEF_2_P1_MASK                      (0x007F0000)

#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_0_P1_WB_COEF_1_P1_LSB                       (8)
#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_0_P1_WB_COEF_1_P1_WIDTH                     (7)
#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_0_P1_WB_COEF_1_P1_MASK                      (0x00007F00)

#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_0_P1_WB_COEF_0_P1_LSB                       (0)
#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_0_P1_WB_COEF_0_P1_WIDTH                     (7)
#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_0_P1_WB_COEF_0_P1_MASK                      (0x0000007F)

#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_1_P1_WB_COEF_4_P1_LSB                       (0)
#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_1_P1_WB_COEF_4_P1_WIDTH                     (7)
#define RXDFE_FC_ACT_RXDFE_FC_MS_WB_1_P1_WB_COEF_4_P1_MASK                      (0x0000007F)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_SW_DCOC_COMP_EN_P0_A0_LSB             (20)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_SW_DCOC_COMP_EN_P0_A0_WIDTH           (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_SW_DCOC_COMP_EN_P0_A0_MASK            (0x00100000)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_SW_DCOC_COMP_EN_P0_A0_BIT             (0x00100000)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_P_FDPM_EN_P0_A0_LSB                   (15)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_P_FDPM_EN_P0_A0_WIDTH                 (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_P_FDPM_EN_P0_A0_MASK                  (0x00008000)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_P_FDPM_EN_P0_A0_BIT                   (0x00008000)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_P_RFEQ_EN_P0_A0_LSB                   (14)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_P_RFEQ_EN_P0_A0_WIDTH                 (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_P_RFEQ_EN_P0_A0_MASK                  (0x00004000)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_P_RFEQ_EN_P0_A0_BIT                   (0x00004000)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_P_IQC_EN_P0_A0_LSB                    (13)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_P_IQC_EN_P0_A0_WIDTH                  (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_P_IQC_EN_P0_A0_MASK                   (0x00002000)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_P_IQC_EN_P0_A0_BIT                    (0x00002000)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_P_NBIF_EN_P0_A0_LSB                   (12)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_P_NBIF_EN_P0_A0_WIDTH                 (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_P_NBIF_EN_P0_A0_MASK                  (0x00001000)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_P_NBIF_EN_P0_A0_BIT                   (0x00001000)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_Q_INV_P0_A0_LSB                       (10)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_Q_INV_P0_A0_WIDTH                     (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_Q_INV_P0_A0_MASK                      (0x00000400)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_Q_INV_P0_A0_BIT                       (0x00000400)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_I_INV_P0_A0_LSB                       (9)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_I_INV_P0_A0_WIDTH                     (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_I_INV_P0_A0_MASK                      (0x00000200)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_I_INV_P0_A0_BIT                       (0x00000200)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_IQ_SWAP_P0_A0_LSB                     (8)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_IQ_SWAP_P0_A0_WIDTH                   (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_IQ_SWAP_P0_A0_MASK                    (0x00000100)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_IQ_SWAP_P0_A0_BIT                     (0x00000100)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_ADC_MODE_P0_A0_LSB                    (4)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_ADC_MODE_P0_A0_WIDTH                  (4)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_ADC_MODE_P0_A0_MASK                   (0x000000F0)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_P_MODE_P0_A0_LSB                      (0)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_P_MODE_P0_A0_WIDTH                    (4)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A0_P_MODE_P0_A0_MASK                     (0x0000000F)

#define RXDFE_FC_ACT_RXDFE_FC_SW_DCOC_P0_A0_SW_DCOC_COMP_Q_P0_A0_LSB            (16)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DCOC_P0_A0_SW_DCOC_COMP_Q_P0_A0_WIDTH          (15)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DCOC_P0_A0_SW_DCOC_COMP_Q_P0_A0_MASK           (0x7FFF0000)

#define RXDFE_FC_ACT_RXDFE_FC_SW_DCOC_P0_A0_SW_DCOC_COMP_I_P0_A0_LSB            (0)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DCOC_P0_A0_SW_DCOC_COMP_I_P0_A0_WIDTH          (15)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DCOC_P0_A0_SW_DCOC_COMP_I_P0_A0_MASK           (0x00007FFF)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_SW_DCOC_COMP_EN_P0_A1_LSB             (20)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_SW_DCOC_COMP_EN_P0_A1_WIDTH           (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_SW_DCOC_COMP_EN_P0_A1_MASK            (0x00100000)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_SW_DCOC_COMP_EN_P0_A1_BIT             (0x00100000)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_P_FDPM_EN_P0_A1_LSB                   (15)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_P_FDPM_EN_P0_A1_WIDTH                 (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_P_FDPM_EN_P0_A1_MASK                  (0x00008000)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_P_FDPM_EN_P0_A1_BIT                   (0x00008000)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_P_RFEQ_EN_P0_A1_LSB                   (14)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_P_RFEQ_EN_P0_A1_WIDTH                 (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_P_RFEQ_EN_P0_A1_MASK                  (0x00004000)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_P_RFEQ_EN_P0_A1_BIT                   (0x00004000)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_P_IQC_EN_P0_A1_LSB                    (13)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_P_IQC_EN_P0_A1_WIDTH                  (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_P_IQC_EN_P0_A1_MASK                   (0x00002000)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_P_IQC_EN_P0_A1_BIT                    (0x00002000)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_P_NBIF_EN_P0_A1_LSB                   (12)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_P_NBIF_EN_P0_A1_WIDTH                 (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_P_NBIF_EN_P0_A1_MASK                  (0x00001000)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_P_NBIF_EN_P0_A1_BIT                   (0x00001000)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_Q_INV_P0_A1_LSB                       (10)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_Q_INV_P0_A1_WIDTH                     (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_Q_INV_P0_A1_MASK                      (0x00000400)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_Q_INV_P0_A1_BIT                       (0x00000400)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_I_INV_P0_A1_LSB                       (9)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_I_INV_P0_A1_WIDTH                     (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_I_INV_P0_A1_MASK                      (0x00000200)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_I_INV_P0_A1_BIT                       (0x00000200)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_IQ_SWAP_P0_A1_LSB                     (8)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_IQ_SWAP_P0_A1_WIDTH                   (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_IQ_SWAP_P0_A1_MASK                    (0x00000100)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_IQ_SWAP_P0_A1_BIT                     (0x00000100)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_ADC_MODE_P0_A1_LSB                    (4)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_ADC_MODE_P0_A1_WIDTH                  (4)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_ADC_MODE_P0_A1_MASK                   (0x000000F0)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_P_MODE_P0_A1_LSB                      (0)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_P_MODE_P0_A1_WIDTH                    (4)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P0_A1_P_MODE_P0_A1_MASK                     (0x0000000F)

#define RXDFE_FC_ACT_RXDFE_FC_SW_DCOC_P0_A1_SW_DCOC_COMP_Q_P0_A1_LSB            (16)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DCOC_P0_A1_SW_DCOC_COMP_Q_P0_A1_WIDTH          (15)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DCOC_P0_A1_SW_DCOC_COMP_Q_P0_A1_MASK           (0x7FFF0000)

#define RXDFE_FC_ACT_RXDFE_FC_SW_DCOC_P0_A1_SW_DCOC_COMP_I_P0_A1_LSB            (0)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DCOC_P0_A1_SW_DCOC_COMP_I_P0_A1_WIDTH          (15)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DCOC_P0_A1_SW_DCOC_COMP_I_P0_A1_MASK           (0x00007FFF)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_SW_DCOC_COMP_EN_P1_A0_LSB             (20)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_SW_DCOC_COMP_EN_P1_A0_WIDTH           (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_SW_DCOC_COMP_EN_P1_A0_MASK            (0x00100000)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_SW_DCOC_COMP_EN_P1_A0_BIT             (0x00100000)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_P_FDPM_EN_P1_A0_LSB                   (15)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_P_FDPM_EN_P1_A0_WIDTH                 (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_P_FDPM_EN_P1_A0_MASK                  (0x00008000)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_P_FDPM_EN_P1_A0_BIT                   (0x00008000)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_P_RFEQ_EN_P1_A0_LSB                   (14)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_P_RFEQ_EN_P1_A0_WIDTH                 (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_P_RFEQ_EN_P1_A0_MASK                  (0x00004000)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_P_RFEQ_EN_P1_A0_BIT                   (0x00004000)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_P_IQC_EN_P1_A0_LSB                    (13)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_P_IQC_EN_P1_A0_WIDTH                  (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_P_IQC_EN_P1_A0_MASK                   (0x00002000)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_P_IQC_EN_P1_A0_BIT                    (0x00002000)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_P_NBIF_EN_P1_A0_LSB                   (12)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_P_NBIF_EN_P1_A0_WIDTH                 (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_P_NBIF_EN_P1_A0_MASK                  (0x00001000)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_P_NBIF_EN_P1_A0_BIT                   (0x00001000)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_Q_INV_P1_A0_LSB                       (10)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_Q_INV_P1_A0_WIDTH                     (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_Q_INV_P1_A0_MASK                      (0x00000400)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_Q_INV_P1_A0_BIT                       (0x00000400)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_I_INV_P1_A0_LSB                       (9)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_I_INV_P1_A0_WIDTH                     (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_I_INV_P1_A0_MASK                      (0x00000200)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_I_INV_P1_A0_BIT                       (0x00000200)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_IQ_SWAP_P1_A0_LSB                     (8)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_IQ_SWAP_P1_A0_WIDTH                   (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_IQ_SWAP_P1_A0_MASK                    (0x00000100)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_IQ_SWAP_P1_A0_BIT                     (0x00000100)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_ADC_MODE_P1_A0_LSB                    (4)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_ADC_MODE_P1_A0_WIDTH                  (4)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_ADC_MODE_P1_A0_MASK                   (0x000000F0)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_P_MODE_P1_A0_LSB                      (0)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_P_MODE_P1_A0_WIDTH                    (4)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A0_P_MODE_P1_A0_MASK                     (0x0000000F)

#define RXDFE_FC_ACT_RXDFE_FC_SW_DCOC_P1_A0_SW_DCOC_COMP_Q_P1_A0_LSB            (16)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DCOC_P1_A0_SW_DCOC_COMP_Q_P1_A0_WIDTH          (15)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DCOC_P1_A0_SW_DCOC_COMP_Q_P1_A0_MASK           (0x7FFF0000)

#define RXDFE_FC_ACT_RXDFE_FC_SW_DCOC_P1_A0_SW_DCOC_COMP_I_P1_A0_LSB            (0)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DCOC_P1_A0_SW_DCOC_COMP_I_P1_A0_WIDTH          (15)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DCOC_P1_A0_SW_DCOC_COMP_I_P1_A0_MASK           (0x00007FFF)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_SW_DCOC_COMP_EN_P1_A1_LSB             (20)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_SW_DCOC_COMP_EN_P1_A1_WIDTH           (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_SW_DCOC_COMP_EN_P1_A1_MASK            (0x00100000)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_SW_DCOC_COMP_EN_P1_A1_BIT             (0x00100000)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_P_FDPM_EN_P1_A1_LSB                   (15)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_P_FDPM_EN_P1_A1_WIDTH                 (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_P_FDPM_EN_P1_A1_MASK                  (0x00008000)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_P_FDPM_EN_P1_A1_BIT                   (0x00008000)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_P_RFEQ_EN_P1_A1_LSB                   (14)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_P_RFEQ_EN_P1_A1_WIDTH                 (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_P_RFEQ_EN_P1_A1_MASK                  (0x00004000)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_P_RFEQ_EN_P1_A1_BIT                   (0x00004000)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_P_IQC_EN_P1_A1_LSB                    (13)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_P_IQC_EN_P1_A1_WIDTH                  (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_P_IQC_EN_P1_A1_MASK                   (0x00002000)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_P_IQC_EN_P1_A1_BIT                    (0x00002000)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_P_NBIF_EN_P1_A1_LSB                   (12)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_P_NBIF_EN_P1_A1_WIDTH                 (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_P_NBIF_EN_P1_A1_MASK                  (0x00001000)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_P_NBIF_EN_P1_A1_BIT                   (0x00001000)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_Q_INV_P1_A1_LSB                       (10)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_Q_INV_P1_A1_WIDTH                     (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_Q_INV_P1_A1_MASK                      (0x00000400)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_Q_INV_P1_A1_BIT                       (0x00000400)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_I_INV_P1_A1_LSB                       (9)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_I_INV_P1_A1_WIDTH                     (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_I_INV_P1_A1_MASK                      (0x00000200)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_I_INV_P1_A1_BIT                       (0x00000200)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_IQ_SWAP_P1_A1_LSB                     (8)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_IQ_SWAP_P1_A1_WIDTH                   (1)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_IQ_SWAP_P1_A1_MASK                    (0x00000100)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_IQ_SWAP_P1_A1_BIT                     (0x00000100)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_ADC_MODE_P1_A1_LSB                    (4)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_ADC_MODE_P1_A1_WIDTH                  (4)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_ADC_MODE_P1_A1_MASK                   (0x000000F0)

#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_P_MODE_P1_A1_LSB                      (0)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_P_MODE_P1_A1_WIDTH                    (4)
#define RXDFE_FC_ACT_RXDFE_FC_P_CON_P1_A1_P_MODE_P1_A1_MASK                     (0x0000000F)

#define RXDFE_FC_ACT_RXDFE_FC_SW_DCOC_P1_A1_SW_DCOC_COMP_Q_P1_A1_LSB            (16)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DCOC_P1_A1_SW_DCOC_COMP_Q_P1_A1_WIDTH          (15)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DCOC_P1_A1_SW_DCOC_COMP_Q_P1_A1_MASK           (0x7FFF0000)

#define RXDFE_FC_ACT_RXDFE_FC_SW_DCOC_P1_A1_SW_DCOC_COMP_I_P1_A1_LSB            (0)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DCOC_P1_A1_SW_DCOC_COMP_I_P1_A1_WIDTH          (15)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DCOC_P1_A1_SW_DCOC_COMP_I_P1_A1_MASK           (0x00007FFF)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_SW_NCO_LNA_COMP_EN_C0_A0_LSB          (22)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_SW_NCO_LNA_COMP_EN_C0_A0_WIDTH        (1)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_SW_NCO_LNA_COMP_EN_C0_A0_MASK         (0x00400000)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_SW_NCO_LNA_COMP_EN_C0_A0_BIT          (0x00400000)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_SW_DAGC_EN_C0_A0_LSB                  (21)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_SW_DAGC_EN_C0_A0_WIDTH                (1)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_SW_DAGC_EN_C0_A0_MASK                 (0x00200000)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_SW_DAGC_EN_C0_A0_BIT                  (0x00200000)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_SW_CS_DAGC_EN_C0_A0_LSB               (20)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_SW_CS_DAGC_EN_C0_A0_WIDTH             (1)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_SW_CS_DAGC_EN_C0_A0_MASK              (0x00100000)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_SW_CS_DAGC_EN_C0_A0_BIT               (0x00100000)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_C_NCO_MBSFN_EN_C0_A0_LSB              (13)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_C_NCO_MBSFN_EN_C0_A0_WIDTH            (1)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_C_NCO_MBSFN_EN_C0_A0_MASK             (0x00002000)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_C_NCO_MBSFN_EN_C0_A0_BIT              (0x00002000)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_C_NCO_EN_C0_A0_LSB                    (12)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_C_NCO_EN_C0_A0_WIDTH                  (1)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_C_NCO_EN_C0_A0_MASK                   (0x00001000)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_C_NCO_EN_C0_A0_BIT                    (0x00001000)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_MU_GEN_C2K_MODE_C0_A0_LSB             (8)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_MU_GEN_C2K_MODE_C0_A0_WIDTH           (1)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_MU_GEN_C2K_MODE_C0_A0_MASK            (0x00000100)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_MU_GEN_C2K_MODE_C0_A0_BIT             (0x00000100)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_C_IN_SEL_C0_A0_LSB                    (4)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_C_IN_SEL_C0_A0_WIDTH                  (1)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_C_IN_SEL_C0_A0_MASK                   (0x00000010)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_C_IN_SEL_C0_A0_BIT                    (0x00000010)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_C_MODE_C0_A0_LSB                      (0)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_C_MODE_C0_A0_WIDTH                    (4)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A0_C_MODE_C0_A0_MASK                     (0x0000000F)

#define RXDFE_FC_ACT_RXDFE_FC_SW_DAGC_C0_A0_SW_DAGC_EXP_C0_A0_LSB               (8)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DAGC_C0_A0_SW_DAGC_EXP_C0_A0_WIDTH             (5)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DAGC_C0_A0_SW_DAGC_EXP_C0_A0_MASK              (0x00001F00)

#define RXDFE_FC_ACT_RXDFE_FC_SW_DAGC_C0_A0_SW_DAGC_MAN_C0_A0_LSB               (0)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DAGC_C0_A0_SW_DAGC_MAN_C0_A0_WIDTH             (7)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DAGC_C0_A0_SW_DAGC_MAN_C0_A0_MASK              (0x0000007F)

#define RXDFE_FC_ACT_RXDFE_FC_SW_CS_DAGC_C0_A0_SW_CS_DAGC_EXP_C0_A0_LSB         (8)
#define RXDFE_FC_ACT_RXDFE_FC_SW_CS_DAGC_C0_A0_SW_CS_DAGC_EXP_C0_A0_WIDTH       (5)
#define RXDFE_FC_ACT_RXDFE_FC_SW_CS_DAGC_C0_A0_SW_CS_DAGC_EXP_C0_A0_MASK        (0x00001F00)

#define RXDFE_FC_ACT_RXDFE_FC_SW_CS_DAGC_C0_A0_SW_CS_DAGC_MAN_C0_A0_LSB         (0)
#define RXDFE_FC_ACT_RXDFE_FC_SW_CS_DAGC_C0_A0_SW_CS_DAGC_MAN_C0_A0_WIDTH       (7)
#define RXDFE_FC_ACT_RXDFE_FC_SW_CS_DAGC_C0_A0_SW_CS_DAGC_MAN_C0_A0_MASK        (0x0000007F)

#define RXDFE_FC_ACT_RXDFE_FC_SW_NCO_LNA_COMP_C0_A0_SW_NCO_LNA_COMP_C0_A0_LSB   (0)
#define RXDFE_FC_ACT_RXDFE_FC_SW_NCO_LNA_COMP_C0_A0_SW_NCO_LNA_COMP_C0_A0_WIDTH (23)
#define RXDFE_FC_ACT_RXDFE_FC_SW_NCO_LNA_COMP_C0_A0_SW_NCO_LNA_COMP_C0_A0_MASK  (0x007FFFFF)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_SW_NCO_LNA_COMP_EN_C0_A1_LSB          (22)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_SW_NCO_LNA_COMP_EN_C0_A1_WIDTH        (1)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_SW_NCO_LNA_COMP_EN_C0_A1_MASK         (0x00400000)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_SW_NCO_LNA_COMP_EN_C0_A1_BIT          (0x00400000)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_SW_DAGC_EN_C0_A1_LSB                  (21)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_SW_DAGC_EN_C0_A1_WIDTH                (1)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_SW_DAGC_EN_C0_A1_MASK                 (0x00200000)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_SW_DAGC_EN_C0_A1_BIT                  (0x00200000)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_SW_CS_DAGC_EN_C0_A1_LSB               (20)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_SW_CS_DAGC_EN_C0_A1_WIDTH             (1)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_SW_CS_DAGC_EN_C0_A1_MASK              (0x00100000)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_SW_CS_DAGC_EN_C0_A1_BIT               (0x00100000)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_C_NCO_MBSFN_EN_C0_A1_LSB              (13)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_C_NCO_MBSFN_EN_C0_A1_WIDTH            (1)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_C_NCO_MBSFN_EN_C0_A1_MASK             (0x00002000)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_C_NCO_MBSFN_EN_C0_A1_BIT              (0x00002000)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_C_NCO_EN_C0_A1_LSB                    (12)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_C_NCO_EN_C0_A1_WIDTH                  (1)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_C_NCO_EN_C0_A1_MASK                   (0x00001000)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_C_NCO_EN_C0_A1_BIT                    (0x00001000)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_MU_GEN_C2K_MODE_C0_A1_LSB             (8)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_MU_GEN_C2K_MODE_C0_A1_WIDTH           (1)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_MU_GEN_C2K_MODE_C0_A1_MASK            (0x00000100)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_MU_GEN_C2K_MODE_C0_A1_BIT             (0x00000100)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_C_IN_SEL_C0_A1_LSB                    (4)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_C_IN_SEL_C0_A1_WIDTH                  (1)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_C_IN_SEL_C0_A1_MASK                   (0x00000010)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_C_IN_SEL_C0_A1_BIT                    (0x00000010)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_C_MODE_C0_A1_LSB                      (0)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_C_MODE_C0_A1_WIDTH                    (4)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C0_A1_C_MODE_C0_A1_MASK                     (0x0000000F)

#define RXDFE_FC_ACT_RXDFE_FC_SW_DAGC_C0_A1_SW_DAGC_EXP_C0_A1_LSB               (8)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DAGC_C0_A1_SW_DAGC_EXP_C0_A1_WIDTH             (5)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DAGC_C0_A1_SW_DAGC_EXP_C0_A1_MASK              (0x00001F00)

#define RXDFE_FC_ACT_RXDFE_FC_SW_DAGC_C0_A1_SW_DAGC_MAN_C0_A1_LSB               (0)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DAGC_C0_A1_SW_DAGC_MAN_C0_A1_WIDTH             (7)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DAGC_C0_A1_SW_DAGC_MAN_C0_A1_MASK              (0x0000007F)

#define RXDFE_FC_ACT_RXDFE_FC_SW_CS_DAGC_C0_A1_SW_CS_DAGC_EXP_C0_A1_LSB         (8)
#define RXDFE_FC_ACT_RXDFE_FC_SW_CS_DAGC_C0_A1_SW_CS_DAGC_EXP_C0_A1_WIDTH       (5)
#define RXDFE_FC_ACT_RXDFE_FC_SW_CS_DAGC_C0_A1_SW_CS_DAGC_EXP_C0_A1_MASK        (0x00001F00)

#define RXDFE_FC_ACT_RXDFE_FC_SW_CS_DAGC_C0_A1_SW_CS_DAGC_MAN_C0_A1_LSB         (0)
#define RXDFE_FC_ACT_RXDFE_FC_SW_CS_DAGC_C0_A1_SW_CS_DAGC_MAN_C0_A1_WIDTH       (7)
#define RXDFE_FC_ACT_RXDFE_FC_SW_CS_DAGC_C0_A1_SW_CS_DAGC_MAN_C0_A1_MASK        (0x0000007F)

#define RXDFE_FC_ACT_RXDFE_FC_SW_NCO_LNA_COMP_C0_A1_SW_NCO_LNA_COMP_C0_A1_LSB   (0)
#define RXDFE_FC_ACT_RXDFE_FC_SW_NCO_LNA_COMP_C0_A1_SW_NCO_LNA_COMP_C0_A1_WIDTH (23)
#define RXDFE_FC_ACT_RXDFE_FC_SW_NCO_LNA_COMP_C0_A1_SW_NCO_LNA_COMP_C0_A1_MASK  (0x007FFFFF)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_SW_NCO_LNA_COMP_EN_C1_A0_LSB          (22)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_SW_NCO_LNA_COMP_EN_C1_A0_WIDTH        (1)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_SW_NCO_LNA_COMP_EN_C1_A0_MASK         (0x00400000)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_SW_NCO_LNA_COMP_EN_C1_A0_BIT          (0x00400000)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_SW_DAGC_EN_C1_A0_LSB                  (21)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_SW_DAGC_EN_C1_A0_WIDTH                (1)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_SW_DAGC_EN_C1_A0_MASK                 (0x00200000)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_SW_DAGC_EN_C1_A0_BIT                  (0x00200000)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_SW_CS_DAGC_EN_C1_A0_LSB               (20)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_SW_CS_DAGC_EN_C1_A0_WIDTH             (1)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_SW_CS_DAGC_EN_C1_A0_MASK              (0x00100000)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_SW_CS_DAGC_EN_C1_A0_BIT               (0x00100000)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_C_NCO_MBSFN_EN_C1_A0_LSB              (13)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_C_NCO_MBSFN_EN_C1_A0_WIDTH            (1)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_C_NCO_MBSFN_EN_C1_A0_MASK             (0x00002000)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_C_NCO_MBSFN_EN_C1_A0_BIT              (0x00002000)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_C_NCO_EN_C1_A0_LSB                    (12)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_C_NCO_EN_C1_A0_WIDTH                  (1)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_C_NCO_EN_C1_A0_MASK                   (0x00001000)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_C_NCO_EN_C1_A0_BIT                    (0x00001000)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_MU_GEN_C2K_MODE_C1_A0_LSB             (8)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_MU_GEN_C2K_MODE_C1_A0_WIDTH           (1)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_MU_GEN_C2K_MODE_C1_A0_MASK            (0x00000100)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_MU_GEN_C2K_MODE_C1_A0_BIT             (0x00000100)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_C_IN_SEL_C1_A0_LSB                    (4)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_C_IN_SEL_C1_A0_WIDTH                  (1)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_C_IN_SEL_C1_A0_MASK                   (0x00000010)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_C_IN_SEL_C1_A0_BIT                    (0x00000010)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_C_MODE_C1_A0_LSB                      (0)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_C_MODE_C1_A0_WIDTH                    (4)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A0_C_MODE_C1_A0_MASK                     (0x0000000F)

#define RXDFE_FC_ACT_RXDFE_FC_SW_DAGC_C1_A0_SW_DAGC_EXP_C1_A0_LSB               (8)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DAGC_C1_A0_SW_DAGC_EXP_C1_A0_WIDTH             (5)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DAGC_C1_A0_SW_DAGC_EXP_C1_A0_MASK              (0x00001F00)

#define RXDFE_FC_ACT_RXDFE_FC_SW_DAGC_C1_A0_SW_DAGC_MAN_C1_A0_LSB               (0)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DAGC_C1_A0_SW_DAGC_MAN_C1_A0_WIDTH             (7)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DAGC_C1_A0_SW_DAGC_MAN_C1_A0_MASK              (0x0000007F)

#define RXDFE_FC_ACT_RXDFE_FC_SW_CS_DAGC_C1_A0_SW_CS_DAGC_EXP_C1_A0_LSB         (8)
#define RXDFE_FC_ACT_RXDFE_FC_SW_CS_DAGC_C1_A0_SW_CS_DAGC_EXP_C1_A0_WIDTH       (5)
#define RXDFE_FC_ACT_RXDFE_FC_SW_CS_DAGC_C1_A0_SW_CS_DAGC_EXP_C1_A0_MASK        (0x00001F00)

#define RXDFE_FC_ACT_RXDFE_FC_SW_CS_DAGC_C1_A0_SW_CS_DAGC_MAN_C1_A0_LSB         (0)
#define RXDFE_FC_ACT_RXDFE_FC_SW_CS_DAGC_C1_A0_SW_CS_DAGC_MAN_C1_A0_WIDTH       (7)
#define RXDFE_FC_ACT_RXDFE_FC_SW_CS_DAGC_C1_A0_SW_CS_DAGC_MAN_C1_A0_MASK        (0x0000007F)

#define RXDFE_FC_ACT_RXDFE_FC_SW_NCO_LNA_COMP_C1_A0_SW_NCO_LNA_COMP_C1_A0_LSB   (0)
#define RXDFE_FC_ACT_RXDFE_FC_SW_NCO_LNA_COMP_C1_A0_SW_NCO_LNA_COMP_C1_A0_WIDTH (23)
#define RXDFE_FC_ACT_RXDFE_FC_SW_NCO_LNA_COMP_C1_A0_SW_NCO_LNA_COMP_C1_A0_MASK  (0x007FFFFF)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_SW_NCO_LNA_COMP_EN_C1_A1_LSB          (22)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_SW_NCO_LNA_COMP_EN_C1_A1_WIDTH        (1)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_SW_NCO_LNA_COMP_EN_C1_A1_MASK         (0x00400000)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_SW_NCO_LNA_COMP_EN_C1_A1_BIT          (0x00400000)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_SW_DAGC_EN_C1_A1_LSB                  (21)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_SW_DAGC_EN_C1_A1_WIDTH                (1)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_SW_DAGC_EN_C1_A1_MASK                 (0x00200000)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_SW_DAGC_EN_C1_A1_BIT                  (0x00200000)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_SW_CS_DAGC_EN_C1_A1_LSB               (20)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_SW_CS_DAGC_EN_C1_A1_WIDTH             (1)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_SW_CS_DAGC_EN_C1_A1_MASK              (0x00100000)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_SW_CS_DAGC_EN_C1_A1_BIT               (0x00100000)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_C_NCO_MBSFN_EN_C1_A1_LSB              (13)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_C_NCO_MBSFN_EN_C1_A1_WIDTH            (1)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_C_NCO_MBSFN_EN_C1_A1_MASK             (0x00002000)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_C_NCO_MBSFN_EN_C1_A1_BIT              (0x00002000)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_C_NCO_EN_C1_A1_LSB                    (12)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_C_NCO_EN_C1_A1_WIDTH                  (1)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_C_NCO_EN_C1_A1_MASK                   (0x00001000)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_C_NCO_EN_C1_A1_BIT                    (0x00001000)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_MU_GEN_C2K_MODE_C1_A1_LSB             (8)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_MU_GEN_C2K_MODE_C1_A1_WIDTH           (1)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_MU_GEN_C2K_MODE_C1_A1_MASK            (0x00000100)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_MU_GEN_C2K_MODE_C1_A1_BIT             (0x00000100)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_C_IN_SEL_C1_A1_LSB                    (4)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_C_IN_SEL_C1_A1_WIDTH                  (1)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_C_IN_SEL_C1_A1_MASK                   (0x00000010)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_C_IN_SEL_C1_A1_BIT                    (0x00000010)

#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_C_MODE_C1_A1_LSB                      (0)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_C_MODE_C1_A1_WIDTH                    (4)
#define RXDFE_FC_ACT_RXDFE_FC_C_CON_C1_A1_C_MODE_C1_A1_MASK                     (0x0000000F)

#define RXDFE_FC_ACT_RXDFE_FC_SW_DAGC_C1_A1_SW_DAGC_EXP_C1_A1_LSB               (8)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DAGC_C1_A1_SW_DAGC_EXP_C1_A1_WIDTH             (5)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DAGC_C1_A1_SW_DAGC_EXP_C1_A1_MASK              (0x00001F00)

#define RXDFE_FC_ACT_RXDFE_FC_SW_DAGC_C1_A1_SW_DAGC_MAN_C1_A1_LSB               (0)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DAGC_C1_A1_SW_DAGC_MAN_C1_A1_WIDTH             (7)
#define RXDFE_FC_ACT_RXDFE_FC_SW_DAGC_C1_A1_SW_DAGC_MAN_C1_A1_MASK              (0x0000007F)

#define RXDFE_FC_ACT_RXDFE_FC_SW_CS_DAGC_C1_A1_SW_CS_DAGC_EXP_C1_A1_LSB         (8)
#define RXDFE_FC_ACT_RXDFE_FC_SW_CS_DAGC_C1_A1_SW_CS_DAGC_EXP_C1_A1_WIDTH       (5)
#define RXDFE_FC_ACT_RXDFE_FC_SW_CS_DAGC_C1_A1_SW_CS_DAGC_EXP_C1_A1_MASK        (0x00001F00)

#define RXDFE_FC_ACT_RXDFE_FC_SW_CS_DAGC_C1_A1_SW_CS_DAGC_MAN_C1_A1_LSB         (0)
#define RXDFE_FC_ACT_RXDFE_FC_SW_CS_DAGC_C1_A1_SW_CS_DAGC_MAN_C1_A1_WIDTH       (7)
#define RXDFE_FC_ACT_RXDFE_FC_SW_CS_DAGC_C1_A1_SW_CS_DAGC_MAN_C1_A1_MASK        (0x0000007F)

#define RXDFE_FC_ACT_RXDFE_FC_SW_NCO_LNA_COMP_C1_A1_SW_NCO_LNA_COMP_C1_A1_LSB   (0)
#define RXDFE_FC_ACT_RXDFE_FC_SW_NCO_LNA_COMP_C1_A1_SW_NCO_LNA_COMP_C1_A1_WIDTH (23)
#define RXDFE_FC_ACT_RXDFE_FC_SW_NCO_LNA_COMP_C1_A1_SW_NCO_LNA_COMP_C1_A1_MASK  (0x007FFFFF)

#define RXDFE_FC_ACT_RXDFE_FC_FDPM_0_P0_A0_FDPM_COEF_Q_1_P0_A0_LSB              (16)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_0_P0_A0_FDPM_COEF_Q_1_P0_A0_WIDTH            (11)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_0_P0_A0_FDPM_COEF_Q_1_P0_A0_MASK             (0x07FF0000)

#define RXDFE_FC_ACT_RXDFE_FC_FDPM_0_P0_A0_FDPM_COEF_Q_0_P0_A0_LSB              (0)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_0_P0_A0_FDPM_COEF_Q_0_P0_A0_WIDTH            (11)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_0_P0_A0_FDPM_COEF_Q_0_P0_A0_MASK             (0x000007FF)

#define RXDFE_FC_ACT_RXDFE_FC_FDPM_1_P0_A0_FDPM_COEF_Q_3_P0_A0_LSB              (16)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_1_P0_A0_FDPM_COEF_Q_3_P0_A0_WIDTH            (11)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_1_P0_A0_FDPM_COEF_Q_3_P0_A0_MASK             (0x07FF0000)

#define RXDFE_FC_ACT_RXDFE_FC_FDPM_1_P0_A0_FDPM_COEF_Q_2_P0_A0_LSB              (0)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_1_P0_A0_FDPM_COEF_Q_2_P0_A0_WIDTH            (11)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_1_P0_A0_FDPM_COEF_Q_2_P0_A0_MASK             (0x000007FF)

#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P0_A0_FDPM_EN_P0_A0_LSB                    (31)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P0_A0_FDPM_EN_P0_A0_WIDTH                  (1)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P0_A0_FDPM_EN_P0_A0_MASK                   (0x80000000)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P0_A0_FDPM_EN_P0_A0_BIT                    (0x80000000)

#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P0_A0_FDPM_TAP_SEL_P0_A0_LSB               (28)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P0_A0_FDPM_TAP_SEL_P0_A0_WIDTH             (1)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P0_A0_FDPM_TAP_SEL_P0_A0_MASK              (0x10000000)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P0_A0_FDPM_TAP_SEL_P0_A0_BIT               (0x10000000)

#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P0_A0_FDPM_COEF_Q_4_P0_A0_LSB              (0)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P0_A0_FDPM_COEF_Q_4_P0_A0_WIDTH            (11)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P0_A0_FDPM_COEF_Q_4_P0_A0_MASK             (0x000007FF)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P0_A0_RFEQ_COEF_02_P0_A0_LSB               (20)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P0_A0_RFEQ_COEF_02_P0_A0_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P0_A0_RFEQ_COEF_02_P0_A0_MASK              (0x1FF00000)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P0_A0_RFEQ_COEF_01_P0_A0_LSB               (10)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P0_A0_RFEQ_COEF_01_P0_A0_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P0_A0_RFEQ_COEF_01_P0_A0_MASK              (0x0007FC00)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P0_A0_RFEQ_COEF_00_P0_A0_LSB               (0)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P0_A0_RFEQ_COEF_00_P0_A0_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P0_A0_RFEQ_COEF_00_P0_A0_MASK              (0x000001FF)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P0_A0_RFEQ_COEF_05_P0_A0_LSB               (20)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P0_A0_RFEQ_COEF_05_P0_A0_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P0_A0_RFEQ_COEF_05_P0_A0_MASK              (0x1FF00000)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P0_A0_RFEQ_COEF_04_P0_A0_LSB               (10)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P0_A0_RFEQ_COEF_04_P0_A0_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P0_A0_RFEQ_COEF_04_P0_A0_MASK              (0x0007FC00)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P0_A0_RFEQ_COEF_03_P0_A0_LSB               (0)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P0_A0_RFEQ_COEF_03_P0_A0_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P0_A0_RFEQ_COEF_03_P0_A0_MASK              (0x000001FF)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P0_A0_RFEQ_COEF_08_P0_A0_LSB               (20)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P0_A0_RFEQ_COEF_08_P0_A0_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P0_A0_RFEQ_COEF_08_P0_A0_MASK              (0x1FF00000)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P0_A0_RFEQ_COEF_07_P0_A0_LSB               (10)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P0_A0_RFEQ_COEF_07_P0_A0_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P0_A0_RFEQ_COEF_07_P0_A0_MASK              (0x0007FC00)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P0_A0_RFEQ_COEF_06_P0_A0_LSB               (0)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P0_A0_RFEQ_COEF_06_P0_A0_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P0_A0_RFEQ_COEF_06_P0_A0_MASK              (0x000001FF)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P0_A0_RFEQ_COEF_11_P0_A0_LSB               (20)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P0_A0_RFEQ_COEF_11_P0_A0_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P0_A0_RFEQ_COEF_11_P0_A0_MASK              (0x1FF00000)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P0_A0_RFEQ_COEF_10_P0_A0_LSB               (10)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P0_A0_RFEQ_COEF_10_P0_A0_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P0_A0_RFEQ_COEF_10_P0_A0_MASK              (0x0007FC00)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P0_A0_RFEQ_COEF_09_P0_A0_LSB               (0)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P0_A0_RFEQ_COEF_09_P0_A0_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P0_A0_RFEQ_COEF_09_P0_A0_MASK              (0x000001FF)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A0_RFEQ_EN_P0_A0_LSB                    (31)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A0_RFEQ_EN_P0_A0_WIDTH                  (1)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A0_RFEQ_EN_P0_A0_MASK                   (0x80000000)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A0_RFEQ_EN_P0_A0_BIT                    (0x80000000)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A0_RFEQ_TAP_SEL_P0_A0_LSB               (30)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A0_RFEQ_TAP_SEL_P0_A0_WIDTH             (1)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A0_RFEQ_TAP_SEL_P0_A0_MASK              (0x40000000)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A0_RFEQ_TAP_SEL_P0_A0_BIT               (0x40000000)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A0_RFEQ_RND_SEL_P0_A0_LSB               (28)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A0_RFEQ_RND_SEL_P0_A0_WIDTH             (2)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A0_RFEQ_RND_SEL_P0_A0_MASK              (0x30000000)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A0_RFEQ_COEF_13_P0_A0_LSB               (10)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A0_RFEQ_COEF_13_P0_A0_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A0_RFEQ_COEF_13_P0_A0_MASK              (0x0007FC00)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A0_RFEQ_COEF_12_P0_A0_LSB               (0)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A0_RFEQ_COEF_12_P0_A0_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A0_RFEQ_COEF_12_P0_A0_MASK              (0x000001FF)

#define RXDFE_FC_ACT_RXDFE_FC_IQC_P0_A0_IQC_EN_P0_A0_LSB                        (31)
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P0_A0_IQC_EN_P0_A0_WIDTH                      (1)
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P0_A0_IQC_EN_P0_A0_MASK                       (0x80000000)
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P0_A0_IQC_EN_P0_A0_BIT                        (0x80000000)

#define RXDFE_FC_ACT_RXDFE_FC_IQC_P0_A0_IQC_PHASE_P0_A0_LSB                     (8)
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P0_A0_IQC_PHASE_P0_A0_WIDTH                   (7)
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P0_A0_IQC_PHASE_P0_A0_MASK                    (0x00007F00)

#define RXDFE_FC_ACT_RXDFE_FC_IQC_P0_A0_IQC_GAIN_P0_A0_LSB                      (0)
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P0_A0_IQC_GAIN_P0_A0_WIDTH                    (8)
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P0_A0_IQC_GAIN_P0_A0_MASK                     (0x000000FF)

#define RXDFE_FC_ACT_RXDFE_FC_FDPM_0_P0_A1_FDPM_COEF_Q_1_P0_A1_LSB              (16)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_0_P0_A1_FDPM_COEF_Q_1_P0_A1_WIDTH            (11)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_0_P0_A1_FDPM_COEF_Q_1_P0_A1_MASK             (0x07FF0000)

#define RXDFE_FC_ACT_RXDFE_FC_FDPM_0_P0_A1_FDPM_COEF_Q_0_P0_A1_LSB              (0)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_0_P0_A1_FDPM_COEF_Q_0_P0_A1_WIDTH            (11)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_0_P0_A1_FDPM_COEF_Q_0_P0_A1_MASK             (0x000007FF)

#define RXDFE_FC_ACT_RXDFE_FC_FDPM_1_P0_A1_FDPM_COEF_Q_3_P0_A1_LSB              (16)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_1_P0_A1_FDPM_COEF_Q_3_P0_A1_WIDTH            (11)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_1_P0_A1_FDPM_COEF_Q_3_P0_A1_MASK             (0x07FF0000)

#define RXDFE_FC_ACT_RXDFE_FC_FDPM_1_P0_A1_FDPM_COEF_Q_2_P0_A1_LSB              (0)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_1_P0_A1_FDPM_COEF_Q_2_P0_A1_WIDTH            (11)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_1_P0_A1_FDPM_COEF_Q_2_P0_A1_MASK             (0x000007FF)

#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P0_A1_FDPM_EN_P0_A1_LSB                    (31)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P0_A1_FDPM_EN_P0_A1_WIDTH                  (1)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P0_A1_FDPM_EN_P0_A1_MASK                   (0x80000000)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P0_A1_FDPM_EN_P0_A1_BIT                    (0x80000000)

#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P0_A1_FDPM_TAP_SEL_P0_A1_LSB               (28)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P0_A1_FDPM_TAP_SEL_P0_A1_WIDTH             (1)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P0_A1_FDPM_TAP_SEL_P0_A1_MASK              (0x10000000)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P0_A1_FDPM_TAP_SEL_P0_A1_BIT               (0x10000000)

#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P0_A1_FDPM_COEF_Q_4_P0_A1_LSB              (0)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P0_A1_FDPM_COEF_Q_4_P0_A1_WIDTH            (11)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P0_A1_FDPM_COEF_Q_4_P0_A1_MASK             (0x000007FF)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P0_A1_RFEQ_COEF_02_P0_A1_LSB               (20)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P0_A1_RFEQ_COEF_02_P0_A1_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P0_A1_RFEQ_COEF_02_P0_A1_MASK              (0x1FF00000)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P0_A1_RFEQ_COEF_01_P0_A1_LSB               (10)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P0_A1_RFEQ_COEF_01_P0_A1_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P0_A1_RFEQ_COEF_01_P0_A1_MASK              (0x0007FC00)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P0_A1_RFEQ_COEF_00_P0_A1_LSB               (0)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P0_A1_RFEQ_COEF_00_P0_A1_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P0_A1_RFEQ_COEF_00_P0_A1_MASK              (0x000001FF)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P0_A1_RFEQ_COEF_05_P0_A1_LSB               (20)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P0_A1_RFEQ_COEF_05_P0_A1_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P0_A1_RFEQ_COEF_05_P0_A1_MASK              (0x1FF00000)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P0_A1_RFEQ_COEF_04_P0_A1_LSB               (10)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P0_A1_RFEQ_COEF_04_P0_A1_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P0_A1_RFEQ_COEF_04_P0_A1_MASK              (0x0007FC00)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P0_A1_RFEQ_COEF_03_P0_A1_LSB               (0)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P0_A1_RFEQ_COEF_03_P0_A1_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P0_A1_RFEQ_COEF_03_P0_A1_MASK              (0x000001FF)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P0_A1_RFEQ_COEF_08_P0_A1_LSB               (20)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P0_A1_RFEQ_COEF_08_P0_A1_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P0_A1_RFEQ_COEF_08_P0_A1_MASK              (0x1FF00000)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P0_A1_RFEQ_COEF_07_P0_A1_LSB               (10)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P0_A1_RFEQ_COEF_07_P0_A1_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P0_A1_RFEQ_COEF_07_P0_A1_MASK              (0x0007FC00)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P0_A1_RFEQ_COEF_06_P0_A1_LSB               (0)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P0_A1_RFEQ_COEF_06_P0_A1_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P0_A1_RFEQ_COEF_06_P0_A1_MASK              (0x000001FF)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P0_A1_RFEQ_COEF_11_P0_A1_LSB               (20)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P0_A1_RFEQ_COEF_11_P0_A1_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P0_A1_RFEQ_COEF_11_P0_A1_MASK              (0x1FF00000)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P0_A1_RFEQ_COEF_10_P0_A1_LSB               (10)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P0_A1_RFEQ_COEF_10_P0_A1_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P0_A1_RFEQ_COEF_10_P0_A1_MASK              (0x0007FC00)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P0_A1_RFEQ_COEF_09_P0_A1_LSB               (0)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P0_A1_RFEQ_COEF_09_P0_A1_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P0_A1_RFEQ_COEF_09_P0_A1_MASK              (0x000001FF)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A1_RFEQ_EN_P0_A1_LSB                    (31)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A1_RFEQ_EN_P0_A1_WIDTH                  (1)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A1_RFEQ_EN_P0_A1_MASK                   (0x80000000)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A1_RFEQ_EN_P0_A1_BIT                    (0x80000000)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A1_RFEQ_TAP_SEL_P0_A1_LSB               (30)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A1_RFEQ_TAP_SEL_P0_A1_WIDTH             (1)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A1_RFEQ_TAP_SEL_P0_A1_MASK              (0x40000000)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A1_RFEQ_TAP_SEL_P0_A1_BIT               (0x40000000)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A1_RFEQ_RND_SEL_P0_A1_LSB               (28)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A1_RFEQ_RND_SEL_P0_A1_WIDTH             (2)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A1_RFEQ_RND_SEL_P0_A1_MASK              (0x30000000)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A1_RFEQ_COEF_13_P0_A1_LSB               (10)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A1_RFEQ_COEF_13_P0_A1_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A1_RFEQ_COEF_13_P0_A1_MASK              (0x0007FC00)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A1_RFEQ_COEF_12_P0_A1_LSB               (0)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A1_RFEQ_COEF_12_P0_A1_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P0_A1_RFEQ_COEF_12_P0_A1_MASK              (0x000001FF)

#define RXDFE_FC_ACT_RXDFE_FC_IQC_P0_A1_IQC_EN_P0_A1_LSB                        (31)
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P0_A1_IQC_EN_P0_A1_WIDTH                      (1)
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P0_A1_IQC_EN_P0_A1_MASK                       (0x80000000)
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P0_A1_IQC_EN_P0_A1_BIT                        (0x80000000)

#define RXDFE_FC_ACT_RXDFE_FC_IQC_P0_A1_IQC_PHASE_P0_A1_LSB                     (8)
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P0_A1_IQC_PHASE_P0_A1_WIDTH                   (7)
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P0_A1_IQC_PHASE_P0_A1_MASK                    (0x00007F00)

#define RXDFE_FC_ACT_RXDFE_FC_IQC_P0_A1_IQC_GAIN_P0_A1_LSB                      (0)
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P0_A1_IQC_GAIN_P0_A1_WIDTH                    (8)
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P0_A1_IQC_GAIN_P0_A1_MASK                     (0x000000FF)

#define RXDFE_FC_ACT_RXDFE_FC_FDPM_0_P1_A0_FDPM_COEF_Q_1_P1_A0_LSB              (16)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_0_P1_A0_FDPM_COEF_Q_1_P1_A0_WIDTH            (11)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_0_P1_A0_FDPM_COEF_Q_1_P1_A0_MASK             (0x07FF0000)

#define RXDFE_FC_ACT_RXDFE_FC_FDPM_0_P1_A0_FDPM_COEF_Q_0_P1_A0_LSB              (0)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_0_P1_A0_FDPM_COEF_Q_0_P1_A0_WIDTH            (11)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_0_P1_A0_FDPM_COEF_Q_0_P1_A0_MASK             (0x000007FF)

#define RXDFE_FC_ACT_RXDFE_FC_FDPM_1_P1_A0_FDPM_COEF_Q_3_P1_A0_LSB              (16)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_1_P1_A0_FDPM_COEF_Q_3_P1_A0_WIDTH            (11)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_1_P1_A0_FDPM_COEF_Q_3_P1_A0_MASK             (0x07FF0000)

#define RXDFE_FC_ACT_RXDFE_FC_FDPM_1_P1_A0_FDPM_COEF_Q_2_P1_A0_LSB              (0)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_1_P1_A0_FDPM_COEF_Q_2_P1_A0_WIDTH            (11)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_1_P1_A0_FDPM_COEF_Q_2_P1_A0_MASK             (0x000007FF)

#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P1_A0_FDPM_EN_P1_A0_LSB                    (31)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P1_A0_FDPM_EN_P1_A0_WIDTH                  (1)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P1_A0_FDPM_EN_P1_A0_MASK                   (0x80000000)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P1_A0_FDPM_EN_P1_A0_BIT                    (0x80000000)

#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P1_A0_FDPM_TAP_SEL_P1_A0_LSB               (28)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P1_A0_FDPM_TAP_SEL_P1_A0_WIDTH             (1)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P1_A0_FDPM_TAP_SEL_P1_A0_MASK              (0x10000000)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P1_A0_FDPM_TAP_SEL_P1_A0_BIT               (0x10000000)

#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P1_A0_FDPM_COEF_Q_4_P1_A0_LSB              (0)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P1_A0_FDPM_COEF_Q_4_P1_A0_WIDTH            (11)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P1_A0_FDPM_COEF_Q_4_P1_A0_MASK             (0x000007FF)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P1_A0_RFEQ_COEF_02_P1_A0_LSB               (20)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P1_A0_RFEQ_COEF_02_P1_A0_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P1_A0_RFEQ_COEF_02_P1_A0_MASK              (0x1FF00000)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P1_A0_RFEQ_COEF_01_P1_A0_LSB               (10)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P1_A0_RFEQ_COEF_01_P1_A0_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P1_A0_RFEQ_COEF_01_P1_A0_MASK              (0x0007FC00)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P1_A0_RFEQ_COEF_00_P1_A0_LSB               (0)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P1_A0_RFEQ_COEF_00_P1_A0_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P1_A0_RFEQ_COEF_00_P1_A0_MASK              (0x000001FF)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P1_A0_RFEQ_COEF_05_P1_A0_LSB               (20)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P1_A0_RFEQ_COEF_05_P1_A0_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P1_A0_RFEQ_COEF_05_P1_A0_MASK              (0x1FF00000)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P1_A0_RFEQ_COEF_04_P1_A0_LSB               (10)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P1_A0_RFEQ_COEF_04_P1_A0_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P1_A0_RFEQ_COEF_04_P1_A0_MASK              (0x0007FC00)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P1_A0_RFEQ_COEF_03_P1_A0_LSB               (0)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P1_A0_RFEQ_COEF_03_P1_A0_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P1_A0_RFEQ_COEF_03_P1_A0_MASK              (0x000001FF)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P1_A0_RFEQ_COEF_08_P1_A0_LSB               (20)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P1_A0_RFEQ_COEF_08_P1_A0_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P1_A0_RFEQ_COEF_08_P1_A0_MASK              (0x1FF00000)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P1_A0_RFEQ_COEF_07_P1_A0_LSB               (10)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P1_A0_RFEQ_COEF_07_P1_A0_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P1_A0_RFEQ_COEF_07_P1_A0_MASK              (0x0007FC00)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P1_A0_RFEQ_COEF_06_P1_A0_LSB               (0)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P1_A0_RFEQ_COEF_06_P1_A0_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P1_A0_RFEQ_COEF_06_P1_A0_MASK              (0x000001FF)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P1_A0_RFEQ_COEF_11_P1_A0_LSB               (20)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P1_A0_RFEQ_COEF_11_P1_A0_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P1_A0_RFEQ_COEF_11_P1_A0_MASK              (0x1FF00000)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P1_A0_RFEQ_COEF_10_P1_A0_LSB               (10)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P1_A0_RFEQ_COEF_10_P1_A0_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P1_A0_RFEQ_COEF_10_P1_A0_MASK              (0x0007FC00)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P1_A0_RFEQ_COEF_09_P1_A0_LSB               (0)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P1_A0_RFEQ_COEF_09_P1_A0_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P1_A0_RFEQ_COEF_09_P1_A0_MASK              (0x000001FF)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A0_RFEQ_EN_P1_A0_LSB                    (31)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A0_RFEQ_EN_P1_A0_WIDTH                  (1)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A0_RFEQ_EN_P1_A0_MASK                   (0x80000000)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A0_RFEQ_EN_P1_A0_BIT                    (0x80000000)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A0_RFEQ_TAP_SEL_P1_A0_LSB               (30)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A0_RFEQ_TAP_SEL_P1_A0_WIDTH             (1)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A0_RFEQ_TAP_SEL_P1_A0_MASK              (0x40000000)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A0_RFEQ_TAP_SEL_P1_A0_BIT               (0x40000000)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A0_RFEQ_RND_SEL_P1_A0_LSB               (28)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A0_RFEQ_RND_SEL_P1_A0_WIDTH             (2)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A0_RFEQ_RND_SEL_P1_A0_MASK              (0x30000000)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A0_RFEQ_COEF_13_P1_A0_LSB               (10)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A0_RFEQ_COEF_13_P1_A0_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A0_RFEQ_COEF_13_P1_A0_MASK              (0x0007FC00)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A0_RFEQ_COEF_12_P1_A0_LSB               (0)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A0_RFEQ_COEF_12_P1_A0_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A0_RFEQ_COEF_12_P1_A0_MASK              (0x000001FF)

#define RXDFE_FC_ACT_RXDFE_FC_IQC_P1_A0_IQC_EN_P1_A0_LSB                        (31)
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P1_A0_IQC_EN_P1_A0_WIDTH                      (1)
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P1_A0_IQC_EN_P1_A0_MASK                       (0x80000000)
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P1_A0_IQC_EN_P1_A0_BIT                        (0x80000000)

#define RXDFE_FC_ACT_RXDFE_FC_IQC_P1_A0_IQC_PHASE_P1_A0_LSB                     (8)
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P1_A0_IQC_PHASE_P1_A0_WIDTH                   (7)
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P1_A0_IQC_PHASE_P1_A0_MASK                    (0x00007F00)

#define RXDFE_FC_ACT_RXDFE_FC_IQC_P1_A0_IQC_GAIN_P1_A0_LSB                      (0)
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P1_A0_IQC_GAIN_P1_A0_WIDTH                    (8)
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P1_A0_IQC_GAIN_P1_A0_MASK                     (0x000000FF)

#define RXDFE_FC_ACT_RXDFE_FC_FDPM_0_P1_A1_FDPM_COEF_Q_1_P1_A1_LSB              (16)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_0_P1_A1_FDPM_COEF_Q_1_P1_A1_WIDTH            (11)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_0_P1_A1_FDPM_COEF_Q_1_P1_A1_MASK             (0x07FF0000)

#define RXDFE_FC_ACT_RXDFE_FC_FDPM_0_P1_A1_FDPM_COEF_Q_0_P1_A1_LSB              (0)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_0_P1_A1_FDPM_COEF_Q_0_P1_A1_WIDTH            (11)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_0_P1_A1_FDPM_COEF_Q_0_P1_A1_MASK             (0x000007FF)

#define RXDFE_FC_ACT_RXDFE_FC_FDPM_1_P1_A1_FDPM_COEF_Q_3_P1_A1_LSB              (16)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_1_P1_A1_FDPM_COEF_Q_3_P1_A1_WIDTH            (11)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_1_P1_A1_FDPM_COEF_Q_3_P1_A1_MASK             (0x07FF0000)

#define RXDFE_FC_ACT_RXDFE_FC_FDPM_1_P1_A1_FDPM_COEF_Q_2_P1_A1_LSB              (0)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_1_P1_A1_FDPM_COEF_Q_2_P1_A1_WIDTH            (11)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_1_P1_A1_FDPM_COEF_Q_2_P1_A1_MASK             (0x000007FF)

#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P1_A1_FDPM_EN_P1_A1_LSB                    (31)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P1_A1_FDPM_EN_P1_A1_WIDTH                  (1)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P1_A1_FDPM_EN_P1_A1_MASK                   (0x80000000)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P1_A1_FDPM_EN_P1_A1_BIT                    (0x80000000)

#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P1_A1_FDPM_TAP_SEL_P1_A1_LSB               (28)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P1_A1_FDPM_TAP_SEL_P1_A1_WIDTH             (1)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P1_A1_FDPM_TAP_SEL_P1_A1_MASK              (0x10000000)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P1_A1_FDPM_TAP_SEL_P1_A1_BIT               (0x10000000)

#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P1_A1_FDPM_COEF_Q_4_P1_A1_LSB              (0)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P1_A1_FDPM_COEF_Q_4_P1_A1_WIDTH            (11)
#define RXDFE_FC_ACT_RXDFE_FC_FDPM_2_P1_A1_FDPM_COEF_Q_4_P1_A1_MASK             (0x000007FF)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P1_A1_RFEQ_COEF_02_P1_A1_LSB               (20)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P1_A1_RFEQ_COEF_02_P1_A1_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P1_A1_RFEQ_COEF_02_P1_A1_MASK              (0x1FF00000)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P1_A1_RFEQ_COEF_01_P1_A1_LSB               (10)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P1_A1_RFEQ_COEF_01_P1_A1_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P1_A1_RFEQ_COEF_01_P1_A1_MASK              (0x0007FC00)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P1_A1_RFEQ_COEF_00_P1_A1_LSB               (0)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P1_A1_RFEQ_COEF_00_P1_A1_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_0_P1_A1_RFEQ_COEF_00_P1_A1_MASK              (0x000001FF)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P1_A1_RFEQ_COEF_05_P1_A1_LSB               (20)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P1_A1_RFEQ_COEF_05_P1_A1_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P1_A1_RFEQ_COEF_05_P1_A1_MASK              (0x1FF00000)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P1_A1_RFEQ_COEF_04_P1_A1_LSB               (10)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P1_A1_RFEQ_COEF_04_P1_A1_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P1_A1_RFEQ_COEF_04_P1_A1_MASK              (0x0007FC00)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P1_A1_RFEQ_COEF_03_P1_A1_LSB               (0)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P1_A1_RFEQ_COEF_03_P1_A1_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_1_P1_A1_RFEQ_COEF_03_P1_A1_MASK              (0x000001FF)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P1_A1_RFEQ_COEF_08_P1_A1_LSB               (20)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P1_A1_RFEQ_COEF_08_P1_A1_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P1_A1_RFEQ_COEF_08_P1_A1_MASK              (0x1FF00000)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P1_A1_RFEQ_COEF_07_P1_A1_LSB               (10)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P1_A1_RFEQ_COEF_07_P1_A1_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P1_A1_RFEQ_COEF_07_P1_A1_MASK              (0x0007FC00)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P1_A1_RFEQ_COEF_06_P1_A1_LSB               (0)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P1_A1_RFEQ_COEF_06_P1_A1_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_2_P1_A1_RFEQ_COEF_06_P1_A1_MASK              (0x000001FF)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P1_A1_RFEQ_COEF_11_P1_A1_LSB               (20)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P1_A1_RFEQ_COEF_11_P1_A1_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P1_A1_RFEQ_COEF_11_P1_A1_MASK              (0x1FF00000)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P1_A1_RFEQ_COEF_10_P1_A1_LSB               (10)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P1_A1_RFEQ_COEF_10_P1_A1_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P1_A1_RFEQ_COEF_10_P1_A1_MASK              (0x0007FC00)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P1_A1_RFEQ_COEF_09_P1_A1_LSB               (0)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P1_A1_RFEQ_COEF_09_P1_A1_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_3_P1_A1_RFEQ_COEF_09_P1_A1_MASK              (0x000001FF)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A1_RFEQ_EN_P1_A1_LSB                    (31)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A1_RFEQ_EN_P1_A1_WIDTH                  (1)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A1_RFEQ_EN_P1_A1_MASK                   (0x80000000)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A1_RFEQ_EN_P1_A1_BIT                    (0x80000000)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A1_RFEQ_TAP_SEL_P1_A1_LSB               (30)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A1_RFEQ_TAP_SEL_P1_A1_WIDTH             (1)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A1_RFEQ_TAP_SEL_P1_A1_MASK              (0x40000000)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A1_RFEQ_TAP_SEL_P1_A1_BIT               (0x40000000)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A1_RFEQ_RND_SEL_P1_A1_LSB               (28)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A1_RFEQ_RND_SEL_P1_A1_WIDTH             (2)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A1_RFEQ_RND_SEL_P1_A1_MASK              (0x30000000)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A1_RFEQ_COEF_13_P1_A1_LSB               (10)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A1_RFEQ_COEF_13_P1_A1_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A1_RFEQ_COEF_13_P1_A1_MASK              (0x0007FC00)

#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A1_RFEQ_COEF_12_P1_A1_LSB               (0)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A1_RFEQ_COEF_12_P1_A1_WIDTH             (9)
#define RXDFE_FC_ACT_RXDFE_FC_RFEQ_4_P1_A1_RFEQ_COEF_12_P1_A1_MASK              (0x000001FF)

#define RXDFE_FC_ACT_RXDFE_FC_IQC_P1_A1_IQC_EN_P1_A1_LSB                        (31)
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P1_A1_IQC_EN_P1_A1_WIDTH                      (1)
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P1_A1_IQC_EN_P1_A1_MASK                       (0x80000000)
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P1_A1_IQC_EN_P1_A1_BIT                        (0x80000000)

#define RXDFE_FC_ACT_RXDFE_FC_IQC_P1_A1_IQC_PHASE_P1_A1_LSB                     (8)
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P1_A1_IQC_PHASE_P1_A1_WIDTH                   (7)
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P1_A1_IQC_PHASE_P1_A1_MASK                    (0x00007F00)

#define RXDFE_FC_ACT_RXDFE_FC_IQC_P1_A1_IQC_GAIN_P1_A1_LSB                      (0)
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P1_A1_IQC_GAIN_P1_A1_WIDTH                    (8)
#define RXDFE_FC_ACT_RXDFE_FC_IQC_P1_A1_IQC_GAIN_P1_A1_MASK                     (0x000000FF)

#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_A_P0_A0_NBIF_SPUR_PARA_A_Q_P0_A0_LSB (16)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_A_P0_A0_NBIF_SPUR_PARA_A_Q_P0_A0_WIDTH (15)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_A_P0_A0_NBIF_SPUR_PARA_A_Q_P0_A0_MASK (0x7FFF0000)

#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_A_P0_A0_NBIF_SPUR_PARA_A_I_P0_A0_LSB (0)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_A_P0_A0_NBIF_SPUR_PARA_A_I_P0_A0_WIDTH (15)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_A_P0_A0_NBIF_SPUR_PARA_A_I_P0_A0_MASK (0x00007FFF)

#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P0_A0_NBIF_SPUR_EN_P0_A0_LSB     (31)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P0_A0_NBIF_SPUR_EN_P0_A0_WIDTH   (1)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P0_A0_NBIF_SPUR_EN_P0_A0_MASK    (0x80000000)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P0_A0_NBIF_SPUR_EN_P0_A0_BIT     (0x80000000)

#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P0_A0_NBIF_SPUR_PARA_P_P0_A0_LSB (0)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P0_A0_NBIF_SPUR_PARA_P_P0_A0_WIDTH (3)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P0_A0_NBIF_SPUR_PARA_P_P0_A0_MASK (0x00000007)

#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_A_P0_A1_NBIF_SPUR_PARA_A_Q_P0_A1_LSB (16)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_A_P0_A1_NBIF_SPUR_PARA_A_Q_P0_A1_WIDTH (15)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_A_P0_A1_NBIF_SPUR_PARA_A_Q_P0_A1_MASK (0x7FFF0000)

#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_A_P0_A1_NBIF_SPUR_PARA_A_I_P0_A1_LSB (0)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_A_P0_A1_NBIF_SPUR_PARA_A_I_P0_A1_WIDTH (15)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_A_P0_A1_NBIF_SPUR_PARA_A_I_P0_A1_MASK (0x00007FFF)

#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P0_A1_NBIF_SPUR_EN_P0_A1_LSB     (31)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P0_A1_NBIF_SPUR_EN_P0_A1_WIDTH   (1)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P0_A1_NBIF_SPUR_EN_P0_A1_MASK    (0x80000000)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P0_A1_NBIF_SPUR_EN_P0_A1_BIT     (0x80000000)

#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P0_A1_NBIF_SPUR_PARA_P_P0_A1_LSB (0)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P0_A1_NBIF_SPUR_PARA_P_P0_A1_WIDTH (3)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P0_A1_NBIF_SPUR_PARA_P_P0_A1_MASK (0x00000007)

#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_A_P1_A0_NBIF_SPUR_PARA_A_Q_P1_A0_LSB (16)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_A_P1_A0_NBIF_SPUR_PARA_A_Q_P1_A0_WIDTH (15)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_A_P1_A0_NBIF_SPUR_PARA_A_Q_P1_A0_MASK (0x7FFF0000)

#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_A_P1_A0_NBIF_SPUR_PARA_A_I_P1_A0_LSB (0)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_A_P1_A0_NBIF_SPUR_PARA_A_I_P1_A0_WIDTH (15)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_A_P1_A0_NBIF_SPUR_PARA_A_I_P1_A0_MASK (0x00007FFF)

#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P1_A0_NBIF_SPUR_EN_P1_A0_LSB     (31)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P1_A0_NBIF_SPUR_EN_P1_A0_WIDTH   (1)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P1_A0_NBIF_SPUR_EN_P1_A0_MASK    (0x80000000)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P1_A0_NBIF_SPUR_EN_P1_A0_BIT     (0x80000000)

#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P1_A0_NBIF_SPUR_PARA_P_P1_A0_LSB (0)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P1_A0_NBIF_SPUR_PARA_P_P1_A0_WIDTH (3)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P1_A0_NBIF_SPUR_PARA_P_P1_A0_MASK (0x00000007)

#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_A_P1_A1_NBIF_SPUR_PARA_A_Q_P1_A1_LSB (16)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_A_P1_A1_NBIF_SPUR_PARA_A_Q_P1_A1_WIDTH (15)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_A_P1_A1_NBIF_SPUR_PARA_A_Q_P1_A1_MASK (0x7FFF0000)

#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_A_P1_A1_NBIF_SPUR_PARA_A_I_P1_A1_LSB (0)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_A_P1_A1_NBIF_SPUR_PARA_A_I_P1_A1_WIDTH (15)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_A_P1_A1_NBIF_SPUR_PARA_A_I_P1_A1_MASK (0x00007FFF)

#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P1_A1_NBIF_SPUR_EN_P1_A1_LSB     (31)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P1_A1_NBIF_SPUR_EN_P1_A1_WIDTH   (1)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P1_A1_NBIF_SPUR_EN_P1_A1_MASK    (0x80000000)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P1_A1_NBIF_SPUR_EN_P1_A1_BIT     (0x80000000)

#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P1_A1_NBIF_SPUR_PARA_P_P1_A1_LSB (0)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P1_A1_NBIF_SPUR_PARA_P_P1_A1_WIDTH (3)
#define RXDFE_FC_ACT_RXDFE_FC_NBIF_SPUR_PARA_P_P1_A1_NBIF_SPUR_PARA_P_P1_A1_MASK (0x00000007)

#define RXDFE_FC_ACT_RXDFE_FC_NCO_C0_A0_NCO_EN_C0_A0_LSB                        (31)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_C0_A0_NCO_EN_C0_A0_WIDTH                      (1)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_C0_A0_NCO_EN_C0_A0_MASK                       (0x80000000)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_C0_A0_NCO_EN_C0_A0_BIT                        (0x80000000)

#define RXDFE_FC_ACT_RXDFE_FC_NCO_C0_A0_NCO_PHASE_STEP_C0_A0_LSB                (0)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_C0_A0_NCO_PHASE_STEP_C0_A0_WIDTH              (23)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_C0_A0_NCO_PHASE_STEP_C0_A0_MASK               (0x007FFFFF)

#define RXDFE_FC_ACT_RXDFE_FC_NCO_C0_A1_NCO_EN_C0_A1_LSB                        (31)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_C0_A1_NCO_EN_C0_A1_WIDTH                      (1)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_C0_A1_NCO_EN_C0_A1_MASK                       (0x80000000)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_C0_A1_NCO_EN_C0_A1_BIT                        (0x80000000)

#define RXDFE_FC_ACT_RXDFE_FC_NCO_C0_A1_NCO_PHASE_STEP_C0_A1_LSB                (0)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_C0_A1_NCO_PHASE_STEP_C0_A1_WIDTH              (23)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_C0_A1_NCO_PHASE_STEP_C0_A1_MASK               (0x007FFFFF)

#define RXDFE_FC_ACT_RXDFE_FC_NCO_C1_A0_NCO_EN_C1_A0_LSB                        (31)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_C1_A0_NCO_EN_C1_A0_WIDTH                      (1)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_C1_A0_NCO_EN_C1_A0_MASK                       (0x80000000)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_C1_A0_NCO_EN_C1_A0_BIT                        (0x80000000)

#define RXDFE_FC_ACT_RXDFE_FC_NCO_C1_A0_NCO_PHASE_STEP_C1_A0_LSB                (0)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_C1_A0_NCO_PHASE_STEP_C1_A0_WIDTH              (23)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_C1_A0_NCO_PHASE_STEP_C1_A0_MASK               (0x007FFFFF)

#define RXDFE_FC_ACT_RXDFE_FC_NCO_C1_A1_NCO_EN_C1_A1_LSB                        (31)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_C1_A1_NCO_EN_C1_A1_WIDTH                      (1)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_C1_A1_NCO_EN_C1_A1_MASK                       (0x80000000)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_C1_A1_NCO_EN_C1_A1_BIT                        (0x80000000)

#define RXDFE_FC_ACT_RXDFE_FC_NCO_C1_A1_NCO_PHASE_STEP_C1_A1_LSB                (0)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_C1_A1_NCO_PHASE_STEP_C1_A1_WIDTH              (23)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_C1_A1_NCO_PHASE_STEP_C1_A1_MASK               (0x007FFFFF)

#define RXDFE_FC_ACT_RXDFE_FC_NCO_MBSFN_C0_NCO_MBSFN_EN_C0_LSB                  (31)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_MBSFN_C0_NCO_MBSFN_EN_C0_WIDTH                (1)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_MBSFN_C0_NCO_MBSFN_EN_C0_MASK                 (0x80000000)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_MBSFN_C0_NCO_MBSFN_EN_C0_BIT                  (0x80000000)

#define RXDFE_FC_ACT_RXDFE_FC_NCO_MBSFN_C0_NCO_MBSFN_PHASE_STEP_C0_LSB          (0)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_MBSFN_C0_NCO_MBSFN_PHASE_STEP_C0_WIDTH        (23)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_MBSFN_C0_NCO_MBSFN_PHASE_STEP_C0_MASK         (0x007FFFFF)

#define RXDFE_FC_ACT_RXDFE_FC_NCO_MBSFN_C1_NCO_MBSFN_EN_C1_LSB                  (31)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_MBSFN_C1_NCO_MBSFN_EN_C1_WIDTH                (1)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_MBSFN_C1_NCO_MBSFN_EN_C1_MASK                 (0x80000000)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_MBSFN_C1_NCO_MBSFN_EN_C1_BIT                  (0x80000000)

#define RXDFE_FC_ACT_RXDFE_FC_NCO_MBSFN_C1_NCO_MBSFN_PHASE_STEP_C1_LSB          (0)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_MBSFN_C1_NCO_MBSFN_PHASE_STEP_C1_WIDTH        (23)
#define RXDFE_FC_ACT_RXDFE_FC_NCO_MBSFN_C1_NCO_MBSFN_PHASE_STEP_C1_MASK         (0x007FFFFF)


#define RXDFE_FC_IMM_RXDFE_FC_DATE_RXDFE_FC_DATE_LSB                            (0)
#define RXDFE_FC_IMM_RXDFE_FC_DATE_RXDFE_FC_DATE_WIDTH                          (32)
#define RXDFE_FC_IMM_RXDFE_FC_DATE_RXDFE_FC_DATE_MASK                           (0xFFFFFFFF)

#define RXDFE_FC_IMM_RXDFE_FC_CON_CONFIG_SRC_SEL_LSB                            (0)
#define RXDFE_FC_IMM_RXDFE_FC_CON_CONFIG_SRC_SEL_WIDTH                          (1)
#define RXDFE_FC_IMM_RXDFE_FC_CON_CONFIG_SRC_SEL_MASK                           (0x00000001)
#define RXDFE_FC_IMM_RXDFE_FC_CON_CONFIG_SRC_SEL_BIT                            (0x00000001)

#define RXDFE_FC_IMM_RXDFE_FC_MIXED_IF_CON_MIXED_IF_RPTR_INI_LSB                (0)
#define RXDFE_FC_IMM_RXDFE_FC_MIXED_IF_CON_MIXED_IF_RPTR_INI_WIDTH              (3)
#define RXDFE_FC_IMM_RXDFE_FC_MIXED_IF_CON_MIXED_IF_RPTR_INI_MASK               (0x00000007)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_TEST_IN_EN_LSB                        (31)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_TEST_IN_EN_WIDTH                      (1)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_TEST_IN_EN_MASK                       (0x80000000)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_TEST_IN_EN_BIT                        (0x80000000)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_TEST_IN_WIN_LSB                       (8)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_TEST_IN_WIN_WIDTH                     (4)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_TEST_IN_WIN_MASK                      (0x00000F00)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_TEST_IN_RATE_LSB                      (4)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_TEST_IN_RATE_WIDTH                    (4)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_TEST_IN_RATE_MASK                     (0x000000F0)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_TEST_P_IN_EN_LSB                      (0)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_TEST_P_IN_EN_WIDTH                    (2)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_TEST_P_IN_EN_MASK                     (0x00000003)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_STEP_SIZE_TEST_IN_Q_STEP_SIZE_LSB         (16)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_STEP_SIZE_TEST_IN_Q_STEP_SIZE_WIDTH       (10)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_STEP_SIZE_TEST_IN_Q_STEP_SIZE_MASK        (0x03FF0000)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_STEP_SIZE_TEST_IN_I_STEP_SIZE_LSB         (0)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_STEP_SIZE_TEST_IN_I_STEP_SIZE_WIDTH       (10)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_STEP_SIZE_TEST_IN_I_STEP_SIZE_MASK        (0x000003FF)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_STEP_INIT_TEST_IN_Q_STEP_INIT_LSB         (16)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_STEP_INIT_TEST_IN_Q_STEP_INIT_WIDTH       (10)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_STEP_INIT_TEST_IN_Q_STEP_INIT_MASK        (0x03FF0000)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_STEP_INIT_TEST_IN_I_STEP_INIT_LSB         (0)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_STEP_INIT_TEST_IN_I_STEP_INIT_WIDTH       (10)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_STEP_INIT_TEST_IN_I_STEP_INIT_MASK        (0x000003FF)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_Q_SCALE_LSB                (24)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_Q_SCALE_WIDTH              (4)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_Q_SCALE_MASK               (0x0F000000)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_Q_INV_LSB                  (20)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_Q_INV_WIDTH                (1)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_Q_INV_MASK                 (0x00100000)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_Q_INV_BIT                  (0x00100000)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_Q_SEL_LSB                  (16)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_Q_SEL_WIDTH                (2)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_Q_SEL_MASK                 (0x00030000)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_I_SCALE_LSB                (8)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_I_SCALE_WIDTH              (4)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_I_SCALE_MASK               (0x00000F00)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_I_INV_LSB                  (4)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_I_INV_WIDTH                (1)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_I_INV_MASK                 (0x00000010)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_I_INV_BIT                  (0x00000010)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_I_SEL_LSB                  (0)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_I_SEL_WIDTH                (2)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_CON_IQ_TEST_IN_I_SEL_MASK                 (0x00000003)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_DC_TEST_IN_Q_DC_LSB                       (16)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_DC_TEST_IN_Q_DC_WIDTH                     (15)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_DC_TEST_IN_Q_DC_MASK                      (0x7FFF0000)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_DC_TEST_IN_I_DC_LSB                       (0)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_DC_TEST_IN_I_DC_WIDTH                     (15)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_IN_DC_TEST_IN_I_DC_MASK                      (0x00007FFF)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_EN_LSB                (31)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_EN_WIDTH              (1)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_EN_MASK               (0x80000000)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_EN_BIT                (0x80000000)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_SCALE_LSB             (24)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_SCALE_WIDTH           (4)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_SCALE_MASK            (0x0F000000)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_INV_LSB               (20)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_INV_WIDTH             (1)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_INV_MASK              (0x00100000)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_INV_BIT               (0x00100000)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_SEL_LSB               (16)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_SEL_WIDTH             (2)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_SEL_MASK              (0x00030000)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_WIN_LSB               (8)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_WIN_WIDTH             (4)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_WIN_MASK              (0x00000F00)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_RATE_LSB              (4)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_RATE_WIDTH            (4)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_CON_TEST_MUQ_IN_RATE_MASK             (0x000000F0)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_STEP_TEST_MUQ_IN_STEP_SIZE_LSB        (16)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_STEP_TEST_MUQ_IN_STEP_SIZE_WIDTH      (10)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_STEP_TEST_MUQ_IN_STEP_SIZE_MASK       (0x03FF0000)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_STEP_TEST_MUQ_IN_STEP_INIT_LSB        (0)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_STEP_TEST_MUQ_IN_STEP_INIT_WIDTH      (10)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_STEP_TEST_MUQ_IN_STEP_INIT_MASK       (0x000003FF)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_DC_TEST_MUQ_IN_DC_LSB                 (0)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_DC_TEST_MUQ_IN_DC_WIDTH               (15)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_MUQ_IN_DC_TEST_MUQ_IN_DC_MASK                (0x00007FFF)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_OUT_CON_TEST_OUT_EN_LSB                      (31)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_OUT_CON_TEST_OUT_EN_WIDTH                    (1)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_OUT_CON_TEST_OUT_EN_MASK                     (0x80000000)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_OUT_CON_TEST_OUT_EN_BIT                      (0x80000000)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_OUT_CON_TEST_OUT_WIN_LSB                     (20)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_OUT_CON_TEST_OUT_WIN_WIDTH                   (4)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_OUT_CON_TEST_OUT_WIN_MASK                    (0x00F00000)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_OUT_CON_TEST_OUT_RATE_LSB                    (16)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_OUT_CON_TEST_OUT_RATE_WIDTH                  (4)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_OUT_CON_TEST_OUT_RATE_MASK                   (0x000F0000)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_OUT_CON_TEST_OUT_SEL_LSB                     (8)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_OUT_CON_TEST_OUT_SEL_WIDTH                   (5)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_OUT_CON_TEST_OUT_SEL_MASK                    (0x00001F00)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_OUT_CON_TEST_C_OUT_SEL_LSB                   (4)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_OUT_CON_TEST_C_OUT_SEL_WIDTH                 (4)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_OUT_CON_TEST_C_OUT_SEL_MASK                  (0x000000F0)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_OUT_CON_TEST_P_OUT_SEL_LSB                   (0)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_OUT_CON_TEST_P_OUT_SEL_WIDTH                 (4)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_OUT_CON_TEST_P_OUT_SEL_MASK                  (0x0000000F)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_OUT_ALPHA_TEST_OUT_ALPHA_ABS_LSB             (8)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_OUT_ALPHA_TEST_OUT_ALPHA_ABS_WIDTH           (1)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_OUT_ALPHA_TEST_OUT_ALPHA_ABS_MASK            (0x00000100)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_OUT_ALPHA_TEST_OUT_ALPHA_ABS_BIT             (0x00000100)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_OUT_ALPHA_TEST_OUT_ALPHA_LSB                 (0)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_OUT_ALPHA_TEST_OUT_ALPHA_WIDTH               (3)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_OUT_ALPHA_TEST_OUT_ALPHA_MASK                (0x00000007)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_FORCE_OFF_TEST_L_ANTI_DROOP_OFF_LSB          (4)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_FORCE_OFF_TEST_L_ANTI_DROOP_OFF_WIDTH        (1)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_FORCE_OFF_TEST_L_ANTI_DROOP_OFF_MASK         (0x00000010)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_FORCE_OFF_TEST_L_ANTI_DROOP_OFF_BIT          (0x00000010)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_FORCE_OFF_TEST_SRC_OFF_LSB                   (3)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_FORCE_OFF_TEST_SRC_OFF_WIDTH                 (1)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_FORCE_OFF_TEST_SRC_OFF_MASK                  (0x00000008)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_FORCE_OFF_TEST_SRC_OFF_BIT                   (0x00000008)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_FORCE_OFF_TEST_LWC_DAGC_OFF_LSB              (2)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_FORCE_OFF_TEST_LWC_DAGC_OFF_WIDTH            (1)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_FORCE_OFF_TEST_LWC_DAGC_OFF_MASK             (0x00000004)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_FORCE_OFF_TEST_LWC_DAGC_OFF_BIT              (0x00000004)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_FORCE_OFF_TEST_SRRC_PNAAF_OFF_LSB            (1)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_FORCE_OFF_TEST_SRRC_PNAAF_OFF_WIDTH          (1)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_FORCE_OFF_TEST_SRRC_PNAAF_OFF_MASK           (0x00000002)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_FORCE_OFF_TEST_SRRC_PNAAF_OFF_BIT            (0x00000002)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_FORCE_OFF_TEST_L_POSTNCO_CIC_OFF_LSB         (0)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_FORCE_OFF_TEST_L_POSTNCO_CIC_OFF_WIDTH       (1)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_FORCE_OFF_TEST_L_POSTNCO_CIC_OFF_MASK        (0x00000001)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_FORCE_OFF_TEST_L_POSTNCO_CIC_OFF_BIT         (0x00000001)

#define RXDFE_FC_IMM_RXDFE_FC_SW_WIN_SW_WIN_EN_LSB                              (31)
#define RXDFE_FC_IMM_RXDFE_FC_SW_WIN_SW_WIN_EN_WIDTH                            (1)
#define RXDFE_FC_IMM_RXDFE_FC_SW_WIN_SW_WIN_EN_MASK                             (0x80000000)
#define RXDFE_FC_IMM_RXDFE_FC_SW_WIN_SW_WIN_EN_BIT                              (0x80000000)

#define RXDFE_FC_IMM_RXDFE_FC_SW_WIN_SW_CS_WIN_LSB                              (16)
#define RXDFE_FC_IMM_RXDFE_FC_SW_WIN_SW_CS_WIN_WIDTH                            (4)
#define RXDFE_FC_IMM_RXDFE_FC_SW_WIN_SW_CS_WIN_MASK                             (0x000F0000)

#define RXDFE_FC_IMM_RXDFE_FC_SW_WIN_SW_NCO_WIN_LSB                             (12)
#define RXDFE_FC_IMM_RXDFE_FC_SW_WIN_SW_NCO_WIN_WIDTH                           (4)
#define RXDFE_FC_IMM_RXDFE_FC_SW_WIN_SW_NCO_WIN_MASK                            (0x0000F000)

#define RXDFE_FC_IMM_RXDFE_FC_SW_WIN_SW_C_WIN_LSB                               (8)
#define RXDFE_FC_IMM_RXDFE_FC_SW_WIN_SW_C_WIN_WIDTH                             (4)
#define RXDFE_FC_IMM_RXDFE_FC_SW_WIN_SW_C_WIN_MASK                              (0x00000F00)

#define RXDFE_FC_IMM_RXDFE_FC_SW_WIN_SW_P_WIN_LSB                               (4)
#define RXDFE_FC_IMM_RXDFE_FC_SW_WIN_SW_P_WIN_WIDTH                             (4)
#define RXDFE_FC_IMM_RXDFE_FC_SW_WIN_SW_P_WIN_MASK                              (0x000000F0)

#define RXDFE_FC_IMM_RXDFE_FC_SW_WIN_SW_ADC_WIN_LSB                             (0)
#define RXDFE_FC_IMM_RXDFE_FC_SW_WIN_SW_ADC_WIN_WIDTH                           (4)
#define RXDFE_FC_IMM_RXDFE_FC_SW_WIN_SW_ADC_WIN_MASK                            (0x0000000F)

#define RXDFE_FC_IMM_RXDFE_FC_SW_INI_TRG_SW_INI_TRG_EN_LSB                      (31)
#define RXDFE_FC_IMM_RXDFE_FC_SW_INI_TRG_SW_INI_TRG_EN_WIDTH                    (1)
#define RXDFE_FC_IMM_RXDFE_FC_SW_INI_TRG_SW_INI_TRG_EN_MASK                     (0x80000000)
#define RXDFE_FC_IMM_RXDFE_FC_SW_INI_TRG_SW_INI_TRG_EN_BIT                      (0x80000000)

#define RXDFE_FC_IMM_RXDFE_FC_SW_INI_TRG_SW_C_INI_TRG_LSB                       (4)
#define RXDFE_FC_IMM_RXDFE_FC_SW_INI_TRG_SW_C_INI_TRG_WIDTH                     (4)
#define RXDFE_FC_IMM_RXDFE_FC_SW_INI_TRG_SW_C_INI_TRG_MASK                      (0x000000F0)

#define RXDFE_FC_IMM_RXDFE_FC_SW_INI_TRG_SW_P_INI_TRG_LSB                       (0)
#define RXDFE_FC_IMM_RXDFE_FC_SW_INI_TRG_SW_P_INI_TRG_WIDTH                     (4)
#define RXDFE_FC_IMM_RXDFE_FC_SW_INI_TRG_SW_P_INI_TRG_MASK                      (0x0000000F)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_SEL_P0_A0_NBIF_INI_SPUR_SEL_P0_A0_LSB (0)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_SEL_P0_A0_NBIF_INI_SPUR_SEL_P0_A0_WIDTH (3)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_SEL_P0_A0_NBIF_INI_SPUR_SEL_P0_A0_MASK (0x00000007)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_I_P0_A0_NBIF_INI_ACCU_I_P0_A0_LSB   (0)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_I_P0_A0_NBIF_INI_ACCU_I_P0_A0_WIDTH (17)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_I_P0_A0_NBIF_INI_ACCU_I_P0_A0_MASK  (0x0001FFFF)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_Q_P0_A0_NBIF_INI_ACCU_Q_P0_A0_LSB   (0)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_Q_P0_A0_NBIF_INI_ACCU_Q_P0_A0_WIDTH (17)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_Q_P0_A0_NBIF_INI_ACCU_Q_P0_A0_MASK  (0x0001FFFF)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_SEL_P0_A1_NBIF_INI_SPUR_SEL_P0_A1_LSB (0)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_SEL_P0_A1_NBIF_INI_SPUR_SEL_P0_A1_WIDTH (3)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_SEL_P0_A1_NBIF_INI_SPUR_SEL_P0_A1_MASK (0x00000007)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_I_P0_A1_NBIF_INI_ACCU_I_P0_A1_LSB   (0)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_I_P0_A1_NBIF_INI_ACCU_I_P0_A1_WIDTH (17)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_I_P0_A1_NBIF_INI_ACCU_I_P0_A1_MASK  (0x0001FFFF)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_Q_P0_A1_NBIF_INI_ACCU_Q_P0_A1_LSB   (0)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_Q_P0_A1_NBIF_INI_ACCU_Q_P0_A1_WIDTH (17)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_Q_P0_A1_NBIF_INI_ACCU_Q_P0_A1_MASK  (0x0001FFFF)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_SEL_P1_A0_NBIF_INI_SPUR_SEL_P1_A0_LSB (0)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_SEL_P1_A0_NBIF_INI_SPUR_SEL_P1_A0_WIDTH (3)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_SEL_P1_A0_NBIF_INI_SPUR_SEL_P1_A0_MASK (0x00000007)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_I_P1_A0_NBIF_INI_ACCU_I_P1_A0_LSB   (0)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_I_P1_A0_NBIF_INI_ACCU_I_P1_A0_WIDTH (17)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_I_P1_A0_NBIF_INI_ACCU_I_P1_A0_MASK  (0x0001FFFF)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_Q_P1_A0_NBIF_INI_ACCU_Q_P1_A0_LSB   (0)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_Q_P1_A0_NBIF_INI_ACCU_Q_P1_A0_WIDTH (17)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_Q_P1_A0_NBIF_INI_ACCU_Q_P1_A0_MASK  (0x0001FFFF)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_SEL_P1_A1_NBIF_INI_SPUR_SEL_P1_A1_LSB (0)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_SEL_P1_A1_NBIF_INI_SPUR_SEL_P1_A1_WIDTH (3)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_SEL_P1_A1_NBIF_INI_SPUR_SEL_P1_A1_MASK (0x00000007)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_I_P1_A1_NBIF_INI_ACCU_I_P1_A1_LSB   (0)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_I_P1_A1_NBIF_INI_ACCU_I_P1_A1_WIDTH (17)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_I_P1_A1_NBIF_INI_ACCU_I_P1_A1_MASK  (0x0001FFFF)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_Q_P1_A1_NBIF_INI_ACCU_Q_P1_A1_LSB   (0)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_Q_P1_A1_NBIF_INI_ACCU_Q_P1_A1_WIDTH (17)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NBIF_INI_Q_P1_A1_NBIF_INI_ACCU_Q_P1_A1_MASK  (0x0001FFFF)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_NCO_INI_PH_C0_A0_NCO_INI_ACCU_PH_C0_A0_LSB   (0)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NCO_INI_PH_C0_A0_NCO_INI_ACCU_PH_C0_A0_WIDTH (23)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NCO_INI_PH_C0_A0_NCO_INI_ACCU_PH_C0_A0_MASK  (0x007FFFFF)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_NCO_INI_PH_C0_A1_NCO_INI_ACCU_PH_C0_A1_LSB   (0)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NCO_INI_PH_C0_A1_NCO_INI_ACCU_PH_C0_A1_WIDTH (23)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NCO_INI_PH_C0_A1_NCO_INI_ACCU_PH_C0_A1_MASK  (0x007FFFFF)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_NCO_INI_PH_C1_A0_NCO_INI_ACCU_PH_C1_A0_LSB   (0)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NCO_INI_PH_C1_A0_NCO_INI_ACCU_PH_C1_A0_WIDTH (23)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NCO_INI_PH_C1_A0_NCO_INI_ACCU_PH_C1_A0_MASK  (0x007FFFFF)

#define RXDFE_FC_IMM_RXDFE_FC_TEST_NCO_INI_PH_C1_A1_NCO_INI_ACCU_PH_C1_A1_LSB   (0)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NCO_INI_PH_C1_A1_NCO_INI_ACCU_PH_C1_A1_WIDTH (23)
#define RXDFE_FC_IMM_RXDFE_FC_TEST_NCO_INI_PH_C1_A1_NCO_INI_ACCU_PH_C1_A1_MASK  (0x007FFFFF)

#define RXDFE_FC_IMM_RXDFE_FC_MS_WB_LPF_0_WB_COEF_LPF_3_LSB                     (24)
#define RXDFE_FC_IMM_RXDFE_FC_MS_WB_LPF_0_WB_COEF_LPF_3_WIDTH                   (7)
#define RXDFE_FC_IMM_RXDFE_FC_MS_WB_LPF_0_WB_COEF_LPF_3_MASK                    (0x7F000000)

#define RXDFE_FC_IMM_RXDFE_FC_MS_WB_LPF_0_WB_COEF_LPF_2_LSB                     (16)
#define RXDFE_FC_IMM_RXDFE_FC_MS_WB_LPF_0_WB_COEF_LPF_2_WIDTH                   (7)
#define RXDFE_FC_IMM_RXDFE_FC_MS_WB_LPF_0_WB_COEF_LPF_2_MASK                    (0x007F0000)

#define RXDFE_FC_IMM_RXDFE_FC_MS_WB_LPF_0_WB_COEF_LPF_1_LSB                     (8)
#define RXDFE_FC_IMM_RXDFE_FC_MS_WB_LPF_0_WB_COEF_LPF_1_WIDTH                   (7)
#define RXDFE_FC_IMM_RXDFE_FC_MS_WB_LPF_0_WB_COEF_LPF_1_MASK                    (0x00007F00)

#define RXDFE_FC_IMM_RXDFE_FC_MS_WB_LPF_0_WB_COEF_LPF_0_LSB                     (0)
#define RXDFE_FC_IMM_RXDFE_FC_MS_WB_LPF_0_WB_COEF_LPF_0_WIDTH                   (7)
#define RXDFE_FC_IMM_RXDFE_FC_MS_WB_LPF_0_WB_COEF_LPF_0_MASK                    (0x0000007F)

#define RXDFE_FC_IMM_RXDFE_FC_MS_WB_LPF_1_WB_COEF_LPF_4_LSB                     (0)
#define RXDFE_FC_IMM_RXDFE_FC_MS_WB_LPF_1_WB_COEF_LPF_4_WIDTH                   (7)
#define RXDFE_FC_IMM_RXDFE_FC_MS_WB_LPF_1_WB_COEF_LPF_4_MASK                    (0x0000007F)

#define RXDFE_FC_IMM_RXDFE_FC_INFO_AGCIF_REG_INFO_AGCIF_REG_LSB                 (0)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_AGCIF_REG_INFO_AGCIF_REG_WIDTH               (32)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_AGCIF_REG_INFO_AGCIF_REG_MASK                (0xFFFFFFFF)

#define RXDFE_FC_IMM_RXDFE_FC_INFO_TEST_OUT_DATA_0_INFO_TEST_OUT_DATA_LSB       (0)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_TEST_OUT_DATA_0_INFO_TEST_OUT_DATA_WIDTH     (32)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_TEST_OUT_DATA_0_INFO_TEST_OUT_DATA_MASK      (0xFFFFFFFF)

#define RXDFE_FC_IMM_RXDFE_FC_INFO_TEST_OUT_DATA_1_INFO_TEST_OUT_DATA_Q_LSB     (16)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_TEST_OUT_DATA_1_INFO_TEST_OUT_DATA_Q_WIDTH   (15)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_TEST_OUT_DATA_1_INFO_TEST_OUT_DATA_Q_MASK    (0x7FFF0000)

#define RXDFE_FC_IMM_RXDFE_FC_INFO_TEST_OUT_DATA_1_INFO_TEST_OUT_DATA_I_LSB     (0)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_TEST_OUT_DATA_1_INFO_TEST_OUT_DATA_I_WIDTH   (15)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_TEST_OUT_DATA_1_INFO_TEST_OUT_DATA_I_MASK    (0x00007FFF)

#define RXDFE_FC_IMM_RXDFE_FC_INFO_CRC32_OUT_INFO_CRC32_OUT_LSB                 (0)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_CRC32_OUT_INFO_CRC32_OUT_WIDTH               (32)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_CRC32_OUT_INFO_CRC32_OUT_MASK                (0xFFFFFFFF)

#define RXDFE_FC_IMM_RXDFE_FC_INFO_ALPHA_OUT_INFO_ALPHA_OUT_Q_LSB               (16)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_ALPHA_OUT_INFO_ALPHA_OUT_Q_WIDTH             (15)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_ALPHA_OUT_INFO_ALPHA_OUT_Q_MASK              (0x7FFF0000)

#define RXDFE_FC_IMM_RXDFE_FC_INFO_ALPHA_OUT_INFO_ALPHA_OUT_I_LSB               (0)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_ALPHA_OUT_INFO_ALPHA_OUT_I_WIDTH             (15)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_ALPHA_OUT_INFO_ALPHA_OUT_I_MASK              (0x00007FFF)

#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_FC_ADC_WIN_INFO_EDGE_COUNT_FC_ADC_WIN_LSB (0)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_FC_ADC_WIN_INFO_EDGE_COUNT_FC_ADC_WIN_WIDTH (16)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_FC_ADC_WIN_INFO_EDGE_COUNT_FC_ADC_WIN_MASK (0x0000FFFF)

#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_FC_P_WIN_INFO_EDGE_COUNT_FC_P_WIN_LSB (0)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_FC_P_WIN_INFO_EDGE_COUNT_FC_P_WIN_WIDTH (16)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_FC_P_WIN_INFO_EDGE_COUNT_FC_P_WIN_MASK (0x0000FFFF)

#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_FC_C_WIN_INFO_EDGE_COUNT_FC_C_WIN_LSB (0)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_FC_C_WIN_INFO_EDGE_COUNT_FC_C_WIN_WIDTH (16)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_FC_C_WIN_INFO_EDGE_COUNT_FC_C_WIN_MASK (0x0000FFFF)

#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_FC_NCO_WIN_INFO_EDGE_COUNT_FC_NCO_WIN_LSB (0)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_FC_NCO_WIN_INFO_EDGE_COUNT_FC_NCO_WIN_WIDTH (16)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_FC_NCO_WIN_INFO_EDGE_COUNT_FC_NCO_WIN_MASK (0x0000FFFF)

#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_FC_CS_WIN_INFO_EDGE_COUNT_FC_CS_WIN_LSB (0)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_FC_CS_WIN_INFO_EDGE_COUNT_FC_CS_WIN_WIDTH (16)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_FC_CS_WIN_INFO_EDGE_COUNT_FC_CS_WIN_MASK (0x0000FFFF)

#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_FC_P_INI_TRG_INFO_EDGE_COUNT_FC_P_INI_TRG_LSB (0)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_FC_P_INI_TRG_INFO_EDGE_COUNT_FC_P_INI_TRG_WIDTH (16)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_FC_P_INI_TRG_INFO_EDGE_COUNT_FC_P_INI_TRG_MASK (0x0000FFFF)

#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_FC_C_INI_TRG_INFO_EDGE_COUNT_FC_C_INI_TRG_LSB (0)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_FC_C_INI_TRG_INFO_EDGE_COUNT_FC_C_INI_TRG_WIDTH (16)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_FC_C_INI_TRG_INFO_EDGE_COUNT_FC_C_INI_TRG_MASK (0x0000FFFF)

#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_RXDFE_INFO_EDGE_COUNT_AGCDC_FC_REQ_LSB (8)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_RXDFE_INFO_EDGE_COUNT_AGCDC_FC_REQ_WIDTH (8)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_RXDFE_INFO_EDGE_COUNT_AGCDC_FC_REQ_MASK (0x0000FF00)

#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_RXDFE_INFO_EDGE_COUNT_CQ_CONFIG_VLD_LSB (0)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_RXDFE_INFO_EDGE_COUNT_CQ_CONFIG_VLD_WIDTH (8)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_RXDFE_INFO_EDGE_COUNT_CQ_CONFIG_VLD_MASK (0x000000FF)

#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_LWT_TIMER_INFO_EDGE_COUNT_TTIMER_MUQ_VLD_LSB (16)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_LWT_TIMER_INFO_EDGE_COUNT_TTIMER_MUQ_VLD_WIDTH (8)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_LWT_TIMER_INFO_EDGE_COUNT_TTIMER_MUQ_VLD_MASK (0x00FF0000)

#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_LWT_TIMER_INFO_EDGE_COUNT_WTIMER_MUQ_VLD_LSB (8)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_LWT_TIMER_INFO_EDGE_COUNT_WTIMER_MUQ_VLD_WIDTH (8)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_LWT_TIMER_INFO_EDGE_COUNT_WTIMER_MUQ_VLD_MASK (0x0000FF00)

#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_LWT_TIMER_INFO_EDGE_COUNT_LTIMER_PRE_S_VLD_LSB (0)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_LWT_TIMER_INFO_EDGE_COUNT_LTIMER_PRE_S_VLD_WIDTH (8)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_LWT_TIMER_INFO_EDGE_COUNT_LTIMER_PRE_S_VLD_MASK (0x000000FF)

#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_C_TIMER_INFO_EDGE_COUNT_CDOTIMER_MUQ_VLD_LSB (8)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_C_TIMER_INFO_EDGE_COUNT_CDOTIMER_MUQ_VLD_WIDTH (8)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_C_TIMER_INFO_EDGE_COUNT_CDOTIMER_MUQ_VLD_MASK (0x0000FF00)

#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_C_TIMER_INFO_EDGE_COUNT_C1XTIMER_MUQ_VLD_LSB (0)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_C_TIMER_INFO_EDGE_COUNT_C1XTIMER_MUQ_VLD_WIDTH (8)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_EDGE_COUNT_C_TIMER_INFO_EDGE_COUNT_C1XTIMER_MUQ_VLD_MASK (0x000000FF)

#define RXDFE_FC_IMM_RXDFE_FC_INFO_ERROR_FLAG_INFO_CQ_MODE_APB_WRITE_LSB        (1)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_ERROR_FLAG_INFO_CQ_MODE_APB_WRITE_WIDTH      (1)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_ERROR_FLAG_INFO_CQ_MODE_APB_WRITE_MASK       (0x00000002)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_ERROR_FLAG_INFO_CQ_MODE_APB_WRITE_BIT        (0x00000002)

#define RXDFE_FC_IMM_RXDFE_FC_INFO_ERROR_FLAG_INFO_APB_MODE_CQ_WRITE_LSB        (0)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_ERROR_FLAG_INFO_APB_MODE_CQ_WRITE_WIDTH      (1)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_ERROR_FLAG_INFO_APB_MODE_CQ_WRITE_MASK       (0x00000001)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_ERROR_FLAG_INFO_APB_MODE_CQ_WRITE_BIT        (0x00000001)

#define RXDFE_FC_IMM_RXDFE_FC_INFO_NCO_MBSFN_SEL_INFO_NCO_MBSFN_SEL_LSB         (0)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_NCO_MBSFN_SEL_INFO_NCO_MBSFN_SEL_WIDTH       (4)
#define RXDFE_FC_IMM_RXDFE_FC_INFO_NCO_MBSFN_SEL_INFO_NCO_MBSFN_SEL_MASK        (0x0000000F)

#define RXDFE_FC_IMM_RXDFE_FC_FPGA_FPGA_CTRL_LSB                                (0)
#define RXDFE_FC_IMM_RXDFE_FC_FPGA_FPGA_CTRL_WIDTH                              (32)
#define RXDFE_FC_IMM_RXDFE_FC_FPGA_FPGA_CTRL_MASK                               (0xFFFFFFFF)

#define RXDFE_FC_IMM_RXDFE_FC_RESERVED_RESERVED0_LSB                            (0)
#define RXDFE_FC_IMM_RXDFE_FC_RESERVED_RESERVED0_WIDTH                          (32)
#define RXDFE_FC_IMM_RXDFE_FC_RESERVED_RESERVED0_MASK                           (0xFFFFFFFF)

/** RXDFE CQ */

#define RXDFE_CQ_SET_0_OFFSET_CQ_SET_0_OFFSET_LSB                               (0)
#define RXDFE_CQ_SET_0_OFFSET_CQ_SET_0_OFFSET_WIDTH                             (12)
#define RXDFE_CQ_SET_0_OFFSET_CQ_SET_0_OFFSET_MASK                              (0x00000FFF)

#define RXDFE_CQ_SET_1_OFFSET_CQ_SET_1_OFFSET_LSB                               (0)
#define RXDFE_CQ_SET_1_OFFSET_CQ_SET_1_OFFSET_WIDTH                             (12)
#define RXDFE_CQ_SET_1_OFFSET_CQ_SET_1_OFFSET_MASK                              (0x00000FFF)

#define RXDFE_CQ_SET_2_OFFSET_CQ_SET_2_OFFSET_LSB                               (0)
#define RXDFE_CQ_SET_2_OFFSET_CQ_SET_2_OFFSET_WIDTH                             (12)
#define RXDFE_CQ_SET_2_OFFSET_CQ_SET_2_OFFSET_MASK                              (0x00000FFF)

#define RXDFE_CQ_SET_3_OFFSET_CQ_SET_3_OFFSET_LSB                               (0)
#define RXDFE_CQ_SET_3_OFFSET_CQ_SET_3_OFFSET_WIDTH                             (12)
#define RXDFE_CQ_SET_3_OFFSET_CQ_SET_3_OFFSET_MASK                              (0x00000FFF)

#define RXDFE_CQ_SET_4_OFFSET_CQ_SET_4_OFFSET_LSB                               (0)
#define RXDFE_CQ_SET_4_OFFSET_CQ_SET_4_OFFSET_WIDTH                             (12)
#define RXDFE_CQ_SET_4_OFFSET_CQ_SET_4_OFFSET_MASK                              (0x00000FFF)

#define RXDFE_CQ_SET_5_OFFSET_CQ_SET_5_OFFSET_LSB                               (0)
#define RXDFE_CQ_SET_5_OFFSET_CQ_SET_5_OFFSET_WIDTH                             (12)
#define RXDFE_CQ_SET_5_OFFSET_CQ_SET_5_OFFSET_MASK                              (0x00000FFF)

#define RXDFE_CQ_SET_6_OFFSET_CQ_SET_6_OFFSET_LSB                               (0)
#define RXDFE_CQ_SET_6_OFFSET_CQ_SET_6_OFFSET_WIDTH                             (12)
#define RXDFE_CQ_SET_6_OFFSET_CQ_SET_6_OFFSET_MASK                              (0x00000FFF)

#define RXDFE_CQ_SET_7_OFFSET_CQ_SET_7_OFFSET_LSB                               (0)
#define RXDFE_CQ_SET_7_OFFSET_CQ_SET_7_OFFSET_WIDTH                             (12)
#define RXDFE_CQ_SET_7_OFFSET_CQ_SET_7_OFFSET_MASK                              (0x00000FFF)

#define RXDFE_CQ_IMM_TRIGGER_CQ_IMM_TRIGGER_LSB                                 (0)
#define RXDFE_CQ_IMM_TRIGGER_CQ_IMM_TRIGGER_WIDTH                               (1)
#define RXDFE_CQ_IMM_TRIGGER_CQ_IMM_TRIGGER_MASK                                (0x00000001)
#define RXDFE_CQ_IMM_TRIGGER_CQ_IMM_TRIGGER_BIT                                 (0x00000001)

#define RXDFE_CQ_IMM_SRC_ADDR_CQ_IMM_SRC_ADDR_LSB                               (0)
#define RXDFE_CQ_IMM_SRC_ADDR_CQ_IMM_SRC_ADDR_WIDTH                             (12)
#define RXDFE_CQ_IMM_SRC_ADDR_CQ_IMM_SRC_ADDR_MASK                              (0x00000FFF)

#define RXDFE_CQ_IMM_TGT_ADDR_CQ_IMM_TGT_ADDR_LSB                               (0)
#define RXDFE_CQ_IMM_TGT_ADDR_CQ_IMM_TGT_ADDR_WIDTH                             (16)
#define RXDFE_CQ_IMM_TGT_ADDR_CQ_IMM_TGT_ADDR_MASK                              (0x0000FFFF)

#define RXDFE_CQ_IMM_LEN_CQ_IMM_LEN_LSB                                         (0)
#define RXDFE_CQ_IMM_LEN_CQ_IMM_LEN_WIDTH                                       (8)
#define RXDFE_CQ_IMM_LEN_CQ_IMM_LEN_MASK                                        (0x000000FF)

#define RXDFE_CQ_ARBITER_STATE_CQ_ARBITER_STATE_LSB                             (0)
#define RXDFE_CQ_ARBITER_STATE_CQ_ARBITER_STATE_WIDTH                           (2)
#define RXDFE_CQ_ARBITER_STATE_CQ_ARBITER_STATE_MASK                            (0x00000003)

#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NCO_MBSFN_C1_LSB              (27)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NCO_MBSFN_C1_WIDTH            (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NCO_MBSFN_C1_MASK             (0x08000000)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NCO_MBSFN_C1_BIT              (0x08000000)

#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NCO_MBSFN_C0_LSB              (26)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NCO_MBSFN_C0_WIDTH            (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NCO_MBSFN_C0_MASK             (0x04000000)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NCO_MBSFN_C0_BIT              (0x04000000)

#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NCO_C1_A1_LSB                 (25)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NCO_C1_A1_WIDTH               (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NCO_C1_A1_MASK                (0x02000000)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NCO_C1_A1_BIT                 (0x02000000)

#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NCO_C1_A0_LSB                 (24)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NCO_C1_A0_WIDTH               (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NCO_C1_A0_MASK                (0x01000000)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NCO_C1_A0_BIT                 (0x01000000)

#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NCO_C0_A1_LSB                 (23)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NCO_C0_A1_WIDTH               (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NCO_C0_A1_MASK                (0x00800000)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NCO_C0_A1_BIT                 (0x00800000)

#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NCO_C0_A0_LSB                 (22)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NCO_C0_A0_WIDTH               (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NCO_C0_A0_MASK                (0x00400000)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NCO_C0_A0_BIT                 (0x00400000)

#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NBIF_P1_A1_LSB                (21)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NBIF_P1_A1_WIDTH              (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NBIF_P1_A1_MASK               (0x00200000)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NBIF_P1_A1_BIT                (0x00200000)

#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NBIF_P1_A0_LSB                (20)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NBIF_P1_A0_WIDTH              (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NBIF_P1_A0_MASK               (0x00100000)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NBIF_P1_A0_BIT                (0x00100000)

#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NBIF_P0_A1_LSB                (19)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NBIF_P0_A1_WIDTH              (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NBIF_P0_A1_MASK               (0x00080000)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NBIF_P0_A1_BIT                (0x00080000)

#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NBIF_P0_A0_LSB                (18)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NBIF_P0_A0_WIDTH              (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NBIF_P0_A0_MASK               (0x00040000)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_NBIF_P0_A0_BIT                (0x00040000)

#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_RFC_P1_A1_LSB                 (17)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_RFC_P1_A1_WIDTH               (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_RFC_P1_A1_MASK                (0x00020000)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_RFC_P1_A1_BIT                 (0x00020000)

#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_RFC_P1_A0_LSB                 (16)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_RFC_P1_A0_WIDTH               (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_RFC_P1_A0_MASK                (0x00010000)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_RFC_P1_A0_BIT                 (0x00010000)

#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_RFC_P0_A1_LSB                 (15)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_RFC_P0_A1_WIDTH               (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_RFC_P0_A1_MASK                (0x00008000)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_RFC_P0_A1_BIT                 (0x00008000)

#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_RFC_P0_A0_LSB                 (14)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_RFC_P0_A0_WIDTH               (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_RFC_P0_A0_MASK                (0x00004000)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_DYN_RFC_P0_A0_BIT                 (0x00004000)

#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_C1_A1_LSB                     (13)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_C1_A1_WIDTH                   (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_C1_A1_MASK                    (0x00002000)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_C1_A1_BIT                     (0x00002000)

#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_C1_A0_LSB                     (12)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_C1_A0_WIDTH                   (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_C1_A0_MASK                    (0x00001000)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_C1_A0_BIT                     (0x00001000)

#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_C0_A1_LSB                     (11)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_C0_A1_WIDTH                   (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_C0_A1_MASK                    (0x00000800)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_C0_A1_BIT                     (0x00000800)

#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_C0_A0_LSB                     (10)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_C0_A0_WIDTH                   (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_C0_A0_MASK                    (0x00000400)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_C0_A0_BIT                     (0x00000400)

#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_P1_A1_LSB                     (9)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_P1_A1_WIDTH                   (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_P1_A1_MASK                    (0x00000200)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_P1_A1_BIT                     (0x00000200)

#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_P1_A0_LSB                     (8)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_P1_A0_WIDTH                   (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_P1_A0_MASK                    (0x00000100)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_P1_A0_BIT                     (0x00000100)

#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_P0_A1_LSB                     (7)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_P0_A1_WIDTH                   (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_P0_A1_MASK                    (0x00000080)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_P0_A1_BIT                     (0x00000080)

#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_P0_A0_LSB                     (6)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_P0_A0_WIDTH                   (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_P0_A0_MASK                    (0x00000040)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_P0_A0_BIT                     (0x00000040)

#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_C1_LSB                        (5)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_C1_WIDTH                      (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_C1_MASK                       (0x00000020)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_C1_BIT                        (0x00000020)

#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_C0_LSB                        (4)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_C0_WIDTH                      (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_C0_MASK                       (0x00000010)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_C0_BIT                        (0x00000010)

#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_P1_LSB                        (3)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_P1_WIDTH                      (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_P1_MASK                       (0x00000008)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_P1_BIT                        (0x00000008)

#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_P0_LSB                        (2)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_P0_WIDTH                      (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_P0_MASK                       (0x00000004)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_P0_BIT                        (0x00000004)

#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_LSB                           (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_WIDTH                         (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_MASK                          (0x00000002)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_INI_BIT                           (0x00000002)

#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_IMM_LSB                           (0)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_IMM_WIDTH                         (1)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_IMM_MASK                          (0x00000001)
#define RXDFE_CQ_ARBITER_STATUS_CQ_ARB_STATUS_IMM_BIT                           (0x00000001)

#define RXDFE_CQ_ERROR_CQ_ERROR_CLEAR_LSB                                       (31)
#define RXDFE_CQ_ERROR_CQ_ERROR_CLEAR_WIDTH                                     (1)
#define RXDFE_CQ_ERROR_CQ_ERROR_CLEAR_MASK                                      (0x80000000)
#define RXDFE_CQ_ERROR_CQ_ERROR_CLEAR_BIT                                       (0x80000000)

#define RXDFE_CQ_ERROR_CQ_ERROR_LSB                                             (0)
#define RXDFE_CQ_ERROR_CQ_ERROR_WIDTH                                           (1)
#define RXDFE_CQ_ERROR_CQ_ERROR_MASK                                            (0x00000001)
#define RXDFE_CQ_ERROR_CQ_ERROR_BIT                                             (0x00000001)

#define RXDFE_CQ_CTRL_STATE_CQ_CTRL_STATE_LSB                                   (0)
#define RXDFE_CQ_CTRL_STATE_CQ_CTRL_STATE_WIDTH                                 (2)
#define RXDFE_CQ_CTRL_STATE_CQ_CTRL_STATE_MASK                                  (0x00000003)


/** RXDFE MS */
#define RXDFE_MS_PWR_00_MS_PWR_00_LSB                                           (0)
#define RXDFE_MS_PWR_00_MS_PWR_00_WIDTH                                         (32)
#define RXDFE_MS_PWR_00_MS_PWR_00_MASK                                          (0xFFFFFFFF)

#define RXDFE_MS_PWR_01_MS_PWR_01_LSB                                           (0)
#define RXDFE_MS_PWR_01_MS_PWR_01_WIDTH                                         (32)
#define RXDFE_MS_PWR_01_MS_PWR_01_MASK                                          (0xFFFFFFFF)

#define RXDFE_MS_PWR_02_MS_PWR_02_LSB                                           (0)
#define RXDFE_MS_PWR_02_MS_PWR_02_WIDTH                                         (32)
#define RXDFE_MS_PWR_02_MS_PWR_02_MASK                                          (0xFFFFFFFF)

#define RXDFE_MS_PWR_03_MS_PWR_03_LSB                                           (0)
#define RXDFE_MS_PWR_03_MS_PWR_03_WIDTH                                         (32)
#define RXDFE_MS_PWR_03_MS_PWR_03_MASK                                          (0xFFFFFFFF)

#define RXDFE_MS_PWR_04_MS_PWR_04_LSB                                           (0)
#define RXDFE_MS_PWR_04_MS_PWR_04_WIDTH                                         (32)
#define RXDFE_MS_PWR_04_MS_PWR_04_MASK                                          (0xFFFFFFFF)

#define RXDFE_MS_PWR_05_MS_PWR_05_LSB                                           (0)
#define RXDFE_MS_PWR_05_MS_PWR_05_WIDTH                                         (32)
#define RXDFE_MS_PWR_05_MS_PWR_05_MASK                                          (0xFFFFFFFF)

#define RXDFE_MS_PWR_06_MS_PWR_06_LSB                                           (0)
#define RXDFE_MS_PWR_06_MS_PWR_06_WIDTH                                         (32)
#define RXDFE_MS_PWR_06_MS_PWR_06_MASK                                          (0xFFFFFFFF)

#define RXDFE_MS_PWR_07_MS_PWR_07_LSB                                           (0)
#define RXDFE_MS_PWR_07_MS_PWR_07_WIDTH                                         (32)
#define RXDFE_MS_PWR_07_MS_PWR_07_MASK                                          (0xFFFFFFFF)

#define RXDFE_MS_PWR_08_MS_PWR_08_LSB                                           (0)
#define RXDFE_MS_PWR_08_MS_PWR_08_WIDTH                                         (32)
#define RXDFE_MS_PWR_08_MS_PWR_08_MASK                                          (0xFFFFFFFF)

#define RXDFE_MS_PWR_09_MS_PWR_09_LSB                                           (0)
#define RXDFE_MS_PWR_09_MS_PWR_09_WIDTH                                         (32)
#define RXDFE_MS_PWR_09_MS_PWR_09_MASK                                          (0xFFFFFFFF)

#define RXDFE_MS_PWR_10_MS_PWR_10_LSB                                           (0)
#define RXDFE_MS_PWR_10_MS_PWR_10_WIDTH                                         (32)
#define RXDFE_MS_PWR_10_MS_PWR_10_MASK                                          (0xFFFFFFFF)

#define RXDFE_MS_PWR_11_MS_PWR_11_LSB                                           (0)
#define RXDFE_MS_PWR_11_MS_PWR_11_WIDTH                                         (32)
#define RXDFE_MS_PWR_11_MS_PWR_11_MASK                                          (0xFFFFFFFF)

#define RXDFE_MS_PWR_12_MS_PWR_12_LSB                                           (0)
#define RXDFE_MS_PWR_12_MS_PWR_12_WIDTH                                         (32)
#define RXDFE_MS_PWR_12_MS_PWR_12_MASK                                          (0xFFFFFFFF)

#define RXDFE_MS_PWR_13_MS_PWR_13_LSB                                           (0)
#define RXDFE_MS_PWR_13_MS_PWR_13_WIDTH                                         (32)
#define RXDFE_MS_PWR_13_MS_PWR_13_MASK                                          (0xFFFFFFFF)

#define RXDFE_MS_PWR_14_MS_PWR_14_LSB                                           (0)
#define RXDFE_MS_PWR_14_MS_PWR_14_WIDTH                                         (32)
#define RXDFE_MS_PWR_14_MS_PWR_14_MASK                                          (0xFFFFFFFF)

#define RXDFE_MS_DC_00_MS_DC_00_LSB                                             (0)
#define RXDFE_MS_DC_00_MS_DC_00_WIDTH                                           (32)
#define RXDFE_MS_DC_00_MS_DC_00_MASK                                            (0xFFFFFFFF)

#define RXDFE_MS_DC_01_MS_DC_01_LSB                                             (0)
#define RXDFE_MS_DC_01_MS_DC_01_WIDTH                                           (32)
#define RXDFE_MS_DC_01_MS_DC_01_MASK                                            (0xFFFFFFFF)

#define RXDFE_MS_DC_02_MS_DC_02_LSB                                             (0)
#define RXDFE_MS_DC_02_MS_DC_02_WIDTH                                           (32)
#define RXDFE_MS_DC_02_MS_DC_02_MASK                                            (0xFFFFFFFF)

#define RXDFE_MS_DC_03_MS_DC_03_LSB                                             (0)
#define RXDFE_MS_DC_03_MS_DC_03_WIDTH                                           (32)
#define RXDFE_MS_DC_03_MS_DC_03_MASK                                            (0xFFFFFFFF)

#define RXDFE_MS_DC_04_MS_DC_04_LSB                                             (0)
#define RXDFE_MS_DC_04_MS_DC_04_WIDTH                                           (32)
#define RXDFE_MS_DC_04_MS_DC_04_MASK                                            (0xFFFFFFFF)

#define RXDFE_MS_DC_05_MS_DC_05_LSB                                             (0)
#define RXDFE_MS_DC_05_MS_DC_05_WIDTH                                           (32)
#define RXDFE_MS_DC_05_MS_DC_05_MASK                                            (0xFFFFFFFF)

#define RXDFE_MS_DC_06_MS_DC_06_LSB                                             (0)
#define RXDFE_MS_DC_06_MS_DC_06_WIDTH                                           (32)
#define RXDFE_MS_DC_06_MS_DC_06_MASK                                            (0xFFFFFFFF)

#define RXDFE_MS_DC_07_MS_DC_07_LSB                                             (0)
#define RXDFE_MS_DC_07_MS_DC_07_WIDTH                                           (32)
#define RXDFE_MS_DC_07_MS_DC_07_MASK                                            (0xFFFFFFFF)

#define RXDFE_MS_DC_08_MS_DC_08_LSB                                             (0)
#define RXDFE_MS_DC_08_MS_DC_08_WIDTH                                           (32)
#define RXDFE_MS_DC_08_MS_DC_08_MASK                                            (0xFFFFFFFF)

#define RXDFE_MS_DC_09_MS_DC_09_LSB                                             (0)
#define RXDFE_MS_DC_09_MS_DC_09_WIDTH                                           (32)
#define RXDFE_MS_DC_09_MS_DC_09_MASK                                            (0xFFFFFFFF)

#define RXDFE_MS_DC_10_MS_DC_10_LSB                                             (0)
#define RXDFE_MS_DC_10_MS_DC_10_WIDTH                                           (32)
#define RXDFE_MS_DC_10_MS_DC_10_MASK                                            (0xFFFFFFFF)

#define RXDFE_MS_DC_11_MS_DC_11_LSB                                             (0)
#define RXDFE_MS_DC_11_MS_DC_11_WIDTH                                           (32)
#define RXDFE_MS_DC_11_MS_DC_11_MASK                                            (0xFFFFFFFF)

#define RXDFE_MS_DC_12_MS_DC_12_LSB                                             (0)
#define RXDFE_MS_DC_12_MS_DC_12_WIDTH                                           (32)
#define RXDFE_MS_DC_12_MS_DC_12_MASK                                            (0xFFFFFFFF)

#define RXDFE_MS_DC_13_MS_DC_13_LSB                                             (0)
#define RXDFE_MS_DC_13_MS_DC_13_WIDTH                                           (32)
#define RXDFE_MS_DC_13_MS_DC_13_MASK                                            (0xFFFFFFFF)

#define RXDFE_MS_DC_14_MS_DC_14_LSB                                             (0)
#define RXDFE_MS_DC_14_MS_DC_14_WIDTH                                           (32)
#define RXDFE_MS_DC_14_MS_DC_14_MASK                                            (0xFFFFFFFF)

#define RXDFE_MS_DC_15_MS_DC_15_LSB                                             (0)
#define RXDFE_MS_DC_15_MS_DC_15_WIDTH                                           (32)
#define RXDFE_MS_DC_15_MS_DC_15_MASK                                            (0xFFFFFFFF)

#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_IQK_P1_A1_LSB                              (30)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_IQK_P1_A1_WIDTH                            (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_IQK_P1_A1_MASK                             (0x40000000)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_IQK_P1_A1_BIT                              (0x40000000)

#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_DC_P1_A1_LSB                               (29)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_DC_P1_A1_WIDTH                             (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_DC_P1_A1_MASK                              (0x20000000)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_DC_P1_A1_BIT                               (0x20000000)

#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_PN_P1_A1_LSB                            (28)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_PN_P1_A1_WIDTH                          (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_PN_P1_A1_MASK                           (0x10000000)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_PN_P1_A1_BIT                            (0x10000000)

#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_FILT_P1_A1_LSB                          (27)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_FILT_P1_A1_WIDTH                        (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_FILT_P1_A1_MASK                         (0x08000000)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_FILT_P1_A1_BIT                          (0x08000000)

#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_P1_A1_LSB                               (26)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_P1_A1_WIDTH                             (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_P1_A1_MASK                              (0x04000000)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_P1_A1_BIT                               (0x04000000)

#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_PN_P1_A1_LSB                            (25)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_PN_P1_A1_WIDTH                          (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_PN_P1_A1_MASK                           (0x02000000)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_PN_P1_A1_BIT                            (0x02000000)

#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_FILT_P1_A1_LSB                          (24)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_FILT_P1_A1_WIDTH                        (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_FILT_P1_A1_MASK                         (0x01000000)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_FILT_P1_A1_BIT                          (0x01000000)

#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_IQK_P1_A0_LSB                              (22)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_IQK_P1_A0_WIDTH                            (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_IQK_P1_A0_MASK                             (0x00400000)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_IQK_P1_A0_BIT                              (0x00400000)

#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_DC_P1_A0_LSB                               (21)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_DC_P1_A0_WIDTH                             (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_DC_P1_A0_MASK                              (0x00200000)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_DC_P1_A0_BIT                               (0x00200000)

#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_PN_P1_A0_LSB                            (20)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_PN_P1_A0_WIDTH                          (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_PN_P1_A0_MASK                           (0x00100000)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_PN_P1_A0_BIT                            (0x00100000)

#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_FILT_P1_A0_LSB                          (19)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_FILT_P1_A0_WIDTH                        (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_FILT_P1_A0_MASK                         (0x00080000)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_FILT_P1_A0_BIT                          (0x00080000)

#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_P1_A0_LSB                               (18)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_P1_A0_WIDTH                             (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_P1_A0_MASK                              (0x00040000)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_P1_A0_BIT                               (0x00040000)

#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_PN_P1_A0_LSB                            (17)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_PN_P1_A0_WIDTH                          (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_PN_P1_A0_MASK                           (0x00020000)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_PN_P1_A0_BIT                            (0x00020000)

#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_FILT_P1_A0_LSB                          (16)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_FILT_P1_A0_WIDTH                        (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_FILT_P1_A0_MASK                         (0x00010000)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_FILT_P1_A0_BIT                          (0x00010000)

#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_IQK_P0_A1_LSB                              (14)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_IQK_P0_A1_WIDTH                            (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_IQK_P0_A1_MASK                             (0x00004000)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_IQK_P0_A1_BIT                              (0x00004000)

#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_DC_P0_A1_LSB                               (13)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_DC_P0_A1_WIDTH                             (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_DC_P0_A1_MASK                              (0x00002000)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_DC_P0_A1_BIT                               (0x00002000)

#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_PN_P0_A1_LSB                            (12)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_PN_P0_A1_WIDTH                          (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_PN_P0_A1_MASK                           (0x00001000)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_PN_P0_A1_BIT                            (0x00001000)

#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_FILT_P0_A1_LSB                          (11)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_FILT_P0_A1_WIDTH                        (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_FILT_P0_A1_MASK                         (0x00000800)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_FILT_P0_A1_BIT                          (0x00000800)

#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_P0_A1_LSB                               (10)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_P0_A1_WIDTH                             (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_P0_A1_MASK                              (0x00000400)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_P0_A1_BIT                               (0x00000400)

#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_PN_P0_A1_LSB                            (9)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_PN_P0_A1_WIDTH                          (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_PN_P0_A1_MASK                           (0x00000200)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_PN_P0_A1_BIT                            (0x00000200)

#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_FILT_P0_A1_LSB                          (8)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_FILT_P0_A1_WIDTH                        (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_FILT_P0_A1_MASK                         (0x00000100)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_FILT_P0_A1_BIT                          (0x00000100)

#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_IQK_P0_A0_LSB                              (6)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_IQK_P0_A0_WIDTH                            (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_IQK_P0_A0_MASK                             (0x00000040)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_IQK_P0_A0_BIT                              (0x00000040)

#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_DC_P0_A0_LSB                               (5)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_DC_P0_A0_WIDTH                             (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_DC_P0_A0_MASK                              (0x00000020)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_DC_P0_A0_BIT                               (0x00000020)

#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_PN_P0_A0_LSB                            (4)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_PN_P0_A0_WIDTH                          (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_PN_P0_A0_MASK                           (0x00000010)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_PN_P0_A0_BIT                            (0x00000010)

#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_FILT_P0_A0_LSB                          (3)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_FILT_P0_A0_WIDTH                        (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_FILT_P0_A0_MASK                         (0x00000008)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_FILT_P0_A0_BIT                          (0x00000008)

#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_P0_A0_LSB                               (2)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_P0_A0_WIDTH                             (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_P0_A0_MASK                              (0x00000004)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_WB_P0_A0_BIT                               (0x00000004)

#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_PN_P0_A0_LSB                            (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_PN_P0_A0_WIDTH                          (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_PN_P0_A0_MASK                           (0x00000002)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_PN_P0_A0_BIT                            (0x00000002)

#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_FILT_P0_A0_LSB                          (0)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_FILT_P0_A0_WIDTH                        (1)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_FILT_P0_A0_MASK                         (0x00000001)
#define RXDFE_MS_P_WIN_FC_P_WIN_FCTQ_FC_FILT_P0_A0_BIT                          (0x00000001)

#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_IQK_P1_A1_LSB                            (30)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_IQK_P1_A1_WIDTH                          (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_IQK_P1_A1_MASK                           (0x40000000)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_IQK_P1_A1_BIT                            (0x40000000)

#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_DC_P1_A1_LSB                             (29)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_DC_P1_A1_WIDTH                           (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_DC_P1_A1_MASK                            (0x20000000)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_DC_P1_A1_BIT                             (0x20000000)

#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_PN_P1_A1_LSB                          (28)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_PN_P1_A1_WIDTH                        (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_PN_P1_A1_MASK                         (0x10000000)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_PN_P1_A1_BIT                          (0x10000000)

#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_FILT_P1_A1_LSB                        (27)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_FILT_P1_A1_WIDTH                      (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_FILT_P1_A1_MASK                       (0x08000000)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_FILT_P1_A1_BIT                        (0x08000000)

#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_P1_A1_LSB                             (26)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_P1_A1_WIDTH                           (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_P1_A1_MASK                            (0x04000000)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_P1_A1_BIT                             (0x04000000)

#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_PN_P1_A1_LSB                          (25)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_PN_P1_A1_WIDTH                        (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_PN_P1_A1_MASK                         (0x02000000)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_PN_P1_A1_BIT                          (0x02000000)

#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_FILT_P1_A1_LSB                        (24)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_FILT_P1_A1_WIDTH                      (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_FILT_P1_A1_MASK                       (0x01000000)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_FILT_P1_A1_BIT                        (0x01000000)

#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_IQK_P1_A0_LSB                            (22)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_IQK_P1_A0_WIDTH                          (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_IQK_P1_A0_MASK                           (0x00400000)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_IQK_P1_A0_BIT                            (0x00400000)

#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_DC_P1_A0_LSB                             (21)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_DC_P1_A0_WIDTH                           (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_DC_P1_A0_MASK                            (0x00200000)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_DC_P1_A0_BIT                             (0x00200000)

#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_PN_P1_A0_LSB                          (20)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_PN_P1_A0_WIDTH                        (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_PN_P1_A0_MASK                         (0x00100000)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_PN_P1_A0_BIT                          (0x00100000)

#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_FILT_P1_A0_LSB                        (19)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_FILT_P1_A0_WIDTH                      (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_FILT_P1_A0_MASK                       (0x00080000)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_FILT_P1_A0_BIT                        (0x00080000)

#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_P1_A0_LSB                             (18)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_P1_A0_WIDTH                           (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_P1_A0_MASK                            (0x00040000)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_P1_A0_BIT                             (0x00040000)

#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_PN_P1_A0_LSB                          (17)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_PN_P1_A0_WIDTH                        (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_PN_P1_A0_MASK                         (0x00020000)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_PN_P1_A0_BIT                          (0x00020000)

#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_FILT_P1_A0_LSB                        (16)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_FILT_P1_A0_WIDTH                      (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_FILT_P1_A0_MASK                       (0x00010000)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_FILT_P1_A0_BIT                        (0x00010000)

#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_IQK_P0_A1_LSB                            (14)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_IQK_P0_A1_WIDTH                          (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_IQK_P0_A1_MASK                           (0x00004000)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_IQK_P0_A1_BIT                            (0x00004000)

#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_DC_P0_A1_LSB                             (13)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_DC_P0_A1_WIDTH                           (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_DC_P0_A1_MASK                            (0x00002000)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_DC_P0_A1_BIT                             (0x00002000)

#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_PN_P0_A1_LSB                          (12)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_PN_P0_A1_WIDTH                        (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_PN_P0_A1_MASK                         (0x00001000)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_PN_P0_A1_BIT                          (0x00001000)

#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_FILT_P0_A1_LSB                        (11)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_FILT_P0_A1_WIDTH                      (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_FILT_P0_A1_MASK                       (0x00000800)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_FILT_P0_A1_BIT                        (0x00000800)

#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_P0_A1_LSB                             (10)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_P0_A1_WIDTH                           (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_P0_A1_MASK                            (0x00000400)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_P0_A1_BIT                             (0x00000400)

#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_PN_P0_A1_LSB                          (9)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_PN_P0_A1_WIDTH                        (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_PN_P0_A1_MASK                         (0x00000200)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_PN_P0_A1_BIT                          (0x00000200)

#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_FILT_P0_A1_LSB                        (8)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_FILT_P0_A1_WIDTH                      (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_FILT_P0_A1_MASK                       (0x00000100)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_FILT_P0_A1_BIT                        (0x00000100)

#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_IQK_P0_A0_LSB                            (6)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_IQK_P0_A0_WIDTH                          (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_IQK_P0_A0_MASK                           (0x00000040)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_IQK_P0_A0_BIT                            (0x00000040)

#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_DC_P0_A0_LSB                             (5)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_DC_P0_A0_WIDTH                           (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_DC_P0_A0_MASK                            (0x00000020)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_DC_P0_A0_BIT                             (0x00000020)

#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_PN_P0_A0_LSB                          (4)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_PN_P0_A0_WIDTH                        (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_PN_P0_A0_MASK                         (0x00000010)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_PN_P0_A0_BIT                          (0x00000010)

#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_FILT_P0_A0_LSB                        (3)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_FILT_P0_A0_WIDTH                      (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_FILT_P0_A0_MASK                       (0x00000008)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_FILT_P0_A0_BIT                        (0x00000008)

#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_P0_A0_LSB                             (2)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_P0_A0_WIDTH                           (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_P0_A0_MASK                            (0x00000004)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_WB_P0_A0_BIT                             (0x00000004)

#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_PN_P0_A0_LSB                          (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_PN_P0_A0_WIDTH                        (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_PN_P0_A0_MASK                         (0x00000002)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_PN_P0_A0_BIT                          (0x00000002)

#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_FILT_P0_A0_LSB                        (0)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_FILT_P0_A0_WIDTH                      (1)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_FILT_P0_A0_MASK                       (0x00000001)
#define RXDFE_MS_P_WIN_AGC_P_WIN_AGCTQ_FC_FILT_P0_A0_BIT                        (0x00000001)

#define RXDFE_MS_P_WIN_P_WIN_IQK_P1_A1_LSB                                      (30)
#define RXDFE_MS_P_WIN_P_WIN_IQK_P1_A1_WIDTH                                    (1)
#define RXDFE_MS_P_WIN_P_WIN_IQK_P1_A1_MASK                                     (0x40000000)
#define RXDFE_MS_P_WIN_P_WIN_IQK_P1_A1_BIT                                      (0x40000000)

#define RXDFE_MS_P_WIN_P_WIN_DC_P1_A1_LSB                                       (29)
#define RXDFE_MS_P_WIN_P_WIN_DC_P1_A1_WIDTH                                     (1)
#define RXDFE_MS_P_WIN_P_WIN_DC_P1_A1_MASK                                      (0x20000000)
#define RXDFE_MS_P_WIN_P_WIN_DC_P1_A1_BIT                                       (0x20000000)

#define RXDFE_MS_P_WIN_P_WIN_WB_PN_P1_A1_LSB                                    (28)
#define RXDFE_MS_P_WIN_P_WIN_WB_PN_P1_A1_WIDTH                                  (1)
#define RXDFE_MS_P_WIN_P_WIN_WB_PN_P1_A1_MASK                                   (0x10000000)
#define RXDFE_MS_P_WIN_P_WIN_WB_PN_P1_A1_BIT                                    (0x10000000)

#define RXDFE_MS_P_WIN_P_WIN_WB_FILT_P1_A1_LSB                                  (27)
#define RXDFE_MS_P_WIN_P_WIN_WB_FILT_P1_A1_WIDTH                                (1)
#define RXDFE_MS_P_WIN_P_WIN_WB_FILT_P1_A1_MASK                                 (0x08000000)
#define RXDFE_MS_P_WIN_P_WIN_WB_FILT_P1_A1_BIT                                  (0x08000000)

#define RXDFE_MS_P_WIN_P_WIN_WB_P1_A1_LSB                                       (26)
#define RXDFE_MS_P_WIN_P_WIN_WB_P1_A1_WIDTH                                     (1)
#define RXDFE_MS_P_WIN_P_WIN_WB_P1_A1_MASK                                      (0x04000000)
#define RXDFE_MS_P_WIN_P_WIN_WB_P1_A1_BIT                                       (0x04000000)

#define RXDFE_MS_P_WIN_P_WIN_FC_PN_P1_A1_LSB                                    (25)
#define RXDFE_MS_P_WIN_P_WIN_FC_PN_P1_A1_WIDTH                                  (1)
#define RXDFE_MS_P_WIN_P_WIN_FC_PN_P1_A1_MASK                                   (0x02000000)
#define RXDFE_MS_P_WIN_P_WIN_FC_PN_P1_A1_BIT                                    (0x02000000)

#define RXDFE_MS_P_WIN_P_WIN_FC_FILT_P1_A1_LSB                                  (24)
#define RXDFE_MS_P_WIN_P_WIN_FC_FILT_P1_A1_WIDTH                                (1)
#define RXDFE_MS_P_WIN_P_WIN_FC_FILT_P1_A1_MASK                                 (0x01000000)
#define RXDFE_MS_P_WIN_P_WIN_FC_FILT_P1_A1_BIT                                  (0x01000000)

#define RXDFE_MS_P_WIN_P_WIN_IQK_P1_A0_LSB                                      (22)
#define RXDFE_MS_P_WIN_P_WIN_IQK_P1_A0_WIDTH                                    (1)
#define RXDFE_MS_P_WIN_P_WIN_IQK_P1_A0_MASK                                     (0x00400000)
#define RXDFE_MS_P_WIN_P_WIN_IQK_P1_A0_BIT                                      (0x00400000)

#define RXDFE_MS_P_WIN_P_WIN_DC_P1_A0_LSB                                       (21)
#define RXDFE_MS_P_WIN_P_WIN_DC_P1_A0_WIDTH                                     (1)
#define RXDFE_MS_P_WIN_P_WIN_DC_P1_A0_MASK                                      (0x00200000)
#define RXDFE_MS_P_WIN_P_WIN_DC_P1_A0_BIT                                       (0x00200000)

#define RXDFE_MS_P_WIN_P_WIN_WB_PN_P1_A0_LSB                                    (20)
#define RXDFE_MS_P_WIN_P_WIN_WB_PN_P1_A0_WIDTH                                  (1)
#define RXDFE_MS_P_WIN_P_WIN_WB_PN_P1_A0_MASK                                   (0x00100000)
#define RXDFE_MS_P_WIN_P_WIN_WB_PN_P1_A0_BIT                                    (0x00100000)

#define RXDFE_MS_P_WIN_P_WIN_WB_FILT_P1_A0_LSB                                  (19)
#define RXDFE_MS_P_WIN_P_WIN_WB_FILT_P1_A0_WIDTH                                (1)
#define RXDFE_MS_P_WIN_P_WIN_WB_FILT_P1_A0_MASK                                 (0x00080000)
#define RXDFE_MS_P_WIN_P_WIN_WB_FILT_P1_A0_BIT                                  (0x00080000)

#define RXDFE_MS_P_WIN_P_WIN_WB_P1_A0_LSB                                       (18)
#define RXDFE_MS_P_WIN_P_WIN_WB_P1_A0_WIDTH                                     (1)
#define RXDFE_MS_P_WIN_P_WIN_WB_P1_A0_MASK                                      (0x00040000)
#define RXDFE_MS_P_WIN_P_WIN_WB_P1_A0_BIT                                       (0x00040000)

#define RXDFE_MS_P_WIN_P_WIN_FC_PN_P1_A0_LSB                                    (17)
#define RXDFE_MS_P_WIN_P_WIN_FC_PN_P1_A0_WIDTH                                  (1)
#define RXDFE_MS_P_WIN_P_WIN_FC_PN_P1_A0_MASK                                   (0x00020000)
#define RXDFE_MS_P_WIN_P_WIN_FC_PN_P1_A0_BIT                                    (0x00020000)

#define RXDFE_MS_P_WIN_P_WIN_FC_FILT_P1_A0_LSB                                  (16)
#define RXDFE_MS_P_WIN_P_WIN_FC_FILT_P1_A0_WIDTH                                (1)
#define RXDFE_MS_P_WIN_P_WIN_FC_FILT_P1_A0_MASK                                 (0x00010000)
#define RXDFE_MS_P_WIN_P_WIN_FC_FILT_P1_A0_BIT                                  (0x00010000)

#define RXDFE_MS_P_WIN_P_WIN_IQK_P0_A1_LSB                                      (14)
#define RXDFE_MS_P_WIN_P_WIN_IQK_P0_A1_WIDTH                                    (1)
#define RXDFE_MS_P_WIN_P_WIN_IQK_P0_A1_MASK                                     (0x00004000)
#define RXDFE_MS_P_WIN_P_WIN_IQK_P0_A1_BIT                                      (0x00004000)

#define RXDFE_MS_P_WIN_P_WIN_DC_P0_A1_LSB                                       (13)
#define RXDFE_MS_P_WIN_P_WIN_DC_P0_A1_WIDTH                                     (1)
#define RXDFE_MS_P_WIN_P_WIN_DC_P0_A1_MASK                                      (0x00002000)
#define RXDFE_MS_P_WIN_P_WIN_DC_P0_A1_BIT                                       (0x00002000)

#define RXDFE_MS_P_WIN_P_WIN_WB_PN_P0_A1_LSB                                    (12)
#define RXDFE_MS_P_WIN_P_WIN_WB_PN_P0_A1_WIDTH                                  (1)
#define RXDFE_MS_P_WIN_P_WIN_WB_PN_P0_A1_MASK                                   (0x00001000)
#define RXDFE_MS_P_WIN_P_WIN_WB_PN_P0_A1_BIT                                    (0x00001000)

#define RXDFE_MS_P_WIN_P_WIN_WB_FILT_P0_A1_LSB                                  (11)
#define RXDFE_MS_P_WIN_P_WIN_WB_FILT_P0_A1_WIDTH                                (1)
#define RXDFE_MS_P_WIN_P_WIN_WB_FILT_P0_A1_MASK                                 (0x00000800)
#define RXDFE_MS_P_WIN_P_WIN_WB_FILT_P0_A1_BIT                                  (0x00000800)

#define RXDFE_MS_P_WIN_P_WIN_WB_P0_A1_LSB                                       (10)
#define RXDFE_MS_P_WIN_P_WIN_WB_P0_A1_WIDTH                                     (1)
#define RXDFE_MS_P_WIN_P_WIN_WB_P0_A1_MASK                                      (0x00000400)
#define RXDFE_MS_P_WIN_P_WIN_WB_P0_A1_BIT                                       (0x00000400)

#define RXDFE_MS_P_WIN_P_WIN_FC_PN_P0_A1_LSB                                    (9)
#define RXDFE_MS_P_WIN_P_WIN_FC_PN_P0_A1_WIDTH                                  (1)
#define RXDFE_MS_P_WIN_P_WIN_FC_PN_P0_A1_MASK                                   (0x00000200)
#define RXDFE_MS_P_WIN_P_WIN_FC_PN_P0_A1_BIT                                    (0x00000200)

#define RXDFE_MS_P_WIN_P_WIN_FC_FILT_P0_A1_LSB                                  (8)
#define RXDFE_MS_P_WIN_P_WIN_FC_FILT_P0_A1_WIDTH                                (1)
#define RXDFE_MS_P_WIN_P_WIN_FC_FILT_P0_A1_MASK                                 (0x00000100)
#define RXDFE_MS_P_WIN_P_WIN_FC_FILT_P0_A1_BIT                                  (0x00000100)

#define RXDFE_MS_P_WIN_P_WIN_IQK_P0_A0_LSB                                      (6)
#define RXDFE_MS_P_WIN_P_WIN_IQK_P0_A0_WIDTH                                    (1)
#define RXDFE_MS_P_WIN_P_WIN_IQK_P0_A0_MASK                                     (0x00000040)
#define RXDFE_MS_P_WIN_P_WIN_IQK_P0_A0_BIT                                      (0x00000040)

#define RXDFE_MS_P_WIN_P_WIN_DC_P0_A0_LSB                                       (5)
#define RXDFE_MS_P_WIN_P_WIN_DC_P0_A0_WIDTH                                     (1)
#define RXDFE_MS_P_WIN_P_WIN_DC_P0_A0_MASK                                      (0x00000020)
#define RXDFE_MS_P_WIN_P_WIN_DC_P0_A0_BIT                                       (0x00000020)

#define RXDFE_MS_P_WIN_P_WIN_WB_PN_P0_A0_LSB                                    (4)
#define RXDFE_MS_P_WIN_P_WIN_WB_PN_P0_A0_WIDTH                                  (1)
#define RXDFE_MS_P_WIN_P_WIN_WB_PN_P0_A0_MASK                                   (0x00000010)
#define RXDFE_MS_P_WIN_P_WIN_WB_PN_P0_A0_BIT                                    (0x00000010)

#define RXDFE_MS_P_WIN_P_WIN_WB_FILT_P0_A0_LSB                                  (3)
#define RXDFE_MS_P_WIN_P_WIN_WB_FILT_P0_A0_WIDTH                                (1)
#define RXDFE_MS_P_WIN_P_WIN_WB_FILT_P0_A0_MASK                                 (0x00000008)
#define RXDFE_MS_P_WIN_P_WIN_WB_FILT_P0_A0_BIT                                  (0x00000008)

#define RXDFE_MS_P_WIN_P_WIN_WB_P0_A0_LSB                                       (2)
#define RXDFE_MS_P_WIN_P_WIN_WB_P0_A0_WIDTH                                     (1)
#define RXDFE_MS_P_WIN_P_WIN_WB_P0_A0_MASK                                      (0x00000004)
#define RXDFE_MS_P_WIN_P_WIN_WB_P0_A0_BIT                                       (0x00000004)

#define RXDFE_MS_P_WIN_P_WIN_FC_PN_P0_A0_LSB                                    (1)
#define RXDFE_MS_P_WIN_P_WIN_FC_PN_P0_A0_WIDTH                                  (1)
#define RXDFE_MS_P_WIN_P_WIN_FC_PN_P0_A0_MASK                                   (0x00000002)
#define RXDFE_MS_P_WIN_P_WIN_FC_PN_P0_A0_BIT                                    (0x00000002)

#define RXDFE_MS_P_WIN_P_WIN_FC_FILT_P0_A0_LSB                                  (0)
#define RXDFE_MS_P_WIN_P_WIN_FC_FILT_P0_A0_WIDTH                                (1)
#define RXDFE_MS_P_WIN_P_WIN_FC_FILT_P0_A0_MASK                                 (0x00000001)
#define RXDFE_MS_P_WIN_P_WIN_FC_FILT_P0_A0_BIT                                  (0x00000001)

#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IIP2K_C1_A1_LSB                            (25)
#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IIP2K_C1_A1_WIDTH                          (1)
#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IIP2K_C1_A1_MASK                           (0x02000000)
#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IIP2K_C1_A1_BIT                            (0x02000000)

#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IB_C1_A1_LSB                               (24)
#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IB_C1_A1_WIDTH                             (1)
#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IB_C1_A1_MASK                              (0x01000000)
#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IB_C1_A1_BIT                               (0x01000000)

#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IIP2K_C1_A0_LSB                            (17)
#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IIP2K_C1_A0_WIDTH                          (1)
#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IIP2K_C1_A0_MASK                           (0x00020000)
#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IIP2K_C1_A0_BIT                            (0x00020000)

#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IB_C1_A0_LSB                               (16)
#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IB_C1_A0_WIDTH                             (1)
#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IB_C1_A0_MASK                              (0x00010000)
#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IB_C1_A0_BIT                               (0x00010000)

#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IIP2K_C0_A1_LSB                            (9)
#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IIP2K_C0_A1_WIDTH                          (1)
#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IIP2K_C0_A1_MASK                           (0x00000200)
#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IIP2K_C0_A1_BIT                            (0x00000200)

#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IB_C0_A1_LSB                               (8)
#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IB_C0_A1_WIDTH                             (1)
#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IB_C0_A1_MASK                              (0x00000100)
#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IB_C0_A1_BIT                               (0x00000100)

#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IIP2K_C0_A0_LSB                            (1)
#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IIP2K_C0_A0_WIDTH                          (1)
#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IIP2K_C0_A0_MASK                           (0x00000002)
#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IIP2K_C0_A0_BIT                            (0x00000002)

#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IB_C0_A0_LSB                               (0)
#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IB_C0_A0_WIDTH                             (1)
#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IB_C0_A0_MASK                              (0x00000001)
#define RXDFE_MS_C_WIN_FC_C_WIN_FCTQ_IB_C0_A0_BIT                               (0x00000001)

#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IIP2K_C1_A1_LSB                          (25)
#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IIP2K_C1_A1_WIDTH                        (1)
#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IIP2K_C1_A1_MASK                         (0x02000000)
#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IIP2K_C1_A1_BIT                          (0x02000000)

#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IB_C1_A1_LSB                             (24)
#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IB_C1_A1_WIDTH                           (1)
#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IB_C1_A1_MASK                            (0x01000000)
#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IB_C1_A1_BIT                             (0x01000000)

#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IIP2K_C1_A0_LSB                          (17)
#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IIP2K_C1_A0_WIDTH                        (1)
#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IIP2K_C1_A0_MASK                         (0x00020000)
#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IIP2K_C1_A0_BIT                          (0x00020000)

#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IB_C1_A0_LSB                             (16)
#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IB_C1_A0_WIDTH                           (1)
#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IB_C1_A0_MASK                            (0x00010000)
#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IB_C1_A0_BIT                             (0x00010000)

#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IIP2K_C0_A1_LSB                          (9)
#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IIP2K_C0_A1_WIDTH                        (1)
#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IIP2K_C0_A1_MASK                         (0x00000200)
#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IIP2K_C0_A1_BIT                          (0x00000200)

#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IB_C0_A1_LSB                             (8)
#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IB_C0_A1_WIDTH                           (1)
#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IB_C0_A1_MASK                            (0x00000100)
#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IB_C0_A1_BIT                             (0x00000100)

#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IIP2K_C0_A0_LSB                          (1)
#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IIP2K_C0_A0_WIDTH                        (1)
#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IIP2K_C0_A0_MASK                         (0x00000002)
#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IIP2K_C0_A0_BIT                          (0x00000002)

#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IB_C0_A0_LSB                             (0)
#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IB_C0_A0_WIDTH                           (1)
#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IB_C0_A0_MASK                            (0x00000001)
#define RXDFE_MS_C_WIN_AGC_C_WIN_AGCTQ_IB_C0_A0_BIT                             (0x00000001)

#define RXDFE_MS_C_WIN_C_WIN_IIP2K_C1_A1_LSB                                    (25)
#define RXDFE_MS_C_WIN_C_WIN_IIP2K_C1_A1_WIDTH                                  (1)
#define RXDFE_MS_C_WIN_C_WIN_IIP2K_C1_A1_MASK                                   (0x02000000)
#define RXDFE_MS_C_WIN_C_WIN_IIP2K_C1_A1_BIT                                    (0x02000000)

#define RXDFE_MS_C_WIN_C_WIN_IB_C1_A1_LSB                                       (24)
#define RXDFE_MS_C_WIN_C_WIN_IB_C1_A1_WIDTH                                     (1)
#define RXDFE_MS_C_WIN_C_WIN_IB_C1_A1_MASK                                      (0x01000000)
#define RXDFE_MS_C_WIN_C_WIN_IB_C1_A1_BIT                                       (0x01000000)

#define RXDFE_MS_C_WIN_C_WIN_IIP2K_C1_A0_LSB                                    (17)
#define RXDFE_MS_C_WIN_C_WIN_IIP2K_C1_A0_WIDTH                                  (1)
#define RXDFE_MS_C_WIN_C_WIN_IIP2K_C1_A0_MASK                                   (0x00020000)
#define RXDFE_MS_C_WIN_C_WIN_IIP2K_C1_A0_BIT                                    (0x00020000)

#define RXDFE_MS_C_WIN_C_WIN_IB_C1_A0_LSB                                       (16)
#define RXDFE_MS_C_WIN_C_WIN_IB_C1_A0_WIDTH                                     (1)
#define RXDFE_MS_C_WIN_C_WIN_IB_C1_A0_MASK                                      (0x00010000)
#define RXDFE_MS_C_WIN_C_WIN_IB_C1_A0_BIT                                       (0x00010000)

#define RXDFE_MS_C_WIN_C_WIN_IIP2K_C0_A1_LSB                                    (9)
#define RXDFE_MS_C_WIN_C_WIN_IIP2K_C0_A1_WIDTH                                  (1)
#define RXDFE_MS_C_WIN_C_WIN_IIP2K_C0_A1_MASK                                   (0x00000200)
#define RXDFE_MS_C_WIN_C_WIN_IIP2K_C0_A1_BIT                                    (0x00000200)

#define RXDFE_MS_C_WIN_C_WIN_IB_C0_A1_LSB                                       (8)
#define RXDFE_MS_C_WIN_C_WIN_IB_C0_A1_WIDTH                                     (1)
#define RXDFE_MS_C_WIN_C_WIN_IB_C0_A1_MASK                                      (0x00000100)
#define RXDFE_MS_C_WIN_C_WIN_IB_C0_A1_BIT                                       (0x00000100)

#define RXDFE_MS_C_WIN_C_WIN_IIP2K_C0_A0_LSB                                    (1)
#define RXDFE_MS_C_WIN_C_WIN_IIP2K_C0_A0_WIDTH                                  (1)
#define RXDFE_MS_C_WIN_C_WIN_IIP2K_C0_A0_MASK                                   (0x00000002)
#define RXDFE_MS_C_WIN_C_WIN_IIP2K_C0_A0_BIT                                    (0x00000002)

#define RXDFE_MS_C_WIN_C_WIN_IB_C0_A0_LSB                                       (0)
#define RXDFE_MS_C_WIN_C_WIN_IB_C0_A0_WIDTH                                     (1)
#define RXDFE_MS_C_WIN_C_WIN_IB_C0_A0_MASK                                      (0x00000001)
#define RXDFE_MS_C_WIN_C_WIN_IB_C0_A0_BIT                                       (0x00000001)

#define RXDFE_MS_CS_WIN_CS_WIN_C1_A1_LSB                                        (24)
#define RXDFE_MS_CS_WIN_CS_WIN_C1_A1_WIDTH                                      (1)
#define RXDFE_MS_CS_WIN_CS_WIN_C1_A1_MASK                                       (0x01000000)
#define RXDFE_MS_CS_WIN_CS_WIN_C1_A1_BIT                                        (0x01000000)

#define RXDFE_MS_CS_WIN_CS_WIN_C1_A0_LSB                                        (16)
#define RXDFE_MS_CS_WIN_CS_WIN_C1_A0_WIDTH                                      (1)
#define RXDFE_MS_CS_WIN_CS_WIN_C1_A0_MASK                                       (0x00010000)
#define RXDFE_MS_CS_WIN_CS_WIN_C1_A0_BIT                                        (0x00010000)

#define RXDFE_MS_CS_WIN_CS_WIN_C0_A1_LSB                                        (8)
#define RXDFE_MS_CS_WIN_CS_WIN_C0_A1_WIDTH                                      (1)
#define RXDFE_MS_CS_WIN_CS_WIN_C0_A1_MASK                                       (0x00000100)
#define RXDFE_MS_CS_WIN_CS_WIN_C0_A1_BIT                                        (0x00000100)

#define RXDFE_MS_CS_WIN_CS_WIN_C0_A0_LSB                                        (0)
#define RXDFE_MS_CS_WIN_CS_WIN_C0_A0_WIDTH                                      (1)
#define RXDFE_MS_CS_WIN_CS_WIN_C0_A0_MASK                                       (0x00000001)
#define RXDFE_MS_CS_WIN_CS_WIN_C0_A0_BIT                                        (0x00000001)

#define RXDFE_MS_CS_LEN_FC_FCTQ_CS_LEN_C1_A1_LSB                                (24)
#define RXDFE_MS_CS_LEN_FC_FCTQ_CS_LEN_C1_A1_WIDTH                              (8)
#define RXDFE_MS_CS_LEN_FC_FCTQ_CS_LEN_C1_A1_MASK                               (0xFF000000)

#define RXDFE_MS_CS_LEN_FC_FCTQ_CS_LEN_C1_A0_LSB                                (16)
#define RXDFE_MS_CS_LEN_FC_FCTQ_CS_LEN_C1_A0_WIDTH                              (8)
#define RXDFE_MS_CS_LEN_FC_FCTQ_CS_LEN_C1_A0_MASK                               (0x00FF0000)

#define RXDFE_MS_CS_LEN_FC_FCTQ_CS_LEN_C0_A1_LSB                                (8)
#define RXDFE_MS_CS_LEN_FC_FCTQ_CS_LEN_C0_A1_WIDTH                              (8)
#define RXDFE_MS_CS_LEN_FC_FCTQ_CS_LEN_C0_A1_MASK                               (0x0000FF00)

#define RXDFE_MS_CS_LEN_FC_FCTQ_CS_LEN_C0_A0_LSB                                (0)
#define RXDFE_MS_CS_LEN_FC_FCTQ_CS_LEN_C0_A0_WIDTH                              (8)
#define RXDFE_MS_CS_LEN_FC_FCTQ_CS_LEN_C0_A0_MASK                               (0x000000FF)

#define RXDFE_MS_CS_LEN_AGC_AGCTQ_CS_LEN_C1_A1_LSB                              (24)
#define RXDFE_MS_CS_LEN_AGC_AGCTQ_CS_LEN_C1_A1_WIDTH                            (8)
#define RXDFE_MS_CS_LEN_AGC_AGCTQ_CS_LEN_C1_A1_MASK                             (0xFF000000)

#define RXDFE_MS_CS_LEN_AGC_AGCTQ_CS_LEN_C1_A0_LSB                              (16)
#define RXDFE_MS_CS_LEN_AGC_AGCTQ_CS_LEN_C1_A0_WIDTH                            (8)
#define RXDFE_MS_CS_LEN_AGC_AGCTQ_CS_LEN_C1_A0_MASK                             (0x00FF0000)

#define RXDFE_MS_CS_LEN_AGC_AGCTQ_CS_LEN_C0_A1_LSB                              (8)
#define RXDFE_MS_CS_LEN_AGC_AGCTQ_CS_LEN_C0_A1_WIDTH                            (8)
#define RXDFE_MS_CS_LEN_AGC_AGCTQ_CS_LEN_C0_A1_MASK                             (0x0000FF00)

#define RXDFE_MS_CS_LEN_AGC_AGCTQ_CS_LEN_C0_A0_LSB                              (0)
#define RXDFE_MS_CS_LEN_AGC_AGCTQ_CS_LEN_C0_A0_WIDTH                            (8)
#define RXDFE_MS_CS_LEN_AGC_AGCTQ_CS_LEN_C0_A0_MASK                             (0x000000FF)

#define RXDFE_MS_BUSY_MS_BUSY_LSB                                               (0)
#define RXDFE_MS_BUSY_MS_BUSY_WIDTH                                             (1)
#define RXDFE_MS_BUSY_MS_BUSY_MASK                                              (0x00000001)
#define RXDFE_MS_BUSY_MS_BUSY_BIT                                               (0x00000001)

#define RXDFE_MS_P_MODE_P_MODE_P1_A1_LSB                                        (12)
#define RXDFE_MS_P_MODE_P_MODE_P1_A1_WIDTH                                      (4)
#define RXDFE_MS_P_MODE_P_MODE_P1_A1_MASK                                       (0x0000F000)

#define RXDFE_MS_P_MODE_P_MODE_P1_A0_LSB                                        (8)
#define RXDFE_MS_P_MODE_P_MODE_P1_A0_WIDTH                                      (4)
#define RXDFE_MS_P_MODE_P_MODE_P1_A0_MASK                                       (0x00000F00)

#define RXDFE_MS_P_MODE_P_MODE_P0_A1_LSB                                        (4)
#define RXDFE_MS_P_MODE_P_MODE_P0_A1_WIDTH                                      (4)
#define RXDFE_MS_P_MODE_P_MODE_P0_A1_MASK                                       (0x000000F0)

#define RXDFE_MS_P_MODE_P_MODE_P0_A0_LSB                                        (0)
#define RXDFE_MS_P_MODE_P_MODE_P0_A0_WIDTH                                      (4)
#define RXDFE_MS_P_MODE_P_MODE_P0_A0_MASK                                       (0x0000000F)

#define RXDFE_MS_C_MODE_C_MODE_C1_A1_LSB                                        (12)
#define RXDFE_MS_C_MODE_C_MODE_C1_A1_WIDTH                                      (4)
#define RXDFE_MS_C_MODE_C_MODE_C1_A1_MASK                                       (0x0000F000)

#define RXDFE_MS_C_MODE_C_MODE_C1_A0_LSB                                        (8)
#define RXDFE_MS_C_MODE_C_MODE_C1_A0_WIDTH                                      (4)
#define RXDFE_MS_C_MODE_C_MODE_C1_A0_MASK                                       (0x00000F00)

#define RXDFE_MS_C_MODE_C_MODE_C0_A1_LSB                                        (4)
#define RXDFE_MS_C_MODE_C_MODE_C0_A1_WIDTH                                      (4)
#define RXDFE_MS_C_MODE_C_MODE_C0_A1_MASK                                       (0x000000F0)

#define RXDFE_MS_C_MODE_C_MODE_C0_A0_LSB                                        (0)
#define RXDFE_MS_C_MODE_C_MODE_C0_A0_WIDTH                                      (4)
#define RXDFE_MS_C_MODE_C_MODE_C0_A0_MASK                                       (0x0000000F)

#define RXDFE_MS_RC_CONFIG_RC_CONFIG_LSB                                        (0)
#define RXDFE_MS_RC_CONFIG_RC_CONFIG_WIDTH                                      (3)
#define RXDFE_MS_RC_CONFIG_RC_CONFIG_MASK                                       (0x00000007)

#define RXDFE_MS_CG_MS_CG_LSB                                                   (0)
#define RXDFE_MS_CG_MS_CG_WIDTH                                                 (1)
#define RXDFE_MS_CG_MS_CG_MASK                                                  (0x00000001)
#define RXDFE_MS_CG_MS_CG_BIT                                                   (0x00000001)

/** RXDFE ATIMER */
#define RG_RXDFE_ATIMER_TRG_ATIMER_F52M_TRG_LSB                                 (31)
#define RG_RXDFE_ATIMER_TRG_ATIMER_F52M_TRG_WIDTH                               (1)
#define RG_RXDFE_ATIMER_TRG_ATIMER_F52M_TRG_MASK                                (0x80000000)
#define RG_RXDFE_ATIMER_TRG_ATIMER_F52M_TRG_BIT                                 (0x80000000)

#define RG_RXDFE_ATIMER_TRG_ATIMER_F52M_STP_LSB                                 (30)
#define RG_RXDFE_ATIMER_TRG_ATIMER_F52M_STP_WIDTH                               (1)
#define RG_RXDFE_ATIMER_TRG_ATIMER_F52M_STP_MASK                                (0x40000000)
#define RG_RXDFE_ATIMER_TRG_ATIMER_F52M_STP_BIT                                 (0x40000000)

#define RG_RXDFE_ATIMER_TRG_ATIMER_F2P17M_TRG_LSB                               (16)
#define RG_RXDFE_ATIMER_TRG_ATIMER_F2P17M_TRG_WIDTH                             (1)
#define RG_RXDFE_ATIMER_TRG_ATIMER_F2P17M_TRG_MASK                              (0x00010000)
#define RG_RXDFE_ATIMER_TRG_ATIMER_F2P17M_TRG_BIT                               (0x00010000)

#define RG_RXDFE_ATIMER_TRG_ATIMER_F2P17M_STP_LSB                               (15)
#define RG_RXDFE_ATIMER_TRG_ATIMER_F2P17M_STP_WIDTH                             (1)
#define RG_RXDFE_ATIMER_TRG_ATIMER_F2P17M_STP_MASK                              (0x00008000)
#define RG_RXDFE_ATIMER_TRG_ATIMER_F2P17M_STP_BIT                               (0x00008000)

#define RG_RXDFE_ATIMER_RO_ATIMER_F52M_STATUS_LSB                               (31)
#define RG_RXDFE_ATIMER_RO_ATIMER_F52M_STATUS_WIDTH                             (1)
#define RG_RXDFE_ATIMER_RO_ATIMER_F52M_STATUS_MASK                              (0x80000000)
#define RG_RXDFE_ATIMER_RO_ATIMER_F52M_STATUS_BIT                               (0x80000000)

#define RG_RXDFE_ATIMER_RO_ATIMER_F2P17M_STATUS_LSB                             (16)
#define RG_RXDFE_ATIMER_RO_ATIMER_F2P17M_STATUS_WIDTH                           (1)
#define RG_RXDFE_ATIMER_RO_ATIMER_F2P17M_STATUS_MASK                            (0x00010000)
#define RG_RXDFE_ATIMER_RO_ATIMER_F2P17M_STATUS_BIT                             (0x00010000)

#define RG_RXDFE_ATIMER_RO_F52M_WRAP_F52M_CNT_LSB                               (0)
#define RG_RXDFE_ATIMER_RO_F52M_WRAP_F52M_CNT_WIDTH                             (20)
#define RG_RXDFE_ATIMER_RO_F52M_WRAP_F52M_CNT_MASK                              (0x000FFFFF)

#define RG_RXDFE_ATIMER_RO_F2P17M_WRAP_F2P17M_CNT_LSB                           (0)
#define RG_RXDFE_ATIMER_RO_F2P17M_WRAP_F2P17M_CNT_WIDTH                         (16)
#define RG_RXDFE_ATIMER_RO_F2P17M_WRAP_F2P17M_CNT_MASK                          (0x0000FFFF)

#define RG_RXDFE_ATIMER_RO_L_30P72M_LTIMER_S_30P72M_VLD_LSB                     (16)
#define RG_RXDFE_ATIMER_RO_L_30P72M_LTIMER_S_30P72M_VLD_WIDTH                   (1)
#define RG_RXDFE_ATIMER_RO_L_30P72M_LTIMER_S_30P72M_VLD_MASK                    (0x00010000)
#define RG_RXDFE_ATIMER_RO_L_30P72M_LTIMER_S_30P72M_VLD_BIT                     (0x00010000)

#define RG_RXDFE_ATIMER_RO_L_30P72M_LTIMER_S_30P72M_LSB                         (0)
#define RG_RXDFE_ATIMER_RO_L_30P72M_LTIMER_S_30P72M_WIDTH                       (4)
#define RG_RXDFE_ATIMER_RO_L_30P72M_LTIMER_S_30P72M_MASK                        (0x0000000F)

#define RG_RXDFE_ATIMER_RO_L_15P36M_LTIMER_S_15P36M_VLD_LSB                     (16)
#define RG_RXDFE_ATIMER_RO_L_15P36M_LTIMER_S_15P36M_VLD_WIDTH                   (1)
#define RG_RXDFE_ATIMER_RO_L_15P36M_LTIMER_S_15P36M_VLD_MASK                    (0x00010000)
#define RG_RXDFE_ATIMER_RO_L_15P36M_LTIMER_S_15P36M_VLD_BIT                     (0x00010000)

#define RG_RXDFE_ATIMER_RO_L_15P36M_LTIMER_S_15P36M_LSB                         (0)
#define RG_RXDFE_ATIMER_RO_L_15P36M_LTIMER_S_15P36M_WIDTH                       (16)
#define RG_RXDFE_ATIMER_RO_L_15P36M_LTIMER_S_15P36M_MASK                        (0x0000FFFF)

#define RG_RXDFE_ATIMER_RO_L_3P84M_LTIMER_S_3P84M_VLD_LSB                       (16)
#define RG_RXDFE_ATIMER_RO_L_3P84M_LTIMER_S_3P84M_VLD_WIDTH                     (1)
#define RG_RXDFE_ATIMER_RO_L_3P84M_LTIMER_S_3P84M_VLD_MASK                      (0x00010000)
#define RG_RXDFE_ATIMER_RO_L_3P84M_LTIMER_S_3P84M_VLD_BIT                       (0x00010000)

#define RG_RXDFE_ATIMER_RO_L_3P84M_LTIMER_S_3P84M_LSB                           (0)
#define RG_RXDFE_ATIMER_RO_L_3P84M_LTIMER_S_3P84M_WIDTH                         (16)
#define RG_RXDFE_ATIMER_RO_L_3P84M_LTIMER_S_3P84M_MASK                          (0x0000FFFF)

#define RG_RXDFE_ATIMER_RO_W_3P84M_WTIMER_S_VLD_LSB                             (16)
#define RG_RXDFE_ATIMER_RO_W_3P84M_WTIMER_S_VLD_WIDTH                           (1)
#define RG_RXDFE_ATIMER_RO_W_3P84M_WTIMER_S_VLD_MASK                            (0x00010000)
#define RG_RXDFE_ATIMER_RO_W_3P84M_WTIMER_S_VLD_BIT                             (0x00010000)

#define RG_RXDFE_ATIMER_RO_W_3P84M_WTIMER_S_LSB                                 (0)
#define RG_RXDFE_ATIMER_RO_W_3P84M_WTIMER_S_WIDTH                               (16)
#define RG_RXDFE_ATIMER_RO_W_3P84M_WTIMER_S_MASK                                (0x0000FFFF)

#define RG_RXDFE_ATIMER_RO_C1X_1P2288M_C1XTIMER_S_VLD_LSB                       (16)
#define RG_RXDFE_ATIMER_RO_C1X_1P2288M_C1XTIMER_S_VLD_WIDTH                     (1)
#define RG_RXDFE_ATIMER_RO_C1X_1P2288M_C1XTIMER_S_VLD_MASK                      (0x00010000)
#define RG_RXDFE_ATIMER_RO_C1X_1P2288M_C1XTIMER_S_VLD_BIT                       (0x00010000)

#define RG_RXDFE_ATIMER_RO_C1X_1P2288M_C1XTIMER_S_LSB                           (0)
#define RG_RXDFE_ATIMER_RO_C1X_1P2288M_C1XTIMER_S_WIDTH                         (16)
#define RG_RXDFE_ATIMER_RO_C1X_1P2288M_C1XTIMER_S_MASK                          (0x0000FFFF)

#define RG_RXDFE_ATIMER_RO_CEV_1P2288M_CEVTIMER_S_VLD_LSB                       (16)
#define RG_RXDFE_ATIMER_RO_CEV_1P2288M_CEVTIMER_S_VLD_WIDTH                     (1)
#define RG_RXDFE_ATIMER_RO_CEV_1P2288M_CEVTIMER_S_VLD_MASK                      (0x00010000)
#define RG_RXDFE_ATIMER_RO_CEV_1P2288M_CEVTIMER_S_VLD_BIT                       (0x00010000)

#define RG_RXDFE_ATIMER_RO_CEV_1P2288M_CEVTIMER_S_LSB                           (0)
#define RG_RXDFE_ATIMER_RO_CEV_1P2288M_CEVTIMER_S_WIDTH                         (16)
#define RG_RXDFE_ATIMER_RO_CEV_1P2288M_CEVTIMER_S_MASK                          (0x0000FFFF)

#define RG_RXDFE_ATIMER_RO_T_1P28M_TTIMER_S_VLD_LSB                             (16)
#define RG_RXDFE_ATIMER_RO_T_1P28M_TTIMER_S_VLD_WIDTH                           (1)
#define RG_RXDFE_ATIMER_RO_T_1P28M_TTIMER_S_VLD_MASK                            (0x00010000)
#define RG_RXDFE_ATIMER_RO_T_1P28M_TTIMER_S_VLD_BIT                             (0x00010000)

#define RG_RXDFE_ATIMER_RO_T_1P28M_TTIMER_S_LSB                                 (0)
#define RG_RXDFE_ATIMER_RO_T_1P28M_TTIMER_S_WIDTH                               (16)
#define RG_RXDFE_ATIMER_RO_T_1P28M_TTIMER_S_MASK                                (0x0000FFFF)

#define RG_RXDFE_ATIMER_S_REPLACE_REPLACE_S_EN_LSB                              (0)
#define RG_RXDFE_ATIMER_S_REPLACE_REPLACE_S_EN_WIDTH                            (7)
#define RG_RXDFE_ATIMER_S_REPLACE_REPLACE_S_EN_MASK                             (0x0000007F)

#define RG_RXDFE_DBG_DUMP_SEL_DBG_DUMP_MUX_SEL_LSB                              (0)
#define RG_RXDFE_DBG_DUMP_SEL_DBG_DUMP_MUX_SEL_WIDTH                            (5)
#define RG_RXDFE_DBG_DUMP_SEL_DBG_DUMP_MUX_SEL_MASK                             (0x0000001F)

#define RG_RXDFE_DBG_DUMP_RB_DBG_DUMP_MUX_OUT_LSB                               (31)
#define RG_RXDFE_DBG_DUMP_RB_DBG_DUMP_MUX_OUT_WIDTH                             (1)
#define RG_RXDFE_DBG_DUMP_RB_DBG_DUMP_MUX_OUT_MASK                              (0x80000000)
#define RG_RXDFE_DBG_DUMP_RB_DBG_DUMP_MUX_OUT_BIT                               (0x80000000)

#define RG_RXDFE_DBG_GPIO_SEL_DBG_GPIO_MUX_SEL_LSB                              (31)
#define RG_RXDFE_DBG_GPIO_SEL_DBG_GPIO_MUX_SEL_WIDTH                            (1)
#define RG_RXDFE_DBG_GPIO_SEL_DBG_GPIO_MUX_SEL_MASK                             (0x80000000)
#define RG_RXDFE_DBG_GPIO_SEL_DBG_GPIO_MUX_SEL_BIT                              (0x80000000)

#define RG_RXDFE_DBG_GPIO_RB_DBG_GPIO_MUX_OUT_LSB                               (31)
#define RG_RXDFE_DBG_GPIO_RB_DBG_GPIO_MUX_OUT_WIDTH                             (1)
#define RG_RXDFE_DBG_GPIO_RB_DBG_GPIO_MUX_OUT_MASK                              (0x80000000)
#define RG_RXDFE_DBG_GPIO_RB_DBG_GPIO_MUX_OUT_BIT                               (0x80000000)

/** DFESYS CG */
#define RG_RXDFESYS_SW_BCK_CG_EN_RXDFESYS_SW_BCK_CG_EN_LSB                      (0)
#define RG_RXDFESYS_SW_BCK_CG_EN_RXDFESYS_SW_BCK_CG_EN_WIDTH                    (1)
#define RG_RXDFESYS_SW_BCK_CG_EN_RXDFESYS_SW_BCK_CG_EN_MASK                     (0x00000001)
#define RG_RXDFESYS_SW_BCK_CG_EN_RXDFESYS_SW_BCK_CG_EN_BIT                      (0x00000001)

#define RG_RXDFESYS_SW_BCK_DEFAULT_ON_CG_EN_RXDFESYS_SW_BCK_DEFAULT_ON_CG_EN_LSB (0)
#define RG_RXDFESYS_SW_BCK_DEFAULT_ON_CG_EN_RXDFESYS_SW_BCK_DEFAULT_ON_CG_EN_WIDTH (1)
#define RG_RXDFESYS_SW_BCK_DEFAULT_ON_CG_EN_RXDFESYS_SW_BCK_DEFAULT_ON_CG_EN_MASK (0x00000001)
#define RG_RXDFESYS_SW_BCK_DEFAULT_ON_CG_EN_RXDFESYS_SW_BCK_DEFAULT_ON_CG_EN_BIT (0x00000001)

#define RG_RXDFESYS_SW_PCK_CG_EN_RXDFESYS_SW_PCK_CG_EN_LSB                      (0)
#define RG_RXDFESYS_SW_PCK_CG_EN_RXDFESYS_SW_PCK_CG_EN_WIDTH                    (1)
#define RG_RXDFESYS_SW_PCK_CG_EN_RXDFESYS_SW_PCK_CG_EN_MASK                     (0x00000001)
#define RG_RXDFESYS_SW_PCK_CG_EN_RXDFESYS_SW_PCK_CG_EN_BIT                      (0x00000001)

#define RG_RXDFESYS_SW_BUS_BCK_CG_EN_RXDFESYS_SW_BUS_BCK_CG_EN_LSB              (0)
#define RG_RXDFESYS_SW_BUS_BCK_CG_EN_RXDFESYS_SW_BUS_BCK_CG_EN_WIDTH            (1)
#define RG_RXDFESYS_SW_BUS_BCK_CG_EN_RXDFESYS_SW_BUS_BCK_CG_EN_MASK             (0x00000001)
#define RG_RXDFESYS_SW_BUS_BCK_CG_EN_RXDFESYS_SW_BUS_BCK_CG_EN_BIT              (0x00000001)

#define RG_RXDFESYS_DDR_ENA_EN_rxDFESYS_MAS_BUS_IDLE_EN_LSB                     (1)
#define RG_RXDFESYS_DDR_ENA_EN_rxDFESYS_MAS_BUS_IDLE_EN_WIDTH                   (1)
#define RG_RXDFESYS_DDR_ENA_EN_rxDFESYS_MAS_BUS_IDLE_EN_MASK                    (0x00000002)
#define RG_RXDFESYS_DDR_ENA_EN_rxDFESYS_MAS_BUS_IDLE_EN_BIT                     (0x00000002)

#define RG_RXDFESYS_DDR_ENA_EN_rxDFESYS_DMA_DDR_CLK_ENA_EN_LSB                  (0)
#define RG_RXDFESYS_DDR_ENA_EN_rxDFESYS_DMA_DDR_CLK_ENA_EN_WIDTH                (1)
#define RG_RXDFESYS_DDR_ENA_EN_rxDFESYS_DMA_DDR_CLK_ENA_EN_MASK                 (0x00000001)
#define RG_RXDFESYS_DDR_ENA_EN_rxDFESYS_DMA_DDR_CLK_ENA_EN_BIT                  (0x00000001)

#define RG_RXDFESYS_CG_EN_RB_RXDFESYS_CG_EN_LSB                                 (0)
#define RG_RXDFESYS_CG_EN_RB_RXDFESYS_CG_EN_WIDTH                               (32)
#define RG_RXDFESYS_CG_EN_RB_RXDFESYS_CG_EN_MASK                                (0xFFFFFFFF)

#define RG_RXDFESYS_CG_EN_IN_RB_RXDFESYS_CG_EN_IN_LSB                           (0)
#define RG_RXDFESYS_CG_EN_IN_RB_RXDFESYS_CG_EN_IN_WIDTH                         (32)
#define RG_RXDFESYS_CG_EN_IN_RB_RXDFESYS_CG_EN_IN_MASK                          (0xFFFFFFFF)

#define RG_RXDFESYS_GPIO_SEL_RXDFESYS_GPIO_SEL_LSB                              (0)
#define RG_RXDFESYS_GPIO_SEL_RXDFESYS_GPIO_SEL_WIDTH                            (5)
#define RG_RXDFESYS_GPIO_SEL_RXDFESYS_GPIO_SEL_MASK                             (0x0000001F)

#define RG_RXDFESYS_GPIO_RB_RXDFESYS_GPIO_LSB                                   (0)
#define RG_RXDFESYS_GPIO_RB_RXDFESYS_GPIO_WIDTH                                 (32)
#define RG_RXDFESYS_GPIO_RB_RXDFESYS_GPIO_MASK                                  (0xFFFFFFFF)

/*=================================================================================================================================*/
//ABB Mixedsys 
#define MMRF_ABB_DIG_RX0_CON0                                                   ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x0000))
#define MMRF_ABB_DIG_RX0_CON1                                                   ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x0004))
#define MMRF_ABB_DIG_RX0_CON2                                                   ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x0008))
#define MMRF_ABB_DIG_RX0_CON3                                                   ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x000C))
#define MMRF_ABB_DIG_RX0_CON4                                                   ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x0010))
#define MMRF_ABB_DIG_RX0_CON5                                                   ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x0014))
#define MMRF_ABB_DIG_RX0_CON6                                                   ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x0018))
#define MMRF_ABB_DIG_RX0_CON7                                                   ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x001C))
#define MMRF_ABB_DIG_RX0_CON8                                                   ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x0020))
#define MMRF_ABB_DIG_RX0_CON9                                                   ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x0024))
#define MMRF_ABB_DIG_RX0_CONA                                                   ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x0028))
#define MMRF_ABB_DIG_RX0_CONB                                                   ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x002C))
#define MMRF_ABB_DIG_RX0_CONC                                                   ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x0030))
#define MMRF_ABB_DIG_RX0_CON10                                                  ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x0040))
#define MMRF_ABB_DIG_RX0_CON11                                                  ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x0044))
#define MMRF_ABB_DIG_RX0_CON12                                                  ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x0048))
#define MMRF_ABB_DIG_RX0_CON13                                                  ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x004C))
#define MMRF_ABB_DIG_RX0_CON14                                                  ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x0050))
#define MMRF_ABB_DIG_RX0_CON15                                                  ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x0054))
#define MMRF_ABB_DIG_RX0_CON16                                                  ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x0058))
#define MMRF_ABB_DIG_RX0_CON20                                                  ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x0080))
#define MMRF_ABB_DIG_RX0_CON21                                                  ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x0084))
#define MMRF_ABB_DIG_RX0_CON22                                                  ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x0088))
#define MMRF_ABB_DIG_RX0_CON23                                                  ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x008C))
#define MMRF_ABB_DIG_RX0_CON24                                                  ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x0090))
#define MMRF_ABB_DIG_RX0_CON25                                                  ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x0094))
#define MMRF_ABB_DIG_RX0_CON26                                                  ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x0098))
#define MMRF_ABB_DIG_RX0_CON30                                                  ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x00C0))
#define MMRF_ABB_DIG_RX0_CON31                                                  ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x00C4))
#define MMRF_ABB_DIG_RX0_CON32                                                  ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x00C8))
#define MMRF_ABB_DIG_RX0_CON33                                                  ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x00CC))
#define MMRF_ABB_DIG_RX0_CON34                                                  ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x00D0))
#define MMRF_ABB_DIG_RX0_CON35                                                  ((APBADDR)(MMRF_ABB_DIG_RX0_REG_BASE + 0x00D4))

#define MMRF_ABB_DIG_RX1_CON0                                                   ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x0000))
#define MMRF_ABB_DIG_RX1_CON1                                                   ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x0004))
#define MMRF_ABB_DIG_RX1_CON2                                                   ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x0008))
#define MMRF_ABB_DIG_RX1_CON3                                                   ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x000C))
#define MMRF_ABB_DIG_RX1_CON4                                                   ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x0010))
#define MMRF_ABB_DIG_RX1_CON5                                                   ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x0014))
#define MMRF_ABB_DIG_RX1_CON6                                                   ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x0018))
#define MMRF_ABB_DIG_RX1_CON7                                                   ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x001C))
#define MMRF_ABB_DIG_RX1_CON8                                                   ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x0020))
#define MMRF_ABB_DIG_RX1_CON9                                                   ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x0024))
#define MMRF_ABB_DIG_RX1_CONA                                                   ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x0028))
#define MMRF_ABB_DIG_RX1_CONB                                                   ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x002C))
#define MMRF_ABB_DIG_RX1_CONC                                                   ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x0030))
#define MMRF_ABB_DIG_RX1_CON10                                                  ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x0040))
#define MMRF_ABB_DIG_RX1_CON11                                                  ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x0044))
#define MMRF_ABB_DIG_RX1_CON12                                                  ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x0048))
#define MMRF_ABB_DIG_RX1_CON13                                                  ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x004C))
#define MMRF_ABB_DIG_RX1_CON14                                                  ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x0050))
#define MMRF_ABB_DIG_RX1_CON15                                                  ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x0054))
#define MMRF_ABB_DIG_RX1_CON16                                                  ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x0058))
#define MMRF_ABB_DIG_RX1_CON20                                                  ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x0080))
#define MMRF_ABB_DIG_RX1_CON21                                                  ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x0084))
#define MMRF_ABB_DIG_RX1_CON22                                                  ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x0088))
#define MMRF_ABB_DIG_RX1_CON23                                                  ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x008C))
#define MMRF_ABB_DIG_RX1_CON24                                                  ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x0090))
#define MMRF_ABB_DIG_RX1_CON25                                                  ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x0094))
#define MMRF_ABB_DIG_RX1_CON26                                                  ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x0098))
#define MMRF_ABB_DIG_RX1_CON30                                                  ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x00C0))
#define MMRF_ABB_DIG_RX1_CON31                                                  ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x00C4))
#define MMRF_ABB_DIG_RX1_CON32                                                  ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x00C8))
#define MMRF_ABB_DIG_RX1_CON33                                                  ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x00CC))
#define MMRF_ABB_DIG_RX1_CON34                                                  ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x00D0))
#define MMRF_ABB_DIG_RX1_CON35                                                  ((APBADDR)(MMRF_ABB_DIG_RX1_REG_BASE + 0x00D4))

#define MMRF_ABB_DIG_TX0_CON0                                                   ((APBADDR)(MMRF_ABB_DIG_TX0_REG_BASE + 0x0000))
#define MMRF_ABB_DIG_TX0_CON1                                                   ((APBADDR)(MMRF_ABB_DIG_TX0_REG_BASE + 0x0004))
#define MMRF_ABB_DIG_TX0_CON2                                                   ((APBADDR)(MMRF_ABB_DIG_TX0_REG_BASE + 0x0008))
#define MMRF_ABB_DIG_TX0_CON3                                                   ((APBADDR)(MMRF_ABB_DIG_TX0_REG_BASE + 0x000C))
#define MMRF_ABB_DIG_TX0_CON4                                                   ((APBADDR)(MMRF_ABB_DIG_TX0_REG_BASE + 0x0010))
#define MMRF_ABB_DIG_TX0_CON5                                                   ((APBADDR)(MMRF_ABB_DIG_TX0_REG_BASE + 0x0014))
#define MMRF_ABB_DIG_TX0_CON6                                                   ((APBADDR)(MMRF_ABB_DIG_TX0_REG_BASE + 0x0018))
#define MMRF_ABB_DIG_TX0_CON7                                                   ((APBADDR)(MMRF_ABB_DIG_TX0_REG_BASE + 0x001C))
#define MMRF_ABB_DIG_TX0_CON8                                                   ((APBADDR)(MMRF_ABB_DIG_TX0_REG_BASE + 0x0020))
#define MMRF_ABB_DIG_TX0_CON9                                                   ((APBADDR)(MMRF_ABB_DIG_TX0_REG_BASE + 0x0024))
#define MMRF_ABB_DIG_TX0_CONA                                                   ((APBADDR)(MMRF_ABB_DIG_TX0_REG_BASE + 0x0028))
#define MMRF_ABB_DIG_TX0_CONB                                                   ((APBADDR)(MMRF_ABB_DIG_TX0_REG_BASE + 0x002C))
#define MMRF_ABB_DIG_TX0_CONC                                                   ((APBADDR)(MMRF_ABB_DIG_TX0_REG_BASE + 0x0030))
#define MMRF_ABB_DIG_TX0_CON10                                                  ((APBADDR)(MMRF_ABB_DIG_TX0_REG_BASE + 0x0040))
#define MMRF_ABB_DIG_TX0_CON11                                                  ((APBADDR)(MMRF_ABB_DIG_TX0_REG_BASE + 0x0044))
#define MMRF_ABB_DIG_TX0_CON12                                                  ((APBADDR)(MMRF_ABB_DIG_TX0_REG_BASE + 0x0048))
#define MMRF_ABB_DIG_TX0_CON13                                                  ((APBADDR)(MMRF_ABB_DIG_TX0_REG_BASE + 0x004C))
#define MMRF_ABB_DIG_TX0_CON14                                                  ((APBADDR)(MMRF_ABB_DIG_TX0_REG_BASE + 0x0050))
#define MMRF_ABB_DIG_TX0_CON15                                                  ((APBADDR)(MMRF_ABB_DIG_TX0_REG_BASE + 0x0054))
#define MMRF_ABB_DIG_TX0_CON16                                                  ((APBADDR)(MMRF_ABB_DIG_TX0_REG_BASE + 0x0058))
#define MMRF_ABB_DIG_TX0_CON17                                                  ((APBADDR)(MMRF_ABB_DIG_TX0_REG_BASE + 0x005C))

#define MMRF_ABB_DIG_TX1_CON0                                                   ((APBADDR)(MMRF_ABB_DIG_TX1_REG_BASE + 0x0000))
#define MMRF_ABB_DIG_TX1_CON1                                                   ((APBADDR)(MMRF_ABB_DIG_TX1_REG_BASE + 0x0004))
#define MMRF_ABB_DIG_TX1_CON2                                                   ((APBADDR)(MMRF_ABB_DIG_TX1_REG_BASE + 0x0008))
#define MMRF_ABB_DIG_TX1_CON3                                                   ((APBADDR)(MMRF_ABB_DIG_TX1_REG_BASE + 0x000C))
#define MMRF_ABB_DIG_TX1_CON4                                                   ((APBADDR)(MMRF_ABB_DIG_TX1_REG_BASE + 0x0010))
#define MMRF_ABB_DIG_TX1_CON5                                                   ((APBADDR)(MMRF_ABB_DIG_TX1_REG_BASE + 0x0014))
#define MMRF_ABB_DIG_TX1_CON6                                                   ((APBADDR)(MMRF_ABB_DIG_TX1_REG_BASE + 0x0018))
#define MMRF_ABB_DIG_TX1_CON7                                                   ((APBADDR)(MMRF_ABB_DIG_TX1_REG_BASE + 0x001C))
#define MMRF_ABB_DIG_TX1_CON8                                                   ((APBADDR)(MMRF_ABB_DIG_TX1_REG_BASE + 0x0020))
#define MMRF_ABB_DIG_TX1_CON9                                                   ((APBADDR)(MMRF_ABB_DIG_TX1_REG_BASE + 0x0024))
#define MMRF_ABB_DIG_TX1_CONA                                                   ((APBADDR)(MMRF_ABB_DIG_TX1_REG_BASE + 0x0028))
#define MMRF_ABB_DIG_TX1_CONB                                                   ((APBADDR)(MMRF_ABB_DIG_TX1_REG_BASE + 0x002C))
#define MMRF_ABB_DIG_TX1_CONC                                                   ((APBADDR)(MMRF_ABB_DIG_TX1_REG_BASE + 0x0030))
#define MMRF_ABB_DIG_TX1_CON10                                                  ((APBADDR)(MMRF_ABB_DIG_TX1_REG_BASE + 0x0040))
#define MMRF_ABB_DIG_TX1_CON11                                                  ((APBADDR)(MMRF_ABB_DIG_TX1_REG_BASE + 0x0044))
#define MMRF_ABB_DIG_TX1_CON12                                                  ((APBADDR)(MMRF_ABB_DIG_TX1_REG_BASE + 0x0048))
#define MMRF_ABB_DIG_TX1_CON13                                                  ((APBADDR)(MMRF_ABB_DIG_TX1_REG_BASE + 0x004C))
#define MMRF_ABB_DIG_TX1_CON14                                                  ((APBADDR)(MMRF_ABB_DIG_TX1_REG_BASE + 0x0050))
#define MMRF_ABB_DIG_TX1_CON15                                                  ((APBADDR)(MMRF_ABB_DIG_TX1_REG_BASE + 0x0054))
#define MMRF_ABB_DIG_TX1_CON16                                                  ((APBADDR)(MMRF_ABB_DIG_TX1_REG_BASE + 0x0058))
#define MMRF_ABB_DIG_TX1_CON17                                                  ((APBADDR)(MMRF_ABB_DIG_TX1_REG_BASE + 0x005C))

#define MMRF_ABB_DIG_SINE0_CON0                                                 ((APBADDR)(MMRF_ABB_DIG_SINE0_REG_BASE + 0x0000))
#define MMRF_ABB_DIG_SINE0_CON1                                                 ((APBADDR)(MMRF_ABB_DIG_SINE0_REG_BASE + 0x0004))
#define MMRF_ABB_DIG_SINE0_CON2                                                 ((APBADDR)(MMRF_ABB_DIG_SINE0_REG_BASE + 0x0008))
#define MMRF_ABB_DIG_SINE0_CON3                                                 ((APBADDR)(MMRF_ABB_DIG_SINE0_REG_BASE + 0x000C))
#define MMRF_ABB_DIG_SINE0_CON4                                                 ((APBADDR)(MMRF_ABB_DIG_SINE0_REG_BASE + 0x0010))
#define MMRF_ABB_DIG_SINE0_CON5                                                 ((APBADDR)(MMRF_ABB_DIG_SINE0_REG_BASE + 0x0014))
#define MMRF_ABB_DIG_SINE0_CON6                                                 ((APBADDR)(MMRF_ABB_DIG_SINE0_REG_BASE + 0x0018))
#define MMRF_ABB_DIG_SINE0_CON7                                                 ((APBADDR)(MMRF_ABB_DIG_SINE0_REG_BASE + 0x001C))
#define MMRF_ABB_DIG_SINE0_CON8                                                 ((APBADDR)(MMRF_ABB_DIG_SINE0_REG_BASE + 0x0020))
#define MMRF_ABB_DIG_SINE0_CON9                                                 ((APBADDR)(MMRF_ABB_DIG_SINE0_REG_BASE + 0x0024))
#define MMRF_ABB_DIG_SINE0_CONA                                                 ((APBADDR)(MMRF_ABB_DIG_SINE0_REG_BASE + 0x0028))
#define MMRF_ABB_DIG_SINE0_CONB                                                 ((APBADDR)(MMRF_ABB_DIG_SINE0_REG_BASE + 0x002C))
#define MMRF_ABB_DIG_SINE0_CONC                                                 ((APBADDR)(MMRF_ABB_DIG_SINE0_REG_BASE + 0x0030))

#define MMRF_ABB_DIG_SINE1_CON0                                                 ((APBADDR)(MMRF_ABB_DIG_SINE1_REG_BASE + 0x0000))
#define MMRF_ABB_DIG_SINE1_CON1                                                 ((APBADDR)(MMRF_ABB_DIG_SINE1_REG_BASE + 0x0004))
#define MMRF_ABB_DIG_SINE1_CON2                                                 ((APBADDR)(MMRF_ABB_DIG_SINE1_REG_BASE + 0x0008))
#define MMRF_ABB_DIG_SINE1_CON3                                                 ((APBADDR)(MMRF_ABB_DIG_SINE1_REG_BASE + 0x000C))
#define MMRF_ABB_DIG_SINE1_CON4                                                 ((APBADDR)(MMRF_ABB_DIG_SINE1_REG_BASE + 0x0010))
#define MMRF_ABB_DIG_SINE1_CON5                                                 ((APBADDR)(MMRF_ABB_DIG_SINE1_REG_BASE + 0x0014))
#define MMRF_ABB_DIG_SINE1_CON6                                                 ((APBADDR)(MMRF_ABB_DIG_SINE1_REG_BASE + 0x0018))
#define MMRF_ABB_DIG_SINE1_CON7                                                 ((APBADDR)(MMRF_ABB_DIG_SINE1_REG_BASE + 0x001C))
#define MMRF_ABB_DIG_SINE1_CON8                                                 ((APBADDR)(MMRF_ABB_DIG_SINE1_REG_BASE + 0x0020))
#define MMRF_ABB_DIG_SINE1_CON9                                                 ((APBADDR)(MMRF_ABB_DIG_SINE1_REG_BASE + 0x0024))
#define MMRF_ABB_DIG_SINE1_CONA                                                 ((APBADDR)(MMRF_ABB_DIG_SINE1_REG_BASE + 0x0028))
#define MMRF_ABB_DIG_SINE1_CONB                                                 ((APBADDR)(MMRF_ABB_DIG_SINE1_REG_BASE + 0x002C))
#define MMRF_ABB_DIG_SINE1_CONC                                                 ((APBADDR)(MMRF_ABB_DIG_SINE1_REG_BASE + 0x0030))

#define MMRF_ABB_DIG_APC0_CON0                                                  ((APBADDR)(MMRF_ABB_DIG_APC0_REG_BASE + 0x0000))
#define MMRF_ABB_DIG_APC0_CON1                                                  ((APBADDR)(MMRF_ABB_DIG_APC0_REG_BASE + 0x0004))
#define MMRF_ABB_DIG_APC0_CON2                                                  ((APBADDR)(MMRF_ABB_DIG_APC0_REG_BASE + 0x0008))
#define MMRF_ABB_DIG_APC0_CON3                                                  ((APBADDR)(MMRF_ABB_DIG_APC0_REG_BASE + 0x000C))

#define MMRF_ABB_DIG_RCK_CON0                                                   ((APBADDR)(MMRF_ABB_DIG_RCK_REG_BASE + 0x0000))
#define MMRF_ABB_DIG_RCK_CON1                                                   ((APBADDR)(MMRF_ABB_DIG_RCK_REG_BASE + 0x0004))
#define MMRF_ABB_DIG_RCK_CON2                                                   ((APBADDR)(MMRF_ABB_DIG_RCK_REG_BASE + 0x0008))
#define MMRF_ABB_DIG_RCK_CON3                                                   ((APBADDR)(MMRF_ABB_DIG_RCK_REG_BASE + 0x000C))
#define MMRF_ABB_DIG_RCK_CON4                                                   ((APBADDR)(MMRF_ABB_DIG_RCK_REG_BASE + 0x0010))
#define MMRF_ABB_DIG_RCK_CON5                                                   ((APBADDR)(MMRF_ABB_DIG_RCK_REG_BASE + 0x0014))
#define MMRF_ABB_DIG_RCK_CON6                                                   ((APBADDR)(MMRF_ABB_DIG_RCK_REG_BASE + 0x0018))

#define MMRF_ABB_DIG_DBG_CON0                                                   ((APBADDR)(MMRF_ABB_DIG_DBG_REG_BASE + 0x0000))
#define MMRF_ABB_DIG_DBG_CON1                                                   ((APBADDR)(MMRF_ABB_DIG_DBG_REG_BASE + 0x0004))
#define MMRF_ABB_DIG_DBG_CON2                                                   ((APBADDR)(MMRF_ABB_DIG_DBG_REG_BASE + 0x0008))
#define MMRF_ABB_DIG_DBG_CON3                                                   ((APBADDR)(MMRF_ABB_DIG_DBG_REG_BASE + 0x000C))
#define MMRF_ABB_DIG_DBG_CON4                                                   ((APBADDR)(MMRF_ABB_DIG_DBG_REG_BASE + 0x0010))
#define MMRF_ABB_DIG_DBG_CON5                                                   ((APBADDR)(MMRF_ABB_DIG_DBG_REG_BASE + 0x0014))
#define MMRF_ABB_DIG_DBG_CON6                                                   ((APBADDR)(MMRF_ABB_DIG_DBG_REG_BASE + 0x0018))
#define MMRF_ABB_DIG_DBG_CON7                                                   ((APBADDR)(MMRF_ABB_DIG_DBG_REG_BASE + 0x001C))
#define MMRF_ABB_DIG_DBG_CON8                                                   ((APBADDR)(MMRF_ABB_DIG_DBG_REG_BASE + 0x0020))
#define MMRF_ABB_DIG_DBG_CON9                                                   ((APBADDR)(MMRF_ABB_DIG_DBG_REG_BASE + 0x0024))
#define MMRF_ABB_DIG_DBG_CONA                                                   ((APBADDR)(MMRF_ABB_DIG_DBG_REG_BASE + 0x0028))
#define MMRF_ABB_DIG_DBG_CONB                                                   ((APBADDR)(MMRF_ABB_DIG_DBG_REG_BASE + 0x002C))
#define MMRF_ABB_DIG_DBG_CONC                                                   ((APBADDR)(MMRF_ABB_DIG_DBG_REG_BASE + 0x0030))
#define MMRF_ABB_DIG_DBG_COND                                                   ((APBADDR)(MMRF_ABB_DIG_DBG_REG_BASE + 0x0034))
#define MMRF_ABB_DIG_DBG_CONE                                                   ((APBADDR)(MMRF_ABB_DIG_DBG_REG_BASE + 0x0038))
#define MMRF_ABB_DIG_DBG_CONF                                                   ((APBADDR)(MMRF_ABB_DIG_DBG_REG_BASE + 0x003C))
#define MMRF_ABB_DIG_DBG_CON10                                                  ((APBADDR)(MMRF_ABB_DIG_DBG_REG_BASE + 0x0040))
#define MMRF_ABB_DIG_DBG_CON11                                                  ((APBADDR)(MMRF_ABB_DIG_DBG_REG_BASE + 0x0044))

#define MMRF_ABB_DIG_RSV_CON0                                                   ((APBADDR)(MMRF_ABB_DIG_RSV_REG_BASE + 0x0000))
#define MMRF_ABB_DIG_RSV_CON1                                                   ((APBADDR)(MMRF_ABB_DIG_RSV_REG_BASE + 0x0004))
#define MMRF_ABB_DIG_RSV_CON2                                                   ((APBADDR)(MMRF_ABB_DIG_RSV_REG_BASE + 0x0008))
#define MMRF_ABB_DIG_RSV_CON3                                                   ((APBADDR)(MMRF_ABB_DIG_RSV_REG_BASE + 0x000C))
#define MMRF_ABB_DIG_RSV_CON4                                                   ((APBADDR)(MMRF_ABB_DIG_RSV_REG_BASE + 0x0010))
#define MMRF_ABB_DIG_RSV_CON5                                                   ((APBADDR)(MMRF_ABB_DIG_RSV_REG_BASE + 0x0014))

#define MMRF_ABB_LTEPBBRX0_CON0                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX0_REG_BASE + 0x0000))
#define MMRF_ABB_LTEPBBRX0_CON1                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX0_REG_BASE + 0x0004))
#define MMRF_ABB_LTEPBBRX0_CON2                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX0_REG_BASE + 0x0008))
#define MMRF_ABB_LTEPBBRX0_CON3                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX0_REG_BASE + 0x000C))
#define MMRF_ABB_LTEPBBRX0_CON4                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX0_REG_BASE + 0x0010))
#define MMRF_ABB_LTEPBBRX0_CON5                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX0_REG_BASE + 0x0014))
#define MMRF_ABB_LTEPBBRX0_CON6                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX0_REG_BASE + 0x0018))
#define MMRF_ABB_LTEPBBRX0_CON7                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX0_REG_BASE + 0x001C))
#define MMRF_ABB_LTEPBBRX0_CON8                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX0_REG_BASE + 0x0020))
#define MMRF_ABB_LTEPBBRX0_CON9                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX0_REG_BASE + 0x0024))
#define MMRF_ABB_LTEPBBRX0_CONA                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX0_REG_BASE + 0x0028))
#define MMRF_ABB_LTEPBBRX0_CONB                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX0_REG_BASE + 0x002C))
#define MMRF_ABB_LTEPBBRX0_CONC                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX0_REG_BASE + 0x0030))
#define MMRF_ABB_LTEPBBRX0_COND                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX0_REG_BASE + 0x0034))
#define MMRF_ABB_LTEPBBRX0_CONE                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX0_REG_BASE + 0x0038))
#define MMRF_ABB_LTEPBBRX0_CONF                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX0_REG_BASE + 0x003C))
#define MMRF_ABB_LTEPBBRX0_CON10                                                ((APBADDR)(MMRF_ABB_LTEPBBRX0_REG_BASE + 0x0040))
#define MMRF_ABB_LTEPBBRX0_CON11                                                ((APBADDR)(MMRF_ABB_LTEPBBRX0_REG_BASE + 0x0044))
#define MMRF_ABB_LTEPBBRX0_CON12                                                ((APBADDR)(MMRF_ABB_LTEPBBRX0_REG_BASE + 0x0048))
#define MMRF_ABB_LTEPBBRX0_CON13                                                ((APBADDR)(MMRF_ABB_LTEPBBRX0_REG_BASE + 0x004C))
#define MMRF_ABB_LTEPBBRX0_CON14                                                ((APBADDR)(MMRF_ABB_LTEPBBRX0_REG_BASE + 0x0050))

#define MMRF_ABB_LTEDBBRX0_CON0                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX0_REG_BASE + 0x0000))
#define MMRF_ABB_LTEDBBRX0_CON1                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX0_REG_BASE + 0x0004))
#define MMRF_ABB_LTEDBBRX0_CON2                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX0_REG_BASE + 0x0008))
#define MMRF_ABB_LTEDBBRX0_CON3                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX0_REG_BASE + 0x000C))
#define MMRF_ABB_LTEDBBRX0_CON4                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX0_REG_BASE + 0x0010))
#define MMRF_ABB_LTEDBBRX0_CON5                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX0_REG_BASE + 0x0014))
#define MMRF_ABB_LTEDBBRX0_CON6                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX0_REG_BASE + 0x0018))
#define MMRF_ABB_LTEDBBRX0_CON7                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX0_REG_BASE + 0x001C))
#define MMRF_ABB_LTEDBBRX0_CON8                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX0_REG_BASE + 0x0020))
#define MMRF_ABB_LTEDBBRX0_CON9                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX0_REG_BASE + 0x0024))
#define MMRF_ABB_LTEDBBRX0_CONA                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX0_REG_BASE + 0x0028))
#define MMRF_ABB_LTEDBBRX0_CONB                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX0_REG_BASE + 0x002C))
#define MMRF_ABB_LTEDBBRX0_CONC                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX0_REG_BASE + 0x0030))
#define MMRF_ABB_LTEDBBRX0_COND                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX0_REG_BASE + 0x0034))
#define MMRF_ABB_LTEDBBRX0_CONE                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX0_REG_BASE + 0x0038))
#define MMRF_ABB_LTEDBBRX0_CONF                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX0_REG_BASE + 0x003C))
#define MMRF_ABB_LTEDBBRX0_CON10                                                ((APBADDR)(MMRF_ABB_LTEDBBRX0_REG_BASE + 0x0040))
#define MMRF_ABB_LTEDBBRX0_CON11                                                ((APBADDR)(MMRF_ABB_LTEDBBRX0_REG_BASE + 0x0044))
#define MMRF_ABB_LTEDBBRX0_CON12                                                ((APBADDR)(MMRF_ABB_LTEDBBRX0_REG_BASE + 0x0048))
#define MMRF_ABB_LTEDBBRX0_CON13                                                ((APBADDR)(MMRF_ABB_LTEDBBRX0_REG_BASE + 0x004C))
#define MMRF_ABB_LTEDBBRX0_CON14                                                ((APBADDR)(MMRF_ABB_LTEDBBRX0_REG_BASE + 0x0050))

#define MMRF_ABB_LTEPBBRX1_CON0                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX1_REG_BASE + 0x0000))
#define MMRF_ABB_LTEPBBRX1_CON1                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX1_REG_BASE + 0x0004))
#define MMRF_ABB_LTEPBBRX1_CON2                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX1_REG_BASE + 0x0008))
#define MMRF_ABB_LTEPBBRX1_CON3                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX1_REG_BASE + 0x000C))
#define MMRF_ABB_LTEPBBRX1_CON4                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX1_REG_BASE + 0x0010))
#define MMRF_ABB_LTEPBBRX1_CON5                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX1_REG_BASE + 0x0014))
#define MMRF_ABB_LTEPBBRX1_CON6                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX1_REG_BASE + 0x0018))
#define MMRF_ABB_LTEPBBRX1_CON7                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX1_REG_BASE + 0x001C))
#define MMRF_ABB_LTEPBBRX1_CON8                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX1_REG_BASE + 0x0020))
#define MMRF_ABB_LTEPBBRX1_CON9                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX1_REG_BASE + 0x0024))
#define MMRF_ABB_LTEPBBRX1_CONA                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX1_REG_BASE + 0x0028))
#define MMRF_ABB_LTEPBBRX1_CONB                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX1_REG_BASE + 0x002C))
#define MMRF_ABB_LTEPBBRX1_CONC                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX1_REG_BASE + 0x0030))
#define MMRF_ABB_LTEPBBRX1_COND                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX1_REG_BASE + 0x0034))
#define MMRF_ABB_LTEPBBRX1_CONE                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX1_REG_BASE + 0x0038))
#define MMRF_ABB_LTEPBBRX1_CONF                                                 ((APBADDR)(MMRF_ABB_LTEPBBRX1_REG_BASE + 0x003C))
#define MMRF_ABB_LTEPBBRX1_CON10                                                ((APBADDR)(MMRF_ABB_LTEPBBRX1_REG_BASE + 0x0040))
#define MMRF_ABB_LTEPBBRX1_CON11                                                ((APBADDR)(MMRF_ABB_LTEPBBRX1_REG_BASE + 0x0044))
#define MMRF_ABB_LTEPBBRX1_CON12                                                ((APBADDR)(MMRF_ABB_LTEPBBRX1_REG_BASE + 0x0048))
#define MMRF_ABB_LTEPBBRX1_CON13                                                ((APBADDR)(MMRF_ABB_LTEPBBRX1_REG_BASE + 0x004C))
#define MMRF_ABB_LTEPBBRX1_CON14                                                ((APBADDR)(MMRF_ABB_LTEPBBRX1_REG_BASE + 0x0050))

#define MMRF_ABB_LTEDBBRX1_CON0                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX1_REG_BASE + 0x0000))
#define MMRF_ABB_LTEDBBRX1_CON1                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX1_REG_BASE + 0x0004))
#define MMRF_ABB_LTEDBBRX1_CON2                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX1_REG_BASE + 0x0008))
#define MMRF_ABB_LTEDBBRX1_CON3                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX1_REG_BASE + 0x000C))
#define MMRF_ABB_LTEDBBRX1_CON4                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX1_REG_BASE + 0x0010))
#define MMRF_ABB_LTEDBBRX1_CON5                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX1_REG_BASE + 0x0014))
#define MMRF_ABB_LTEDBBRX1_CON6                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX1_REG_BASE + 0x0018))
#define MMRF_ABB_LTEDBBRX1_CON7                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX1_REG_BASE + 0x001C))
#define MMRF_ABB_LTEDBBRX1_CON8                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX1_REG_BASE + 0x0020))
#define MMRF_ABB_LTEDBBRX1_CON9                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX1_REG_BASE + 0x0024))
#define MMRF_ABB_LTEDBBRX1_CONA                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX1_REG_BASE + 0x0028))
#define MMRF_ABB_LTEDBBRX1_CONB                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX1_REG_BASE + 0x002C))
#define MMRF_ABB_LTEDBBRX1_CONC                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX1_REG_BASE + 0x0030))
#define MMRF_ABB_LTEDBBRX1_COND                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX1_REG_BASE + 0x0034))
#define MMRF_ABB_LTEDBBRX1_CONE                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX1_REG_BASE + 0x0038))
#define MMRF_ABB_LTEDBBRX1_CONF                                                 ((APBADDR)(MMRF_ABB_LTEDBBRX1_REG_BASE + 0x003C))
#define MMRF_ABB_LTEDBBRX1_CON10                                                ((APBADDR)(MMRF_ABB_LTEDBBRX1_REG_BASE + 0x0040))
#define MMRF_ABB_LTEDBBRX1_CON11                                                ((APBADDR)(MMRF_ABB_LTEDBBRX1_REG_BASE + 0x0044))
#define MMRF_ABB_LTEDBBRX1_CON12                                                ((APBADDR)(MMRF_ABB_LTEDBBRX1_REG_BASE + 0x0048))
#define MMRF_ABB_LTEDBBRX1_CON13                                                ((APBADDR)(MMRF_ABB_LTEDBBRX1_REG_BASE + 0x004C))
#define MMRF_ABB_LTEDBBRX1_CON14                                                ((APBADDR)(MMRF_ABB_LTEDBBRX1_REG_BASE + 0x0050))

#define MMRF_ABB_LTEBBTX0_CON0                                                  ((APBADDR)(MMRF_ABB_LTEBBTX0_REG_BASE + 0x0000))
#define MMRF_ABB_LTEBBTX0_CON1                                                  ((APBADDR)(MMRF_ABB_LTEBBTX0_REG_BASE + 0x0004))
#define MMRF_ABB_LTEBBTX0_CON3                                                  ((APBADDR)(MMRF_ABB_LTEBBTX0_REG_BASE + 0x000C))
#define MMRF_ABB_LTEBBTX0_CON4                                                  ((APBADDR)(MMRF_ABB_LTEBBTX0_REG_BASE + 0x0010))
#define MMRF_ABB_LTEBBTX0_CON5                                                  ((APBADDR)(MMRF_ABB_LTEBBTX0_REG_BASE + 0x0014))
#define MMRF_ABB_LTEBBTX0_CON6                                                  ((APBADDR)(MMRF_ABB_LTEBBTX0_REG_BASE + 0x0018))
#define MMRF_ABB_LTEBBTX0_CON8                                                  ((APBADDR)(MMRF_ABB_LTEBBTX0_REG_BASE + 0x0020))
#define MMRF_ABB_LTEBBTX0_CON9                                                  ((APBADDR)(MMRF_ABB_LTEBBTX0_REG_BASE + 0x0024))
#define MMRF_ABB_LTEBBTX0_CON12                                                 ((APBADDR)(MMRF_ABB_LTEBBTX0_REG_BASE + 0x0048))
#define MMRF_ABB_LTEBBTX0_CON13                                                 ((APBADDR)(MMRF_ABB_LTEBBTX0_REG_BASE + 0x004C))
#define MMRF_ABB_LTEBBTX0_CON14                                                 ((APBADDR)(MMRF_ABB_LTEBBTX0_REG_BASE + 0x0050))
#define MMRF_ABB_LTEBBTX0_CON15                                                 ((APBADDR)(MMRF_ABB_LTEBBTX0_REG_BASE + 0x0054))
#define MMRF_ABB_LTEBBTX0_CON16                                                 ((APBADDR)(MMRF_ABB_LTEBBTX0_REG_BASE + 0x0058))
#define MMRF_ABB_LTEBBTX0_CON17                                                 ((APBADDR)(MMRF_ABB_LTEBBTX0_REG_BASE + 0x005C))

#define MMRF_ABB_LTEBBTX1_CON0                                                  ((APBADDR)(MMRF_ABB_LTEBBTX1_REG_BASE + 0x0000))
#define MMRF_ABB_LTEBBTX1_CON1                                                  ((APBADDR)(MMRF_ABB_LTEBBTX1_REG_BASE + 0x0004))
#define MMRF_ABB_LTEBBTX1_CON3                                                  ((APBADDR)(MMRF_ABB_LTEBBTX1_REG_BASE + 0x000C))
#define MMRF_ABB_LTEBBTX1_CON4                                                  ((APBADDR)(MMRF_ABB_LTEBBTX1_REG_BASE + 0x0010))
#define MMRF_ABB_LTEBBTX1_CON5                                                  ((APBADDR)(MMRF_ABB_LTEBBTX1_REG_BASE + 0x0014))
#define MMRF_ABB_LTEBBTX1_CON6                                                  ((APBADDR)(MMRF_ABB_LTEBBTX1_REG_BASE + 0x0018))
#define MMRF_ABB_LTEBBTX1_CON8                                                  ((APBADDR)(MMRF_ABB_LTEBBTX1_REG_BASE + 0x0020))
#define MMRF_ABB_LTEBBTX1_CON9                                                  ((APBADDR)(MMRF_ABB_LTEBBTX1_REG_BASE + 0x0024))
#define MMRF_ABB_LTEBBTX1_CON12                                                 ((APBADDR)(MMRF_ABB_LTEBBTX1_REG_BASE + 0x0048))
#define MMRF_ABB_LTEBBTX1_CON13                                                 ((APBADDR)(MMRF_ABB_LTEBBTX1_REG_BASE + 0x004C))
#define MMRF_ABB_LTEBBTX1_CON14                                                 ((APBADDR)(MMRF_ABB_LTEBBTX1_REG_BASE + 0x0050))
#define MMRF_ABB_LTEBBTX1_CON15                                                 ((APBADDR)(MMRF_ABB_LTEBBTX1_REG_BASE + 0x0054))
#define MMRF_ABB_LTEBBTX1_CON16                                                 ((APBADDR)(MMRF_ABB_LTEBBTX1_REG_BASE + 0x0058))
#define MMRF_ABB_LTEBBTX1_CON17                                                 ((APBADDR)(MMRF_ABB_LTEBBTX1_REG_BASE + 0x005C))

#define MMRF_ABB_DPDADC0_CON0                                                   ((APBADDR)(MMRF_ABB_DPDADC0_REG_BASE + 0x0000))
#define MMRF_ABB_DPDADC0_CON1                                                   ((APBADDR)(MMRF_ABB_DPDADC0_REG_BASE + 0x0004))
#define MMRF_ABB_DPDADC0_CON2                                                   ((APBADDR)(MMRF_ABB_DPDADC0_REG_BASE + 0x0008))
#define MMRF_ABB_DPDADC0_CON3                                                   ((APBADDR)(MMRF_ABB_DPDADC0_REG_BASE + 0x000C))
#define MMRF_ABB_DPDADC0_CON4                                                   ((APBADDR)(MMRF_ABB_DPDADC0_REG_BASE + 0x0010))
#define MMRF_ABB_DPDADC0_CON5                                                   ((APBADDR)(MMRF_ABB_DPDADC0_REG_BASE + 0x0014))
#define MMRF_ABB_DPDADC0_CON6                                                   ((APBADDR)(MMRF_ABB_DPDADC0_REG_BASE + 0x0018))
#define MMRF_ABB_DPDADC0_CON7                                                   ((APBADDR)(MMRF_ABB_DPDADC0_REG_BASE + 0x001C))
#define MMRF_ABB_DPDADC0_CON8                                                   ((APBADDR)(MMRF_ABB_DPDADC0_REG_BASE + 0x0020))
#define MMRF_ABB_DPDADC0_CON9                                                   ((APBADDR)(MMRF_ABB_DPDADC0_REG_BASE + 0x0024))
#define MMRF_ABB_DPDADC0_CONA                                                   ((APBADDR)(MMRF_ABB_DPDADC0_REG_BASE + 0x0028))
#define MMRF_ABB_DPDADC0_CONB                                                   ((APBADDR)(MMRF_ABB_DPDADC0_REG_BASE + 0x002C))
#define MMRF_ABB_DPDADC0_CONC                                                   ((APBADDR)(MMRF_ABB_DPDADC0_REG_BASE + 0x0030))
#define MMRF_ABB_DPDADC0_COND                                                   ((APBADDR)(MMRF_ABB_DPDADC0_REG_BASE + 0x0034))
#define MMRF_ABB_DPDADC0_CONE                                                   ((APBADDR)(MMRF_ABB_DPDADC0_REG_BASE + 0x0038))

#define MMRF_ABB_DPDADC1_CON0                                                   ((APBADDR)(MMRF_ABB_DPDADC1_REG_BASE + 0x0000))
#define MMRF_ABB_DPDADC1_CON1                                                   ((APBADDR)(MMRF_ABB_DPDADC1_REG_BASE + 0x0004))
#define MMRF_ABB_DPDADC1_CON2                                                   ((APBADDR)(MMRF_ABB_DPDADC1_REG_BASE + 0x0008))
#define MMRF_ABB_DPDADC1_CON3                                                   ((APBADDR)(MMRF_ABB_DPDADC1_REG_BASE + 0x000C))
#define MMRF_ABB_DPDADC1_CON4                                                   ((APBADDR)(MMRF_ABB_DPDADC1_REG_BASE + 0x0010))
#define MMRF_ABB_DPDADC1_CON5                                                   ((APBADDR)(MMRF_ABB_DPDADC1_REG_BASE + 0x0014))
#define MMRF_ABB_DPDADC1_CON6                                                   ((APBADDR)(MMRF_ABB_DPDADC1_REG_BASE + 0x0018))
#define MMRF_ABB_DPDADC1_CON7                                                   ((APBADDR)(MMRF_ABB_DPDADC1_REG_BASE + 0x001C))
#define MMRF_ABB_DPDADC1_CON8                                                   ((APBADDR)(MMRF_ABB_DPDADC1_REG_BASE + 0x0020))
#define MMRF_ABB_DPDADC1_CON9                                                   ((APBADDR)(MMRF_ABB_DPDADC1_REG_BASE + 0x0024))
#define MMRF_ABB_DPDADC1_CONA                                                   ((APBADDR)(MMRF_ABB_DPDADC1_REG_BASE + 0x0028))
#define MMRF_ABB_DPDADC1_CONB                                                   ((APBADDR)(MMRF_ABB_DPDADC1_REG_BASE + 0x002C))
#define MMRF_ABB_DPDADC1_CONC                                                   ((APBADDR)(MMRF_ABB_DPDADC1_REG_BASE + 0x0030))
#define MMRF_ABB_DPDADC1_COND                                                   ((APBADDR)(MMRF_ABB_DPDADC1_REG_BASE + 0x0034))
#define MMRF_ABB_DPDADC1_CONE                                                   ((APBADDR)(MMRF_ABB_DPDADC1_REG_BASE + 0x0038))

#define MMRF_ABB_ETDAC0_CON0                                                    ((APBADDR)(MMRF_ABB_ETDAC0_REG_BASE + 0x0000))
#define MMRF_ABB_ETDAC0_CON1                                                    ((APBADDR)(MMRF_ABB_ETDAC0_REG_BASE + 0x0004))
#define MMRF_ABB_ETDAC0_CON3                                                    ((APBADDR)(MMRF_ABB_ETDAC0_REG_BASE + 0x000C))
#define MMRF_ABB_ETDAC0_CON4                                                    ((APBADDR)(MMRF_ABB_ETDAC0_REG_BASE + 0x0010))
#define MMRF_ABB_ETDAC0_CON5                                                    ((APBADDR)(MMRF_ABB_ETDAC0_REG_BASE + 0x0014))
#define MMRF_ABB_ETDAC0_CON6                                                    ((APBADDR)(MMRF_ABB_ETDAC0_REG_BASE + 0x0018))
#define MMRF_ABB_ETDAC0_CON8                                                    ((APBADDR)(MMRF_ABB_ETDAC0_REG_BASE + 0x0020))
#define MMRF_ABB_ETDAC0_CON9                                                    ((APBADDR)(MMRF_ABB_ETDAC0_REG_BASE + 0x0024))
#define MMRF_ABB_ETDAC0_CON10                                                   ((APBADDR)(MMRF_ABB_ETDAC0_REG_BASE + 0x0040))
#define MMRF_ABB_ETDAC0_CON11                                                   ((APBADDR)(MMRF_ABB_ETDAC0_REG_BASE + 0x0044))
#define MMRF_ABB_ETDAC0_CON12                                                   ((APBADDR)(MMRF_ABB_ETDAC0_REG_BASE + 0x0048))
#define MMRF_ABB_ETDAC0_CON13                                                   ((APBADDR)(MMRF_ABB_ETDAC0_REG_BASE + 0x004C))
#define MMRF_ABB_ETDAC0_CON14                                                   ((APBADDR)(MMRF_ABB_ETDAC0_REG_BASE + 0x0050))
#define MMRF_ABB_ETDAC0_CON15                                                   ((APBADDR)(MMRF_ABB_ETDAC0_REG_BASE + 0x0054))
#define MMRF_ABB_ETDAC0_CON16                                                   ((APBADDR)(MMRF_ABB_ETDAC0_REG_BASE + 0x0058))

#define MMRF_ABB_ETDAC1_CON0                                                    ((APBADDR)(MMRF_ABB_ETDAC1_REG_BASE + 0x0000))
#define MMRF_ABB_ETDAC1_CON1                                                    ((APBADDR)(MMRF_ABB_ETDAC1_REG_BASE + 0x0004))
#define MMRF_ABB_ETDAC1_CON3                                                    ((APBADDR)(MMRF_ABB_ETDAC1_REG_BASE + 0x000C))
#define MMRF_ABB_ETDAC1_CON4                                                    ((APBADDR)(MMRF_ABB_ETDAC1_REG_BASE + 0x0010))
#define MMRF_ABB_ETDAC1_CON5                                                    ((APBADDR)(MMRF_ABB_ETDAC1_REG_BASE + 0x0014))
#define MMRF_ABB_ETDAC1_CON6                                                    ((APBADDR)(MMRF_ABB_ETDAC1_REG_BASE + 0x0018))
#define MMRF_ABB_ETDAC1_CON8                                                    ((APBADDR)(MMRF_ABB_ETDAC1_REG_BASE + 0x0020))
#define MMRF_ABB_ETDAC1_CON9                                                    ((APBADDR)(MMRF_ABB_ETDAC1_REG_BASE + 0x0024))
#define MMRF_ABB_ETDAC1_CON10                                                   ((APBADDR)(MMRF_ABB_ETDAC1_REG_BASE + 0x0040))
#define MMRF_ABB_ETDAC1_CON11                                                   ((APBADDR)(MMRF_ABB_ETDAC1_REG_BASE + 0x0044))
#define MMRF_ABB_ETDAC1_CON12                                                   ((APBADDR)(MMRF_ABB_ETDAC1_REG_BASE + 0x0048))
#define MMRF_ABB_ETDAC1_CON13                                                   ((APBADDR)(MMRF_ABB_ETDAC1_REG_BASE + 0x004C))
#define MMRF_ABB_ETDAC1_CON14                                                   ((APBADDR)(MMRF_ABB_ETDAC1_REG_BASE + 0x0050))
#define MMRF_ABB_ETDAC1_CON15                                                   ((APBADDR)(MMRF_ABB_ETDAC1_REG_BASE + 0x0054))
#define MMRF_ABB_ETDAC1_CON16                                                   ((APBADDR)(MMRF_ABB_ETDAC1_REG_BASE + 0x0058))

#define MMRF_ABB_APC0_CON0                                                      ((APBADDR)(MMRF_ABB_APC0_REG_BASE + 0x0000))

#define MMRF_ABB_RSV_CON0                                                       ((APBADDR)(MMRF_ABB_RSV_REG_BASE + 0x0000))
#define MMRF_ABB_RSV_CON1                                                       ((APBADDR)(MMRF_ABB_RSV_REG_BASE + 0x0004))
#define MMRF_ABB_RSV_CON2                                                       ((APBADDR)(MMRF_ABB_RSV_REG_BASE + 0x0008))
#define MMRF_ABB_RSV_CON3                                                       ((APBADDR)(MMRF_ABB_RSV_REG_BASE + 0x000C))
#define MMRF_ABB_RSV_CON4                                                       ((APBADDR)(MMRF_ABB_RSV_REG_BASE + 0x0010))
#define MMRF_ABB_RSV_CON5                                                       ((APBADDR)(MMRF_ABB_RSV_REG_BASE + 0x0014))


#define MMRF_ABB_DIG_RX0_CON0_bbrx_pbbrx_adc_en_ctl_LSB                         (7)
#define MMRF_ABB_DIG_RX0_CON0_bbrx_pbbrx_adc_en_ctl_WIDTH                       (1)
#define MMRF_ABB_DIG_RX0_CON0_bbrx_pbbrx_adc_en_ctl_MASK                        (0x0080)
#define MMRF_ABB_DIG_RX0_CON0_bbrx_pbbrx_adc_en_ctl_BIT                         (0x0080)

#define MMRF_ABB_DIG_RX0_CON0_bbrx_dbbrx_adc_en_ctl_LSB                         (6)
#define MMRF_ABB_DIG_RX0_CON0_bbrx_dbbrx_adc_en_ctl_WIDTH                       (1)
#define MMRF_ABB_DIG_RX0_CON0_bbrx_dbbrx_adc_en_ctl_MASK                        (0x0040)
#define MMRF_ABB_DIG_RX0_CON0_bbrx_dbbrx_adc_en_ctl_BIT                         (0x0040)

#define MMRF_ABB_DIG_RX0_CON0_bbrx_pbbrx_cic_en_ctl_LSB                         (5)
#define MMRF_ABB_DIG_RX0_CON0_bbrx_pbbrx_cic_en_ctl_WIDTH                       (1)
#define MMRF_ABB_DIG_RX0_CON0_bbrx_pbbrx_cic_en_ctl_MASK                        (0x0020)
#define MMRF_ABB_DIG_RX0_CON0_bbrx_pbbrx_cic_en_ctl_BIT                         (0x0020)

#define MMRF_ABB_DIG_RX0_CON0_bbrx_dbbrx_cic_en_ctl_LSB                         (4)
#define MMRF_ABB_DIG_RX0_CON0_bbrx_dbbrx_cic_en_ctl_WIDTH                       (1)
#define MMRF_ABB_DIG_RX0_CON0_bbrx_dbbrx_cic_en_ctl_MASK                        (0x0010)
#define MMRF_ABB_DIG_RX0_CON0_bbrx_dbbrx_cic_en_ctl_BIT                         (0x0010)

#define MMRF_ABB_DIG_RX0_CON0_bbrx_pbbrx_adc_sw_en_LSB                          (3)
#define MMRF_ABB_DIG_RX0_CON0_bbrx_pbbrx_adc_sw_en_WIDTH                        (1)
#define MMRF_ABB_DIG_RX0_CON0_bbrx_pbbrx_adc_sw_en_MASK                         (0x0008)
#define MMRF_ABB_DIG_RX0_CON0_bbrx_pbbrx_adc_sw_en_BIT                          (0x0008)

#define MMRF_ABB_DIG_RX0_CON0_bbrx_dbbrx_adc_sw_en_LSB                          (2)
#define MMRF_ABB_DIG_RX0_CON0_bbrx_dbbrx_adc_sw_en_WIDTH                        (1)
#define MMRF_ABB_DIG_RX0_CON0_bbrx_dbbrx_adc_sw_en_MASK                         (0x0004)
#define MMRF_ABB_DIG_RX0_CON0_bbrx_dbbrx_adc_sw_en_BIT                          (0x0004)

#define MMRF_ABB_DIG_RX0_CON0_bbrx_pbbrx_cic_sw_en_LSB                          (1)
#define MMRF_ABB_DIG_RX0_CON0_bbrx_pbbrx_cic_sw_en_WIDTH                        (1)
#define MMRF_ABB_DIG_RX0_CON0_bbrx_pbbrx_cic_sw_en_MASK                         (0x0002)
#define MMRF_ABB_DIG_RX0_CON0_bbrx_pbbrx_cic_sw_en_BIT                          (0x0002)

#define MMRF_ABB_DIG_RX0_CON0_bbrx_dbbrx_cic_sw_en_LSB                          (0)
#define MMRF_ABB_DIG_RX0_CON0_bbrx_dbbrx_cic_sw_en_WIDTH                        (1)
#define MMRF_ABB_DIG_RX0_CON0_bbrx_dbbrx_cic_sw_en_MASK                         (0x0001)
#define MMRF_ABB_DIG_RX0_CON0_bbrx_dbbrx_cic_sw_en_BIT                          (0x0001)

#define MMRF_ABB_DIG_RX0_CON1_rxdfe_fc_pbbrx_mode_ctrl_LSB                      (12)
#define MMRF_ABB_DIG_RX0_CON1_rxdfe_fc_pbbrx_mode_ctrl_WIDTH                    (1)
#define MMRF_ABB_DIG_RX0_CON1_rxdfe_fc_pbbrx_mode_ctrl_MASK                     (0x1000)
#define MMRF_ABB_DIG_RX0_CON1_rxdfe_fc_pbbrx_mode_ctrl_BIT                      (0x1000)

#define MMRF_ABB_DIG_RX0_CON1_rxdfe_fc_pbbrx_mode_sw_LSB                        (8)
#define MMRF_ABB_DIG_RX0_CON1_rxdfe_fc_pbbrx_mode_sw_WIDTH                      (4)
#define MMRF_ABB_DIG_RX0_CON1_rxdfe_fc_pbbrx_mode_sw_MASK                       (0x0F00)

#define MMRF_ABB_DIG_RX0_CON1_rxdfe_fc_dbbrx_mode_ctrl_LSB                      (4)
#define MMRF_ABB_DIG_RX0_CON1_rxdfe_fc_dbbrx_mode_ctrl_WIDTH                    (1)
#define MMRF_ABB_DIG_RX0_CON1_rxdfe_fc_dbbrx_mode_ctrl_MASK                     (0x0010)
#define MMRF_ABB_DIG_RX0_CON1_rxdfe_fc_dbbrx_mode_ctrl_BIT                      (0x0010)

#define MMRF_ABB_DIG_RX0_CON1_rxdfe_fc_dbbrx_mode_sw_LSB                        (0)
#define MMRF_ABB_DIG_RX0_CON1_rxdfe_fc_dbbrx_mode_sw_WIDTH                      (4)
#define MMRF_ABB_DIG_RX0_CON1_rxdfe_fc_dbbrx_mode_sw_MASK                       (0x000F)

#define MMRF_ABB_DIG_RX0_CON2_ckgen_pbbrx_ckcnt_phase_cfg_LSB                   (5)
#define MMRF_ABB_DIG_RX0_CON2_ckgen_pbbrx_ckcnt_phase_cfg_WIDTH                 (5)
#define MMRF_ABB_DIG_RX0_CON2_ckgen_pbbrx_ckcnt_phase_cfg_MASK                  (0x03E0)

#define MMRF_ABB_DIG_RX0_CON2_ckgen_dbbrx_ckcnt_phase_cfg_LSB                   (0)
#define MMRF_ABB_DIG_RX0_CON2_ckgen_dbbrx_ckcnt_phase_cfg_WIDTH                 (5)
#define MMRF_ABB_DIG_RX0_CON2_ckgen_dbbrx_ckcnt_phase_cfg_MASK                  (0x001F)

#define MMRF_ABB_DIG_RX0_CON3_pbbrx_inputsel0_normal_LSB                        (6)
#define MMRF_ABB_DIG_RX0_CON3_pbbrx_inputsel0_normal_WIDTH                      (3)
#define MMRF_ABB_DIG_RX0_CON3_pbbrx_inputsel0_normal_MASK                       (0x01C0)

#define MMRF_ABB_DIG_RX0_CON3_pbbrx_inputsel1_normal_LSB                        (3)
#define MMRF_ABB_DIG_RX0_CON3_pbbrx_inputsel1_normal_WIDTH                      (3)
#define MMRF_ABB_DIG_RX0_CON3_pbbrx_inputsel1_normal_MASK                       (0x0038)

#define MMRF_ABB_DIG_RX0_CON3_pbbrx_inputsel2_normal_LSB                        (0)
#define MMRF_ABB_DIG_RX0_CON3_pbbrx_inputsel2_normal_WIDTH                      (3)
#define MMRF_ABB_DIG_RX0_CON3_pbbrx_inputsel2_normal_MASK                       (0x0007)

#define MMRF_ABB_DIG_RX0_CON4_dbbrx_inputsel0_normal_LSB                        (6)
#define MMRF_ABB_DIG_RX0_CON4_dbbrx_inputsel0_normal_WIDTH                      (3)
#define MMRF_ABB_DIG_RX0_CON4_dbbrx_inputsel0_normal_MASK                       (0x01C0)

#define MMRF_ABB_DIG_RX0_CON4_dbbrx_inputsel1_normal_LSB                        (3)
#define MMRF_ABB_DIG_RX0_CON4_dbbrx_inputsel1_normal_WIDTH                      (3)
#define MMRF_ABB_DIG_RX0_CON4_dbbrx_inputsel1_normal_MASK                       (0x0038)

#define MMRF_ABB_DIG_RX0_CON4_dbbrx_inputsel2_normal_LSB                        (0)
#define MMRF_ABB_DIG_RX0_CON4_dbbrx_inputsel2_normal_WIDTH                      (3)
#define MMRF_ABB_DIG_RX0_CON4_dbbrx_inputsel2_normal_MASK                       (0x0007)

#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_swap_ctl_LSB                              (7)
#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_swap_ctl_WIDTH                            (1)
#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_swap_ctl_MASK                             (0x0080)
#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_swap_ctl_BIT                              (0x0080)

#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_swap_sw_LSB                               (6)
#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_swap_sw_WIDTH                             (1)
#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_swap_sw_MASK                              (0x0040)
#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_swap_sw_BIT                               (0x0040)

#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_adc_sel_ctl_LSB                           (5)
#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_adc_sel_ctl_WIDTH                         (1)
#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_adc_sel_ctl_MASK                          (0x0020)
#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_adc_sel_ctl_BIT                           (0x0020)

#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_adc_sel_sw_LSB                            (4)
#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_adc_sel_sw_WIDTH                          (1)
#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_adc_sel_sw_MASK                           (0x0010)
#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_adc_sel_sw_BIT                            (0x0010)

#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_adc_en_ctl_LSB                            (3)
#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_adc_en_ctl_WIDTH                          (1)
#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_adc_en_ctl_MASK                           (0x0008)
#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_adc_en_ctl_BIT                            (0x0008)

#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_cic_en_ctl_LSB                            (2)
#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_cic_en_ctl_WIDTH                          (1)
#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_cic_en_ctl_MASK                           (0x0004)
#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_cic_en_ctl_BIT                            (0x0004)

#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_adc_sw_en_LSB                             (1)
#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_adc_sw_en_WIDTH                           (1)
#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_adc_sw_en_MASK                            (0x0002)
#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_adc_sw_en_BIT                             (0x0002)

#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_cic_sw_en_LSB                             (0)
#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_cic_sw_en_WIDTH                           (1)
#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_cic_sw_en_MASK                            (0x0001)
#define MMRF_ABB_DIG_RX0_CON5_bbrx_2g_cic_sw_en_BIT                             (0x0001)

#define MMRF_ABB_DIG_RX0_CON6_packer_pbbrx_div_sel_LSB                          (3)
#define MMRF_ABB_DIG_RX0_CON6_packer_pbbrx_div_sel_WIDTH                        (1)
#define MMRF_ABB_DIG_RX0_CON6_packer_pbbrx_div_sel_MASK                         (0x0008)
#define MMRF_ABB_DIG_RX0_CON6_packer_pbbrx_div_sel_BIT                          (0x0008)

#define MMRF_ABB_DIG_RX0_CON6_packer_dbbrx_div_sel_LSB                          (2)
#define MMRF_ABB_DIG_RX0_CON6_packer_dbbrx_div_sel_WIDTH                        (1)
#define MMRF_ABB_DIG_RX0_CON6_packer_dbbrx_div_sel_MASK                         (0x0004)
#define MMRF_ABB_DIG_RX0_CON6_packer_dbbrx_div_sel_BIT                          (0x0004)

#define MMRF_ABB_DIG_RX0_CON6_packer_pbbrx_en_LSB                               (1)
#define MMRF_ABB_DIG_RX0_CON6_packer_pbbrx_en_WIDTH                             (1)
#define MMRF_ABB_DIG_RX0_CON6_packer_pbbrx_en_MASK                              (0x0002)
#define MMRF_ABB_DIG_RX0_CON6_packer_pbbrx_en_BIT                               (0x0002)

#define MMRF_ABB_DIG_RX0_CON6_packer_dbbrx_en_LSB                               (0)
#define MMRF_ABB_DIG_RX0_CON6_packer_dbbrx_en_WIDTH                             (1)
#define MMRF_ABB_DIG_RX0_CON6_packer_dbbrx_en_MASK                              (0x0001)
#define MMRF_ABB_DIG_RX0_CON6_packer_dbbrx_en_BIT                               (0x0001)

#define MMRF_ABB_DIG_RX0_CON7_pbbrx_mm_swap_i_pn_LSB                            (5)
#define MMRF_ABB_DIG_RX0_CON7_pbbrx_mm_swap_i_pn_WIDTH                          (1)
#define MMRF_ABB_DIG_RX0_CON7_pbbrx_mm_swap_i_pn_MASK                           (0x0020)
#define MMRF_ABB_DIG_RX0_CON7_pbbrx_mm_swap_i_pn_BIT                            (0x0020)

#define MMRF_ABB_DIG_RX0_CON7_pbbrx_mm_swap_q_pn_LSB                            (4)
#define MMRF_ABB_DIG_RX0_CON7_pbbrx_mm_swap_q_pn_WIDTH                          (1)
#define MMRF_ABB_DIG_RX0_CON7_pbbrx_mm_swap_q_pn_MASK                           (0x0010)
#define MMRF_ABB_DIG_RX0_CON7_pbbrx_mm_swap_q_pn_BIT                            (0x0010)

#define MMRF_ABB_DIG_RX0_CON7_pbbrx_mm_swap_iq_LSB                              (3)
#define MMRF_ABB_DIG_RX0_CON7_pbbrx_mm_swap_iq_WIDTH                            (1)
#define MMRF_ABB_DIG_RX0_CON7_pbbrx_mm_swap_iq_MASK                             (0x0008)
#define MMRF_ABB_DIG_RX0_CON7_pbbrx_mm_swap_iq_BIT                              (0x0008)

#define MMRF_ABB_DIG_RX0_CON7_dbbrx_mm_swap_i_pn_LSB                            (2)
#define MMRF_ABB_DIG_RX0_CON7_dbbrx_mm_swap_i_pn_WIDTH                          (1)
#define MMRF_ABB_DIG_RX0_CON7_dbbrx_mm_swap_i_pn_MASK                           (0x0004)
#define MMRF_ABB_DIG_RX0_CON7_dbbrx_mm_swap_i_pn_BIT                            (0x0004)

#define MMRF_ABB_DIG_RX0_CON7_dbbrx_mm_swap_q_pn_LSB                            (1)
#define MMRF_ABB_DIG_RX0_CON7_dbbrx_mm_swap_q_pn_WIDTH                          (1)
#define MMRF_ABB_DIG_RX0_CON7_dbbrx_mm_swap_q_pn_MASK                           (0x0002)
#define MMRF_ABB_DIG_RX0_CON7_dbbrx_mm_swap_q_pn_BIT                            (0x0002)

#define MMRF_ABB_DIG_RX0_CON7_dbbrx_mm_swap_iq_LSB                              (0)
#define MMRF_ABB_DIG_RX0_CON7_dbbrx_mm_swap_iq_WIDTH                            (1)
#define MMRF_ABB_DIG_RX0_CON7_dbbrx_mm_swap_iq_MASK                             (0x0001)
#define MMRF_ABB_DIG_RX0_CON7_dbbrx_mm_swap_iq_BIT                              (0x0001)

#define MMRF_ABB_DIG_RX0_CON8_pbbrx_2g_swap_i_pn_LSB                            (5)
#define MMRF_ABB_DIG_RX0_CON8_pbbrx_2g_swap_i_pn_WIDTH                          (1)
#define MMRF_ABB_DIG_RX0_CON8_pbbrx_2g_swap_i_pn_MASK                           (0x0020)
#define MMRF_ABB_DIG_RX0_CON8_pbbrx_2g_swap_i_pn_BIT                            (0x0020)

#define MMRF_ABB_DIG_RX0_CON8_pbbrx_2g_swap_q_pn_LSB                            (4)
#define MMRF_ABB_DIG_RX0_CON8_pbbrx_2g_swap_q_pn_WIDTH                          (1)
#define MMRF_ABB_DIG_RX0_CON8_pbbrx_2g_swap_q_pn_MASK                           (0x0010)
#define MMRF_ABB_DIG_RX0_CON8_pbbrx_2g_swap_q_pn_BIT                            (0x0010)

#define MMRF_ABB_DIG_RX0_CON8_pbbrx_2g_swap_iq_LSB                              (3)
#define MMRF_ABB_DIG_RX0_CON8_pbbrx_2g_swap_iq_WIDTH                            (1)
#define MMRF_ABB_DIG_RX0_CON8_pbbrx_2g_swap_iq_MASK                             (0x0008)
#define MMRF_ABB_DIG_RX0_CON8_pbbrx_2g_swap_iq_BIT                              (0x0008)

#define MMRF_ABB_DIG_RX0_CON8_dbbrx_2g_swap_i_pn_LSB                            (2)
#define MMRF_ABB_DIG_RX0_CON8_dbbrx_2g_swap_i_pn_WIDTH                          (1)
#define MMRF_ABB_DIG_RX0_CON8_dbbrx_2g_swap_i_pn_MASK                           (0x0004)
#define MMRF_ABB_DIG_RX0_CON8_dbbrx_2g_swap_i_pn_BIT                            (0x0004)

#define MMRF_ABB_DIG_RX0_CON8_dbbrx_2g_swap_q_pn_LSB                            (1)
#define MMRF_ABB_DIG_RX0_CON8_dbbrx_2g_swap_q_pn_WIDTH                          (1)
#define MMRF_ABB_DIG_RX0_CON8_dbbrx_2g_swap_q_pn_MASK                           (0x0002)
#define MMRF_ABB_DIG_RX0_CON8_dbbrx_2g_swap_q_pn_BIT                            (0x0002)

#define MMRF_ABB_DIG_RX0_CON8_dbbrx_2g_swap_iq_LSB                              (0)
#define MMRF_ABB_DIG_RX0_CON8_dbbrx_2g_swap_iq_WIDTH                            (1)
#define MMRF_ABB_DIG_RX0_CON8_dbbrx_2g_swap_iq_MASK                             (0x0001)
#define MMRF_ABB_DIG_RX0_CON8_dbbrx_2g_swap_iq_BIT                              (0x0001)

#define MMRF_ABB_DIG_RX0_CON9_pbbrx_mm_modesel_ctrl_LSB                         (7)
#define MMRF_ABB_DIG_RX0_CON9_pbbrx_mm_modesel_ctrl_WIDTH                       (1)
#define MMRF_ABB_DIG_RX0_CON9_pbbrx_mm_modesel_ctrl_MASK                        (0x0080)
#define MMRF_ABB_DIG_RX0_CON9_pbbrx_mm_modesel_ctrl_BIT                         (0x0080)

#define MMRF_ABB_DIG_RX0_CON9_pbbrx_mm_modesel_sw_LSB                           (4)
#define MMRF_ABB_DIG_RX0_CON9_pbbrx_mm_modesel_sw_WIDTH                         (3)
#define MMRF_ABB_DIG_RX0_CON9_pbbrx_mm_modesel_sw_MASK                          (0x0070)

#define MMRF_ABB_DIG_RX0_CON9_dbbrx_mm_modesel_ctrl_LSB                         (3)
#define MMRF_ABB_DIG_RX0_CON9_dbbrx_mm_modesel_ctrl_WIDTH                       (1)
#define MMRF_ABB_DIG_RX0_CON9_dbbrx_mm_modesel_ctrl_MASK                        (0x0008)
#define MMRF_ABB_DIG_RX0_CON9_dbbrx_mm_modesel_ctrl_BIT                         (0x0008)

#define MMRF_ABB_DIG_RX0_CON9_dbbrx_mm_modesel_sw_LSB                           (0)
#define MMRF_ABB_DIG_RX0_CON9_dbbrx_mm_modesel_sw_WIDTH                         (3)
#define MMRF_ABB_DIG_RX0_CON9_dbbrx_mm_modesel_sw_MASK                          (0x0007)

#define MMRF_ABB_DIG_RX0_CONA_pbbrx_2g_modesel_ctrl_LSB                         (7)
#define MMRF_ABB_DIG_RX0_CONA_pbbrx_2g_modesel_ctrl_WIDTH                       (1)
#define MMRF_ABB_DIG_RX0_CONA_pbbrx_2g_modesel_ctrl_MASK                        (0x0080)
#define MMRF_ABB_DIG_RX0_CONA_pbbrx_2g_modesel_ctrl_BIT                         (0x0080)

#define MMRF_ABB_DIG_RX0_CONA_pbbrx_2g_modesel_sw_LSB                           (4)
#define MMRF_ABB_DIG_RX0_CONA_pbbrx_2g_modesel_sw_WIDTH                         (3)
#define MMRF_ABB_DIG_RX0_CONA_pbbrx_2g_modesel_sw_MASK                          (0x0070)

#define MMRF_ABB_DIG_RX0_CONA_dbbrx_2g_modesel_ctrl_LSB                         (3)
#define MMRF_ABB_DIG_RX0_CONA_dbbrx_2g_modesel_ctrl_WIDTH                       (1)
#define MMRF_ABB_DIG_RX0_CONA_dbbrx_2g_modesel_ctrl_MASK                        (0x0008)
#define MMRF_ABB_DIG_RX0_CONA_dbbrx_2g_modesel_ctrl_BIT                         (0x0008)

#define MMRF_ABB_DIG_RX0_CONA_dbbrx_2g_modesel_sw_LSB                           (0)
#define MMRF_ABB_DIG_RX0_CONA_dbbrx_2g_modesel_sw_WIDTH                         (3)
#define MMRF_ABB_DIG_RX0_CONA_dbbrx_2g_modesel_sw_MASK                          (0x0007)

#define MMRF_ABB_DIG_RX0_CONB_da_mdpll_cond_1664m_ctrl_LSB                      (1)
#define MMRF_ABB_DIG_RX0_CONB_da_mdpll_cond_1664m_ctrl_WIDTH                    (1)
#define MMRF_ABB_DIG_RX0_CONB_da_mdpll_cond_1664m_ctrl_MASK                     (0x0002)
#define MMRF_ABB_DIG_RX0_CONB_da_mdpll_cond_1664m_ctrl_BIT                      (0x0002)

#define MMRF_ABB_DIG_RX0_CONB_da_mdpll_cond_1664m_sw_LSB                        (0)
#define MMRF_ABB_DIG_RX0_CONB_da_mdpll_cond_1664m_sw_WIDTH                      (1)
#define MMRF_ABB_DIG_RX0_CONB_da_mdpll_cond_1664m_sw_MASK                       (0x0001)
#define MMRF_ABB_DIG_RX0_CONB_da_mdpll_cond_1664m_sw_BIT                        (0x0001)

#define MMRF_ABB_DIG_RX0_CONC_rxdfe_fc_pbbrx_adc_mode_ctrl_LSB                  (12)
#define MMRF_ABB_DIG_RX0_CONC_rxdfe_fc_pbbrx_adc_mode_ctrl_WIDTH                (1)
#define MMRF_ABB_DIG_RX0_CONC_rxdfe_fc_pbbrx_adc_mode_ctrl_MASK                 (0x1000)
#define MMRF_ABB_DIG_RX0_CONC_rxdfe_fc_pbbrx_adc_mode_ctrl_BIT                  (0x1000)

#define MMRF_ABB_DIG_RX0_CONC_rxdfe_fc_pbbrx_adc_mode_sw_LSB                    (8)
#define MMRF_ABB_DIG_RX0_CONC_rxdfe_fc_pbbrx_adc_mode_sw_WIDTH                  (4)
#define MMRF_ABB_DIG_RX0_CONC_rxdfe_fc_pbbrx_adc_mode_sw_MASK                   (0x0F00)

#define MMRF_ABB_DIG_RX0_CONC_rxdfe_fc_dbbrx_adc_mode_ctrl_LSB                  (4)
#define MMRF_ABB_DIG_RX0_CONC_rxdfe_fc_dbbrx_adc_mode_ctrl_WIDTH                (1)
#define MMRF_ABB_DIG_RX0_CONC_rxdfe_fc_dbbrx_adc_mode_ctrl_MASK                 (0x0010)
#define MMRF_ABB_DIG_RX0_CONC_rxdfe_fc_dbbrx_adc_mode_ctrl_BIT                  (0x0010)

#define MMRF_ABB_DIG_RX0_CONC_rxdfe_fc_dbbrx_adc_mode_sw_LSB                    (0)
#define MMRF_ABB_DIG_RX0_CONC_rxdfe_fc_dbbrx_adc_mode_sw_WIDTH                  (4)
#define MMRF_ABB_DIG_RX0_CONC_rxdfe_fc_dbbrx_adc_mode_sw_MASK                   (0x000F)

#define MMRF_ABB_DIG_RX0_CON10_DA_LTE_PBBRX_SEQ_EN_LSB                          (8)
#define MMRF_ABB_DIG_RX0_CON10_DA_LTE_PBBRX_SEQ_EN_WIDTH                        (1)
#define MMRF_ABB_DIG_RX0_CON10_DA_LTE_PBBRX_SEQ_EN_MASK                         (0x0100)
#define MMRF_ABB_DIG_RX0_CON10_DA_LTE_PBBRX_SEQ_EN_BIT                          (0x0100)

#define MMRF_ABB_DIG_RX0_CON10_DA_LTE_PBBRX_SEQ_RSTB_LSB                        (4)
#define MMRF_ABB_DIG_RX0_CON10_DA_LTE_PBBRX_SEQ_RSTB_WIDTH                      (1)
#define MMRF_ABB_DIG_RX0_CON10_DA_LTE_PBBRX_SEQ_RSTB_MASK                       (0x0010)
#define MMRF_ABB_DIG_RX0_CON10_DA_LTE_PBBRX_SEQ_RSTB_BIT                        (0x0010)

#define MMRF_ABB_DIG_RX0_CON11_DA_LTE_PBBRX_SDM_INT_SEL_CAP_LSB                 (0)
#define MMRF_ABB_DIG_RX0_CON11_DA_LTE_PBBRX_SDM_INT_SEL_CAP_WIDTH               (6)
#define MMRF_ABB_DIG_RX0_CON11_DA_LTE_PBBRX_SDM_INT_SEL_CAP_MASK                (0x003F)

#define MMRF_ABB_DIG_RX0_CON12_DA_LTE_PBBRX_SDM_INT_SEL_CAP13_LSB               (0)
#define MMRF_ABB_DIG_RX0_CON12_DA_LTE_PBBRX_SDM_INT_SEL_CAP13_WIDTH             (6)
#define MMRF_ABB_DIG_RX0_CON12_DA_LTE_PBBRX_SDM_INT_SEL_CAP13_MASK              (0x003F)

#define MMRF_ABB_DIG_RX0_CON13_DA_LTE_PBBRX_SEQ_CFG_LSB                         (0)
#define MMRF_ABB_DIG_RX0_CON13_DA_LTE_PBBRX_SEQ_CFG_WIDTH                       (8)
#define MMRF_ABB_DIG_RX0_CON13_DA_LTE_PBBRX_SEQ_CFG_MASK                        (0x00FF)

#define MMRF_ABB_DIG_RX0_CON14_DA_LTE_PBBRX_SEQ_CFG1_LSB                        (0)
#define MMRF_ABB_DIG_RX0_CON14_DA_LTE_PBBRX_SEQ_CFG1_WIDTH                      (8)
#define MMRF_ABB_DIG_RX0_CON14_DA_LTE_PBBRX_SEQ_CFG1_MASK                       (0x00FF)

#define MMRF_ABB_DIG_RX0_CON15_DA_LTE_PBBRX_TOP_RSV_LSB                         (0)
#define MMRF_ABB_DIG_RX0_CON15_DA_LTE_PBBRX_TOP_RSV_WIDTH                       (16)
#define MMRF_ABB_DIG_RX0_CON15_DA_LTE_PBBRX_TOP_RSV_MASK                        (0xFFFF)

#define MMRF_ABB_DIG_RX0_CON16_DA_LTE_PBBRX_SDM_INT_SEL_R1_OVERLOAD_LSB         (0)
#define MMRF_ABB_DIG_RX0_CON16_DA_LTE_PBBRX_SDM_INT_SEL_R1_OVERLOAD_WIDTH       (3)
#define MMRF_ABB_DIG_RX0_CON16_DA_LTE_PBBRX_SDM_INT_SEL_R1_OVERLOAD_MASK        (0x0007)

#define MMRF_ABB_DIG_RX0_CON20_DA_LTE_DBBRX_SEQ_EN_LSB                          (8)
#define MMRF_ABB_DIG_RX0_CON20_DA_LTE_DBBRX_SEQ_EN_WIDTH                        (1)
#define MMRF_ABB_DIG_RX0_CON20_DA_LTE_DBBRX_SEQ_EN_MASK                         (0x0100)
#define MMRF_ABB_DIG_RX0_CON20_DA_LTE_DBBRX_SEQ_EN_BIT                          (0x0100)

#define MMRF_ABB_DIG_RX0_CON20_DA_LTE_DBBRX_SEQ_RSTB_LSB                        (4)
#define MMRF_ABB_DIG_RX0_CON20_DA_LTE_DBBRX_SEQ_RSTB_WIDTH                      (1)
#define MMRF_ABB_DIG_RX0_CON20_DA_LTE_DBBRX_SEQ_RSTB_MASK                       (0x0010)
#define MMRF_ABB_DIG_RX0_CON20_DA_LTE_DBBRX_SEQ_RSTB_BIT                        (0x0010)

#define MMRF_ABB_DIG_RX0_CON21_DA_LTE_DBBRX_SDM_INT_SEL_CAP_LSB                 (0)
#define MMRF_ABB_DIG_RX0_CON21_DA_LTE_DBBRX_SDM_INT_SEL_CAP_WIDTH               (6)
#define MMRF_ABB_DIG_RX0_CON21_DA_LTE_DBBRX_SDM_INT_SEL_CAP_MASK                (0x003F)

#define MMRF_ABB_DIG_RX0_CON22_DA_LTE_DBBRX_SDM_INT_SEL_CAP13_LSB               (0)
#define MMRF_ABB_DIG_RX0_CON22_DA_LTE_DBBRX_SDM_INT_SEL_CAP13_WIDTH             (6)
#define MMRF_ABB_DIG_RX0_CON22_DA_LTE_DBBRX_SDM_INT_SEL_CAP13_MASK              (0x003F)

#define MMRF_ABB_DIG_RX0_CON23_DA_LTE_DBBRX_SEQ_CFG_LSB                         (0)
#define MMRF_ABB_DIG_RX0_CON23_DA_LTE_DBBRX_SEQ_CFG_WIDTH                       (8)
#define MMRF_ABB_DIG_RX0_CON23_DA_LTE_DBBRX_SEQ_CFG_MASK                        (0x00FF)

#define MMRF_ABB_DIG_RX0_CON24_DA_LTE_DBBRX_SEQ_CFG1_LSB                        (0)
#define MMRF_ABB_DIG_RX0_CON24_DA_LTE_DBBRX_SEQ_CFG1_WIDTH                      (8)
#define MMRF_ABB_DIG_RX0_CON24_DA_LTE_DBBRX_SEQ_CFG1_MASK                       (0x00FF)

#define MMRF_ABB_DIG_RX0_CON25_DA_LTE_DBBRX_TOP_RSV_LSB                         (0)
#define MMRF_ABB_DIG_RX0_CON25_DA_LTE_DBBRX_TOP_RSV_WIDTH                       (16)
#define MMRF_ABB_DIG_RX0_CON25_DA_LTE_DBBRX_TOP_RSV_MASK                        (0xFFFF)

#define MMRF_ABB_DIG_RX0_CON26_DA_LTE_DBBRX_SDM_INT_SEL_R1_OVERLOAD_LSB         (0)
#define MMRF_ABB_DIG_RX0_CON26_DA_LTE_DBBRX_SDM_INT_SEL_R1_OVERLOAD_WIDTH       (3)
#define MMRF_ABB_DIG_RX0_CON26_DA_LTE_DBBRX_SDM_INT_SEL_R1_OVERLOAD_MASK        (0x0007)

#define MMRF_ABB_DIG_RX0_CON30_af_bbrx_2g_cic_ctl_LSB                           (4)
#define MMRF_ABB_DIG_RX0_CON30_af_bbrx_2g_cic_ctl_WIDTH                         (1)
#define MMRF_ABB_DIG_RX0_CON30_af_bbrx_2g_cic_ctl_MASK                          (0x0010)
#define MMRF_ABB_DIG_RX0_CON30_af_bbrx_2g_cic_ctl_BIT                           (0x0010)

#define MMRF_ABB_DIG_RX0_CON30_packer_pbbrx_en_fr_afunc_LSB                     (3)
#define MMRF_ABB_DIG_RX0_CON30_packer_pbbrx_en_fr_afunc_WIDTH                   (1)
#define MMRF_ABB_DIG_RX0_CON30_packer_pbbrx_en_fr_afunc_MASK                    (0x0008)
#define MMRF_ABB_DIG_RX0_CON30_packer_pbbrx_en_fr_afunc_BIT                     (0x0008)

#define MMRF_ABB_DIG_RX0_CON30_packer_dbbrx_en_fr_afunc_LSB                     (2)
#define MMRF_ABB_DIG_RX0_CON30_packer_dbbrx_en_fr_afunc_WIDTH                   (1)
#define MMRF_ABB_DIG_RX0_CON30_packer_dbbrx_en_fr_afunc_MASK                    (0x0004)
#define MMRF_ABB_DIG_RX0_CON30_packer_dbbrx_en_fr_afunc_BIT                     (0x0004)

#define MMRF_ABB_DIG_RX0_CON30_af_pbbrx_rx_cic_ctl_LSB                          (1)
#define MMRF_ABB_DIG_RX0_CON30_af_pbbrx_rx_cic_ctl_WIDTH                        (1)
#define MMRF_ABB_DIG_RX0_CON30_af_pbbrx_rx_cic_ctl_MASK                         (0x0002)
#define MMRF_ABB_DIG_RX0_CON30_af_pbbrx_rx_cic_ctl_BIT                          (0x0002)

#define MMRF_ABB_DIG_RX0_CON30_af_dbbrx_rx_cic_ctl_LSB                          (0)
#define MMRF_ABB_DIG_RX0_CON30_af_dbbrx_rx_cic_ctl_WIDTH                        (1)
#define MMRF_ABB_DIG_RX0_CON30_af_dbbrx_rx_cic_ctl_MASK                         (0x0001)
#define MMRF_ABB_DIG_RX0_CON30_af_dbbrx_rx_cic_ctl_BIT                          (0x0001)

#define MMRF_ABB_DIG_RX0_CON31_da_mm_pbbrx_modesel_ctl_LSB                      (7)
#define MMRF_ABB_DIG_RX0_CON31_da_mm_pbbrx_modesel_ctl_WIDTH                    (1)
#define MMRF_ABB_DIG_RX0_CON31_da_mm_pbbrx_modesel_ctl_MASK                     (0x0080)
#define MMRF_ABB_DIG_RX0_CON31_da_mm_pbbrx_modesel_ctl_BIT                      (0x0080)

#define MMRF_ABB_DIG_RX0_CON31_da_mm_pbbrx_modesel_sw_LSB                       (4)
#define MMRF_ABB_DIG_RX0_CON31_da_mm_pbbrx_modesel_sw_WIDTH                     (3)
#define MMRF_ABB_DIG_RX0_CON31_da_mm_pbbrx_modesel_sw_MASK                      (0x0070)

#define MMRF_ABB_DIG_RX0_CON31_da_mm_dbbrx_modesel_ctl_LSB                      (3)
#define MMRF_ABB_DIG_RX0_CON31_da_mm_dbbrx_modesel_ctl_WIDTH                    (1)
#define MMRF_ABB_DIG_RX0_CON31_da_mm_dbbrx_modesel_ctl_MASK                     (0x0008)
#define MMRF_ABB_DIG_RX0_CON31_da_mm_dbbrx_modesel_ctl_BIT                      (0x0008)

#define MMRF_ABB_DIG_RX0_CON31_da_mm_dbbrx_modesel_sw_LSB                       (0)
#define MMRF_ABB_DIG_RX0_CON31_da_mm_dbbrx_modesel_sw_WIDTH                     (3)
#define MMRF_ABB_DIG_RX0_CON31_da_mm_dbbrx_modesel_sw_MASK                      (0x0007)

#define MMRF_ABB_DIG_RX0_CON32_da_2g_pbbrx_modesel_ctl_LSB                      (7)
#define MMRF_ABB_DIG_RX0_CON32_da_2g_pbbrx_modesel_ctl_WIDTH                    (1)
#define MMRF_ABB_DIG_RX0_CON32_da_2g_pbbrx_modesel_ctl_MASK                     (0x0080)
#define MMRF_ABB_DIG_RX0_CON32_da_2g_pbbrx_modesel_ctl_BIT                      (0x0080)

#define MMRF_ABB_DIG_RX0_CON32_da_2g_pbbrx_modesel_sw_LSB                       (4)
#define MMRF_ABB_DIG_RX0_CON32_da_2g_pbbrx_modesel_sw_WIDTH                     (3)
#define MMRF_ABB_DIG_RX0_CON32_da_2g_pbbrx_modesel_sw_MASK                      (0x0070)

#define MMRF_ABB_DIG_RX0_CON32_da_2g_dbbrx_modesel_ctl_LSB                      (3)
#define MMRF_ABB_DIG_RX0_CON32_da_2g_dbbrx_modesel_ctl_WIDTH                    (1)
#define MMRF_ABB_DIG_RX0_CON32_da_2g_dbbrx_modesel_ctl_MASK                     (0x0008)
#define MMRF_ABB_DIG_RX0_CON32_da_2g_dbbrx_modesel_ctl_BIT                      (0x0008)

#define MMRF_ABB_DIG_RX0_CON32_da_2g_dbbrx_modesel_sw_LSB                       (0)
#define MMRF_ABB_DIG_RX0_CON32_da_2g_dbbrx_modesel_sw_WIDTH                     (3)
#define MMRF_ABB_DIG_RX0_CON32_da_2g_dbbrx_modesel_sw_MASK                      (0x0007)

#define MMRF_ABB_DIG_RX0_CON33_dbg_mon0_sel_LSB                                 (8)
#define MMRF_ABB_DIG_RX0_CON33_dbg_mon0_sel_WIDTH                               (8)
#define MMRF_ABB_DIG_RX0_CON33_dbg_mon0_sel_MASK                                (0xFF00)

#define MMRF_ABB_DIG_RX0_CON33_dbg_mon1_sel_LSB                                 (0)
#define MMRF_ABB_DIG_RX0_CON33_dbg_mon1_sel_WIDTH                               (8)
#define MMRF_ABB_DIG_RX0_CON33_dbg_mon1_sel_MASK                                (0x00FF)

#define MMRF_ABB_DIG_RX0_CON34_dbg_mon2_sel_LSB                                 (8)
#define MMRF_ABB_DIG_RX0_CON34_dbg_mon2_sel_WIDTH                               (8)
#define MMRF_ABB_DIG_RX0_CON34_dbg_mon2_sel_MASK                                (0xFF00)

#define MMRF_ABB_DIG_RX0_CON34_dbg_mon3_sel_LSB                                 (0)
#define MMRF_ABB_DIG_RX0_CON34_dbg_mon3_sel_WIDTH                               (8)
#define MMRF_ABB_DIG_RX0_CON34_dbg_mon3_sel_MASK                                (0x00FF)

#define MMRF_ABB_DIG_RX0_CON35_dbg_mon4_sel_LSB                                 (8)
#define MMRF_ABB_DIG_RX0_CON35_dbg_mon4_sel_WIDTH                               (8)
#define MMRF_ABB_DIG_RX0_CON35_dbg_mon4_sel_MASK                                (0xFF00)


#define MMRF_ABB_DIG_RX1_CON0_bbrx_pbbrx_adc_en_ctl_LSB                         (7)
#define MMRF_ABB_DIG_RX1_CON0_bbrx_pbbrx_adc_en_ctl_WIDTH                       (1)
#define MMRF_ABB_DIG_RX1_CON0_bbrx_pbbrx_adc_en_ctl_MASK                        (0x0080)
#define MMRF_ABB_DIG_RX1_CON0_bbrx_pbbrx_adc_en_ctl_BIT                         (0x0080)

#define MMRF_ABB_DIG_RX1_CON0_bbrx_dbbrx_adc_en_ctl_LSB                         (6)
#define MMRF_ABB_DIG_RX1_CON0_bbrx_dbbrx_adc_en_ctl_WIDTH                       (1)
#define MMRF_ABB_DIG_RX1_CON0_bbrx_dbbrx_adc_en_ctl_MASK                        (0x0040)
#define MMRF_ABB_DIG_RX1_CON0_bbrx_dbbrx_adc_en_ctl_BIT                         (0x0040)

#define MMRF_ABB_DIG_RX1_CON0_bbrx_pbbrx_cic_en_ctl_LSB                         (5)
#define MMRF_ABB_DIG_RX1_CON0_bbrx_pbbrx_cic_en_ctl_WIDTH                       (1)
#define MMRF_ABB_DIG_RX1_CON0_bbrx_pbbrx_cic_en_ctl_MASK                        (0x0020)
#define MMRF_ABB_DIG_RX1_CON0_bbrx_pbbrx_cic_en_ctl_BIT                         (0x0020)

#define MMRF_ABB_DIG_RX1_CON0_bbrx_dbbrx_cic_en_ctl_LSB                         (4)
#define MMRF_ABB_DIG_RX1_CON0_bbrx_dbbrx_cic_en_ctl_WIDTH                       (1)
#define MMRF_ABB_DIG_RX1_CON0_bbrx_dbbrx_cic_en_ctl_MASK                        (0x0010)
#define MMRF_ABB_DIG_RX1_CON0_bbrx_dbbrx_cic_en_ctl_BIT                         (0x0010)

#define MMRF_ABB_DIG_RX1_CON0_bbrx_pbbrx_adc_sw_en_LSB                          (3)
#define MMRF_ABB_DIG_RX1_CON0_bbrx_pbbrx_adc_sw_en_WIDTH                        (1)
#define MMRF_ABB_DIG_RX1_CON0_bbrx_pbbrx_adc_sw_en_MASK                         (0x0008)
#define MMRF_ABB_DIG_RX1_CON0_bbrx_pbbrx_adc_sw_en_BIT                          (0x0008)

#define MMRF_ABB_DIG_RX1_CON0_bbrx_dbbrx_adc_sw_en_LSB                          (2)
#define MMRF_ABB_DIG_RX1_CON0_bbrx_dbbrx_adc_sw_en_WIDTH                        (1)
#define MMRF_ABB_DIG_RX1_CON0_bbrx_dbbrx_adc_sw_en_MASK                         (0x0004)
#define MMRF_ABB_DIG_RX1_CON0_bbrx_dbbrx_adc_sw_en_BIT                          (0x0004)

#define MMRF_ABB_DIG_RX1_CON0_bbrx_pbbrx_cic_sw_en_LSB                          (1)
#define MMRF_ABB_DIG_RX1_CON0_bbrx_pbbrx_cic_sw_en_WIDTH                        (1)
#define MMRF_ABB_DIG_RX1_CON0_bbrx_pbbrx_cic_sw_en_MASK                         (0x0002)
#define MMRF_ABB_DIG_RX1_CON0_bbrx_pbbrx_cic_sw_en_BIT                          (0x0002)

#define MMRF_ABB_DIG_RX1_CON0_bbrx_dbbrx_cic_sw_en_LSB                          (0)
#define MMRF_ABB_DIG_RX1_CON0_bbrx_dbbrx_cic_sw_en_WIDTH                        (1)
#define MMRF_ABB_DIG_RX1_CON0_bbrx_dbbrx_cic_sw_en_MASK                         (0x0001)
#define MMRF_ABB_DIG_RX1_CON0_bbrx_dbbrx_cic_sw_en_BIT                          (0x0001)

#define MMRF_ABB_DIG_RX1_CON1_rxdfe_fc_pbbrx_mode_ctrl_LSB                      (12)
#define MMRF_ABB_DIG_RX1_CON1_rxdfe_fc_pbbrx_mode_ctrl_WIDTH                    (1)
#define MMRF_ABB_DIG_RX1_CON1_rxdfe_fc_pbbrx_mode_ctrl_MASK                     (0x1000)
#define MMRF_ABB_DIG_RX1_CON1_rxdfe_fc_pbbrx_mode_ctrl_BIT                      (0x1000)

#define MMRF_ABB_DIG_RX1_CON1_rxdfe_fc_pbbrx_mode_sw_LSB                        (8)
#define MMRF_ABB_DIG_RX1_CON1_rxdfe_fc_pbbrx_mode_sw_WIDTH                      (4)
#define MMRF_ABB_DIG_RX1_CON1_rxdfe_fc_pbbrx_mode_sw_MASK                       (0x0F00)

#define MMRF_ABB_DIG_RX1_CON1_rxdfe_fc_dbbrx_mode_ctrl_LSB                      (4)
#define MMRF_ABB_DIG_RX1_CON1_rxdfe_fc_dbbrx_mode_ctrl_WIDTH                    (1)
#define MMRF_ABB_DIG_RX1_CON1_rxdfe_fc_dbbrx_mode_ctrl_MASK                     (0x0010)
#define MMRF_ABB_DIG_RX1_CON1_rxdfe_fc_dbbrx_mode_ctrl_BIT                      (0x0010)

#define MMRF_ABB_DIG_RX1_CON1_rxdfe_fc_dbbrx_mode_sw_LSB                        (0)
#define MMRF_ABB_DIG_RX1_CON1_rxdfe_fc_dbbrx_mode_sw_WIDTH                      (4)
#define MMRF_ABB_DIG_RX1_CON1_rxdfe_fc_dbbrx_mode_sw_MASK                       (0x000F)

#define MMRF_ABB_DIG_RX1_CON2_ckgen_pbbrx_ckcnt_phase_cfg_LSB                   (5)
#define MMRF_ABB_DIG_RX1_CON2_ckgen_pbbrx_ckcnt_phase_cfg_WIDTH                 (5)
#define MMRF_ABB_DIG_RX1_CON2_ckgen_pbbrx_ckcnt_phase_cfg_MASK                  (0x03E0)

#define MMRF_ABB_DIG_RX1_CON2_ckgen_dbbrx_ckcnt_phase_cfg_LSB                   (0)
#define MMRF_ABB_DIG_RX1_CON2_ckgen_dbbrx_ckcnt_phase_cfg_WIDTH                 (5)
#define MMRF_ABB_DIG_RX1_CON2_ckgen_dbbrx_ckcnt_phase_cfg_MASK                  (0x001F)

#define MMRF_ABB_DIG_RX1_CON3_pbbrx_inputsel0_normal_LSB                        (6)
#define MMRF_ABB_DIG_RX1_CON3_pbbrx_inputsel0_normal_WIDTH                      (3)
#define MMRF_ABB_DIG_RX1_CON3_pbbrx_inputsel0_normal_MASK                       (0x01C0)

#define MMRF_ABB_DIG_RX1_CON3_pbbrx_inputsel1_normal_LSB                        (3)
#define MMRF_ABB_DIG_RX1_CON3_pbbrx_inputsel1_normal_WIDTH                      (3)
#define MMRF_ABB_DIG_RX1_CON3_pbbrx_inputsel1_normal_MASK                       (0x0038)

#define MMRF_ABB_DIG_RX1_CON3_pbbrx_inputsel2_normal_LSB                        (0)
#define MMRF_ABB_DIG_RX1_CON3_pbbrx_inputsel2_normal_WIDTH                      (3)
#define MMRF_ABB_DIG_RX1_CON3_pbbrx_inputsel2_normal_MASK                       (0x0007)

#define MMRF_ABB_DIG_RX1_CON4_dbbrx_inputsel0_normal_LSB                        (6)
#define MMRF_ABB_DIG_RX1_CON4_dbbrx_inputsel0_normal_WIDTH                      (3)
#define MMRF_ABB_DIG_RX1_CON4_dbbrx_inputsel0_normal_MASK                       (0x01C0)

#define MMRF_ABB_DIG_RX1_CON4_dbbrx_inputsel1_normal_LSB                        (3)
#define MMRF_ABB_DIG_RX1_CON4_dbbrx_inputsel1_normal_WIDTH                      (3)
#define MMRF_ABB_DIG_RX1_CON4_dbbrx_inputsel1_normal_MASK                       (0x0038)

#define MMRF_ABB_DIG_RX1_CON4_dbbrx_inputsel2_normal_LSB                        (0)
#define MMRF_ABB_DIG_RX1_CON4_dbbrx_inputsel2_normal_WIDTH                      (3)
#define MMRF_ABB_DIG_RX1_CON4_dbbrx_inputsel2_normal_MASK                       (0x0007)

#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_swap_ctl_LSB                              (7)
#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_swap_ctl_WIDTH                            (1)
#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_swap_ctl_MASK                             (0x0080)
#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_swap_ctl_BIT                              (0x0080)

#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_swap_sw_LSB                               (6)
#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_swap_sw_WIDTH                             (1)
#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_swap_sw_MASK                              (0x0040)
#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_swap_sw_BIT                               (0x0040)

#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_adc_sel_ctl_LSB                           (5)
#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_adc_sel_ctl_WIDTH                         (1)
#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_adc_sel_ctl_MASK                          (0x0020)
#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_adc_sel_ctl_BIT                           (0x0020)

#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_adc_sel_sw_LSB                            (4)
#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_adc_sel_sw_WIDTH                          (1)
#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_adc_sel_sw_MASK                           (0x0010)
#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_adc_sel_sw_BIT                            (0x0010)

#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_adc_en_ctl_LSB                            (3)
#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_adc_en_ctl_WIDTH                          (1)
#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_adc_en_ctl_MASK                           (0x0008)
#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_adc_en_ctl_BIT                            (0x0008)

#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_cic_en_ctl_LSB                            (2)
#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_cic_en_ctl_WIDTH                          (1)
#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_cic_en_ctl_MASK                           (0x0004)
#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_cic_en_ctl_BIT                            (0x0004)

#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_adc_sw_en_LSB                             (1)
#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_adc_sw_en_WIDTH                           (1)
#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_adc_sw_en_MASK                            (0x0002)
#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_adc_sw_en_BIT                             (0x0002)

#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_cic_sw_en_LSB                             (0)
#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_cic_sw_en_WIDTH                           (1)
#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_cic_sw_en_MASK                            (0x0001)
#define MMRF_ABB_DIG_RX1_CON5_bbrx_2g_cic_sw_en_BIT                             (0x0001)

#define MMRF_ABB_DIG_RX1_CON6_packer_pbbrx_div_sel_LSB                          (3)
#define MMRF_ABB_DIG_RX1_CON6_packer_pbbrx_div_sel_WIDTH                        (1)
#define MMRF_ABB_DIG_RX1_CON6_packer_pbbrx_div_sel_MASK                         (0x0008)
#define MMRF_ABB_DIG_RX1_CON6_packer_pbbrx_div_sel_BIT                          (0x0008)

#define MMRF_ABB_DIG_RX1_CON6_packer_dbbrx_div_sel_LSB                          (2)
#define MMRF_ABB_DIG_RX1_CON6_packer_dbbrx_div_sel_WIDTH                        (1)
#define MMRF_ABB_DIG_RX1_CON6_packer_dbbrx_div_sel_MASK                         (0x0004)
#define MMRF_ABB_DIG_RX1_CON6_packer_dbbrx_div_sel_BIT                          (0x0004)

#define MMRF_ABB_DIG_RX1_CON6_packer_pbbrx_en_LSB                               (1)
#define MMRF_ABB_DIG_RX1_CON6_packer_pbbrx_en_WIDTH                             (1)
#define MMRF_ABB_DIG_RX1_CON6_packer_pbbrx_en_MASK                              (0x0002)
#define MMRF_ABB_DIG_RX1_CON6_packer_pbbrx_en_BIT                               (0x0002)

#define MMRF_ABB_DIG_RX1_CON6_packer_dbbrx_en_LSB                               (0)
#define MMRF_ABB_DIG_RX1_CON6_packer_dbbrx_en_WIDTH                             (1)
#define MMRF_ABB_DIG_RX1_CON6_packer_dbbrx_en_MASK                              (0x0001)
#define MMRF_ABB_DIG_RX1_CON6_packer_dbbrx_en_BIT                               (0x0001)

#define MMRF_ABB_DIG_RX1_CON7_pbbrx_mm_swap_i_pn_LSB                            (5)
#define MMRF_ABB_DIG_RX1_CON7_pbbrx_mm_swap_i_pn_WIDTH                          (1)
#define MMRF_ABB_DIG_RX1_CON7_pbbrx_mm_swap_i_pn_MASK                           (0x0020)
#define MMRF_ABB_DIG_RX1_CON7_pbbrx_mm_swap_i_pn_BIT                            (0x0020)

#define MMRF_ABB_DIG_RX1_CON7_pbbrx_mm_swap_q_pn_LSB                            (4)
#define MMRF_ABB_DIG_RX1_CON7_pbbrx_mm_swap_q_pn_WIDTH                          (1)
#define MMRF_ABB_DIG_RX1_CON7_pbbrx_mm_swap_q_pn_MASK                           (0x0010)
#define MMRF_ABB_DIG_RX1_CON7_pbbrx_mm_swap_q_pn_BIT                            (0x0010)

#define MMRF_ABB_DIG_RX1_CON7_pbbrx_mm_swap_iq_LSB                              (3)
#define MMRF_ABB_DIG_RX1_CON7_pbbrx_mm_swap_iq_WIDTH                            (1)
#define MMRF_ABB_DIG_RX1_CON7_pbbrx_mm_swap_iq_MASK                             (0x0008)
#define MMRF_ABB_DIG_RX1_CON7_pbbrx_mm_swap_iq_BIT                              (0x0008)

#define MMRF_ABB_DIG_RX1_CON7_dbbrx_mm_swap_i_pn_LSB                            (2)
#define MMRF_ABB_DIG_RX1_CON7_dbbrx_mm_swap_i_pn_WIDTH                          (1)
#define MMRF_ABB_DIG_RX1_CON7_dbbrx_mm_swap_i_pn_MASK                           (0x0004)
#define MMRF_ABB_DIG_RX1_CON7_dbbrx_mm_swap_i_pn_BIT                            (0x0004)

#define MMRF_ABB_DIG_RX1_CON7_dbbrx_mm_swap_q_pn_LSB                            (1)
#define MMRF_ABB_DIG_RX1_CON7_dbbrx_mm_swap_q_pn_WIDTH                          (1)
#define MMRF_ABB_DIG_RX1_CON7_dbbrx_mm_swap_q_pn_MASK                           (0x0002)
#define MMRF_ABB_DIG_RX1_CON7_dbbrx_mm_swap_q_pn_BIT                            (0x0002)

#define MMRF_ABB_DIG_RX1_CON7_dbbrx_mm_swap_iq_LSB                              (0)
#define MMRF_ABB_DIG_RX1_CON7_dbbrx_mm_swap_iq_WIDTH                            (1)
#define MMRF_ABB_DIG_RX1_CON7_dbbrx_mm_swap_iq_MASK                             (0x0001)
#define MMRF_ABB_DIG_RX1_CON7_dbbrx_mm_swap_iq_BIT                              (0x0001)

#define MMRF_ABB_DIG_RX1_CON8_pbbrx_2g_swap_i_pn_LSB                            (5)
#define MMRF_ABB_DIG_RX1_CON8_pbbrx_2g_swap_i_pn_WIDTH                          (1)
#define MMRF_ABB_DIG_RX1_CON8_pbbrx_2g_swap_i_pn_MASK                           (0x0020)
#define MMRF_ABB_DIG_RX1_CON8_pbbrx_2g_swap_i_pn_BIT                            (0x0020)

#define MMRF_ABB_DIG_RX1_CON8_pbbrx_2g_swap_q_pn_LSB                            (4)
#define MMRF_ABB_DIG_RX1_CON8_pbbrx_2g_swap_q_pn_WIDTH                          (1)
#define MMRF_ABB_DIG_RX1_CON8_pbbrx_2g_swap_q_pn_MASK                           (0x0010)
#define MMRF_ABB_DIG_RX1_CON8_pbbrx_2g_swap_q_pn_BIT                            (0x0010)

#define MMRF_ABB_DIG_RX1_CON8_pbbrx_2g_swap_iq_LSB                              (3)
#define MMRF_ABB_DIG_RX1_CON8_pbbrx_2g_swap_iq_WIDTH                            (1)
#define MMRF_ABB_DIG_RX1_CON8_pbbrx_2g_swap_iq_MASK                             (0x0008)
#define MMRF_ABB_DIG_RX1_CON8_pbbrx_2g_swap_iq_BIT                              (0x0008)

#define MMRF_ABB_DIG_RX1_CON8_dbbrx_2g_swap_i_pn_LSB                            (2)
#define MMRF_ABB_DIG_RX1_CON8_dbbrx_2g_swap_i_pn_WIDTH                          (1)
#define MMRF_ABB_DIG_RX1_CON8_dbbrx_2g_swap_i_pn_MASK                           (0x0004)
#define MMRF_ABB_DIG_RX1_CON8_dbbrx_2g_swap_i_pn_BIT                            (0x0004)

#define MMRF_ABB_DIG_RX1_CON8_dbbrx_2g_swap_q_pn_LSB                            (1)
#define MMRF_ABB_DIG_RX1_CON8_dbbrx_2g_swap_q_pn_WIDTH                          (1)
#define MMRF_ABB_DIG_RX1_CON8_dbbrx_2g_swap_q_pn_MASK                           (0x0002)
#define MMRF_ABB_DIG_RX1_CON8_dbbrx_2g_swap_q_pn_BIT                            (0x0002)

#define MMRF_ABB_DIG_RX1_CON8_dbbrx_2g_swap_iq_LSB                              (0)
#define MMRF_ABB_DIG_RX1_CON8_dbbrx_2g_swap_iq_WIDTH                            (1)
#define MMRF_ABB_DIG_RX1_CON8_dbbrx_2g_swap_iq_MASK                             (0x0001)
#define MMRF_ABB_DIG_RX1_CON8_dbbrx_2g_swap_iq_BIT                              (0x0001)

#define MMRF_ABB_DIG_RX1_CON9_pbbrx_mm_modesel_ctrl_LSB                         (7)
#define MMRF_ABB_DIG_RX1_CON9_pbbrx_mm_modesel_ctrl_WIDTH                       (1)
#define MMRF_ABB_DIG_RX1_CON9_pbbrx_mm_modesel_ctrl_MASK                        (0x0080)
#define MMRF_ABB_DIG_RX1_CON9_pbbrx_mm_modesel_ctrl_BIT                         (0x0080)

#define MMRF_ABB_DIG_RX1_CON9_pbbrx_mm_modesel_sw_LSB                           (4)
#define MMRF_ABB_DIG_RX1_CON9_pbbrx_mm_modesel_sw_WIDTH                         (3)
#define MMRF_ABB_DIG_RX1_CON9_pbbrx_mm_modesel_sw_MASK                          (0x0070)

#define MMRF_ABB_DIG_RX1_CON9_dbbrx_mm_modesel_ctrl_LSB                         (3)
#define MMRF_ABB_DIG_RX1_CON9_dbbrx_mm_modesel_ctrl_WIDTH                       (1)
#define MMRF_ABB_DIG_RX1_CON9_dbbrx_mm_modesel_ctrl_MASK                        (0x0008)
#define MMRF_ABB_DIG_RX1_CON9_dbbrx_mm_modesel_ctrl_BIT                         (0x0008)

#define MMRF_ABB_DIG_RX1_CON9_dbbrx_mm_modesel_sw_LSB                           (0)
#define MMRF_ABB_DIG_RX1_CON9_dbbrx_mm_modesel_sw_WIDTH                         (3)
#define MMRF_ABB_DIG_RX1_CON9_dbbrx_mm_modesel_sw_MASK                          (0x0007)

#define MMRF_ABB_DIG_RX1_CONA_pbbrx_2g_modesel_ctrl_LSB                         (7)
#define MMRF_ABB_DIG_RX1_CONA_pbbrx_2g_modesel_ctrl_WIDTH                       (1)
#define MMRF_ABB_DIG_RX1_CONA_pbbrx_2g_modesel_ctrl_MASK                        (0x0080)
#define MMRF_ABB_DIG_RX1_CONA_pbbrx_2g_modesel_ctrl_BIT                         (0x0080)

#define MMRF_ABB_DIG_RX1_CONA_pbbrx_2g_modesel_sw_LSB                           (4)
#define MMRF_ABB_DIG_RX1_CONA_pbbrx_2g_modesel_sw_WIDTH                         (3)
#define MMRF_ABB_DIG_RX1_CONA_pbbrx_2g_modesel_sw_MASK                          (0x0070)

#define MMRF_ABB_DIG_RX1_CONA_dbbrx_2g_modesel_ctrl_LSB                         (3)
#define MMRF_ABB_DIG_RX1_CONA_dbbrx_2g_modesel_ctrl_WIDTH                       (1)
#define MMRF_ABB_DIG_RX1_CONA_dbbrx_2g_modesel_ctrl_MASK                        (0x0008)
#define MMRF_ABB_DIG_RX1_CONA_dbbrx_2g_modesel_ctrl_BIT                         (0x0008)

#define MMRF_ABB_DIG_RX1_CONA_dbbrx_2g_modesel_sw_LSB                           (0)
#define MMRF_ABB_DIG_RX1_CONA_dbbrx_2g_modesel_sw_WIDTH                         (3)
#define MMRF_ABB_DIG_RX1_CONA_dbbrx_2g_modesel_sw_MASK                          (0x0007)

#define MMRF_ABB_DIG_RX1_CONB_da_mdpll_cond_1664m_ctrl_LSB                      (1)
#define MMRF_ABB_DIG_RX1_CONB_da_mdpll_cond_1664m_ctrl_WIDTH                    (1)
#define MMRF_ABB_DIG_RX1_CONB_da_mdpll_cond_1664m_ctrl_MASK                     (0x0002)
#define MMRF_ABB_DIG_RX1_CONB_da_mdpll_cond_1664m_ctrl_BIT                      (0x0002)

#define MMRF_ABB_DIG_RX1_CONB_da_mdpll_cond_1664m_sw_LSB                        (0)
#define MMRF_ABB_DIG_RX1_CONB_da_mdpll_cond_1664m_sw_WIDTH                      (1)
#define MMRF_ABB_DIG_RX1_CONB_da_mdpll_cond_1664m_sw_MASK                       (0x0001)
#define MMRF_ABB_DIG_RX1_CONB_da_mdpll_cond_1664m_sw_BIT                        (0x0001)

#define MMRF_ABB_DIG_RX1_CONC_rxdfe_fc_pbbrx_adc_mode_ctrl_LSB                  (12)
#define MMRF_ABB_DIG_RX1_CONC_rxdfe_fc_pbbrx_adc_mode_ctrl_WIDTH                (1)
#define MMRF_ABB_DIG_RX1_CONC_rxdfe_fc_pbbrx_adc_mode_ctrl_MASK                 (0x1000)
#define MMRF_ABB_DIG_RX1_CONC_rxdfe_fc_pbbrx_adc_mode_ctrl_BIT                  (0x1000)

#define MMRF_ABB_DIG_RX1_CONC_rxdfe_fc_pbbrx_adc_mode_sw_LSB                    (8)
#define MMRF_ABB_DIG_RX1_CONC_rxdfe_fc_pbbrx_adc_mode_sw_WIDTH                  (4)
#define MMRF_ABB_DIG_RX1_CONC_rxdfe_fc_pbbrx_adc_mode_sw_MASK                   (0x0F00)

#define MMRF_ABB_DIG_RX1_CONC_rxdfe_fc_dbbrx_adc_mode_ctrl_LSB                  (4)
#define MMRF_ABB_DIG_RX1_CONC_rxdfe_fc_dbbrx_adc_mode_ctrl_WIDTH                (1)
#define MMRF_ABB_DIG_RX1_CONC_rxdfe_fc_dbbrx_adc_mode_ctrl_MASK                 (0x0010)
#define MMRF_ABB_DIG_RX1_CONC_rxdfe_fc_dbbrx_adc_mode_ctrl_BIT                  (0x0010)

#define MMRF_ABB_DIG_RX1_CONC_rxdfe_fc_dbbrx_adc_mode_sw_LSB                    (0)
#define MMRF_ABB_DIG_RX1_CONC_rxdfe_fc_dbbrx_adc_mode_sw_WIDTH                  (4)
#define MMRF_ABB_DIG_RX1_CONC_rxdfe_fc_dbbrx_adc_mode_sw_MASK                   (0x000F)

#define MMRF_ABB_DIG_RX1_CON10_DA_LTE_PBBRX_SEQ_EN_LSB                          (8)
#define MMRF_ABB_DIG_RX1_CON10_DA_LTE_PBBRX_SEQ_EN_WIDTH                        (1)
#define MMRF_ABB_DIG_RX1_CON10_DA_LTE_PBBRX_SEQ_EN_MASK                         (0x0100)
#define MMRF_ABB_DIG_RX1_CON10_DA_LTE_PBBRX_SEQ_EN_BIT                          (0x0100)

#define MMRF_ABB_DIG_RX1_CON10_DA_LTE_PBBRX_SEQ_RSTB_LSB                        (4)
#define MMRF_ABB_DIG_RX1_CON10_DA_LTE_PBBRX_SEQ_RSTB_WIDTH                      (1)
#define MMRF_ABB_DIG_RX1_CON10_DA_LTE_PBBRX_SEQ_RSTB_MASK                       (0x0010)
#define MMRF_ABB_DIG_RX1_CON10_DA_LTE_PBBRX_SEQ_RSTB_BIT                        (0x0010)

#define MMRF_ABB_DIG_RX1_CON11_DA_LTE_PBBRX_SDM_INT_SEL_CAP_LSB                 (0)
#define MMRF_ABB_DIG_RX1_CON11_DA_LTE_PBBRX_SDM_INT_SEL_CAP_WIDTH               (6)
#define MMRF_ABB_DIG_RX1_CON11_DA_LTE_PBBRX_SDM_INT_SEL_CAP_MASK                (0x003F)

#define MMRF_ABB_DIG_RX1_CON12_DA_LTE_PBBRX_SDM_INT_SEL_CAP13_LSB               (0)
#define MMRF_ABB_DIG_RX1_CON12_DA_LTE_PBBRX_SDM_INT_SEL_CAP13_WIDTH             (6)
#define MMRF_ABB_DIG_RX1_CON12_DA_LTE_PBBRX_SDM_INT_SEL_CAP13_MASK              (0x003F)

#define MMRF_ABB_DIG_RX1_CON13_DA_LTE_PBBRX_SEQ_CFG_LSB                         (0)
#define MMRF_ABB_DIG_RX1_CON13_DA_LTE_PBBRX_SEQ_CFG_WIDTH                       (8)
#define MMRF_ABB_DIG_RX1_CON13_DA_LTE_PBBRX_SEQ_CFG_MASK                        (0x00FF)

#define MMRF_ABB_DIG_RX1_CON14_DA_LTE_PBBRX_SEQ_CFG1_LSB                        (0)
#define MMRF_ABB_DIG_RX1_CON14_DA_LTE_PBBRX_SEQ_CFG1_WIDTH                      (8)
#define MMRF_ABB_DIG_RX1_CON14_DA_LTE_PBBRX_SEQ_CFG1_MASK                       (0x00FF)

#define MMRF_ABB_DIG_RX1_CON15_DA_LTE_PBBRX_TOP_RSV_LSB                         (0)
#define MMRF_ABB_DIG_RX1_CON15_DA_LTE_PBBRX_TOP_RSV_WIDTH                       (16)
#define MMRF_ABB_DIG_RX1_CON15_DA_LTE_PBBRX_TOP_RSV_MASK                        (0xFFFF)

#define MMRF_ABB_DIG_RX1_CON16_DA_LTE_PBBRX_SDM_INT_SEL_R1_OVERLOAD_LSB         (0)
#define MMRF_ABB_DIG_RX1_CON16_DA_LTE_PBBRX_SDM_INT_SEL_R1_OVERLOAD_WIDTH       (3)
#define MMRF_ABB_DIG_RX1_CON16_DA_LTE_PBBRX_SDM_INT_SEL_R1_OVERLOAD_MASK        (0x0007)

#define MMRF_ABB_DIG_RX1_CON20_DA_LTE_DBBRX_SEQ_EN_LSB                          (8)
#define MMRF_ABB_DIG_RX1_CON20_DA_LTE_DBBRX_SEQ_EN_WIDTH                        (1)
#define MMRF_ABB_DIG_RX1_CON20_DA_LTE_DBBRX_SEQ_EN_MASK                         (0x0100)
#define MMRF_ABB_DIG_RX1_CON20_DA_LTE_DBBRX_SEQ_EN_BIT                          (0x0100)

#define MMRF_ABB_DIG_RX1_CON20_DA_LTE_DBBRX_SEQ_RSTB_LSB                        (4)
#define MMRF_ABB_DIG_RX1_CON20_DA_LTE_DBBRX_SEQ_RSTB_WIDTH                      (1)
#define MMRF_ABB_DIG_RX1_CON20_DA_LTE_DBBRX_SEQ_RSTB_MASK                       (0x0010)
#define MMRF_ABB_DIG_RX1_CON20_DA_LTE_DBBRX_SEQ_RSTB_BIT                        (0x0010)

#define MMRF_ABB_DIG_RX1_CON21_DA_LTE_DBBRX_SDM_INT_SEL_CAP_LSB                 (0)
#define MMRF_ABB_DIG_RX1_CON21_DA_LTE_DBBRX_SDM_INT_SEL_CAP_WIDTH               (6)
#define MMRF_ABB_DIG_RX1_CON21_DA_LTE_DBBRX_SDM_INT_SEL_CAP_MASK                (0x003F)

#define MMRF_ABB_DIG_RX1_CON22_DA_LTE_DBBRX_SDM_INT_SEL_CAP13_LSB               (0)
#define MMRF_ABB_DIG_RX1_CON22_DA_LTE_DBBRX_SDM_INT_SEL_CAP13_WIDTH             (6)
#define MMRF_ABB_DIG_RX1_CON22_DA_LTE_DBBRX_SDM_INT_SEL_CAP13_MASK              (0x003F)

#define MMRF_ABB_DIG_RX1_CON23_DA_LTE_DBBRX_SEQ_CFG_LSB                         (0)
#define MMRF_ABB_DIG_RX1_CON23_DA_LTE_DBBRX_SEQ_CFG_WIDTH                       (8)
#define MMRF_ABB_DIG_RX1_CON23_DA_LTE_DBBRX_SEQ_CFG_MASK                        (0x00FF)

#define MMRF_ABB_DIG_RX1_CON24_DA_LTE_DBBRX_SEQ_CFG1_LSB                        (0)
#define MMRF_ABB_DIG_RX1_CON24_DA_LTE_DBBRX_SEQ_CFG1_WIDTH                      (8)
#define MMRF_ABB_DIG_RX1_CON24_DA_LTE_DBBRX_SEQ_CFG1_MASK                       (0x00FF)

#define MMRF_ABB_DIG_RX1_CON25_DA_LTE_DBBRX_TOP_RSV_LSB                         (0)
#define MMRF_ABB_DIG_RX1_CON25_DA_LTE_DBBRX_TOP_RSV_WIDTH                       (16)
#define MMRF_ABB_DIG_RX1_CON25_DA_LTE_DBBRX_TOP_RSV_MASK                        (0xFFFF)

#define MMRF_ABB_DIG_RX1_CON26_DA_LTE_DBBRX_SDM_INT_SEL_R1_OVERLOAD_LSB         (0)
#define MMRF_ABB_DIG_RX1_CON26_DA_LTE_DBBRX_SDM_INT_SEL_R1_OVERLOAD_WIDTH       (3)
#define MMRF_ABB_DIG_RX1_CON26_DA_LTE_DBBRX_SDM_INT_SEL_R1_OVERLOAD_MASK        (0x0007)

#define MMRF_ABB_DIG_RX1_CON30_af_bbrx_2g_cic_ctl_LSB                           (4)
#define MMRF_ABB_DIG_RX1_CON30_af_bbrx_2g_cic_ctl_WIDTH                         (1)
#define MMRF_ABB_DIG_RX1_CON30_af_bbrx_2g_cic_ctl_MASK                          (0x0010)
#define MMRF_ABB_DIG_RX1_CON30_af_bbrx_2g_cic_ctl_BIT                           (0x0010)

#define MMRF_ABB_DIG_RX1_CON30_packer_pbbrx_en_fr_afunc_LSB                     (3)
#define MMRF_ABB_DIG_RX1_CON30_packer_pbbrx_en_fr_afunc_WIDTH                   (1)
#define MMRF_ABB_DIG_RX1_CON30_packer_pbbrx_en_fr_afunc_MASK                    (0x0008)
#define MMRF_ABB_DIG_RX1_CON30_packer_pbbrx_en_fr_afunc_BIT                     (0x0008)

#define MMRF_ABB_DIG_RX1_CON30_packer_dbbrx_en_fr_afunc_LSB                     (2)
#define MMRF_ABB_DIG_RX1_CON30_packer_dbbrx_en_fr_afunc_WIDTH                   (1)
#define MMRF_ABB_DIG_RX1_CON30_packer_dbbrx_en_fr_afunc_MASK                    (0x0004)
#define MMRF_ABB_DIG_RX1_CON30_packer_dbbrx_en_fr_afunc_BIT                     (0x0004)

#define MMRF_ABB_DIG_RX1_CON30_af_pbbrx_rx_cic_ctl_LSB                          (1)
#define MMRF_ABB_DIG_RX1_CON30_af_pbbrx_rx_cic_ctl_WIDTH                        (1)
#define MMRF_ABB_DIG_RX1_CON30_af_pbbrx_rx_cic_ctl_MASK                         (0x0002)
#define MMRF_ABB_DIG_RX1_CON30_af_pbbrx_rx_cic_ctl_BIT                          (0x0002)

#define MMRF_ABB_DIG_RX1_CON30_af_dbbrx_rx_cic_ctl_LSB                          (0)
#define MMRF_ABB_DIG_RX1_CON30_af_dbbrx_rx_cic_ctl_WIDTH                        (1)
#define MMRF_ABB_DIG_RX1_CON30_af_dbbrx_rx_cic_ctl_MASK                         (0x0001)
#define MMRF_ABB_DIG_RX1_CON30_af_dbbrx_rx_cic_ctl_BIT                          (0x0001)

#define MMRF_ABB_DIG_RX1_CON31_da_mm_pbbrx_modesel_ctl_LSB                      (7)
#define MMRF_ABB_DIG_RX1_CON31_da_mm_pbbrx_modesel_ctl_WIDTH                    (1)
#define MMRF_ABB_DIG_RX1_CON31_da_mm_pbbrx_modesel_ctl_MASK                     (0x0080)
#define MMRF_ABB_DIG_RX1_CON31_da_mm_pbbrx_modesel_ctl_BIT                      (0x0080)

#define MMRF_ABB_DIG_RX1_CON31_da_mm_pbbrx_modesel_sw_LSB                       (4)
#define MMRF_ABB_DIG_RX1_CON31_da_mm_pbbrx_modesel_sw_WIDTH                     (3)
#define MMRF_ABB_DIG_RX1_CON31_da_mm_pbbrx_modesel_sw_MASK                      (0x0070)

#define MMRF_ABB_DIG_RX1_CON31_da_mm_dbbrx_modesel_ctl_LSB                      (3)
#define MMRF_ABB_DIG_RX1_CON31_da_mm_dbbrx_modesel_ctl_WIDTH                    (1)
#define MMRF_ABB_DIG_RX1_CON31_da_mm_dbbrx_modesel_ctl_MASK                     (0x0008)
#define MMRF_ABB_DIG_RX1_CON31_da_mm_dbbrx_modesel_ctl_BIT                      (0x0008)

#define MMRF_ABB_DIG_RX1_CON31_da_mm_dbbrx_modesel_sw_LSB                       (0)
#define MMRF_ABB_DIG_RX1_CON31_da_mm_dbbrx_modesel_sw_WIDTH                     (3)
#define MMRF_ABB_DIG_RX1_CON31_da_mm_dbbrx_modesel_sw_MASK                      (0x0007)

#define MMRF_ABB_DIG_RX1_CON32_da_2g_pbbrx_modesel_ctl_LSB                      (7)
#define MMRF_ABB_DIG_RX1_CON32_da_2g_pbbrx_modesel_ctl_WIDTH                    (1)
#define MMRF_ABB_DIG_RX1_CON32_da_2g_pbbrx_modesel_ctl_MASK                     (0x0080)
#define MMRF_ABB_DIG_RX1_CON32_da_2g_pbbrx_modesel_ctl_BIT                      (0x0080)

#define MMRF_ABB_DIG_RX1_CON32_da_2g_pbbrx_modesel_sw_LSB                       (4)
#define MMRF_ABB_DIG_RX1_CON32_da_2g_pbbrx_modesel_sw_WIDTH                     (3)
#define MMRF_ABB_DIG_RX1_CON32_da_2g_pbbrx_modesel_sw_MASK                      (0x0070)

#define MMRF_ABB_DIG_RX1_CON32_da_2g_dbbrx_modesel_ctl_LSB                      (3)
#define MMRF_ABB_DIG_RX1_CON32_da_2g_dbbrx_modesel_ctl_WIDTH                    (1)
#define MMRF_ABB_DIG_RX1_CON32_da_2g_dbbrx_modesel_ctl_MASK                     (0x0008)
#define MMRF_ABB_DIG_RX1_CON32_da_2g_dbbrx_modesel_ctl_BIT                      (0x0008)

#define MMRF_ABB_DIG_RX1_CON32_da_2g_dbbrx_modesel_sw_LSB                       (0)
#define MMRF_ABB_DIG_RX1_CON32_da_2g_dbbrx_modesel_sw_WIDTH                     (3)
#define MMRF_ABB_DIG_RX1_CON32_da_2g_dbbrx_modesel_sw_MASK                      (0x0007)

#define MMRF_ABB_DIG_RX1_CON33_dbg_mon0_sel_LSB                                 (8)
#define MMRF_ABB_DIG_RX1_CON33_dbg_mon0_sel_WIDTH                               (8)
#define MMRF_ABB_DIG_RX1_CON33_dbg_mon0_sel_MASK                                (0xFF00)

#define MMRF_ABB_DIG_RX1_CON33_dbg_mon1_sel_LSB                                 (0)
#define MMRF_ABB_DIG_RX1_CON33_dbg_mon1_sel_WIDTH                               (8)
#define MMRF_ABB_DIG_RX1_CON33_dbg_mon1_sel_MASK                                (0x00FF)

#define MMRF_ABB_DIG_RX1_CON34_dbg_mon2_sel_LSB                                 (8)
#define MMRF_ABB_DIG_RX1_CON34_dbg_mon2_sel_WIDTH                               (8)
#define MMRF_ABB_DIG_RX1_CON34_dbg_mon2_sel_MASK                                (0xFF00)

#define MMRF_ABB_DIG_RX1_CON34_dbg_mon3_sel_LSB                                 (0)
#define MMRF_ABB_DIG_RX1_CON34_dbg_mon3_sel_WIDTH                               (8)
#define MMRF_ABB_DIG_RX1_CON34_dbg_mon3_sel_MASK                                (0x00FF)

#define MMRF_ABB_DIG_RX1_CON35_dbg_mon4_sel_LSB                                 (8)
#define MMRF_ABB_DIG_RX1_CON35_dbg_mon4_sel_WIDTH                               (8)
#define MMRF_ABB_DIG_RX1_CON35_dbg_mon4_sel_MASK                                (0xFF00)


#define MMRF_ABB_DIG_TX0_CON0_bbet_mm_datapath_sel_LSB                          (7)
#define MMRF_ABB_DIG_TX0_CON0_bbet_mm_datapath_sel_WIDTH                        (1)
#define MMRF_ABB_DIG_TX0_CON0_bbet_mm_datapath_sel_MASK                         (0x0080)
#define MMRF_ABB_DIG_TX0_CON0_bbet_mm_datapath_sel_BIT                          (0x0080)

#define MMRF_ABB_DIG_TX0_CON0_bbtx_q_path_test_pattern_sel_LSB                  (6)
#define MMRF_ABB_DIG_TX0_CON0_bbtx_q_path_test_pattern_sel_WIDTH                (1)
#define MMRF_ABB_DIG_TX0_CON0_bbtx_q_path_test_pattern_sel_MASK                 (0x0040)
#define MMRF_ABB_DIG_TX0_CON0_bbtx_q_path_test_pattern_sel_BIT                  (0x0040)

#define MMRF_ABB_DIG_TX0_CON0_bbtx_datapath_sel_LSB                             (5)
#define MMRF_ABB_DIG_TX0_CON0_bbtx_datapath_sel_WIDTH                           (1)
#define MMRF_ABB_DIG_TX0_CON0_bbtx_datapath_sel_MASK                            (0x0020)
#define MMRF_ABB_DIG_TX0_CON0_bbtx_datapath_sel_BIT                             (0x0020)

#define MMRF_ABB_DIG_TX0_CON0_bbet_datapath_sel_LSB                             (4)
#define MMRF_ABB_DIG_TX0_CON0_bbet_datapath_sel_WIDTH                           (1)
#define MMRF_ABB_DIG_TX0_CON0_bbet_datapath_sel_MASK                            (0x0010)
#define MMRF_ABB_DIG_TX0_CON0_bbet_datapath_sel_BIT                             (0x0010)

#define MMRF_ABB_DIG_TX0_CON0_bbtx_mm_datapath_sel_LSB                          (3)
#define MMRF_ABB_DIG_TX0_CON0_bbtx_mm_datapath_sel_WIDTH                        (1)
#define MMRF_ABB_DIG_TX0_CON0_bbtx_mm_datapath_sel_MASK                         (0x0008)
#define MMRF_ABB_DIG_TX0_CON0_bbtx_mm_datapath_sel_BIT                          (0x0008)

#define MMRF_ABB_DIG_TX0_CON0_bbtx_mm_test_pattern_sel_LSB                      (2)
#define MMRF_ABB_DIG_TX0_CON0_bbtx_mm_test_pattern_sel_WIDTH                    (1)
#define MMRF_ABB_DIG_TX0_CON0_bbtx_mm_test_pattern_sel_MASK                     (0x0004)
#define MMRF_ABB_DIG_TX0_CON0_bbtx_mm_test_pattern_sel_BIT                      (0x0004)

#define MMRF_ABB_DIG_TX0_CON0_bbtx_2g_datapath_sel_LSB                          (1)
#define MMRF_ABB_DIG_TX0_CON0_bbtx_2g_datapath_sel_WIDTH                        (1)
#define MMRF_ABB_DIG_TX0_CON0_bbtx_2g_datapath_sel_MASK                         (0x0002)
#define MMRF_ABB_DIG_TX0_CON0_bbtx_2g_datapath_sel_BIT                          (0x0002)

#define MMRF_ABB_DIG_TX0_CON0_bbtx_2g_test_pattern_sel_LSB                      (0)
#define MMRF_ABB_DIG_TX0_CON0_bbtx_2g_test_pattern_sel_WIDTH                    (1)
#define MMRF_ABB_DIG_TX0_CON0_bbtx_2g_test_pattern_sel_MASK                     (0x0001)
#define MMRF_ABB_DIG_TX0_CON0_bbtx_2g_test_pattern_sel_BIT                      (0x0001)

#define MMRF_ABB_DIG_TX0_CON1_bbtx_cic_ck_tgl_en_LSB                            (14)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_cic_ck_tgl_en_WIDTH                          (1)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_cic_ck_tgl_en_MASK                           (0x4000)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_cic_ck_tgl_en_BIT                            (0x4000)

#define MMRF_ABB_DIG_TX0_CON1_bbtx_2g_tgl_en_ctl_LSB                            (13)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_2g_tgl_en_ctl_WIDTH                          (1)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_2g_tgl_en_ctl_MASK                           (0x2000)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_2g_tgl_en_ctl_BIT                            (0x2000)

#define MMRF_ABB_DIG_TX0_CON1_bbtx_2g_dac_en_ctl_LSB                            (12)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_2g_dac_en_ctl_WIDTH                          (1)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_2g_dac_en_ctl_MASK                           (0x1000)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_2g_dac_en_ctl_BIT                            (0x1000)

#define MMRF_ABB_DIG_TX0_CON1_bbtx_2g_cic_en_ctl_LSB                            (11)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_2g_cic_en_ctl_WIDTH                          (1)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_2g_cic_en_ctl_MASK                           (0x0800)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_2g_cic_en_ctl_BIT                            (0x0800)

#define MMRF_ABB_DIG_TX0_CON1_bbtx_mm_dac_en_ctl_LSB                            (10)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_mm_dac_en_ctl_WIDTH                          (1)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_mm_dac_en_ctl_MASK                           (0x0400)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_mm_dac_en_ctl_BIT                            (0x0400)

#define MMRF_ABB_DIG_TX0_CON1_bbtx_mm_cic_en_ctl_LSB                            (9)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_mm_cic_en_ctl_WIDTH                          (1)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_mm_cic_en_ctl_MASK                           (0x0200)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_mm_cic_en_ctl_BIT                            (0x0200)

#define MMRF_ABB_DIG_TX0_CON1_bbet_mm_dac_en_ctl_LSB                            (8)
#define MMRF_ABB_DIG_TX0_CON1_bbet_mm_dac_en_ctl_WIDTH                          (1)
#define MMRF_ABB_DIG_TX0_CON1_bbet_mm_dac_en_ctl_MASK                           (0x0100)
#define MMRF_ABB_DIG_TX0_CON1_bbet_mm_dac_en_ctl_BIT                            (0x0100)

#define MMRF_ABB_DIG_TX0_CON1_bbet_mm_cic_en_ctl_LSB                            (7)
#define MMRF_ABB_DIG_TX0_CON1_bbet_mm_cic_en_ctl_WIDTH                          (1)
#define MMRF_ABB_DIG_TX0_CON1_bbet_mm_cic_en_ctl_MASK                           (0x0080)
#define MMRF_ABB_DIG_TX0_CON1_bbet_mm_cic_en_ctl_BIT                            (0x0080)

#define MMRF_ABB_DIG_TX0_CON1_bbtx_2g_dac_sw_en_LSB                             (5)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_2g_dac_sw_en_WIDTH                           (1)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_2g_dac_sw_en_MASK                            (0x0020)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_2g_dac_sw_en_BIT                             (0x0020)

#define MMRF_ABB_DIG_TX0_CON1_bbtx_2g_cic_sw_en_LSB                             (4)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_2g_cic_sw_en_WIDTH                           (1)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_2g_cic_sw_en_MASK                            (0x0010)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_2g_cic_sw_en_BIT                             (0x0010)

#define MMRF_ABB_DIG_TX0_CON1_bbtx_mm_dac_sw_en_LSB                             (3)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_mm_dac_sw_en_WIDTH                           (1)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_mm_dac_sw_en_MASK                            (0x0008)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_mm_dac_sw_en_BIT                             (0x0008)

#define MMRF_ABB_DIG_TX0_CON1_bbtx_mm_cic_sw_en_LSB                             (2)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_mm_cic_sw_en_WIDTH                           (1)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_mm_cic_sw_en_MASK                            (0x0004)
#define MMRF_ABB_DIG_TX0_CON1_bbtx_mm_cic_sw_en_BIT                             (0x0004)

#define MMRF_ABB_DIG_TX0_CON1_bbet_mm_dac_sw_en_LSB                             (1)
#define MMRF_ABB_DIG_TX0_CON1_bbet_mm_dac_sw_en_WIDTH                           (1)
#define MMRF_ABB_DIG_TX0_CON1_bbet_mm_dac_sw_en_MASK                            (0x0002)
#define MMRF_ABB_DIG_TX0_CON1_bbet_mm_dac_sw_en_BIT                             (0x0002)

#define MMRF_ABB_DIG_TX0_CON1_bbet_mm_cic_sw_en_LSB                             (0)
#define MMRF_ABB_DIG_TX0_CON1_bbet_mm_cic_sw_en_WIDTH                           (1)
#define MMRF_ABB_DIG_TX0_CON1_bbet_mm_cic_sw_en_MASK                            (0x0001)
#define MMRF_ABB_DIG_TX0_CON1_bbet_mm_cic_sw_en_BIT                             (0x0001)

#define MMRF_ABB_DIG_TX0_CON2_bbtx_mm_afifo_wptr_sw_LSB                         (9)
#define MMRF_ABB_DIG_TX0_CON2_bbtx_mm_afifo_wptr_sw_WIDTH                       (3)
#define MMRF_ABB_DIG_TX0_CON2_bbtx_mm_afifo_wptr_sw_MASK                        (0x0E00)

#define MMRF_ABB_DIG_TX0_CON2_bbtx_mm_afifo_wptr_ctl_LSB                        (8)
#define MMRF_ABB_DIG_TX0_CON2_bbtx_mm_afifo_wptr_ctl_WIDTH                      (1)
#define MMRF_ABB_DIG_TX0_CON2_bbtx_mm_afifo_wptr_ctl_MASK                       (0x0100)
#define MMRF_ABB_DIG_TX0_CON2_bbtx_mm_afifo_wptr_ctl_BIT                        (0x0100)

#define MMRF_ABB_DIG_TX0_CON2_bbtx_mm_txdfe_rate_sw_LSB                         (4)
#define MMRF_ABB_DIG_TX0_CON2_bbtx_mm_txdfe_rate_sw_WIDTH                       (3)
#define MMRF_ABB_DIG_TX0_CON2_bbtx_mm_txdfe_rate_sw_MASK                        (0x0070)

#define MMRF_ABB_DIG_TX0_CON2_bbtx_mm_txdac_rate_sw_LSB                         (2)
#define MMRF_ABB_DIG_TX0_CON2_bbtx_mm_txdac_rate_sw_WIDTH                       (2)
#define MMRF_ABB_DIG_TX0_CON2_bbtx_mm_txdac_rate_sw_MASK                        (0x000C)

#define MMRF_ABB_DIG_TX0_CON2_bbtx_mm_txdfe_rate_ctl_LSB                        (1)
#define MMRF_ABB_DIG_TX0_CON2_bbtx_mm_txdfe_rate_ctl_WIDTH                      (1)
#define MMRF_ABB_DIG_TX0_CON2_bbtx_mm_txdfe_rate_ctl_MASK                       (0x0002)
#define MMRF_ABB_DIG_TX0_CON2_bbtx_mm_txdfe_rate_ctl_BIT                        (0x0002)

#define MMRF_ABB_DIG_TX0_CON2_bbtx_mm_txdac_rate_ctl_LSB                        (0)
#define MMRF_ABB_DIG_TX0_CON2_bbtx_mm_txdac_rate_ctl_WIDTH                      (1)
#define MMRF_ABB_DIG_TX0_CON2_bbtx_mm_txdac_rate_ctl_MASK                       (0x0001)
#define MMRF_ABB_DIG_TX0_CON2_bbtx_mm_txdac_rate_ctl_BIT                        (0x0001)

#define MMRF_ABB_DIG_TX0_CON3_bbtx_2g_fetch_cnt_LSB                             (12)
#define MMRF_ABB_DIG_TX0_CON3_bbtx_2g_fetch_cnt_WIDTH                           (4)
#define MMRF_ABB_DIG_TX0_CON3_bbtx_2g_fetch_cnt_MASK                            (0xF000)

#define MMRF_ABB_DIG_TX0_CON3_bbtx_2g_afifo_wptr_sw_LSB                         (9)
#define MMRF_ABB_DIG_TX0_CON3_bbtx_2g_afifo_wptr_sw_WIDTH                       (3)
#define MMRF_ABB_DIG_TX0_CON3_bbtx_2g_afifo_wptr_sw_MASK                        (0x0E00)

#define MMRF_ABB_DIG_TX0_CON3_bbtx_2g_afifo_wptr_ctl_LSB                        (8)
#define MMRF_ABB_DIG_TX0_CON3_bbtx_2g_afifo_wptr_ctl_WIDTH                      (1)
#define MMRF_ABB_DIG_TX0_CON3_bbtx_2g_afifo_wptr_ctl_MASK                       (0x0100)
#define MMRF_ABB_DIG_TX0_CON3_bbtx_2g_afifo_wptr_ctl_BIT                        (0x0100)

#define MMRF_ABB_DIG_TX0_CON3_bbtx_2g_txdfe_rate_sw_LSB                         (4)
#define MMRF_ABB_DIG_TX0_CON3_bbtx_2g_txdfe_rate_sw_WIDTH                       (3)
#define MMRF_ABB_DIG_TX0_CON3_bbtx_2g_txdfe_rate_sw_MASK                        (0x0070)

#define MMRF_ABB_DIG_TX0_CON3_bbtx_2g_txdac_rate_sw_LSB                         (2)
#define MMRF_ABB_DIG_TX0_CON3_bbtx_2g_txdac_rate_sw_WIDTH                       (2)
#define MMRF_ABB_DIG_TX0_CON3_bbtx_2g_txdac_rate_sw_MASK                        (0x000C)

#define MMRF_ABB_DIG_TX0_CON3_bbtx_2g_txdfe_rate_ctl_LSB                        (1)
#define MMRF_ABB_DIG_TX0_CON3_bbtx_2g_txdfe_rate_ctl_WIDTH                      (1)
#define MMRF_ABB_DIG_TX0_CON3_bbtx_2g_txdfe_rate_ctl_MASK                       (0x0002)
#define MMRF_ABB_DIG_TX0_CON3_bbtx_2g_txdfe_rate_ctl_BIT                        (0x0002)

#define MMRF_ABB_DIG_TX0_CON3_bbtx_2g_txdac_rate_ctl_LSB                        (0)
#define MMRF_ABB_DIG_TX0_CON3_bbtx_2g_txdac_rate_ctl_WIDTH                      (1)
#define MMRF_ABB_DIG_TX0_CON3_bbtx_2g_txdac_rate_ctl_MASK                       (0x0001)
#define MMRF_ABB_DIG_TX0_CON3_bbtx_2g_txdac_rate_ctl_BIT                        (0x0001)

#define MMRF_ABB_DIG_TX0_CON4_ckgen_bbtx_ckcnt_phase_cfg_LSB                    (4)
#define MMRF_ABB_DIG_TX0_CON4_ckgen_bbtx_ckcnt_phase_cfg_WIDTH                  (5)
#define MMRF_ABB_DIG_TX0_CON4_ckgen_bbtx_ckcnt_phase_cfg_MASK                   (0x01F0)

#define MMRF_ABB_DIG_TX0_CON4_abb_et_swap_i_pn_LSB                              (3)
#define MMRF_ABB_DIG_TX0_CON4_abb_et_swap_i_pn_WIDTH                            (1)
#define MMRF_ABB_DIG_TX0_CON4_abb_et_swap_i_pn_MASK                             (0x0008)
#define MMRF_ABB_DIG_TX0_CON4_abb_et_swap_i_pn_BIT                              (0x0008)

#define MMRF_ABB_DIG_TX0_CON4_abb_tx_swap_i_pn_LSB                              (2)
#define MMRF_ABB_DIG_TX0_CON4_abb_tx_swap_i_pn_WIDTH                            (1)
#define MMRF_ABB_DIG_TX0_CON4_abb_tx_swap_i_pn_MASK                             (0x0004)
#define MMRF_ABB_DIG_TX0_CON4_abb_tx_swap_i_pn_BIT                              (0x0004)

#define MMRF_ABB_DIG_TX0_CON4_abb_tx_swap_q_pn_LSB                              (1)
#define MMRF_ABB_DIG_TX0_CON4_abb_tx_swap_q_pn_WIDTH                            (1)
#define MMRF_ABB_DIG_TX0_CON4_abb_tx_swap_q_pn_MASK                             (0x0002)
#define MMRF_ABB_DIG_TX0_CON4_abb_tx_swap_q_pn_BIT                              (0x0002)

#define MMRF_ABB_DIG_TX0_CON4_abb_tx_swap_iq_LSB                                (0)
#define MMRF_ABB_DIG_TX0_CON4_abb_tx_swap_iq_WIDTH                              (1)
#define MMRF_ABB_DIG_TX0_CON4_abb_tx_swap_iq_MASK                               (0x0001)
#define MMRF_ABB_DIG_TX0_CON4_abb_tx_swap_iq_BIT                                (0x0001)

#define MMRF_ABB_DIG_TX0_CON5_abb_2g_et_swap_i_pn_LSB                           (3)
#define MMRF_ABB_DIG_TX0_CON5_abb_2g_et_swap_i_pn_WIDTH                         (1)
#define MMRF_ABB_DIG_TX0_CON5_abb_2g_et_swap_i_pn_MASK                          (0x0008)
#define MMRF_ABB_DIG_TX0_CON5_abb_2g_et_swap_i_pn_BIT                           (0x0008)

#define MMRF_ABB_DIG_TX0_CON5_abb_2g_tx_swap_i_pn_LSB                           (2)
#define MMRF_ABB_DIG_TX0_CON5_abb_2g_tx_swap_i_pn_WIDTH                         (1)
#define MMRF_ABB_DIG_TX0_CON5_abb_2g_tx_swap_i_pn_MASK                          (0x0004)
#define MMRF_ABB_DIG_TX0_CON5_abb_2g_tx_swap_i_pn_BIT                           (0x0004)

#define MMRF_ABB_DIG_TX0_CON5_abb_2g_tx_swap_q_pn_LSB                           (1)
#define MMRF_ABB_DIG_TX0_CON5_abb_2g_tx_swap_q_pn_WIDTH                         (1)
#define MMRF_ABB_DIG_TX0_CON5_abb_2g_tx_swap_q_pn_MASK                          (0x0002)
#define MMRF_ABB_DIG_TX0_CON5_abb_2g_tx_swap_q_pn_BIT                           (0x0002)

#define MMRF_ABB_DIG_TX0_CON5_abb_2g_tx_swap_iq_LSB                             (0)
#define MMRF_ABB_DIG_TX0_CON5_abb_2g_tx_swap_iq_WIDTH                           (1)
#define MMRF_ABB_DIG_TX0_CON5_abb_2g_tx_swap_iq_MASK                            (0x0001)
#define MMRF_ABB_DIG_TX0_CON5_abb_2g_tx_swap_iq_BIT                             (0x0001)

#define MMRF_ABB_DIG_TX0_CON6_dpdadc_packer_en_fr_afunc_LSB                     (6)
#define MMRF_ABB_DIG_TX0_CON6_dpdadc_packer_en_fr_afunc_WIDTH                   (1)
#define MMRF_ABB_DIG_TX0_CON6_dpdadc_packer_en_fr_afunc_MASK                    (0x0040)
#define MMRF_ABB_DIG_TX0_CON6_dpdadc_packer_en_fr_afunc_BIT                     (0x0040)

#define MMRF_ABB_DIG_TX0_CON6_dpdadc_packer_en_LSB                              (5)
#define MMRF_ABB_DIG_TX0_CON6_dpdadc_packer_en_WIDTH                            (1)
#define MMRF_ABB_DIG_TX0_CON6_dpdadc_packer_en_MASK                             (0x0020)
#define MMRF_ABB_DIG_TX0_CON6_dpdadc_packer_en_BIT                              (0x0020)

#define MMRF_ABB_DIG_TX0_CON6_dpdadc_packer_ck_inv_LSB                          (4)
#define MMRF_ABB_DIG_TX0_CON6_dpdadc_packer_ck_inv_WIDTH                        (1)
#define MMRF_ABB_DIG_TX0_CON6_dpdadc_packer_ck_inv_MASK                         (0x0010)
#define MMRF_ABB_DIG_TX0_CON6_dpdadc_packer_ck_inv_BIT                          (0x0010)

#define MMRF_ABB_DIG_TX0_CON6_dpdadc_packer_ck_out_sel_LSB                      (2)
#define MMRF_ABB_DIG_TX0_CON6_dpdadc_packer_ck_out_sel_WIDTH                    (2)
#define MMRF_ABB_DIG_TX0_CON6_dpdadc_packer_ck_out_sel_MASK                     (0x000C)

#define MMRF_ABB_DIG_TX0_CON6_dpdadc_en_ctl_LSB                                 (1)
#define MMRF_ABB_DIG_TX0_CON6_dpdadc_en_ctl_WIDTH                               (1)
#define MMRF_ABB_DIG_TX0_CON6_dpdadc_en_ctl_MASK                                (0x0002)
#define MMRF_ABB_DIG_TX0_CON6_dpdadc_en_ctl_BIT                                 (0x0002)

#define MMRF_ABB_DIG_TX0_CON6_dpdadc_en_sw_LSB                                  (0)
#define MMRF_ABB_DIG_TX0_CON6_dpdadc_en_sw_WIDTH                                (1)
#define MMRF_ABB_DIG_TX0_CON6_dpdadc_en_sw_MASK                                 (0x0001)
#define MMRF_ABB_DIG_TX0_CON6_dpdadc_en_sw_BIT                                  (0x0001)

#define MMRF_ABB_DIG_TX0_CON7_da_ltebbtx_mm_clk_div_sw_LSB                      (1)
#define MMRF_ABB_DIG_TX0_CON7_da_ltebbtx_mm_clk_div_sw_WIDTH                    (3)
#define MMRF_ABB_DIG_TX0_CON7_da_ltebbtx_mm_clk_div_sw_MASK                     (0x000E)

#define MMRF_ABB_DIG_TX0_CON7_da_ltebbtx_mm_clk_div_ctl_LSB                     (0)
#define MMRF_ABB_DIG_TX0_CON7_da_ltebbtx_mm_clk_div_ctl_WIDTH                   (1)
#define MMRF_ABB_DIG_TX0_CON7_da_ltebbtx_mm_clk_div_ctl_MASK                    (0x0001)
#define MMRF_ABB_DIG_TX0_CON7_da_ltebbtx_mm_clk_div_ctl_BIT                     (0x0001)

#define MMRF_ABB_DIG_TX0_CON8_da_ltebbtx_2g_clk_div_sw_LSB                      (1)
#define MMRF_ABB_DIG_TX0_CON8_da_ltebbtx_2g_clk_div_sw_WIDTH                    (3)
#define MMRF_ABB_DIG_TX0_CON8_da_ltebbtx_2g_clk_div_sw_MASK                     (0x000E)

#define MMRF_ABB_DIG_TX0_CON8_da_ltebbtx_2g_clk_div_ctl_LSB                     (0)
#define MMRF_ABB_DIG_TX0_CON8_da_ltebbtx_2g_clk_div_ctl_WIDTH                   (1)
#define MMRF_ABB_DIG_TX0_CON8_da_ltebbtx_2g_clk_div_ctl_MASK                    (0x0001)
#define MMRF_ABB_DIG_TX0_CON8_da_ltebbtx_2g_clk_div_ctl_BIT                     (0x0001)

#define MMRF_ABB_DIG_TX0_CON9_da_dpdadc_clk_div_hw_mapping_LSB                  (4)
#define MMRF_ABB_DIG_TX0_CON9_da_dpdadc_clk_div_hw_mapping_WIDTH                (1)
#define MMRF_ABB_DIG_TX0_CON9_da_dpdadc_clk_div_hw_mapping_MASK                 (0x0010)
#define MMRF_ABB_DIG_TX0_CON9_da_dpdadc_clk_div_hw_mapping_BIT                  (0x0010)

#define MMRF_ABB_DIG_TX0_CON9_da_dpdadc_clk_div_sw_LSB                          (1)
#define MMRF_ABB_DIG_TX0_CON9_da_dpdadc_clk_div_sw_WIDTH                        (3)
#define MMRF_ABB_DIG_TX0_CON9_da_dpdadc_clk_div_sw_MASK                         (0x000E)

#define MMRF_ABB_DIG_TX0_CON9_da_dpdadc_clk_div_ctl_LSB                         (0)
#define MMRF_ABB_DIG_TX0_CON9_da_dpdadc_clk_div_ctl_WIDTH                       (1)
#define MMRF_ABB_DIG_TX0_CON9_da_dpdadc_clk_div_ctl_MASK                        (0x0001)
#define MMRF_ABB_DIG_TX0_CON9_da_dpdadc_clk_div_ctl_BIT                         (0x0001)

#define MMRF_ABB_DIG_TX0_CONA_da_ltebbtx_bw_vk10_2g_sw_LSB                      (5)
#define MMRF_ABB_DIG_TX0_CONA_da_ltebbtx_bw_vk10_2g_sw_WIDTH                    (2)
#define MMRF_ABB_DIG_TX0_CONA_da_ltebbtx_bw_vk10_2g_sw_MASK                     (0x0060)

#define MMRF_ABB_DIG_TX0_CONA_da_ltebbtx_bw_vk10_2g_ctl_LSB                     (4)
#define MMRF_ABB_DIG_TX0_CONA_da_ltebbtx_bw_vk10_2g_ctl_WIDTH                   (1)
#define MMRF_ABB_DIG_TX0_CONA_da_ltebbtx_bw_vk10_2g_ctl_MASK                    (0x0010)
#define MMRF_ABB_DIG_TX0_CONA_da_ltebbtx_bw_vk10_2g_ctl_BIT                     (0x0010)

#define MMRF_ABB_DIG_TX0_CONA_da_ltebbtx_2g_modesel_sw_LSB                      (1)
#define MMRF_ABB_DIG_TX0_CONA_da_ltebbtx_2g_modesel_sw_WIDTH                    (3)
#define MMRF_ABB_DIG_TX0_CONA_da_ltebbtx_2g_modesel_sw_MASK                     (0x000E)

#define MMRF_ABB_DIG_TX0_CONA_da_ltebbtx_2g_modesel_ctrl_LSB                    (0)
#define MMRF_ABB_DIG_TX0_CONA_da_ltebbtx_2g_modesel_ctrl_WIDTH                  (1)
#define MMRF_ABB_DIG_TX0_CONA_da_ltebbtx_2g_modesel_ctrl_MASK                   (0x0001)
#define MMRF_ABB_DIG_TX0_CONA_da_ltebbtx_2g_modesel_ctrl_BIT                    (0x0001)

#define MMRF_ABB_DIG_TX0_CONB_da_ltebbtx_bw_vk10_mm_sw_LSB                      (5)
#define MMRF_ABB_DIG_TX0_CONB_da_ltebbtx_bw_vk10_mm_sw_WIDTH                    (2)
#define MMRF_ABB_DIG_TX0_CONB_da_ltebbtx_bw_vk10_mm_sw_MASK                     (0x0060)

#define MMRF_ABB_DIG_TX0_CONB_da_ltebbtx_bw_vk10_mm_ctl_LSB                     (4)
#define MMRF_ABB_DIG_TX0_CONB_da_ltebbtx_bw_vk10_mm_ctl_WIDTH                   (1)
#define MMRF_ABB_DIG_TX0_CONB_da_ltebbtx_bw_vk10_mm_ctl_MASK                    (0x0010)
#define MMRF_ABB_DIG_TX0_CONB_da_ltebbtx_bw_vk10_mm_ctl_BIT                     (0x0010)

#define MMRF_ABB_DIG_TX0_CONB_da_ltebbet_bw_vk10_mm_sw_LSB                      (1)
#define MMRF_ABB_DIG_TX0_CONB_da_ltebbet_bw_vk10_mm_sw_WIDTH                    (2)
#define MMRF_ABB_DIG_TX0_CONB_da_ltebbet_bw_vk10_mm_sw_MASK                     (0x0006)

#define MMRF_ABB_DIG_TX0_CONB_da_ltebbet_bw_vk10_mm_ctl_LSB                     (0)
#define MMRF_ABB_DIG_TX0_CONB_da_ltebbet_bw_vk10_mm_ctl_WIDTH                   (1)
#define MMRF_ABB_DIG_TX0_CONB_da_ltebbet_bw_vk10_mm_ctl_MASK                    (0x0001)
#define MMRF_ABB_DIG_TX0_CONB_da_ltebbet_bw_vk10_mm_ctl_BIT                     (0x0001)

#define MMRF_ABB_DIG_TX0_CONC_da_ltebbtx_mm_modesel_sw_LSB                      (5)
#define MMRF_ABB_DIG_TX0_CONC_da_ltebbtx_mm_modesel_sw_WIDTH                    (3)
#define MMRF_ABB_DIG_TX0_CONC_da_ltebbtx_mm_modesel_sw_MASK                     (0x00E0)

#define MMRF_ABB_DIG_TX0_CONC_da_ltebbtx_mm_modesel_ctrl_LSB                    (4)
#define MMRF_ABB_DIG_TX0_CONC_da_ltebbtx_mm_modesel_ctrl_WIDTH                  (1)
#define MMRF_ABB_DIG_TX0_CONC_da_ltebbtx_mm_modesel_ctrl_MASK                   (0x0010)
#define MMRF_ABB_DIG_TX0_CONC_da_ltebbtx_mm_modesel_ctrl_BIT                    (0x0010)

#define MMRF_ABB_DIG_TX0_CON10_DA_LTEBBTX_I_CSEL_VK10_LSB                       (8)
#define MMRF_ABB_DIG_TX0_CON10_DA_LTEBBTX_I_CSEL_VK10_WIDTH                     (6)
#define MMRF_ABB_DIG_TX0_CON10_DA_LTEBBTX_I_CSEL_VK10_MASK                      (0x3F00)

#define MMRF_ABB_DIG_TX0_CON10_DA_LTEBBTX_Q_CSEL_VK10_LSB                       (0)
#define MMRF_ABB_DIG_TX0_CON10_DA_LTEBBTX_Q_CSEL_VK10_WIDTH                     (6)
#define MMRF_ABB_DIG_TX0_CON10_DA_LTEBBTX_Q_CSEL_VK10_MASK                      (0x003F)

#define MMRF_ABB_DIG_TX0_CON11_DA_LTEBBTX_SEQ_EN_LSB                            (12)
#define MMRF_ABB_DIG_TX0_CON11_DA_LTEBBTX_SEQ_EN_WIDTH                          (1)
#define MMRF_ABB_DIG_TX0_CON11_DA_LTEBBTX_SEQ_EN_MASK                           (0x1000)
#define MMRF_ABB_DIG_TX0_CON11_DA_LTEBBTX_SEQ_EN_BIT                            (0x1000)

#define MMRF_ABB_DIG_TX0_CON11_DA_LTEBBTX_SEQ_CFG_LSB                           (4)
#define MMRF_ABB_DIG_TX0_CON11_DA_LTEBBTX_SEQ_CFG_WIDTH                         (8)
#define MMRF_ABB_DIG_TX0_CON11_DA_LTEBBTX_SEQ_CFG_MASK                          (0x0FF0)

#define MMRF_ABB_DIG_TX0_CON11_DA_LTEBBTX_SEQ_RSTB_LSB                          (0)
#define MMRF_ABB_DIG_TX0_CON11_DA_LTEBBTX_SEQ_RSTB_WIDTH                        (1)
#define MMRF_ABB_DIG_TX0_CON11_DA_LTEBBTX_SEQ_RSTB_MASK                         (0x0001)
#define MMRF_ABB_DIG_TX0_CON11_DA_LTEBBTX_SEQ_RSTB_BIT                          (0x0001)

#define MMRF_ABB_DIG_TX0_CON12_DA_LTEBBTX_2G_I_CSEL_VK10_LSB                    (8)
#define MMRF_ABB_DIG_TX0_CON12_DA_LTEBBTX_2G_I_CSEL_VK10_WIDTH                  (6)
#define MMRF_ABB_DIG_TX0_CON12_DA_LTEBBTX_2G_I_CSEL_VK10_MASK                   (0x3F00)

#define MMRF_ABB_DIG_TX0_CON12_DA_LTEBBTX_2G_Q_CSEL_VK10_LSB                    (0)
#define MMRF_ABB_DIG_TX0_CON12_DA_LTEBBTX_2G_Q_CSEL_VK10_WIDTH                  (6)
#define MMRF_ABB_DIG_TX0_CON12_DA_LTEBBTX_2G_Q_CSEL_VK10_MASK                   (0x003F)

#define MMRF_ABB_DIG_TX0_CON13_DA_ETDAC_CSEL_VK10_LSB                           (0)
#define MMRF_ABB_DIG_TX0_CON13_DA_ETDAC_CSEL_VK10_WIDTH                         (6)
#define MMRF_ABB_DIG_TX0_CON13_DA_ETDAC_CSEL_VK10_MASK                          (0x003F)

#define MMRF_ABB_DIG_TX0_CON14_DA_ETDAC_SEQ_EN_LSB                              (12)
#define MMRF_ABB_DIG_TX0_CON14_DA_ETDAC_SEQ_EN_WIDTH                            (1)
#define MMRF_ABB_DIG_TX0_CON14_DA_ETDAC_SEQ_EN_MASK                             (0x1000)
#define MMRF_ABB_DIG_TX0_CON14_DA_ETDAC_SEQ_EN_BIT                              (0x1000)

#define MMRF_ABB_DIG_TX0_CON14_DA_ETDAC_SEQ_CFG_LSB                             (4)
#define MMRF_ABB_DIG_TX0_CON14_DA_ETDAC_SEQ_CFG_WIDTH                           (8)
#define MMRF_ABB_DIG_TX0_CON14_DA_ETDAC_SEQ_CFG_MASK                            (0x0FF0)

#define MMRF_ABB_DIG_TX0_CON14_DA_ETDAC_SEQ_RSTB_LSB                            (0)
#define MMRF_ABB_DIG_TX0_CON14_DA_ETDAC_SEQ_RSTB_WIDTH                          (1)
#define MMRF_ABB_DIG_TX0_CON14_DA_ETDAC_SEQ_RSTB_MASK                           (0x0001)
#define MMRF_ABB_DIG_TX0_CON14_DA_ETDAC_SEQ_RSTB_BIT                            (0x0001)

#define MMRF_ABB_DIG_TX0_CON15_dbg_mon0_sel_LSB                                 (8)
#define MMRF_ABB_DIG_TX0_CON15_dbg_mon0_sel_WIDTH                               (8)
#define MMRF_ABB_DIG_TX0_CON15_dbg_mon0_sel_MASK                                (0xFF00)

#define MMRF_ABB_DIG_TX0_CON15_dbg_mon1_sel_LSB                                 (0)
#define MMRF_ABB_DIG_TX0_CON15_dbg_mon1_sel_WIDTH                               (8)
#define MMRF_ABB_DIG_TX0_CON15_dbg_mon1_sel_MASK                                (0x00FF)

#define MMRF_ABB_DIG_TX0_CON16_dbg_mon2_sel_LSB                                 (8)
#define MMRF_ABB_DIG_TX0_CON16_dbg_mon2_sel_WIDTH                               (8)
#define MMRF_ABB_DIG_TX0_CON16_dbg_mon2_sel_MASK                                (0xFF00)

#define MMRF_ABB_DIG_TX0_CON16_dbg_mon3_sel_LSB                                 (0)
#define MMRF_ABB_DIG_TX0_CON16_dbg_mon3_sel_WIDTH                               (8)
#define MMRF_ABB_DIG_TX0_CON16_dbg_mon3_sel_MASK                                (0x00FF)

#define MMRF_ABB_DIG_TX0_CON17_dbg_mon4_sel_LSB                                 (0)
#define MMRF_ABB_DIG_TX0_CON17_dbg_mon4_sel_WIDTH                               (8)
#define MMRF_ABB_DIG_TX0_CON17_dbg_mon4_sel_MASK                                (0x00FF)


#define MMRF_ABB_DIG_TX1_CON0_bbet_mm_datapath_sel_LSB                          (7)
#define MMRF_ABB_DIG_TX1_CON0_bbet_mm_datapath_sel_WIDTH                        (1)
#define MMRF_ABB_DIG_TX1_CON0_bbet_mm_datapath_sel_MASK                         (0x0080)
#define MMRF_ABB_DIG_TX1_CON0_bbet_mm_datapath_sel_BIT                          (0x0080)

#define MMRF_ABB_DIG_TX1_CON0_bbtx_q_path_test_pattern_sel_LSB                  (6)
#define MMRF_ABB_DIG_TX1_CON0_bbtx_q_path_test_pattern_sel_WIDTH                (1)
#define MMRF_ABB_DIG_TX1_CON0_bbtx_q_path_test_pattern_sel_MASK                 (0x0040)
#define MMRF_ABB_DIG_TX1_CON0_bbtx_q_path_test_pattern_sel_BIT                  (0x0040)

#define MMRF_ABB_DIG_TX1_CON0_bbtx_datapath_sel_LSB                             (5)
#define MMRF_ABB_DIG_TX1_CON0_bbtx_datapath_sel_WIDTH                           (1)
#define MMRF_ABB_DIG_TX1_CON0_bbtx_datapath_sel_MASK                            (0x0020)
#define MMRF_ABB_DIG_TX1_CON0_bbtx_datapath_sel_BIT                             (0x0020)

#define MMRF_ABB_DIG_TX1_CON0_bbet_datapath_sel_LSB                             (4)
#define MMRF_ABB_DIG_TX1_CON0_bbet_datapath_sel_WIDTH                           (1)
#define MMRF_ABB_DIG_TX1_CON0_bbet_datapath_sel_MASK                            (0x0010)
#define MMRF_ABB_DIG_TX1_CON0_bbet_datapath_sel_BIT                             (0x0010)

#define MMRF_ABB_DIG_TX1_CON0_bbtx_mm_datapath_sel_LSB                          (3)
#define MMRF_ABB_DIG_TX1_CON0_bbtx_mm_datapath_sel_WIDTH                        (1)
#define MMRF_ABB_DIG_TX1_CON0_bbtx_mm_datapath_sel_MASK                         (0x0008)
#define MMRF_ABB_DIG_TX1_CON0_bbtx_mm_datapath_sel_BIT                          (0x0008)

#define MMRF_ABB_DIG_TX1_CON0_bbtx_mm_test_pattern_sel_LSB                      (2)
#define MMRF_ABB_DIG_TX1_CON0_bbtx_mm_test_pattern_sel_WIDTH                    (1)
#define MMRF_ABB_DIG_TX1_CON0_bbtx_mm_test_pattern_sel_MASK                     (0x0004)
#define MMRF_ABB_DIG_TX1_CON0_bbtx_mm_test_pattern_sel_BIT                      (0x0004)

#define MMRF_ABB_DIG_TX1_CON0_bbtx_2g_datapath_sel_LSB                          (1)
#define MMRF_ABB_DIG_TX1_CON0_bbtx_2g_datapath_sel_WIDTH                        (1)
#define MMRF_ABB_DIG_TX1_CON0_bbtx_2g_datapath_sel_MASK                         (0x0002)
#define MMRF_ABB_DIG_TX1_CON0_bbtx_2g_datapath_sel_BIT                          (0x0002)

#define MMRF_ABB_DIG_TX1_CON0_bbtx_2g_test_pattern_sel_LSB                      (0)
#define MMRF_ABB_DIG_TX1_CON0_bbtx_2g_test_pattern_sel_WIDTH                    (1)
#define MMRF_ABB_DIG_TX1_CON0_bbtx_2g_test_pattern_sel_MASK                     (0x0001)
#define MMRF_ABB_DIG_TX1_CON0_bbtx_2g_test_pattern_sel_BIT                      (0x0001)

#define MMRF_ABB_DIG_TX1_CON1_bbtx_cic_ck_tgl_en_LSB                            (14)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_cic_ck_tgl_en_WIDTH                          (1)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_cic_ck_tgl_en_MASK                           (0x4000)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_cic_ck_tgl_en_BIT                            (0x4000)

#define MMRF_ABB_DIG_TX1_CON1_bbtx_2g_tgl_en_ctl_LSB                            (13)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_2g_tgl_en_ctl_WIDTH                          (1)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_2g_tgl_en_ctl_MASK                           (0x2000)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_2g_tgl_en_ctl_BIT                            (0x2000)

#define MMRF_ABB_DIG_TX1_CON1_bbtx_2g_dac_en_ctl_LSB                            (12)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_2g_dac_en_ctl_WIDTH                          (1)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_2g_dac_en_ctl_MASK                           (0x1000)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_2g_dac_en_ctl_BIT                            (0x1000)

#define MMRF_ABB_DIG_TX1_CON1_bbtx_2g_cic_en_ctl_LSB                            (11)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_2g_cic_en_ctl_WIDTH                          (1)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_2g_cic_en_ctl_MASK                           (0x0800)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_2g_cic_en_ctl_BIT                            (0x0800)

#define MMRF_ABB_DIG_TX1_CON1_bbtx_mm_dac_en_ctl_LSB                            (10)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_mm_dac_en_ctl_WIDTH                          (1)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_mm_dac_en_ctl_MASK                           (0x0400)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_mm_dac_en_ctl_BIT                            (0x0400)

#define MMRF_ABB_DIG_TX1_CON1_bbtx_mm_cic_en_ctl_LSB                            (9)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_mm_cic_en_ctl_WIDTH                          (1)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_mm_cic_en_ctl_MASK                           (0x0200)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_mm_cic_en_ctl_BIT                            (0x0200)

#define MMRF_ABB_DIG_TX1_CON1_bbet_mm_dac_en_ctl_LSB                            (8)
#define MMRF_ABB_DIG_TX1_CON1_bbet_mm_dac_en_ctl_WIDTH                          (1)
#define MMRF_ABB_DIG_TX1_CON1_bbet_mm_dac_en_ctl_MASK                           (0x0100)
#define MMRF_ABB_DIG_TX1_CON1_bbet_mm_dac_en_ctl_BIT                            (0x0100)

#define MMRF_ABB_DIG_TX1_CON1_bbet_mm_cic_en_ctl_LSB                            (7)
#define MMRF_ABB_DIG_TX1_CON1_bbet_mm_cic_en_ctl_WIDTH                          (1)
#define MMRF_ABB_DIG_TX1_CON1_bbet_mm_cic_en_ctl_MASK                           (0x0080)
#define MMRF_ABB_DIG_TX1_CON1_bbet_mm_cic_en_ctl_BIT                            (0x0080)

#define MMRF_ABB_DIG_TX1_CON1_bbtx_2g_dac_sw_en_LSB                             (5)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_2g_dac_sw_en_WIDTH                           (1)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_2g_dac_sw_en_MASK                            (0x0020)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_2g_dac_sw_en_BIT                             (0x0020)

#define MMRF_ABB_DIG_TX1_CON1_bbtx_2g_cic_sw_en_LSB                             (4)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_2g_cic_sw_en_WIDTH                           (1)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_2g_cic_sw_en_MASK                            (0x0010)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_2g_cic_sw_en_BIT                             (0x0010)

#define MMRF_ABB_DIG_TX1_CON1_bbtx_mm_dac_sw_en_LSB                             (3)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_mm_dac_sw_en_WIDTH                           (1)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_mm_dac_sw_en_MASK                            (0x0008)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_mm_dac_sw_en_BIT                             (0x0008)

#define MMRF_ABB_DIG_TX1_CON1_bbtx_mm_cic_sw_en_LSB                             (2)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_mm_cic_sw_en_WIDTH                           (1)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_mm_cic_sw_en_MASK                            (0x0004)
#define MMRF_ABB_DIG_TX1_CON1_bbtx_mm_cic_sw_en_BIT                             (0x0004)

#define MMRF_ABB_DIG_TX1_CON1_bbet_mm_dac_sw_en_LSB                             (1)
#define MMRF_ABB_DIG_TX1_CON1_bbet_mm_dac_sw_en_WIDTH                           (1)
#define MMRF_ABB_DIG_TX1_CON1_bbet_mm_dac_sw_en_MASK                            (0x0002)
#define MMRF_ABB_DIG_TX1_CON1_bbet_mm_dac_sw_en_BIT                             (0x0002)

#define MMRF_ABB_DIG_TX1_CON1_bbet_mm_cic_sw_en_LSB                             (0)
#define MMRF_ABB_DIG_TX1_CON1_bbet_mm_cic_sw_en_WIDTH                           (1)
#define MMRF_ABB_DIG_TX1_CON1_bbet_mm_cic_sw_en_MASK                            (0x0001)
#define MMRF_ABB_DIG_TX1_CON1_bbet_mm_cic_sw_en_BIT                             (0x0001)

#define MMRF_ABB_DIG_TX1_CON2_bbtx_mm_afifo_wptr_sw_LSB                         (9)
#define MMRF_ABB_DIG_TX1_CON2_bbtx_mm_afifo_wptr_sw_WIDTH                       (3)
#define MMRF_ABB_DIG_TX1_CON2_bbtx_mm_afifo_wptr_sw_MASK                        (0x0E00)

#define MMRF_ABB_DIG_TX1_CON2_bbtx_mm_afifo_wptr_ctl_LSB                        (8)
#define MMRF_ABB_DIG_TX1_CON2_bbtx_mm_afifo_wptr_ctl_WIDTH                      (1)
#define MMRF_ABB_DIG_TX1_CON2_bbtx_mm_afifo_wptr_ctl_MASK                       (0x0100)
#define MMRF_ABB_DIG_TX1_CON2_bbtx_mm_afifo_wptr_ctl_BIT                        (0x0100)

#define MMRF_ABB_DIG_TX1_CON2_bbtx_mm_txdfe_rate_sw_LSB                         (4)
#define MMRF_ABB_DIG_TX1_CON2_bbtx_mm_txdfe_rate_sw_WIDTH                       (3)
#define MMRF_ABB_DIG_TX1_CON2_bbtx_mm_txdfe_rate_sw_MASK                        (0x0070)

#define MMRF_ABB_DIG_TX1_CON2_bbtx_mm_txdac_rate_sw_LSB                         (2)
#define MMRF_ABB_DIG_TX1_CON2_bbtx_mm_txdac_rate_sw_WIDTH                       (2)
#define MMRF_ABB_DIG_TX1_CON2_bbtx_mm_txdac_rate_sw_MASK                        (0x000C)

#define MMRF_ABB_DIG_TX1_CON2_bbtx_mm_txdfe_rate_ctl_LSB                        (1)
#define MMRF_ABB_DIG_TX1_CON2_bbtx_mm_txdfe_rate_ctl_WIDTH                      (1)
#define MMRF_ABB_DIG_TX1_CON2_bbtx_mm_txdfe_rate_ctl_MASK                       (0x0002)
#define MMRF_ABB_DIG_TX1_CON2_bbtx_mm_txdfe_rate_ctl_BIT                        (0x0002)

#define MMRF_ABB_DIG_TX1_CON2_bbtx_mm_txdac_rate_ctl_LSB                        (0)
#define MMRF_ABB_DIG_TX1_CON2_bbtx_mm_txdac_rate_ctl_WIDTH                      (1)
#define MMRF_ABB_DIG_TX1_CON2_bbtx_mm_txdac_rate_ctl_MASK                       (0x0001)
#define MMRF_ABB_DIG_TX1_CON2_bbtx_mm_txdac_rate_ctl_BIT                        (0x0001)

#define MMRF_ABB_DIG_TX1_CON3_bbtx_2g_fetch_cnt_LSB                             (12)
#define MMRF_ABB_DIG_TX1_CON3_bbtx_2g_fetch_cnt_WIDTH                           (4)
#define MMRF_ABB_DIG_TX1_CON3_bbtx_2g_fetch_cnt_MASK                            (0xF000)

#define MMRF_ABB_DIG_TX1_CON3_bbtx_2g_afifo_wptr_sw_LSB                         (9)
#define MMRF_ABB_DIG_TX1_CON3_bbtx_2g_afifo_wptr_sw_WIDTH                       (3)
#define MMRF_ABB_DIG_TX1_CON3_bbtx_2g_afifo_wptr_sw_MASK                        (0x0E00)

#define MMRF_ABB_DIG_TX1_CON3_bbtx_2g_afifo_wptr_ctl_LSB                        (8)
#define MMRF_ABB_DIG_TX1_CON3_bbtx_2g_afifo_wptr_ctl_WIDTH                      (1)
#define MMRF_ABB_DIG_TX1_CON3_bbtx_2g_afifo_wptr_ctl_MASK                       (0x0100)
#define MMRF_ABB_DIG_TX1_CON3_bbtx_2g_afifo_wptr_ctl_BIT                        (0x0100)

#define MMRF_ABB_DIG_TX1_CON3_bbtx_2g_txdfe_rate_sw_LSB                         (4)
#define MMRF_ABB_DIG_TX1_CON3_bbtx_2g_txdfe_rate_sw_WIDTH                       (3)
#define MMRF_ABB_DIG_TX1_CON3_bbtx_2g_txdfe_rate_sw_MASK                        (0x0070)

#define MMRF_ABB_DIG_TX1_CON3_bbtx_2g_txdac_rate_sw_LSB                         (2)
#define MMRF_ABB_DIG_TX1_CON3_bbtx_2g_txdac_rate_sw_WIDTH                       (2)
#define MMRF_ABB_DIG_TX1_CON3_bbtx_2g_txdac_rate_sw_MASK                        (0x000C)

#define MMRF_ABB_DIG_TX1_CON3_bbtx_2g_txdfe_rate_ctl_LSB                        (1)
#define MMRF_ABB_DIG_TX1_CON3_bbtx_2g_txdfe_rate_ctl_WIDTH                      (1)
#define MMRF_ABB_DIG_TX1_CON3_bbtx_2g_txdfe_rate_ctl_MASK                       (0x0002)
#define MMRF_ABB_DIG_TX1_CON3_bbtx_2g_txdfe_rate_ctl_BIT                        (0x0002)

#define MMRF_ABB_DIG_TX1_CON3_bbtx_2g_txdac_rate_ctl_LSB                        (0)
#define MMRF_ABB_DIG_TX1_CON3_bbtx_2g_txdac_rate_ctl_WIDTH                      (1)
#define MMRF_ABB_DIG_TX1_CON3_bbtx_2g_txdac_rate_ctl_MASK                       (0x0001)
#define MMRF_ABB_DIG_TX1_CON3_bbtx_2g_txdac_rate_ctl_BIT                        (0x0001)

#define MMRF_ABB_DIG_TX1_CON4_ckgen_bbtx_ckcnt_phase_cfg_LSB                    (4)
#define MMRF_ABB_DIG_TX1_CON4_ckgen_bbtx_ckcnt_phase_cfg_WIDTH                  (5)
#define MMRF_ABB_DIG_TX1_CON4_ckgen_bbtx_ckcnt_phase_cfg_MASK                   (0x01F0)

#define MMRF_ABB_DIG_TX1_CON4_abb_et_swap_i_pn_LSB                              (3)
#define MMRF_ABB_DIG_TX1_CON4_abb_et_swap_i_pn_WIDTH                            (1)
#define MMRF_ABB_DIG_TX1_CON4_abb_et_swap_i_pn_MASK                             (0x0008)
#define MMRF_ABB_DIG_TX1_CON4_abb_et_swap_i_pn_BIT                              (0x0008)

#define MMRF_ABB_DIG_TX1_CON4_abb_tx_swap_i_pn_LSB                              (2)
#define MMRF_ABB_DIG_TX1_CON4_abb_tx_swap_i_pn_WIDTH                            (1)
#define MMRF_ABB_DIG_TX1_CON4_abb_tx_swap_i_pn_MASK                             (0x0004)
#define MMRF_ABB_DIG_TX1_CON4_abb_tx_swap_i_pn_BIT                              (0x0004)

#define MMRF_ABB_DIG_TX1_CON4_abb_tx_swap_q_pn_LSB                              (1)
#define MMRF_ABB_DIG_TX1_CON4_abb_tx_swap_q_pn_WIDTH                            (1)
#define MMRF_ABB_DIG_TX1_CON4_abb_tx_swap_q_pn_MASK                             (0x0002)
#define MMRF_ABB_DIG_TX1_CON4_abb_tx_swap_q_pn_BIT                              (0x0002)

#define MMRF_ABB_DIG_TX1_CON4_abb_tx_swap_iq_LSB                                (0)
#define MMRF_ABB_DIG_TX1_CON4_abb_tx_swap_iq_WIDTH                              (1)
#define MMRF_ABB_DIG_TX1_CON4_abb_tx_swap_iq_MASK                               (0x0001)
#define MMRF_ABB_DIG_TX1_CON4_abb_tx_swap_iq_BIT                                (0x0001)

#define MMRF_ABB_DIG_TX1_CON5_abb_2g_et_swap_i_pn_LSB                           (3)
#define MMRF_ABB_DIG_TX1_CON5_abb_2g_et_swap_i_pn_WIDTH                         (1)
#define MMRF_ABB_DIG_TX1_CON5_abb_2g_et_swap_i_pn_MASK                          (0x0008)
#define MMRF_ABB_DIG_TX1_CON5_abb_2g_et_swap_i_pn_BIT                           (0x0008)

#define MMRF_ABB_DIG_TX1_CON5_abb_2g_tx_swap_i_pn_LSB                           (2)
#define MMRF_ABB_DIG_TX1_CON5_abb_2g_tx_swap_i_pn_WIDTH                         (1)
#define MMRF_ABB_DIG_TX1_CON5_abb_2g_tx_swap_i_pn_MASK                          (0x0004)
#define MMRF_ABB_DIG_TX1_CON5_abb_2g_tx_swap_i_pn_BIT                           (0x0004)

#define MMRF_ABB_DIG_TX1_CON5_abb_2g_tx_swap_q_pn_LSB                           (1)
#define MMRF_ABB_DIG_TX1_CON5_abb_2g_tx_swap_q_pn_WIDTH                         (1)
#define MMRF_ABB_DIG_TX1_CON5_abb_2g_tx_swap_q_pn_MASK                          (0x0002)
#define MMRF_ABB_DIG_TX1_CON5_abb_2g_tx_swap_q_pn_BIT                           (0x0002)

#define MMRF_ABB_DIG_TX1_CON5_abb_2g_tx_swap_iq_LSB                             (0)
#define MMRF_ABB_DIG_TX1_CON5_abb_2g_tx_swap_iq_WIDTH                           (1)
#define MMRF_ABB_DIG_TX1_CON5_abb_2g_tx_swap_iq_MASK                            (0x0001)
#define MMRF_ABB_DIG_TX1_CON5_abb_2g_tx_swap_iq_BIT                             (0x0001)

#define MMRF_ABB_DIG_TX1_CON6_dpdadc_packer_en_fr_afunc_LSB                     (6)
#define MMRF_ABB_DIG_TX1_CON6_dpdadc_packer_en_fr_afunc_WIDTH                   (1)
#define MMRF_ABB_DIG_TX1_CON6_dpdadc_packer_en_fr_afunc_MASK                    (0x0040)
#define MMRF_ABB_DIG_TX1_CON6_dpdadc_packer_en_fr_afunc_BIT                     (0x0040)

#define MMRF_ABB_DIG_TX1_CON6_dpdadc_packer_en_LSB                              (5)
#define MMRF_ABB_DIG_TX1_CON6_dpdadc_packer_en_WIDTH                            (1)
#define MMRF_ABB_DIG_TX1_CON6_dpdadc_packer_en_MASK                             (0x0020)
#define MMRF_ABB_DIG_TX1_CON6_dpdadc_packer_en_BIT                              (0x0020)

#define MMRF_ABB_DIG_TX1_CON6_dpdadc_packer_ck_inv_LSB                          (4)
#define MMRF_ABB_DIG_TX1_CON6_dpdadc_packer_ck_inv_WIDTH                        (1)
#define MMRF_ABB_DIG_TX1_CON6_dpdadc_packer_ck_inv_MASK                         (0x0010)
#define MMRF_ABB_DIG_TX1_CON6_dpdadc_packer_ck_inv_BIT                          (0x0010)

#define MMRF_ABB_DIG_TX1_CON6_dpdadc_packer_ck_out_sel_LSB                      (2)
#define MMRF_ABB_DIG_TX1_CON6_dpdadc_packer_ck_out_sel_WIDTH                    (2)
#define MMRF_ABB_DIG_TX1_CON6_dpdadc_packer_ck_out_sel_MASK                     (0x000C)

#define MMRF_ABB_DIG_TX1_CON6_dpdadc_en_ctl_LSB                                 (1)
#define MMRF_ABB_DIG_TX1_CON6_dpdadc_en_ctl_WIDTH                               (1)
#define MMRF_ABB_DIG_TX1_CON6_dpdadc_en_ctl_MASK                                (0x0002)
#define MMRF_ABB_DIG_TX1_CON6_dpdadc_en_ctl_BIT                                 (0x0002)

#define MMRF_ABB_DIG_TX1_CON6_dpdadc_en_sw_LSB                                  (0)
#define MMRF_ABB_DIG_TX1_CON6_dpdadc_en_sw_WIDTH                                (1)
#define MMRF_ABB_DIG_TX1_CON6_dpdadc_en_sw_MASK                                 (0x0001)
#define MMRF_ABB_DIG_TX1_CON6_dpdadc_en_sw_BIT                                  (0x0001)

#define MMRF_ABB_DIG_TX1_CON7_da_ltebbtx_mm_clk_div_sw_LSB                      (1)
#define MMRF_ABB_DIG_TX1_CON7_da_ltebbtx_mm_clk_div_sw_WIDTH                    (3)
#define MMRF_ABB_DIG_TX1_CON7_da_ltebbtx_mm_clk_div_sw_MASK                     (0x000E)

#define MMRF_ABB_DIG_TX1_CON7_da_ltebbtx_mm_clk_div_ctl_LSB                     (0)
#define MMRF_ABB_DIG_TX1_CON7_da_ltebbtx_mm_clk_div_ctl_WIDTH                   (1)
#define MMRF_ABB_DIG_TX1_CON7_da_ltebbtx_mm_clk_div_ctl_MASK                    (0x0001)
#define MMRF_ABB_DIG_TX1_CON7_da_ltebbtx_mm_clk_div_ctl_BIT                     (0x0001)

#define MMRF_ABB_DIG_TX1_CON8_da_ltebbtx_2g_clk_div_sw_LSB                      (1)
#define MMRF_ABB_DIG_TX1_CON8_da_ltebbtx_2g_clk_div_sw_WIDTH                    (3)
#define MMRF_ABB_DIG_TX1_CON8_da_ltebbtx_2g_clk_div_sw_MASK                     (0x000E)

#define MMRF_ABB_DIG_TX1_CON8_da_ltebbtx_2g_clk_div_ctl_LSB                     (0)
#define MMRF_ABB_DIG_TX1_CON8_da_ltebbtx_2g_clk_div_ctl_WIDTH                   (1)
#define MMRF_ABB_DIG_TX1_CON8_da_ltebbtx_2g_clk_div_ctl_MASK                    (0x0001)
#define MMRF_ABB_DIG_TX1_CON8_da_ltebbtx_2g_clk_div_ctl_BIT                     (0x0001)

#define MMRF_ABB_DIG_TX1_CON9_da_dpdadc_clk_div_hw_mapping_LSB                  (4)
#define MMRF_ABB_DIG_TX1_CON9_da_dpdadc_clk_div_hw_mapping_WIDTH                (1)
#define MMRF_ABB_DIG_TX1_CON9_da_dpdadc_clk_div_hw_mapping_MASK                 (0x0010)
#define MMRF_ABB_DIG_TX1_CON9_da_dpdadc_clk_div_hw_mapping_BIT                  (0x0010)

#define MMRF_ABB_DIG_TX1_CON9_da_dpdadc_clk_div_sw_LSB                          (1)
#define MMRF_ABB_DIG_TX1_CON9_da_dpdadc_clk_div_sw_WIDTH                        (3)
#define MMRF_ABB_DIG_TX1_CON9_da_dpdadc_clk_div_sw_MASK                         (0x000E)

#define MMRF_ABB_DIG_TX1_CON9_da_dpdadc_clk_div_ctl_LSB                         (0)
#define MMRF_ABB_DIG_TX1_CON9_da_dpdadc_clk_div_ctl_WIDTH                       (1)
#define MMRF_ABB_DIG_TX1_CON9_da_dpdadc_clk_div_ctl_MASK                        (0x0001)
#define MMRF_ABB_DIG_TX1_CON9_da_dpdadc_clk_div_ctl_BIT                         (0x0001)

#define MMRF_ABB_DIG_TX1_CONA_da_ltebbtx_bw_vk10_2g_sw_LSB                      (5)
#define MMRF_ABB_DIG_TX1_CONA_da_ltebbtx_bw_vk10_2g_sw_WIDTH                    (2)
#define MMRF_ABB_DIG_TX1_CONA_da_ltebbtx_bw_vk10_2g_sw_MASK                     (0x0060)

#define MMRF_ABB_DIG_TX1_CONA_da_ltebbtx_bw_vk10_2g_ctl_LSB                     (4)
#define MMRF_ABB_DIG_TX1_CONA_da_ltebbtx_bw_vk10_2g_ctl_WIDTH                   (1)
#define MMRF_ABB_DIG_TX1_CONA_da_ltebbtx_bw_vk10_2g_ctl_MASK                    (0x0010)
#define MMRF_ABB_DIG_TX1_CONA_da_ltebbtx_bw_vk10_2g_ctl_BIT                     (0x0010)

#define MMRF_ABB_DIG_TX1_CONA_da_ltebbtx_2g_modesel_sw_LSB                      (1)
#define MMRF_ABB_DIG_TX1_CONA_da_ltebbtx_2g_modesel_sw_WIDTH                    (3)
#define MMRF_ABB_DIG_TX1_CONA_da_ltebbtx_2g_modesel_sw_MASK                     (0x000E)

#define MMRF_ABB_DIG_TX1_CONA_da_ltebbtx_2g_modesel_ctrl_LSB                    (0)
#define MMRF_ABB_DIG_TX1_CONA_da_ltebbtx_2g_modesel_ctrl_WIDTH                  (1)
#define MMRF_ABB_DIG_TX1_CONA_da_ltebbtx_2g_modesel_ctrl_MASK                   (0x0001)
#define MMRF_ABB_DIG_TX1_CONA_da_ltebbtx_2g_modesel_ctrl_BIT                    (0x0001)

#define MMRF_ABB_DIG_TX1_CONB_da_ltebbtx_bw_vk10_mm_sw_LSB                      (5)
#define MMRF_ABB_DIG_TX1_CONB_da_ltebbtx_bw_vk10_mm_sw_WIDTH                    (2)
#define MMRF_ABB_DIG_TX1_CONB_da_ltebbtx_bw_vk10_mm_sw_MASK                     (0x0060)

#define MMRF_ABB_DIG_TX1_CONB_da_ltebbtx_bw_vk10_mm_ctl_LSB                     (4)
#define MMRF_ABB_DIG_TX1_CONB_da_ltebbtx_bw_vk10_mm_ctl_WIDTH                   (1)
#define MMRF_ABB_DIG_TX1_CONB_da_ltebbtx_bw_vk10_mm_ctl_MASK                    (0x0010)
#define MMRF_ABB_DIG_TX1_CONB_da_ltebbtx_bw_vk10_mm_ctl_BIT                     (0x0010)

#define MMRF_ABB_DIG_TX1_CONB_da_ltebbet_bw_vk10_mm_sw_LSB                      (1)
#define MMRF_ABB_DIG_TX1_CONB_da_ltebbet_bw_vk10_mm_sw_WIDTH                    (2)
#define MMRF_ABB_DIG_TX1_CONB_da_ltebbet_bw_vk10_mm_sw_MASK                     (0x0006)

#define MMRF_ABB_DIG_TX1_CONB_da_ltebbet_bw_vk10_mm_ctl_LSB                     (0)
#define MMRF_ABB_DIG_TX1_CONB_da_ltebbet_bw_vk10_mm_ctl_WIDTH                   (1)
#define MMRF_ABB_DIG_TX1_CONB_da_ltebbet_bw_vk10_mm_ctl_MASK                    (0x0001)
#define MMRF_ABB_DIG_TX1_CONB_da_ltebbet_bw_vk10_mm_ctl_BIT                     (0x0001)

#define MMRF_ABB_DIG_TX1_CONC_da_ltebbtx_mm_modesel_sw_LSB                      (5)
#define MMRF_ABB_DIG_TX1_CONC_da_ltebbtx_mm_modesel_sw_WIDTH                    (3)
#define MMRF_ABB_DIG_TX1_CONC_da_ltebbtx_mm_modesel_sw_MASK                     (0x00E0)

#define MMRF_ABB_DIG_TX1_CONC_da_ltebbtx_mm_modesel_ctrl_LSB                    (4)
#define MMRF_ABB_DIG_TX1_CONC_da_ltebbtx_mm_modesel_ctrl_WIDTH                  (1)
#define MMRF_ABB_DIG_TX1_CONC_da_ltebbtx_mm_modesel_ctrl_MASK                   (0x0010)
#define MMRF_ABB_DIG_TX1_CONC_da_ltebbtx_mm_modesel_ctrl_BIT                    (0x0010)

#define MMRF_ABB_DIG_TX1_CON10_DA_LTEBBTX_I_CSEL_VK10_LSB                       (8)
#define MMRF_ABB_DIG_TX1_CON10_DA_LTEBBTX_I_CSEL_VK10_WIDTH                     (6)
#define MMRF_ABB_DIG_TX1_CON10_DA_LTEBBTX_I_CSEL_VK10_MASK                      (0x3F00)

#define MMRF_ABB_DIG_TX1_CON10_DA_LTEBBTX_Q_CSEL_VK10_LSB                       (0)
#define MMRF_ABB_DIG_TX1_CON10_DA_LTEBBTX_Q_CSEL_VK10_WIDTH                     (6)
#define MMRF_ABB_DIG_TX1_CON10_DA_LTEBBTX_Q_CSEL_VK10_MASK                      (0x003F)

#define MMRF_ABB_DIG_TX1_CON11_DA_LTEBBTX_SEQ_EN_LSB                            (12)
#define MMRF_ABB_DIG_TX1_CON11_DA_LTEBBTX_SEQ_EN_WIDTH                          (1)
#define MMRF_ABB_DIG_TX1_CON11_DA_LTEBBTX_SEQ_EN_MASK                           (0x1000)
#define MMRF_ABB_DIG_TX1_CON11_DA_LTEBBTX_SEQ_EN_BIT                            (0x1000)

#define MMRF_ABB_DIG_TX1_CON11_DA_LTEBBTX_SEQ_CFG_LSB                           (4)
#define MMRF_ABB_DIG_TX1_CON11_DA_LTEBBTX_SEQ_CFG_WIDTH                         (8)
#define MMRF_ABB_DIG_TX1_CON11_DA_LTEBBTX_SEQ_CFG_MASK                          (0x0FF0)

#define MMRF_ABB_DIG_TX1_CON11_DA_LTEBBTX_SEQ_RSTB_LSB                          (0)
#define MMRF_ABB_DIG_TX1_CON11_DA_LTEBBTX_SEQ_RSTB_WIDTH                        (1)
#define MMRF_ABB_DIG_TX1_CON11_DA_LTEBBTX_SEQ_RSTB_MASK                         (0x0001)
#define MMRF_ABB_DIG_TX1_CON11_DA_LTEBBTX_SEQ_RSTB_BIT                          (0x0001)

#define MMRF_ABB_DIG_TX1_CON12_DA_LTEBBTX_2G_I_CSEL_VK10_LSB                    (8)
#define MMRF_ABB_DIG_TX1_CON12_DA_LTEBBTX_2G_I_CSEL_VK10_WIDTH                  (6)
#define MMRF_ABB_DIG_TX1_CON12_DA_LTEBBTX_2G_I_CSEL_VK10_MASK                   (0x3F00)

#define MMRF_ABB_DIG_TX1_CON12_DA_LTEBBTX_2G_Q_CSEL_VK10_LSB                    (0)
#define MMRF_ABB_DIG_TX1_CON12_DA_LTEBBTX_2G_Q_CSEL_VK10_WIDTH                  (6)
#define MMRF_ABB_DIG_TX1_CON12_DA_LTEBBTX_2G_Q_CSEL_VK10_MASK                   (0x003F)

#define MMRF_ABB_DIG_TX1_CON13_DA_ETDAC_CSEL_VK10_LSB                           (0)
#define MMRF_ABB_DIG_TX1_CON13_DA_ETDAC_CSEL_VK10_WIDTH                         (6)
#define MMRF_ABB_DIG_TX1_CON13_DA_ETDAC_CSEL_VK10_MASK                          (0x003F)

#define MMRF_ABB_DIG_TX1_CON14_DA_ETDAC_SEQ_EN_LSB                              (12)
#define MMRF_ABB_DIG_TX1_CON14_DA_ETDAC_SEQ_EN_WIDTH                            (1)
#define MMRF_ABB_DIG_TX1_CON14_DA_ETDAC_SEQ_EN_MASK                             (0x1000)
#define MMRF_ABB_DIG_TX1_CON14_DA_ETDAC_SEQ_EN_BIT                              (0x1000)

#define MMRF_ABB_DIG_TX1_CON14_DA_ETDAC_SEQ_CFG_LSB                             (4)
#define MMRF_ABB_DIG_TX1_CON14_DA_ETDAC_SEQ_CFG_WIDTH                           (8)
#define MMRF_ABB_DIG_TX1_CON14_DA_ETDAC_SEQ_CFG_MASK                            (0x0FF0)

#define MMRF_ABB_DIG_TX1_CON14_DA_ETDAC_SEQ_RSTB_LSB                            (0)
#define MMRF_ABB_DIG_TX1_CON14_DA_ETDAC_SEQ_RSTB_WIDTH                          (1)
#define MMRF_ABB_DIG_TX1_CON14_DA_ETDAC_SEQ_RSTB_MASK                           (0x0001)
#define MMRF_ABB_DIG_TX1_CON14_DA_ETDAC_SEQ_RSTB_BIT                            (0x0001)

#define MMRF_ABB_DIG_TX1_CON15_dbg_mon0_sel_LSB                                 (8)
#define MMRF_ABB_DIG_TX1_CON15_dbg_mon0_sel_WIDTH                               (8)
#define MMRF_ABB_DIG_TX1_CON15_dbg_mon0_sel_MASK                                (0xFF00)

#define MMRF_ABB_DIG_TX1_CON15_dbg_mon1_sel_LSB                                 (0)
#define MMRF_ABB_DIG_TX1_CON15_dbg_mon1_sel_WIDTH                               (8)
#define MMRF_ABB_DIG_TX1_CON15_dbg_mon1_sel_MASK                                (0x00FF)

#define MMRF_ABB_DIG_TX1_CON16_dbg_mon2_sel_LSB                                 (8)
#define MMRF_ABB_DIG_TX1_CON16_dbg_mon2_sel_WIDTH                               (8)
#define MMRF_ABB_DIG_TX1_CON16_dbg_mon2_sel_MASK                                (0xFF00)

#define MMRF_ABB_DIG_TX1_CON16_dbg_mon3_sel_LSB                                 (0)
#define MMRF_ABB_DIG_TX1_CON16_dbg_mon3_sel_WIDTH                               (8)
#define MMRF_ABB_DIG_TX1_CON16_dbg_mon3_sel_MASK                                (0x00FF)

#define MMRF_ABB_DIG_TX1_CON17_dbg_mon4_sel_LSB                                 (0)
#define MMRF_ABB_DIG_TX1_CON17_dbg_mon4_sel_WIDTH                               (8)
#define MMRF_ABB_DIG_TX1_CON17_dbg_mon4_sel_MASK                                (0x00FF)


#define MMRF_ABB_DIG_SINE0_CON0_sinegen_ck_out_sel_LSB                          (0)
#define MMRF_ABB_DIG_SINE0_CON0_sinegen_ck_out_sel_WIDTH                        (3)
#define MMRF_ABB_DIG_SINE0_CON0_sinegen_ck_out_sel_MASK                         (0x0007)

#define MMRF_ABB_DIG_SINE0_CON1_singen_en_LSB                                   (7)
#define MMRF_ABB_DIG_SINE0_CON1_singen_en_WIDTH                                 (1)
#define MMRF_ABB_DIG_SINE0_CON1_singen_en_MASK                                  (0x0080)
#define MMRF_ABB_DIG_SINE0_CON1_singen_en_BIT                                   (0x0080)

#define MMRF_ABB_DIG_SINE0_CON1_singen_olt_mode_LSB                             (5)
#define MMRF_ABB_DIG_SINE0_CON1_singen_olt_mode_WIDTH                           (1)
#define MMRF_ABB_DIG_SINE0_CON1_singen_olt_mode_MASK                            (0x0020)
#define MMRF_ABB_DIG_SINE0_CON1_singen_olt_mode_BIT                             (0x0020)

#define MMRF_ABB_DIG_SINE0_CON1_singen_fix_en_i_LSB                             (1)
#define MMRF_ABB_DIG_SINE0_CON1_singen_fix_en_i_WIDTH                           (1)
#define MMRF_ABB_DIG_SINE0_CON1_singen_fix_en_i_MASK                            (0x0002)
#define MMRF_ABB_DIG_SINE0_CON1_singen_fix_en_i_BIT                             (0x0002)

#define MMRF_ABB_DIG_SINE0_CON1_singen_fix_en_q_LSB                             (0)
#define MMRF_ABB_DIG_SINE0_CON1_singen_fix_en_q_WIDTH                           (1)
#define MMRF_ABB_DIG_SINE0_CON1_singen_fix_en_q_MASK                            (0x0001)
#define MMRF_ABB_DIG_SINE0_CON1_singen_fix_en_q_BIT                             (0x0001)

#define MMRF_ABB_DIG_SINE0_CON2_singen_fix_i_LSB                                (0)
#define MMRF_ABB_DIG_SINE0_CON2_singen_fix_i_WIDTH                              (11)
#define MMRF_ABB_DIG_SINE0_CON2_singen_fix_i_MASK                               (0x07FF)

#define MMRF_ABB_DIG_SINE0_CON3_singen_fix_q_LSB                                (0)
#define MMRF_ABB_DIG_SINE0_CON3_singen_fix_q_WIDTH                              (11)
#define MMRF_ABB_DIG_SINE0_CON3_singen_fix_q_MASK                               (0x07FF)

#define MMRF_ABB_DIG_SINE0_CON4_singen_clkdiv_n_LSB                             (8)
#define MMRF_ABB_DIG_SINE0_CON4_singen_clkdiv_n_WIDTH                           (2)
#define MMRF_ABB_DIG_SINE0_CON4_singen_clkdiv_n_MASK                            (0x0300)

#define MMRF_ABB_DIG_SINE0_CON4_singen_mode_i_LSB                               (4)
#define MMRF_ABB_DIG_SINE0_CON4_singen_mode_i_WIDTH                             (4)
#define MMRF_ABB_DIG_SINE0_CON4_singen_mode_i_MASK                              (0x00F0)

#define MMRF_ABB_DIG_SINE0_CON4_singen_mode_q_LSB                               (0)
#define MMRF_ABB_DIG_SINE0_CON4_singen_mode_q_WIDTH                             (4)
#define MMRF_ABB_DIG_SINE0_CON4_singen_mode_q_MASK                              (0x000F)

#define MMRF_ABB_DIG_SINE0_CON5_singen_clkdiv_i_LSB                             (0)
#define MMRF_ABB_DIG_SINE0_CON5_singen_clkdiv_i_WIDTH                           (10)
#define MMRF_ABB_DIG_SINE0_CON5_singen_clkdiv_i_MASK                            (0x03FF)

#define MMRF_ABB_DIG_SINE0_CON6_singen_clkdiv_q_LSB                             (0)
#define MMRF_ABB_DIG_SINE0_CON6_singen_clkdiv_q_WIDTH                           (10)
#define MMRF_ABB_DIG_SINE0_CON6_singen_clkdiv_q_MASK                            (0x03FF)

#define MMRF_ABB_DIG_SINE0_CON7_singen_gain_i_LSB                               (4)
#define MMRF_ABB_DIG_SINE0_CON7_singen_gain_i_WIDTH                             (3)
#define MMRF_ABB_DIG_SINE0_CON7_singen_gain_i_MASK                              (0x0070)

#define MMRF_ABB_DIG_SINE0_CON7_singen_gain_q_LSB                               (0)
#define MMRF_ABB_DIG_SINE0_CON7_singen_gain_q_WIDTH                             (3)
#define MMRF_ABB_DIG_SINE0_CON7_singen_gain_q_MASK                              (0x0007)

#define MMRF_ABB_DIG_SINE0_CON8_singen_gain_mode_LSB                            (7)
#define MMRF_ABB_DIG_SINE0_CON8_singen_gain_mode_WIDTH                          (1)
#define MMRF_ABB_DIG_SINE0_CON8_singen_gain_mode_MASK                           (0x0080)
#define MMRF_ABB_DIG_SINE0_CON8_singen_gain_mode_BIT                            (0x0080)

#define MMRF_ABB_DIG_SINE0_CON9_singen_inc_step0_i_LSB                          (0)
#define MMRF_ABB_DIG_SINE0_CON9_singen_inc_step0_i_WIDTH                        (10)
#define MMRF_ABB_DIG_SINE0_CON9_singen_inc_step0_i_MASK                         (0x03FF)

#define MMRF_ABB_DIG_SINE0_CONA_singen_inc_step0_q_LSB                          (0)
#define MMRF_ABB_DIG_SINE0_CONA_singen_inc_step0_q_WIDTH                        (10)
#define MMRF_ABB_DIG_SINE0_CONA_singen_inc_step0_q_MASK                         (0x03FF)

#define MMRF_ABB_DIG_SINE0_CONB_singen_start_addr0_i_LSB                        (0)
#define MMRF_ABB_DIG_SINE0_CONB_singen_start_addr0_i_WIDTH                      (10)
#define MMRF_ABB_DIG_SINE0_CONB_singen_start_addr0_i_MASK                       (0x03FF)

#define MMRF_ABB_DIG_SINE0_CONC_singen_start_addr0_q_LSB                        (0)
#define MMRF_ABB_DIG_SINE0_CONC_singen_start_addr0_q_WIDTH                      (10)
#define MMRF_ABB_DIG_SINE0_CONC_singen_start_addr0_q_MASK                       (0x03FF)


#define MMRF_ABB_DIG_SINE1_CON0_sinegen_ck_out_sel_LSB                          (0)
#define MMRF_ABB_DIG_SINE1_CON0_sinegen_ck_out_sel_WIDTH                        (3)
#define MMRF_ABB_DIG_SINE1_CON0_sinegen_ck_out_sel_MASK                         (0x0007)

#define MMRF_ABB_DIG_SINE1_CON1_singen_en_LSB                                   (7)
#define MMRF_ABB_DIG_SINE1_CON1_singen_en_WIDTH                                 (1)
#define MMRF_ABB_DIG_SINE1_CON1_singen_en_MASK                                  (0x0080)
#define MMRF_ABB_DIG_SINE1_CON1_singen_en_BIT                                   (0x0080)

#define MMRF_ABB_DIG_SINE1_CON1_singen_olt_mode_LSB                             (5)
#define MMRF_ABB_DIG_SINE1_CON1_singen_olt_mode_WIDTH                           (1)
#define MMRF_ABB_DIG_SINE1_CON1_singen_olt_mode_MASK                            (0x0020)
#define MMRF_ABB_DIG_SINE1_CON1_singen_olt_mode_BIT                             (0x0020)

#define MMRF_ABB_DIG_SINE1_CON1_singen_fix_en_i_LSB                             (1)
#define MMRF_ABB_DIG_SINE1_CON1_singen_fix_en_i_WIDTH                           (1)
#define MMRF_ABB_DIG_SINE1_CON1_singen_fix_en_i_MASK                            (0x0002)
#define MMRF_ABB_DIG_SINE1_CON1_singen_fix_en_i_BIT                             (0x0002)

#define MMRF_ABB_DIG_SINE1_CON1_singen_fix_en_q_LSB                             (0)
#define MMRF_ABB_DIG_SINE1_CON1_singen_fix_en_q_WIDTH                           (1)
#define MMRF_ABB_DIG_SINE1_CON1_singen_fix_en_q_MASK                            (0x0001)
#define MMRF_ABB_DIG_SINE1_CON1_singen_fix_en_q_BIT                             (0x0001)

#define MMRF_ABB_DIG_SINE1_CON2_singen_fix_i_LSB                                (0)
#define MMRF_ABB_DIG_SINE1_CON2_singen_fix_i_WIDTH                              (11)
#define MMRF_ABB_DIG_SINE1_CON2_singen_fix_i_MASK                               (0x07FF)

#define MMRF_ABB_DIG_SINE1_CON3_singen_fix_q_LSB                                (0)
#define MMRF_ABB_DIG_SINE1_CON3_singen_fix_q_WIDTH                              (11)
#define MMRF_ABB_DIG_SINE1_CON3_singen_fix_q_MASK                               (0x07FF)

#define MMRF_ABB_DIG_SINE1_CON4_singen_clkdiv_n_LSB                             (8)
#define MMRF_ABB_DIG_SINE1_CON4_singen_clkdiv_n_WIDTH                           (2)
#define MMRF_ABB_DIG_SINE1_CON4_singen_clkdiv_n_MASK                            (0x0300)

#define MMRF_ABB_DIG_SINE1_CON4_singen_mode_i_LSB                               (4)
#define MMRF_ABB_DIG_SINE1_CON4_singen_mode_i_WIDTH                             (4)
#define MMRF_ABB_DIG_SINE1_CON4_singen_mode_i_MASK                              (0x00F0)

#define MMRF_ABB_DIG_SINE1_CON4_singen_mode_q_LSB                               (0)
#define MMRF_ABB_DIG_SINE1_CON4_singen_mode_q_WIDTH                             (4)
#define MMRF_ABB_DIG_SINE1_CON4_singen_mode_q_MASK                              (0x000F)

#define MMRF_ABB_DIG_SINE1_CON5_singen_clkdiv_i_LSB                             (0)
#define MMRF_ABB_DIG_SINE1_CON5_singen_clkdiv_i_WIDTH                           (10)
#define MMRF_ABB_DIG_SINE1_CON5_singen_clkdiv_i_MASK                            (0x03FF)

#define MMRF_ABB_DIG_SINE1_CON6_singen_clkdiv_q_LSB                             (0)
#define MMRF_ABB_DIG_SINE1_CON6_singen_clkdiv_q_WIDTH                           (10)
#define MMRF_ABB_DIG_SINE1_CON6_singen_clkdiv_q_MASK                            (0x03FF)

#define MMRF_ABB_DIG_SINE1_CON7_singen_gain_i_LSB                               (4)
#define MMRF_ABB_DIG_SINE1_CON7_singen_gain_i_WIDTH                             (3)
#define MMRF_ABB_DIG_SINE1_CON7_singen_gain_i_MASK                              (0x0070)

#define MMRF_ABB_DIG_SINE1_CON7_singen_gain_q_LSB                               (0)
#define MMRF_ABB_DIG_SINE1_CON7_singen_gain_q_WIDTH                             (3)
#define MMRF_ABB_DIG_SINE1_CON7_singen_gain_q_MASK                              (0x0007)

#define MMRF_ABB_DIG_SINE1_CON8_singen_gain_mode_LSB                            (7)
#define MMRF_ABB_DIG_SINE1_CON8_singen_gain_mode_WIDTH                          (1)
#define MMRF_ABB_DIG_SINE1_CON8_singen_gain_mode_MASK                           (0x0080)
#define MMRF_ABB_DIG_SINE1_CON8_singen_gain_mode_BIT                            (0x0080)

#define MMRF_ABB_DIG_SINE1_CON9_singen_inc_step0_i_LSB                          (0)
#define MMRF_ABB_DIG_SINE1_CON9_singen_inc_step0_i_WIDTH                        (10)
#define MMRF_ABB_DIG_SINE1_CON9_singen_inc_step0_i_MASK                         (0x03FF)

#define MMRF_ABB_DIG_SINE1_CONA_singen_inc_step0_q_LSB                          (0)
#define MMRF_ABB_DIG_SINE1_CONA_singen_inc_step0_q_WIDTH                        (10)
#define MMRF_ABB_DIG_SINE1_CONA_singen_inc_step0_q_MASK                         (0x03FF)

#define MMRF_ABB_DIG_SINE1_CONB_singen_start_addr0_i_LSB                        (0)
#define MMRF_ABB_DIG_SINE1_CONB_singen_start_addr0_i_WIDTH                      (10)
#define MMRF_ABB_DIG_SINE1_CONB_singen_start_addr0_i_MASK                       (0x03FF)

#define MMRF_ABB_DIG_SINE1_CONC_singen_start_addr0_q_LSB                        (0)
#define MMRF_ABB_DIG_SINE1_CONC_singen_start_addr0_q_WIDTH                      (10)
#define MMRF_ABB_DIG_SINE1_CONC_singen_start_addr0_q_MASK                       (0x03FF)


#define MMRF_ABB_DIG_APC0_CON0_apc_2g_sel_LSB                                   (0)
#define MMRF_ABB_DIG_APC0_CON0_apc_2g_sel_WIDTH                                 (2)
#define MMRF_ABB_DIG_APC0_CON0_apc_2g_sel_MASK                                  (0x0003)

#define MMRF_ABB_DIG_APC0_CON1_apc_mm_sel_LSB                                   (0)
#define MMRF_ABB_DIG_APC0_CON1_apc_mm_sel_WIDTH                                 (2)
#define MMRF_ABB_DIG_APC0_CON1_apc_mm_sel_MASK                                  (0x0003)

#define MMRF_ABB_DIG_APC0_CON2_apc1_swrst_b_LSB                                 (15)
#define MMRF_ABB_DIG_APC0_CON2_apc1_swrst_b_WIDTH                               (1)
#define MMRF_ABB_DIG_APC0_CON2_apc1_swrst_b_MASK                                (0x8000)
#define MMRF_ABB_DIG_APC0_CON2_apc1_swrst_b_BIT                                 (0x8000)

#define MMRF_ABB_DIG_APC0_CON2_apc1_path_sel_LSB                                (12)
#define MMRF_ABB_DIG_APC0_CON2_apc1_path_sel_WIDTH                              (2)
#define MMRF_ABB_DIG_APC0_CON2_apc1_path_sel_MASK                               (0x3000)

#define MMRF_ABB_DIG_APC0_CON2_apc1_pwdb_LSB                                    (11)
#define MMRF_ABB_DIG_APC0_CON2_apc1_pwdb_WIDTH                                  (1)
#define MMRF_ABB_DIG_APC0_CON2_apc1_pwdb_MASK                                   (0x0800)
#define MMRF_ABB_DIG_APC0_CON2_apc1_pwdb_BIT                                    (0x0800)

#define MMRF_ABB_DIG_APC0_CON2_apc1_tg_LSB                                      (10)
#define MMRF_ABB_DIG_APC0_CON2_apc1_tg_WIDTH                                    (1)
#define MMRF_ABB_DIG_APC0_CON2_apc1_tg_MASK                                     (0x0400)
#define MMRF_ABB_DIG_APC0_CON2_apc1_tg_BIT                                      (0x0400)

#define MMRF_ABB_DIG_APC0_CON2_apc1_bus_LSB                                     (0)
#define MMRF_ABB_DIG_APC0_CON2_apc1_bus_WIDTH                                   (10)
#define MMRF_ABB_DIG_APC0_CON2_apc1_bus_MASK                                    (0x03FF)

#define MMRF_ABB_DIG_APC0_CON3_apc1_status_LSB                                  (0)
#define MMRF_ABB_DIG_APC0_CON3_apc1_status_WIDTH                                (16)
#define MMRF_ABB_DIG_APC0_CON3_apc1_status_MASK                                 (0xFFFF)


#define MMRF_ABB_DIG_RCK_CON0_rccal_lte_ck_en_LSB                               (15)
#define MMRF_ABB_DIG_RCK_CON0_rccal_lte_ck_en_WIDTH                             (1)
#define MMRF_ABB_DIG_RCK_CON0_rccal_lte_ck_en_MASK                              (0x8000)
#define MMRF_ABB_DIG_RCK_CON0_rccal_lte_ck_en_BIT                               (0x8000)

#define MMRF_ABB_DIG_RCK_CON0_rccal_lte_seq_ck_en_LSB                           (0)
#define MMRF_ABB_DIG_RCK_CON0_rccal_lte_seq_ck_en_WIDTH                         (1)
#define MMRF_ABB_DIG_RCK_CON0_rccal_lte_seq_ck_en_MASK                          (0x0001)
#define MMRF_ABB_DIG_RCK_CON0_rccal_lte_seq_ck_en_BIT                           (0x0001)

#define MMRF_ABB_DIG_RCK_CON1_rccal_lte_done_LSB                                (12)
#define MMRF_ABB_DIG_RCK_CON1_rccal_lte_done_WIDTH                              (1)
#define MMRF_ABB_DIG_RCK_CON1_rccal_lte_done_MASK                               (0x1000)
#define MMRF_ABB_DIG_RCK_CON1_rccal_lte_done_BIT                                (0x1000)

#define MMRF_ABB_DIG_RCK_CON1_rccal_lte_state_LSB                               (4)
#define MMRF_ABB_DIG_RCK_CON1_rccal_lte_state_WIDTH                             (5)
#define MMRF_ABB_DIG_RCK_CON1_rccal_lte_state_MASK                              (0x01F0)

#define MMRF_ABB_DIG_RCK_CON1_rccal_lte_start_LSB                               (0)
#define MMRF_ABB_DIG_RCK_CON1_rccal_lte_start_WIDTH                             (1)
#define MMRF_ABB_DIG_RCK_CON1_rccal_lte_start_MASK                              (0x0001)
#define MMRF_ABB_DIG_RCK_CON1_rccal_lte_start_BIT                               (0x0001)

#define MMRF_ABB_DIG_RCK_CON2_rccal_lte_out_inv_LSB                             (12)
#define MMRF_ABB_DIG_RCK_CON2_rccal_lte_out_inv_WIDTH                           (1)
#define MMRF_ABB_DIG_RCK_CON2_rccal_lte_out_inv_MASK                            (0x1000)
#define MMRF_ABB_DIG_RCK_CON2_rccal_lte_out_inv_BIT                             (0x1000)

#define MMRF_ABB_DIG_RCK_CON2_rccal_lte_osc_cnt_dbg_LSB                         (0)
#define MMRF_ABB_DIG_RCK_CON2_rccal_lte_osc_cnt_dbg_WIDTH                       (10)
#define MMRF_ABB_DIG_RCK_CON2_rccal_lte_osc_cnt_dbg_MASK                        (0x03FF)

#define MMRF_ABB_DIG_RCK_CON3_rccal_lte_trim_cnt_LSB                            (0)
#define MMRF_ABB_DIG_RCK_CON3_rccal_lte_trim_cnt_WIDTH                          (12)
#define MMRF_ABB_DIG_RCK_CON3_rccal_lte_trim_cnt_MASK                           (0x0FFF)

#define MMRF_ABB_DIG_RCK_CON4_rccal_lte_cmp_th_LSB                              (0)
#define MMRF_ABB_DIG_RCK_CON4_rccal_lte_cmp_th_WIDTH                            (10)
#define MMRF_ABB_DIG_RCK_CON4_rccal_lte_cmp_th_MASK                             (0x03FF)

#define MMRF_ABB_DIG_RCK_CON5_rccal_lte_sel_cap_LSB                             (8)
#define MMRF_ABB_DIG_RCK_CON5_rccal_lte_sel_cap_WIDTH                           (6)
#define MMRF_ABB_DIG_RCK_CON5_rccal_lte_sel_cap_MASK                            (0x3F00)

#define MMRF_ABB_DIG_RCK_CON5_rccal_lte_sel_cap_sw_LSB                          (7)
#define MMRF_ABB_DIG_RCK_CON5_rccal_lte_sel_cap_sw_WIDTH                        (1)
#define MMRF_ABB_DIG_RCK_CON5_rccal_lte_sel_cap_sw_MASK                         (0x0080)
#define MMRF_ABB_DIG_RCK_CON5_rccal_lte_sel_cap_sw_BIT                          (0x0080)

#define MMRF_ABB_DIG_RCK_CON5_rccal_lte_offset_cap_LSB                          (0)
#define MMRF_ABB_DIG_RCK_CON5_rccal_lte_offset_cap_WIDTH                        (6)
#define MMRF_ABB_DIG_RCK_CON5_rccal_lte_offset_cap_MASK                         (0x003F)

#define MMRF_ABB_DIG_RCK_CON6_rccal_lte_offset_sat_inv_out_LSB                  (8)
#define MMRF_ABB_DIG_RCK_CON6_rccal_lte_offset_sat_inv_out_WIDTH                (6)
#define MMRF_ABB_DIG_RCK_CON6_rccal_lte_offset_sat_inv_out_MASK                 (0x3F00)

#define MMRF_ABB_DIG_RCK_CON6_rccal_lte_sar_out_LSB                             (0)
#define MMRF_ABB_DIG_RCK_CON6_rccal_lte_sar_out_WIDTH                           (6)
#define MMRF_ABB_DIG_RCK_CON6_rccal_lte_sar_out_MASK                            (0x003F)


#define MMRF_ABB_DIG_DBG_CON0_abist_mon0_sel_LSB                                (8)
#define MMRF_ABB_DIG_DBG_CON0_abist_mon0_sel_WIDTH                              (8)
#define MMRF_ABB_DIG_DBG_CON0_abist_mon0_sel_MASK                               (0xFF00)

#define MMRF_ABB_DIG_DBG_CON0_abist_mon1_sel_LSB                                (0)
#define MMRF_ABB_DIG_DBG_CON0_abist_mon1_sel_WIDTH                              (8)
#define MMRF_ABB_DIG_DBG_CON0_abist_mon1_sel_MASK                               (0x00FF)

#define MMRF_ABB_DIG_DBG_CON1_abist_mon2_sel_LSB                                (8)
#define MMRF_ABB_DIG_DBG_CON1_abist_mon2_sel_WIDTH                              (8)
#define MMRF_ABB_DIG_DBG_CON1_abist_mon2_sel_MASK                               (0xFF00)

#define MMRF_ABB_DIG_DBG_CON1_abist_mon3_sel_LSB                                (0)
#define MMRF_ABB_DIG_DBG_CON1_abist_mon3_sel_WIDTH                              (8)
#define MMRF_ABB_DIG_DBG_CON1_abist_mon3_sel_MASK                               (0x00FF)

#define MMRF_ABB_DIG_DBG_CON2_abist_mon4_sel_LSB                                (0)
#define MMRF_ABB_DIG_DBG_CON2_abist_mon4_sel_WIDTH                              (8)
#define MMRF_ABB_DIG_DBG_CON2_abist_mon4_sel_MASK                               (0x00FF)

#define MMRF_ABB_DIG_DBG_CON3_abist_mon0_LSB                                    (0)
#define MMRF_ABB_DIG_DBG_CON3_abist_mon0_WIDTH                                  (16)
#define MMRF_ABB_DIG_DBG_CON3_abist_mon0_MASK                                   (0xFFFF)

#define MMRF_ABB_DIG_DBG_CON4_abist_mon1_LSB                                    (0)
#define MMRF_ABB_DIG_DBG_CON4_abist_mon1_WIDTH                                  (16)
#define MMRF_ABB_DIG_DBG_CON4_abist_mon1_MASK                                   (0xFFFF)

#define MMRF_ABB_DIG_DBG_CON5_abist_mon2_LSB                                    (0)
#define MMRF_ABB_DIG_DBG_CON5_abist_mon2_WIDTH                                  (16)
#define MMRF_ABB_DIG_DBG_CON5_abist_mon2_MASK                                   (0xFFFF)

#define MMRF_ABB_DIG_DBG_CON6_abist_mon3_LSB                                    (0)
#define MMRF_ABB_DIG_DBG_CON6_abist_mon3_WIDTH                                  (16)
#define MMRF_ABB_DIG_DBG_CON6_abist_mon3_MASK                                   (0xFFFF)

#define MMRF_ABB_DIG_DBG_CON7_abist_mon4_LSB                                    (0)
#define MMRF_ABB_DIG_DBG_CON7_abist_mon4_WIDTH                                  (16)
#define MMRF_ABB_DIG_DBG_CON7_abist_mon4_MASK                                   (0xFFFF)

#define MMRF_ABB_DIG_DBG_CON8_a_func_den_15_0_LSB                               (0)
#define MMRF_ABB_DIG_DBG_CON8_a_func_den_15_0_WIDTH                             (16)
#define MMRF_ABB_DIG_DBG_CON8_a_func_den_15_0_MASK                              (0xFFFF)

#define MMRF_ABB_DIG_DBG_CON9_a_func_den_31_16_LSB                              (0)
#define MMRF_ABB_DIG_DBG_CON9_a_func_den_31_16_WIDTH                            (16)
#define MMRF_ABB_DIG_DBG_CON9_a_func_den_31_16_MASK                             (0xFFFF)

#define MMRF_ABB_DIG_DBG_CONA_a_func_den_47_32_LSB                              (0)
#define MMRF_ABB_DIG_DBG_CONA_a_func_den_47_32_WIDTH                            (16)
#define MMRF_ABB_DIG_DBG_CONA_a_func_den_47_32_MASK                             (0xFFFF)

#define MMRF_ABB_DIG_DBG_CONB_a_func_den_63_48_LSB                              (0)
#define MMRF_ABB_DIG_DBG_CONB_a_func_den_63_48_WIDTH                            (16)
#define MMRF_ABB_DIG_DBG_CONB_a_func_den_63_48_MASK                             (0xFFFF)

#define MMRF_ABB_DIG_DBG_CONC_a_func_den_79_64_LSB                              (0)
#define MMRF_ABB_DIG_DBG_CONC_a_func_den_79_64_WIDTH                            (16)
#define MMRF_ABB_DIG_DBG_CONC_a_func_den_79_64_MASK                             (0xFFFF)

#define MMRF_ABB_DIG_DBG_COND_a_func_din_15_0_LSB                               (0)
#define MMRF_ABB_DIG_DBG_COND_a_func_din_15_0_WIDTH                             (16)
#define MMRF_ABB_DIG_DBG_COND_a_func_din_15_0_MASK                              (0xFFFF)

#define MMRF_ABB_DIG_DBG_CONE_a_func_din_31_16_LSB                              (0)
#define MMRF_ABB_DIG_DBG_CONE_a_func_din_31_16_WIDTH                            (16)
#define MMRF_ABB_DIG_DBG_CONE_a_func_din_31_16_MASK                             (0xFFFF)

#define MMRF_ABB_DIG_DBG_CONF_a_func_din_47_32_LSB                              (0)
#define MMRF_ABB_DIG_DBG_CONF_a_func_din_47_32_WIDTH                            (16)
#define MMRF_ABB_DIG_DBG_CONF_a_func_din_47_32_MASK                             (0xFFFF)

#define MMRF_ABB_DIG_DBG_CON10_a_func_din_63_48_LSB                             (0)
#define MMRF_ABB_DIG_DBG_CON10_a_func_din_63_48_WIDTH                           (16)
#define MMRF_ABB_DIG_DBG_CON10_a_func_din_63_48_MASK                            (0xFFFF)

#define MMRF_ABB_DIG_DBG_CON11_a_func_din_79_64_LSB                             (0)
#define MMRF_ABB_DIG_DBG_CON11_a_func_din_79_64_WIDTH                           (16)
#define MMRF_ABB_DIG_DBG_CON11_a_func_din_79_64_MASK                            (0xFFFF)


#define MMRF_ABB_DIG_RSV_CON0_da_mdpll_cond_en_LSB                              (0)
#define MMRF_ABB_DIG_RSV_CON0_da_mdpll_cond_en_WIDTH                            (1)
#define MMRF_ABB_DIG_RSV_CON0_da_mdpll_cond_en_MASK                             (0x0001)
#define MMRF_ABB_DIG_RSV_CON0_da_mdpll_cond_en_BIT                              (0x0001)

#define MMRF_ABB_DIG_RSV_CON1_rccal_sw_sel1_LSB                                 (15)
#define MMRF_ABB_DIG_RSV_CON1_rccal_sw_sel1_WIDTH                               (1)
#define MMRF_ABB_DIG_RSV_CON1_rccal_sw_sel1_MASK                                (0x8000)
#define MMRF_ABB_DIG_RSV_CON1_rccal_sw_sel1_BIT                                 (0x8000)

#define MMRF_ABB_DIG_RSV_CON1_rccal_sw_value1_LSB                               (8)
#define MMRF_ABB_DIG_RSV_CON1_rccal_sw_value1_WIDTH                             (6)
#define MMRF_ABB_DIG_RSV_CON1_rccal_sw_value1_MASK                              (0x3F00)

#define MMRF_ABB_DIG_RSV_CON1_rccal_sw_sel_LSB                                  (7)
#define MMRF_ABB_DIG_RSV_CON1_rccal_sw_sel_WIDTH                                (1)
#define MMRF_ABB_DIG_RSV_CON1_rccal_sw_sel_MASK                                 (0x0080)
#define MMRF_ABB_DIG_RSV_CON1_rccal_sw_sel_BIT                                  (0x0080)

#define MMRF_ABB_DIG_RSV_CON1_rccal_sw_value_LSB                                (0)
#define MMRF_ABB_DIG_RSV_CON1_rccal_sw_value_WIDTH                              (6)
#define MMRF_ABB_DIG_RSV_CON1_rccal_sw_value_MASK                               (0x003F)

#define MMRF_ABB_DIG_RSV_CON2_rccal_sw_sel3_LSB                                 (15)
#define MMRF_ABB_DIG_RSV_CON2_rccal_sw_sel3_WIDTH                               (1)
#define MMRF_ABB_DIG_RSV_CON2_rccal_sw_sel3_MASK                                (0x8000)
#define MMRF_ABB_DIG_RSV_CON2_rccal_sw_sel3_BIT                                 (0x8000)

#define MMRF_ABB_DIG_RSV_CON2_rccal_sw_value3_LSB                               (8)
#define MMRF_ABB_DIG_RSV_CON2_rccal_sw_value3_WIDTH                             (6)
#define MMRF_ABB_DIG_RSV_CON2_rccal_sw_value3_MASK                              (0x3F00)

#define MMRF_ABB_DIG_RSV_CON2_rccal_sw_sel2_LSB                                 (7)
#define MMRF_ABB_DIG_RSV_CON2_rccal_sw_sel2_WIDTH                               (1)
#define MMRF_ABB_DIG_RSV_CON2_rccal_sw_sel2_MASK                                (0x0080)
#define MMRF_ABB_DIG_RSV_CON2_rccal_sw_sel2_BIT                                 (0x0080)

#define MMRF_ABB_DIG_RSV_CON2_rccal_sw_value2_LSB                               (0)
#define MMRF_ABB_DIG_RSV_CON2_rccal_sw_value2_WIDTH                             (6)
#define MMRF_ABB_DIG_RSV_CON2_rccal_sw_value2_MASK                              (0x003F)

#define MMRF_ABB_DIG_RSV_CON3_mixed_rsv2_LSB                                    (0)
#define MMRF_ABB_DIG_RSV_CON3_mixed_rsv2_WIDTH                                  (16)
#define MMRF_ABB_DIG_RSV_CON3_mixed_rsv2_MASK                                   (0xFFFF)

#define MMRF_ABB_DIG_RSV_CON4_mixed_rsv3_LSB                                    (0)
#define MMRF_ABB_DIG_RSV_CON4_mixed_rsv3_WIDTH                                  (16)
#define MMRF_ABB_DIG_RSV_CON4_mixed_rsv3_MASK                                   (0xFFFF)

#define MMRF_ABB_DIG_RSV_CON5_mixed_rsv4_LSB                                    (0)
#define MMRF_ABB_DIG_RSV_CON5_mixed_rsv4_WIDTH                                  (16)
#define MMRF_ABB_DIG_RSV_CON5_mixed_rsv4_MASK                                   (0xFFFF)


#define MMRF_ABB_LTEPBBRX0_CON0_RG_LTE_PBBRX_SDM_INT_SEL_VCM_LSB                (0)
#define MMRF_ABB_LTEPBBRX0_CON0_RG_LTE_PBBRX_SDM_INT_SEL_VCM_WIDTH              (8)
#define MMRF_ABB_LTEPBBRX0_CON0_RG_LTE_PBBRX_SDM_INT_SEL_VCM_MASK               (0x00FF)

#define MMRF_ABB_LTEPBBRX0_CON1_RG_LTE_PBBRX_SDM_ESL_EN_LSB                     (0)
#define MMRF_ABB_LTEPBBRX0_CON1_RG_LTE_PBBRX_SDM_ESL_EN_WIDTH                   (1)
#define MMRF_ABB_LTEPBBRX0_CON1_RG_LTE_PBBRX_SDM_ESL_EN_MASK                    (0x0001)
#define MMRF_ABB_LTEPBBRX0_CON1_RG_LTE_PBBRX_SDM_ESL_EN_BIT                     (0x0001)

#define MMRF_ABB_LTEPBBRX0_CON2_RG_LTE_PBBRX_QUAN_CAL_MANUAL_EN_LSB             (15)
#define MMRF_ABB_LTEPBBRX0_CON2_RG_LTE_PBBRX_QUAN_CAL_MANUAL_EN_WIDTH           (1)
#define MMRF_ABB_LTEPBBRX0_CON2_RG_LTE_PBBRX_QUAN_CAL_MANUAL_EN_MASK            (0x8000)
#define MMRF_ABB_LTEPBBRX0_CON2_RG_LTE_PBBRX_QUAN_CAL_MANUAL_EN_BIT             (0x8000)

#define MMRF_ABB_LTEPBBRX0_CON2_RG_LTE_PBBRX_QUAN_CAL_REG_SEL_LSB               (10)
#define MMRF_ABB_LTEPBBRX0_CON2_RG_LTE_PBBRX_QUAN_CAL_REG_SEL_WIDTH             (4)
#define MMRF_ABB_LTEPBBRX0_CON2_RG_LTE_PBBRX_QUAN_CAL_REG_SEL_MASK              (0x3C00)

#define MMRF_ABB_LTEPBBRX0_CON2_RG_LTE_PBBRX_QUAN_CAL_REG_WRITE_LSB             (0)
#define MMRF_ABB_LTEPBBRX0_CON2_RG_LTE_PBBRX_QUAN_CAL_REG_WRITE_WIDTH           (10)
#define MMRF_ABB_LTEPBBRX0_CON2_RG_LTE_PBBRX_QUAN_CAL_REG_WRITE_MASK            (0x03FF)

#define MMRF_ABB_LTEPBBRX0_CON3_RG_LTE_PBBRX_BIAS_SELI_LSB                      (0)
#define MMRF_ABB_LTEPBBRX0_CON3_RG_LTE_PBBRX_BIAS_SELI_WIDTH                    (16)
#define MMRF_ABB_LTEPBBRX0_CON3_RG_LTE_PBBRX_BIAS_SELI_MASK                     (0xFFFF)

#define MMRF_ABB_LTEPBBRX0_CON4_RG_LTE_PBBRX_BIAS_DAC_SELI_LSB                  (0)
#define MMRF_ABB_LTEPBBRX0_CON4_RG_LTE_PBBRX_BIAS_DAC_SELI_WIDTH                (4)
#define MMRF_ABB_LTEPBBRX0_CON4_RG_LTE_PBBRX_BIAS_DAC_SELI_MASK                 (0x000F)

#define MMRF_ABB_LTEPBBRX0_CON5_RG_LTE_PBBRX_LDO155_SELV_LSB                    (0)
#define MMRF_ABB_LTEPBBRX0_CON5_RG_LTE_PBBRX_LDO155_SELV_WIDTH                  (4)
#define MMRF_ABB_LTEPBBRX0_CON5_RG_LTE_PBBRX_LDO155_SELV_MASK                   (0x000F)

#define MMRF_ABB_LTEPBBRX0_CON6_RG_LTE_PBBRX_SDM_INT_AUTORST_ENB_LSB            (1)
#define MMRF_ABB_LTEPBBRX0_CON6_RG_LTE_PBBRX_SDM_INT_AUTORST_ENB_WIDTH          (1)
#define MMRF_ABB_LTEPBBRX0_CON6_RG_LTE_PBBRX_SDM_INT_AUTORST_ENB_MASK           (0x0002)
#define MMRF_ABB_LTEPBBRX0_CON6_RG_LTE_PBBRX_SDM_INT_AUTORST_ENB_BIT            (0x0002)

#define MMRF_ABB_LTEPBBRX0_CON6_RG_LTE_PBBRX_SDM_INT_OVERLOAD_ENB_LSB           (0)
#define MMRF_ABB_LTEPBBRX0_CON6_RG_LTE_PBBRX_SDM_INT_OVERLOAD_ENB_WIDTH         (1)
#define MMRF_ABB_LTEPBBRX0_CON6_RG_LTE_PBBRX_SDM_INT_OVERLOAD_ENB_MASK          (0x0001)
#define MMRF_ABB_LTEPBBRX0_CON6_RG_LTE_PBBRX_SDM_INT_OVERLOAD_ENB_BIT           (0x0001)

#define MMRF_ABB_LTEPBBRX0_CON7_RG_LTE_PBBRX_SDM_INT_RC_CONFIG1_LSB             (8)
#define MMRF_ABB_LTEPBBRX0_CON7_RG_LTE_PBBRX_SDM_INT_RC_CONFIG1_WIDTH           (8)
#define MMRF_ABB_LTEPBBRX0_CON7_RG_LTE_PBBRX_SDM_INT_RC_CONFIG1_MASK            (0xFF00)

#define MMRF_ABB_LTEPBBRX0_CON7_RG_LTE_PBBRX_SDM_INT_RC_CONFIG2_LSB             (0)
#define MMRF_ABB_LTEPBBRX0_CON7_RG_LTE_PBBRX_SDM_INT_RC_CONFIG2_WIDTH           (8)
#define MMRF_ABB_LTEPBBRX0_CON7_RG_LTE_PBBRX_SDM_INT_RC_CONFIG2_MASK            (0x00FF)

#define MMRF_ABB_LTEPBBRX0_CON8_RG_LTE_PBBRX_SDM_INT_RSV_LSB                    (0)
#define MMRF_ABB_LTEPBBRX0_CON8_RG_LTE_PBBRX_SDM_INT_RSV_WIDTH                  (8)
#define MMRF_ABB_LTEPBBRX0_CON8_RG_LTE_PBBRX_SDM_INT_RSV_MASK                   (0x00FF)

#define MMRF_ABB_LTEPBBRX0_CON9_RG_LTE_PBBRX_SDM_INT_LDO_LSB                    (8)
#define MMRF_ABB_LTEPBBRX0_CON9_RG_LTE_PBBRX_SDM_INT_LDO_WIDTH                  (8)
#define MMRF_ABB_LTEPBBRX0_CON9_RG_LTE_PBBRX_SDM_INT_LDO_MASK                   (0xFF00)

#define MMRF_ABB_LTEPBBRX0_CON9_RG_LTE_PBBRX_SDM_DAC_LDO_LSB                    (0)
#define MMRF_ABB_LTEPBBRX0_CON9_RG_LTE_PBBRX_SDM_DAC_LDO_WIDTH                  (8)
#define MMRF_ABB_LTEPBBRX0_CON9_RG_LTE_PBBRX_SDM_DAC_LDO_MASK                   (0x00FF)

#define MMRF_ABB_LTEPBBRX0_CONA_RG_LTE_PBBRX_QUAN_VCM_BIAS_LSB                  (0)
#define MMRF_ABB_LTEPBBRX0_CONA_RG_LTE_PBBRX_QUAN_VCM_BIAS_WIDTH                (8)
#define MMRF_ABB_LTEPBBRX0_CONA_RG_LTE_PBBRX_QUAN_VCM_BIAS_MASK                 (0x00FF)

#define MMRF_ABB_LTEPBBRX0_CONB_RG_LTE_PBBRX_SDM_CK_SEL_LSB                     (0)
#define MMRF_ABB_LTEPBBRX0_CONB_RG_LTE_PBBRX_SDM_CK_SEL_WIDTH                   (4)
#define MMRF_ABB_LTEPBBRX0_CONB_RG_LTE_PBBRX_SDM_CK_SEL_MASK                    (0x000F)

#define MMRF_ABB_LTEPBBRX0_CONC_RG_LTE_PBBRX_QUAN_CAL_RESOLUTION_LSB            (0)
#define MMRF_ABB_LTEPBBRX0_CONC_RG_LTE_PBBRX_QUAN_CAL_RESOLUTION_WIDTH          (1)
#define MMRF_ABB_LTEPBBRX0_CONC_RG_LTE_PBBRX_QUAN_CAL_RESOLUTION_MASK           (0x0001)
#define MMRF_ABB_LTEPBBRX0_CONC_RG_LTE_PBBRX_QUAN_CAL_RESOLUTION_BIT            (0x0001)

#define MMRF_ABB_LTEPBBRX0_COND_RG_LTE_PBBRX_QUAN_DOUT_CLIP_LENGTH_LSB          (12)
#define MMRF_ABB_LTEPBBRX0_COND_RG_LTE_PBBRX_QUAN_DOUT_CLIP_LENGTH_WIDTH        (4)
#define MMRF_ABB_LTEPBBRX0_COND_RG_LTE_PBBRX_QUAN_DOUT_CLIP_LENGTH_MASK         (0xF000)

#define MMRF_ABB_LTEPBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_FASTMODE_LSB              (5)
#define MMRF_ABB_LTEPBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_FASTMODE_WIDTH            (1)
#define MMRF_ABB_LTEPBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_FASTMODE_MASK             (0x0020)
#define MMRF_ABB_LTEPBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_FASTMODE_BIT              (0x0020)

#define MMRF_ABB_LTEPBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_DRG_LSB                   (3)
#define MMRF_ABB_LTEPBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_DRG_WIDTH                 (1)
#define MMRF_ABB_LTEPBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_DRG_MASK                  (0x0008)
#define MMRF_ABB_LTEPBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_DRG_BIT                   (0x0008)

#define MMRF_ABB_LTEPBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_I_LSB           (2)
#define MMRF_ABB_LTEPBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_I_WIDTH         (1)
#define MMRF_ABB_LTEPBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_I_MASK          (0x0004)
#define MMRF_ABB_LTEPBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_I_BIT           (0x0004)

#define MMRF_ABB_LTEPBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_Q_LSB           (1)
#define MMRF_ABB_LTEPBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_Q_WIDTH         (1)
#define MMRF_ABB_LTEPBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_Q_MASK          (0x0002)
#define MMRF_ABB_LTEPBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_Q_BIT           (0x0002)

#define MMRF_ABB_LTEPBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_BACKGROUND_EN_LSB         (0)
#define MMRF_ABB_LTEPBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_BACKGROUND_EN_WIDTH       (1)
#define MMRF_ABB_LTEPBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_BACKGROUND_EN_MASK        (0x0001)
#define MMRF_ABB_LTEPBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_BACKGROUND_EN_BIT         (0x0001)

#define MMRF_ABB_LTEPBBRX0_CONE_RGS_LTE_PBBRX_QUAN_CAL_REG_READ_I_LSB           (0)
#define MMRF_ABB_LTEPBBRX0_CONE_RGS_LTE_PBBRX_QUAN_CAL_REG_READ_I_WIDTH         (10)
#define MMRF_ABB_LTEPBBRX0_CONE_RGS_LTE_PBBRX_QUAN_CAL_REG_READ_I_MASK          (0x03FF)

#define MMRF_ABB_LTEPBBRX0_CONF_RGS_LTE_PBBRX_QUAN_CAL_REG_READ_Q_LSB           (0)
#define MMRF_ABB_LTEPBBRX0_CONF_RGS_LTE_PBBRX_QUAN_CAL_REG_READ_Q_WIDTH         (10)
#define MMRF_ABB_LTEPBBRX0_CONF_RGS_LTE_PBBRX_QUAN_CAL_REG_READ_Q_MASK          (0x03FF)

#define MMRF_ABB_LTEPBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_I_LSB   (3)
#define MMRF_ABB_LTEPBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_I_WIDTH (1)
#define MMRF_ABB_LTEPBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_I_MASK  (0x0008)
#define MMRF_ABB_LTEPBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_I_BIT   (0x0008)

#define MMRF_ABB_LTEPBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_Q_LSB   (2)
#define MMRF_ABB_LTEPBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_Q_WIDTH (1)
#define MMRF_ABB_LTEPBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_Q_MASK  (0x0004)
#define MMRF_ABB_LTEPBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_Q_BIT   (0x0004)

#define MMRF_ABB_LTEPBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_I_LSB              (1)
#define MMRF_ABB_LTEPBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_I_WIDTH            (1)
#define MMRF_ABB_LTEPBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_I_MASK             (0x0002)
#define MMRF_ABB_LTEPBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_I_BIT              (0x0002)

#define MMRF_ABB_LTEPBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_Q_LSB              (0)
#define MMRF_ABB_LTEPBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_Q_WIDTH            (1)
#define MMRF_ABB_LTEPBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_Q_MASK             (0x0001)
#define MMRF_ABB_LTEPBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_Q_BIT              (0x0001)

#define MMRF_ABB_LTEPBBRX0_CON11_RG_LTE_PBBRX_QUAN_CLK_GATING_LSB               (15)
#define MMRF_ABB_LTEPBBRX0_CON11_RG_LTE_PBBRX_QUAN_CLK_GATING_WIDTH             (1)
#define MMRF_ABB_LTEPBBRX0_CON11_RG_LTE_PBBRX_QUAN_CLK_GATING_MASK              (0x8000)
#define MMRF_ABB_LTEPBBRX0_CON11_RG_LTE_PBBRX_QUAN_CLK_GATING_BIT               (0x8000)

#define MMRF_ABB_LTEPBBRX0_CON11_RG_LTE_PBBRX_QUAN_DCMSHIFT_I_LSB               (12)
#define MMRF_ABB_LTEPBBRX0_CON11_RG_LTE_PBBRX_QUAN_DCMSHIFT_I_WIDTH             (2)
#define MMRF_ABB_LTEPBBRX0_CON11_RG_LTE_PBBRX_QUAN_DCMSHIFT_I_MASK              (0x3000)

#define MMRF_ABB_LTEPBBRX0_CON11_RG_LTE_PBBRX_QUAN_DCMSHIFT_Q_LSB               (10)
#define MMRF_ABB_LTEPBBRX0_CON11_RG_LTE_PBBRX_QUAN_DCMSHIFT_Q_WIDTH             (2)
#define MMRF_ABB_LTEPBBRX0_CON11_RG_LTE_PBBRX_QUAN_DCMSHIFT_Q_MASK              (0x0C00)

#define MMRF_ABB_LTEPBBRX0_CON11_RG_LTE_PBBRX_QUAN_SEARCHBEST_LSB               (9)
#define MMRF_ABB_LTEPBBRX0_CON11_RG_LTE_PBBRX_QUAN_SEARCHBEST_WIDTH             (1)
#define MMRF_ABB_LTEPBBRX0_CON11_RG_LTE_PBBRX_QUAN_SEARCHBEST_MASK              (0x0200)
#define MMRF_ABB_LTEPBBRX0_CON11_RG_LTE_PBBRX_QUAN_SEARCHBEST_BIT               (0x0200)

#define MMRF_ABB_LTEPBBRX0_CON12_RG_LTE_PBBRX_QUAN_PD_SEL_LSB                   (8)
#define MMRF_ABB_LTEPBBRX0_CON12_RG_LTE_PBBRX_QUAN_PD_SEL_WIDTH                 (8)
#define MMRF_ABB_LTEPBBRX0_CON12_RG_LTE_PBBRX_QUAN_PD_SEL_MASK                  (0xFF00)

#define MMRF_ABB_LTEPBBRX0_CON12_RG_LTE_PBBRX_QUAN_DCMCAL_INITIAL_LSB           (0)
#define MMRF_ABB_LTEPBBRX0_CON12_RG_LTE_PBBRX_QUAN_DCMCAL_INITIAL_WIDTH         (8)
#define MMRF_ABB_LTEPBBRX0_CON12_RG_LTE_PBBRX_QUAN_DCMCAL_INITIAL_MASK          (0x00FF)

#define MMRF_ABB_LTEPBBRX0_CON13_RG_LTE_PBBRX_S2DVREF_LSB                       (0)
#define MMRF_ABB_LTEPBBRX0_CON13_RG_LTE_PBBRX_S2DVREF_WIDTH                     (8)
#define MMRF_ABB_LTEPBBRX0_CON13_RG_LTE_PBBRX_S2DVREF_MASK                      (0x00FF)

#define MMRF_ABB_LTEPBBRX0_CON14_RG_LTE_PBBRX_SEQ_RSV_LSB                       (0)
#define MMRF_ABB_LTEPBBRX0_CON14_RG_LTE_PBBRX_SEQ_RSV_WIDTH                     (16)
#define MMRF_ABB_LTEPBBRX0_CON14_RG_LTE_PBBRX_SEQ_RSV_MASK                      (0xFFFF)


#define MMRF_ABB_LTEDBBRX0_CON0_RG_LTE_PBBRX_SDM_INT_SEL_VCM_LSB                (0)
#define MMRF_ABB_LTEDBBRX0_CON0_RG_LTE_PBBRX_SDM_INT_SEL_VCM_WIDTH              (8)
#define MMRF_ABB_LTEDBBRX0_CON0_RG_LTE_PBBRX_SDM_INT_SEL_VCM_MASK               (0x00FF)

#define MMRF_ABB_LTEDBBRX0_CON1_RG_LTE_PBBRX_SDM_ESL_EN_LSB                     (0)
#define MMRF_ABB_LTEDBBRX0_CON1_RG_LTE_PBBRX_SDM_ESL_EN_WIDTH                   (1)
#define MMRF_ABB_LTEDBBRX0_CON1_RG_LTE_PBBRX_SDM_ESL_EN_MASK                    (0x0001)
#define MMRF_ABB_LTEDBBRX0_CON1_RG_LTE_PBBRX_SDM_ESL_EN_BIT                     (0x0001)

#define MMRF_ABB_LTEDBBRX0_CON2_RG_LTE_PBBRX_QUAN_CAL_MANUAL_EN_LSB             (15)
#define MMRF_ABB_LTEDBBRX0_CON2_RG_LTE_PBBRX_QUAN_CAL_MANUAL_EN_WIDTH           (1)
#define MMRF_ABB_LTEDBBRX0_CON2_RG_LTE_PBBRX_QUAN_CAL_MANUAL_EN_MASK            (0x8000)
#define MMRF_ABB_LTEDBBRX0_CON2_RG_LTE_PBBRX_QUAN_CAL_MANUAL_EN_BIT             (0x8000)

#define MMRF_ABB_LTEDBBRX0_CON2_RG_LTE_PBBRX_QUAN_CAL_REG_SEL_LSB               (10)
#define MMRF_ABB_LTEDBBRX0_CON2_RG_LTE_PBBRX_QUAN_CAL_REG_SEL_WIDTH             (4)
#define MMRF_ABB_LTEDBBRX0_CON2_RG_LTE_PBBRX_QUAN_CAL_REG_SEL_MASK              (0x3C00)

#define MMRF_ABB_LTEDBBRX0_CON2_RG_LTE_PBBRX_QUAN_CAL_REG_WRITE_LSB             (0)
#define MMRF_ABB_LTEDBBRX0_CON2_RG_LTE_PBBRX_QUAN_CAL_REG_WRITE_WIDTH           (10)
#define MMRF_ABB_LTEDBBRX0_CON2_RG_LTE_PBBRX_QUAN_CAL_REG_WRITE_MASK            (0x03FF)

#define MMRF_ABB_LTEDBBRX0_CON3_RG_LTE_PBBRX_BIAS_SELI_LSB                      (0)
#define MMRF_ABB_LTEDBBRX0_CON3_RG_LTE_PBBRX_BIAS_SELI_WIDTH                    (16)
#define MMRF_ABB_LTEDBBRX0_CON3_RG_LTE_PBBRX_BIAS_SELI_MASK                     (0xFFFF)

#define MMRF_ABB_LTEDBBRX0_CON4_RG_LTE_PBBRX_BIAS_DAC_SELI_LSB                  (0)
#define MMRF_ABB_LTEDBBRX0_CON4_RG_LTE_PBBRX_BIAS_DAC_SELI_WIDTH                (4)
#define MMRF_ABB_LTEDBBRX0_CON4_RG_LTE_PBBRX_BIAS_DAC_SELI_MASK                 (0x000F)

#define MMRF_ABB_LTEDBBRX0_CON5_RG_LTE_PBBRX_LDO155_SELV_LSB                    (0)
#define MMRF_ABB_LTEDBBRX0_CON5_RG_LTE_PBBRX_LDO155_SELV_WIDTH                  (4)
#define MMRF_ABB_LTEDBBRX0_CON5_RG_LTE_PBBRX_LDO155_SELV_MASK                   (0x000F)

#define MMRF_ABB_LTEDBBRX0_CON6_RG_LTE_PBBRX_SDM_INT_AUTORST_ENB_LSB            (1)
#define MMRF_ABB_LTEDBBRX0_CON6_RG_LTE_PBBRX_SDM_INT_AUTORST_ENB_WIDTH          (1)
#define MMRF_ABB_LTEDBBRX0_CON6_RG_LTE_PBBRX_SDM_INT_AUTORST_ENB_MASK           (0x0002)
#define MMRF_ABB_LTEDBBRX0_CON6_RG_LTE_PBBRX_SDM_INT_AUTORST_ENB_BIT            (0x0002)

#define MMRF_ABB_LTEDBBRX0_CON6_RG_LTE_PBBRX_SDM_INT_OVERLOAD_ENB_LSB           (0)
#define MMRF_ABB_LTEDBBRX0_CON6_RG_LTE_PBBRX_SDM_INT_OVERLOAD_ENB_WIDTH         (1)
#define MMRF_ABB_LTEDBBRX0_CON6_RG_LTE_PBBRX_SDM_INT_OVERLOAD_ENB_MASK          (0x0001)
#define MMRF_ABB_LTEDBBRX0_CON6_RG_LTE_PBBRX_SDM_INT_OVERLOAD_ENB_BIT           (0x0001)

#define MMRF_ABB_LTEDBBRX0_CON7_RG_LTE_PBBRX_SDM_INT_RC_CONFIG1_LSB             (8)
#define MMRF_ABB_LTEDBBRX0_CON7_RG_LTE_PBBRX_SDM_INT_RC_CONFIG1_WIDTH           (8)
#define MMRF_ABB_LTEDBBRX0_CON7_RG_LTE_PBBRX_SDM_INT_RC_CONFIG1_MASK            (0xFF00)

#define MMRF_ABB_LTEDBBRX0_CON7_RG_LTE_PBBRX_SDM_INT_RC_CONFIG2_LSB             (0)
#define MMRF_ABB_LTEDBBRX0_CON7_RG_LTE_PBBRX_SDM_INT_RC_CONFIG2_WIDTH           (8)
#define MMRF_ABB_LTEDBBRX0_CON7_RG_LTE_PBBRX_SDM_INT_RC_CONFIG2_MASK            (0x00FF)

#define MMRF_ABB_LTEDBBRX0_CON8_RG_LTE_PBBRX_SDM_INT_RSV_LSB                    (0)
#define MMRF_ABB_LTEDBBRX0_CON8_RG_LTE_PBBRX_SDM_INT_RSV_WIDTH                  (8)
#define MMRF_ABB_LTEDBBRX0_CON8_RG_LTE_PBBRX_SDM_INT_RSV_MASK                   (0x00FF)

#define MMRF_ABB_LTEDBBRX0_CON9_RG_LTE_PBBRX_SDM_INT_LDO_LSB                    (8)
#define MMRF_ABB_LTEDBBRX0_CON9_RG_LTE_PBBRX_SDM_INT_LDO_WIDTH                  (8)
#define MMRF_ABB_LTEDBBRX0_CON9_RG_LTE_PBBRX_SDM_INT_LDO_MASK                   (0xFF00)

#define MMRF_ABB_LTEDBBRX0_CON9_RG_LTE_PBBRX_SDM_DAC_LDO_LSB                    (0)
#define MMRF_ABB_LTEDBBRX0_CON9_RG_LTE_PBBRX_SDM_DAC_LDO_WIDTH                  (8)
#define MMRF_ABB_LTEDBBRX0_CON9_RG_LTE_PBBRX_SDM_DAC_LDO_MASK                   (0x00FF)

#define MMRF_ABB_LTEDBBRX0_CONA_RG_LTE_PBBRX_QUAN_VCM_BIAS_LSB                  (0)
#define MMRF_ABB_LTEDBBRX0_CONA_RG_LTE_PBBRX_QUAN_VCM_BIAS_WIDTH                (8)
#define MMRF_ABB_LTEDBBRX0_CONA_RG_LTE_PBBRX_QUAN_VCM_BIAS_MASK                 (0x00FF)

#define MMRF_ABB_LTEDBBRX0_CONB_RG_LTE_PBBRX_SDM_CK_SEL_LSB                     (0)
#define MMRF_ABB_LTEDBBRX0_CONB_RG_LTE_PBBRX_SDM_CK_SEL_WIDTH                   (4)
#define MMRF_ABB_LTEDBBRX0_CONB_RG_LTE_PBBRX_SDM_CK_SEL_MASK                    (0x000F)

#define MMRF_ABB_LTEDBBRX0_CONC_RG_LTE_PBBRX_QUAN_CAL_RESOLUTION_LSB            (0)
#define MMRF_ABB_LTEDBBRX0_CONC_RG_LTE_PBBRX_QUAN_CAL_RESOLUTION_WIDTH          (1)
#define MMRF_ABB_LTEDBBRX0_CONC_RG_LTE_PBBRX_QUAN_CAL_RESOLUTION_MASK           (0x0001)
#define MMRF_ABB_LTEDBBRX0_CONC_RG_LTE_PBBRX_QUAN_CAL_RESOLUTION_BIT            (0x0001)

#define MMRF_ABB_LTEDBBRX0_COND_RG_LTE_PBBRX_QUAN_DOUT_CLIP_LENGTH_LSB          (12)
#define MMRF_ABB_LTEDBBRX0_COND_RG_LTE_PBBRX_QUAN_DOUT_CLIP_LENGTH_WIDTH        (4)
#define MMRF_ABB_LTEDBBRX0_COND_RG_LTE_PBBRX_QUAN_DOUT_CLIP_LENGTH_MASK         (0xF000)

#define MMRF_ABB_LTEDBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_FASTMODE_LSB              (5)
#define MMRF_ABB_LTEDBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_FASTMODE_WIDTH            (1)
#define MMRF_ABB_LTEDBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_FASTMODE_MASK             (0x0020)
#define MMRF_ABB_LTEDBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_FASTMODE_BIT              (0x0020)

#define MMRF_ABB_LTEDBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_DRG_LSB                   (3)
#define MMRF_ABB_LTEDBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_DRG_WIDTH                 (1)
#define MMRF_ABB_LTEDBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_DRG_MASK                  (0x0008)
#define MMRF_ABB_LTEDBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_DRG_BIT                   (0x0008)

#define MMRF_ABB_LTEDBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_I_LSB           (2)
#define MMRF_ABB_LTEDBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_I_WIDTH         (1)
#define MMRF_ABB_LTEDBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_I_MASK          (0x0004)
#define MMRF_ABB_LTEDBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_I_BIT           (0x0004)

#define MMRF_ABB_LTEDBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_Q_LSB           (1)
#define MMRF_ABB_LTEDBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_Q_WIDTH         (1)
#define MMRF_ABB_LTEDBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_Q_MASK          (0x0002)
#define MMRF_ABB_LTEDBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_Q_BIT           (0x0002)

#define MMRF_ABB_LTEDBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_BACKGROUND_EN_LSB         (0)
#define MMRF_ABB_LTEDBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_BACKGROUND_EN_WIDTH       (1)
#define MMRF_ABB_LTEDBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_BACKGROUND_EN_MASK        (0x0001)
#define MMRF_ABB_LTEDBBRX0_COND_RG_LTE_PBBRX_QUAN_CAL_BACKGROUND_EN_BIT         (0x0001)

#define MMRF_ABB_LTEDBBRX0_CONE_RGS_LTE_PBBRX_QUAN_CAL_REG_READ_I_LSB           (0)
#define MMRF_ABB_LTEDBBRX0_CONE_RGS_LTE_PBBRX_QUAN_CAL_REG_READ_I_WIDTH         (10)
#define MMRF_ABB_LTEDBBRX0_CONE_RGS_LTE_PBBRX_QUAN_CAL_REG_READ_I_MASK          (0x03FF)

#define MMRF_ABB_LTEDBBRX0_CONF_RGS_LTE_PBBRX_QUAN_CAL_REG_READ_Q_LSB           (0)
#define MMRF_ABB_LTEDBBRX0_CONF_RGS_LTE_PBBRX_QUAN_CAL_REG_READ_Q_WIDTH         (10)
#define MMRF_ABB_LTEDBBRX0_CONF_RGS_LTE_PBBRX_QUAN_CAL_REG_READ_Q_MASK          (0x03FF)

#define MMRF_ABB_LTEDBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_I_LSB   (3)
#define MMRF_ABB_LTEDBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_I_WIDTH (1)
#define MMRF_ABB_LTEDBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_I_MASK  (0x0008)
#define MMRF_ABB_LTEDBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_I_BIT   (0x0008)

#define MMRF_ABB_LTEDBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_Q_LSB   (2)
#define MMRF_ABB_LTEDBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_Q_WIDTH (1)
#define MMRF_ABB_LTEDBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_Q_MASK  (0x0004)
#define MMRF_ABB_LTEDBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_Q_BIT   (0x0004)

#define MMRF_ABB_LTEDBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_I_LSB              (1)
#define MMRF_ABB_LTEDBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_I_WIDTH            (1)
#define MMRF_ABB_LTEDBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_I_MASK             (0x0002)
#define MMRF_ABB_LTEDBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_I_BIT              (0x0002)

#define MMRF_ABB_LTEDBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_Q_LSB              (0)
#define MMRF_ABB_LTEDBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_Q_WIDTH            (1)
#define MMRF_ABB_LTEDBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_Q_MASK             (0x0001)
#define MMRF_ABB_LTEDBBRX0_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_Q_BIT              (0x0001)

#define MMRF_ABB_LTEDBBRX0_CON11_RG_LTE_PBBRX_QUAN_CLK_GATING_LSB               (15)
#define MMRF_ABB_LTEDBBRX0_CON11_RG_LTE_PBBRX_QUAN_CLK_GATING_WIDTH             (1)
#define MMRF_ABB_LTEDBBRX0_CON11_RG_LTE_PBBRX_QUAN_CLK_GATING_MASK              (0x8000)
#define MMRF_ABB_LTEDBBRX0_CON11_RG_LTE_PBBRX_QUAN_CLK_GATING_BIT               (0x8000)

#define MMRF_ABB_LTEDBBRX0_CON11_RG_LTE_PBBRX_QUAN_DCMSHIFT_I_LSB               (12)
#define MMRF_ABB_LTEDBBRX0_CON11_RG_LTE_PBBRX_QUAN_DCMSHIFT_I_WIDTH             (2)
#define MMRF_ABB_LTEDBBRX0_CON11_RG_LTE_PBBRX_QUAN_DCMSHIFT_I_MASK              (0x3000)

#define MMRF_ABB_LTEDBBRX0_CON11_RG_LTE_PBBRX_QUAN_DCMSHIFT_Q_LSB               (10)
#define MMRF_ABB_LTEDBBRX0_CON11_RG_LTE_PBBRX_QUAN_DCMSHIFT_Q_WIDTH             (2)
#define MMRF_ABB_LTEDBBRX0_CON11_RG_LTE_PBBRX_QUAN_DCMSHIFT_Q_MASK              (0x0C00)

#define MMRF_ABB_LTEDBBRX0_CON11_RG_LTE_PBBRX_QUAN_SEARCHBEST_LSB               (9)
#define MMRF_ABB_LTEDBBRX0_CON11_RG_LTE_PBBRX_QUAN_SEARCHBEST_WIDTH             (1)
#define MMRF_ABB_LTEDBBRX0_CON11_RG_LTE_PBBRX_QUAN_SEARCHBEST_MASK              (0x0200)
#define MMRF_ABB_LTEDBBRX0_CON11_RG_LTE_PBBRX_QUAN_SEARCHBEST_BIT               (0x0200)

#define MMRF_ABB_LTEDBBRX0_CON12_RG_LTE_PBBRX_QUAN_PD_SEL_LSB                   (8)
#define MMRF_ABB_LTEDBBRX0_CON12_RG_LTE_PBBRX_QUAN_PD_SEL_WIDTH                 (8)
#define MMRF_ABB_LTEDBBRX0_CON12_RG_LTE_PBBRX_QUAN_PD_SEL_MASK                  (0xFF00)

#define MMRF_ABB_LTEDBBRX0_CON12_RG_LTE_PBBRX_QUAN_DCMCAL_INITIAL_LSB           (0)
#define MMRF_ABB_LTEDBBRX0_CON12_RG_LTE_PBBRX_QUAN_DCMCAL_INITIAL_WIDTH         (8)
#define MMRF_ABB_LTEDBBRX0_CON12_RG_LTE_PBBRX_QUAN_DCMCAL_INITIAL_MASK          (0x00FF)

#define MMRF_ABB_LTEDBBRX0_CON13_RG_LTE_PBBRX_S2DVREF_LSB                       (0)
#define MMRF_ABB_LTEDBBRX0_CON13_RG_LTE_PBBRX_S2DVREF_WIDTH                     (8)
#define MMRF_ABB_LTEDBBRX0_CON13_RG_LTE_PBBRX_S2DVREF_MASK                      (0x00FF)

#define MMRF_ABB_LTEDBBRX0_CON14_RG_LTE_PBBRX_SEQ_RSV_LSB                       (0)
#define MMRF_ABB_LTEDBBRX0_CON14_RG_LTE_PBBRX_SEQ_RSV_WIDTH                     (16)
#define MMRF_ABB_LTEDBBRX0_CON14_RG_LTE_PBBRX_SEQ_RSV_MASK                      (0xFFFF)


#define MMRF_ABB_LTEPBBRX1_CON0_RG_LTE_PBBRX_SDM_INT_SEL_VCM_LSB                (0)
#define MMRF_ABB_LTEPBBRX1_CON0_RG_LTE_PBBRX_SDM_INT_SEL_VCM_WIDTH              (8)
#define MMRF_ABB_LTEPBBRX1_CON0_RG_LTE_PBBRX_SDM_INT_SEL_VCM_MASK               (0x00FF)

#define MMRF_ABB_LTEPBBRX1_CON1_RG_LTE_PBBRX_SDM_ESL_EN_LSB                     (0)
#define MMRF_ABB_LTEPBBRX1_CON1_RG_LTE_PBBRX_SDM_ESL_EN_WIDTH                   (1)
#define MMRF_ABB_LTEPBBRX1_CON1_RG_LTE_PBBRX_SDM_ESL_EN_MASK                    (0x0001)
#define MMRF_ABB_LTEPBBRX1_CON1_RG_LTE_PBBRX_SDM_ESL_EN_BIT                     (0x0001)

#define MMRF_ABB_LTEPBBRX1_CON2_RG_LTE_PBBRX_QUAN_CAL_MANUAL_EN_LSB             (15)
#define MMRF_ABB_LTEPBBRX1_CON2_RG_LTE_PBBRX_QUAN_CAL_MANUAL_EN_WIDTH           (1)
#define MMRF_ABB_LTEPBBRX1_CON2_RG_LTE_PBBRX_QUAN_CAL_MANUAL_EN_MASK            (0x8000)
#define MMRF_ABB_LTEPBBRX1_CON2_RG_LTE_PBBRX_QUAN_CAL_MANUAL_EN_BIT             (0x8000)

#define MMRF_ABB_LTEPBBRX1_CON2_RG_LTE_PBBRX_QUAN_CAL_REG_SEL_LSB               (10)
#define MMRF_ABB_LTEPBBRX1_CON2_RG_LTE_PBBRX_QUAN_CAL_REG_SEL_WIDTH             (4)
#define MMRF_ABB_LTEPBBRX1_CON2_RG_LTE_PBBRX_QUAN_CAL_REG_SEL_MASK              (0x3C00)

#define MMRF_ABB_LTEPBBRX1_CON2_RG_LTE_PBBRX_QUAN_CAL_REG_WRITE_LSB             (0)
#define MMRF_ABB_LTEPBBRX1_CON2_RG_LTE_PBBRX_QUAN_CAL_REG_WRITE_WIDTH           (10)
#define MMRF_ABB_LTEPBBRX1_CON2_RG_LTE_PBBRX_QUAN_CAL_REG_WRITE_MASK            (0x03FF)

#define MMRF_ABB_LTEPBBRX1_CON3_RG_LTE_PBBRX_BIAS_SELI_LSB                      (0)
#define MMRF_ABB_LTEPBBRX1_CON3_RG_LTE_PBBRX_BIAS_SELI_WIDTH                    (16)
#define MMRF_ABB_LTEPBBRX1_CON3_RG_LTE_PBBRX_BIAS_SELI_MASK                     (0xFFFF)

#define MMRF_ABB_LTEPBBRX1_CON4_RG_LTE_PBBRX_BIAS_DAC_SELI_LSB                  (0)
#define MMRF_ABB_LTEPBBRX1_CON4_RG_LTE_PBBRX_BIAS_DAC_SELI_WIDTH                (4)
#define MMRF_ABB_LTEPBBRX1_CON4_RG_LTE_PBBRX_BIAS_DAC_SELI_MASK                 (0x000F)

#define MMRF_ABB_LTEPBBRX1_CON5_RG_LTE_PBBRX_LDO155_SELV_LSB                    (0)
#define MMRF_ABB_LTEPBBRX1_CON5_RG_LTE_PBBRX_LDO155_SELV_WIDTH                  (4)
#define MMRF_ABB_LTEPBBRX1_CON5_RG_LTE_PBBRX_LDO155_SELV_MASK                   (0x000F)

#define MMRF_ABB_LTEPBBRX1_CON6_RG_LTE_PBBRX_SDM_INT_AUTORST_ENB_LSB            (1)
#define MMRF_ABB_LTEPBBRX1_CON6_RG_LTE_PBBRX_SDM_INT_AUTORST_ENB_WIDTH          (1)
#define MMRF_ABB_LTEPBBRX1_CON6_RG_LTE_PBBRX_SDM_INT_AUTORST_ENB_MASK           (0x0002)
#define MMRF_ABB_LTEPBBRX1_CON6_RG_LTE_PBBRX_SDM_INT_AUTORST_ENB_BIT            (0x0002)

#define MMRF_ABB_LTEPBBRX1_CON6_RG_LTE_PBBRX_SDM_INT_OVERLOAD_ENB_LSB           (0)
#define MMRF_ABB_LTEPBBRX1_CON6_RG_LTE_PBBRX_SDM_INT_OVERLOAD_ENB_WIDTH         (1)
#define MMRF_ABB_LTEPBBRX1_CON6_RG_LTE_PBBRX_SDM_INT_OVERLOAD_ENB_MASK          (0x0001)
#define MMRF_ABB_LTEPBBRX1_CON6_RG_LTE_PBBRX_SDM_INT_OVERLOAD_ENB_BIT           (0x0001)

#define MMRF_ABB_LTEPBBRX1_CON7_RG_LTE_PBBRX_SDM_INT_RC_CONFIG1_LSB             (8)
#define MMRF_ABB_LTEPBBRX1_CON7_RG_LTE_PBBRX_SDM_INT_RC_CONFIG1_WIDTH           (8)
#define MMRF_ABB_LTEPBBRX1_CON7_RG_LTE_PBBRX_SDM_INT_RC_CONFIG1_MASK            (0xFF00)

#define MMRF_ABB_LTEPBBRX1_CON7_RG_LTE_PBBRX_SDM_INT_RC_CONFIG2_LSB             (0)
#define MMRF_ABB_LTEPBBRX1_CON7_RG_LTE_PBBRX_SDM_INT_RC_CONFIG2_WIDTH           (8)
#define MMRF_ABB_LTEPBBRX1_CON7_RG_LTE_PBBRX_SDM_INT_RC_CONFIG2_MASK            (0x00FF)

#define MMRF_ABB_LTEPBBRX1_CON8_RG_LTE_PBBRX_SDM_INT_RSV_LSB                    (0)
#define MMRF_ABB_LTEPBBRX1_CON8_RG_LTE_PBBRX_SDM_INT_RSV_WIDTH                  (8)
#define MMRF_ABB_LTEPBBRX1_CON8_RG_LTE_PBBRX_SDM_INT_RSV_MASK                   (0x00FF)

#define MMRF_ABB_LTEPBBRX1_CON9_RG_LTE_PBBRX_SDM_INT_LDO_LSB                    (8)
#define MMRF_ABB_LTEPBBRX1_CON9_RG_LTE_PBBRX_SDM_INT_LDO_WIDTH                  (8)
#define MMRF_ABB_LTEPBBRX1_CON9_RG_LTE_PBBRX_SDM_INT_LDO_MASK                   (0xFF00)

#define MMRF_ABB_LTEPBBRX1_CON9_RG_LTE_PBBRX_SDM_DAC_LDO_LSB                    (0)
#define MMRF_ABB_LTEPBBRX1_CON9_RG_LTE_PBBRX_SDM_DAC_LDO_WIDTH                  (8)
#define MMRF_ABB_LTEPBBRX1_CON9_RG_LTE_PBBRX_SDM_DAC_LDO_MASK                   (0x00FF)

#define MMRF_ABB_LTEPBBRX1_CONA_RG_LTE_PBBRX_QUAN_VCM_BIAS_LSB                  (0)
#define MMRF_ABB_LTEPBBRX1_CONA_RG_LTE_PBBRX_QUAN_VCM_BIAS_WIDTH                (8)
#define MMRF_ABB_LTEPBBRX1_CONA_RG_LTE_PBBRX_QUAN_VCM_BIAS_MASK                 (0x00FF)

#define MMRF_ABB_LTEPBBRX1_CONB_RG_LTE_PBBRX_SDM_CK_SEL_LSB                     (0)
#define MMRF_ABB_LTEPBBRX1_CONB_RG_LTE_PBBRX_SDM_CK_SEL_WIDTH                   (4)
#define MMRF_ABB_LTEPBBRX1_CONB_RG_LTE_PBBRX_SDM_CK_SEL_MASK                    (0x000F)

#define MMRF_ABB_LTEPBBRX1_CONC_RG_LTE_PBBRX_QUAN_CAL_RESOLUTION_LSB            (0)
#define MMRF_ABB_LTEPBBRX1_CONC_RG_LTE_PBBRX_QUAN_CAL_RESOLUTION_WIDTH          (1)
#define MMRF_ABB_LTEPBBRX1_CONC_RG_LTE_PBBRX_QUAN_CAL_RESOLUTION_MASK           (0x0001)
#define MMRF_ABB_LTEPBBRX1_CONC_RG_LTE_PBBRX_QUAN_CAL_RESOLUTION_BIT            (0x0001)

#define MMRF_ABB_LTEPBBRX1_COND_RG_LTE_PBBRX_QUAN_DOUT_CLIP_LENGTH_LSB          (12)
#define MMRF_ABB_LTEPBBRX1_COND_RG_LTE_PBBRX_QUAN_DOUT_CLIP_LENGTH_WIDTH        (4)
#define MMRF_ABB_LTEPBBRX1_COND_RG_LTE_PBBRX_QUAN_DOUT_CLIP_LENGTH_MASK         (0xF000)

#define MMRF_ABB_LTEPBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_FASTMODE_LSB              (5)
#define MMRF_ABB_LTEPBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_FASTMODE_WIDTH            (1)
#define MMRF_ABB_LTEPBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_FASTMODE_MASK             (0x0020)
#define MMRF_ABB_LTEPBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_FASTMODE_BIT              (0x0020)

#define MMRF_ABB_LTEPBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_DRG_LSB                   (3)
#define MMRF_ABB_LTEPBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_DRG_WIDTH                 (1)
#define MMRF_ABB_LTEPBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_DRG_MASK                  (0x0008)
#define MMRF_ABB_LTEPBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_DRG_BIT                   (0x0008)

#define MMRF_ABB_LTEPBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_I_LSB           (2)
#define MMRF_ABB_LTEPBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_I_WIDTH         (1)
#define MMRF_ABB_LTEPBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_I_MASK          (0x0004)
#define MMRF_ABB_LTEPBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_I_BIT           (0x0004)

#define MMRF_ABB_LTEPBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_Q_LSB           (1)
#define MMRF_ABB_LTEPBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_Q_WIDTH         (1)
#define MMRF_ABB_LTEPBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_Q_MASK          (0x0002)
#define MMRF_ABB_LTEPBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_Q_BIT           (0x0002)

#define MMRF_ABB_LTEPBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_BACKGROUND_EN_LSB         (0)
#define MMRF_ABB_LTEPBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_BACKGROUND_EN_WIDTH       (1)
#define MMRF_ABB_LTEPBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_BACKGROUND_EN_MASK        (0x0001)
#define MMRF_ABB_LTEPBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_BACKGROUND_EN_BIT         (0x0001)

#define MMRF_ABB_LTEPBBRX1_CONE_RGS_LTE_PBBRX_QUAN_CAL_REG_READ_I_LSB           (0)
#define MMRF_ABB_LTEPBBRX1_CONE_RGS_LTE_PBBRX_QUAN_CAL_REG_READ_I_WIDTH         (10)
#define MMRF_ABB_LTEPBBRX1_CONE_RGS_LTE_PBBRX_QUAN_CAL_REG_READ_I_MASK          (0x03FF)

#define MMRF_ABB_LTEPBBRX1_CONF_RGS_LTE_PBBRX_QUAN_CAL_REG_READ_Q_LSB           (0)
#define MMRF_ABB_LTEPBBRX1_CONF_RGS_LTE_PBBRX_QUAN_CAL_REG_READ_Q_WIDTH         (10)
#define MMRF_ABB_LTEPBBRX1_CONF_RGS_LTE_PBBRX_QUAN_CAL_REG_READ_Q_MASK          (0x03FF)

#define MMRF_ABB_LTEPBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_I_LSB   (3)
#define MMRF_ABB_LTEPBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_I_WIDTH (1)
#define MMRF_ABB_LTEPBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_I_MASK  (0x0008)
#define MMRF_ABB_LTEPBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_I_BIT   (0x0008)

#define MMRF_ABB_LTEPBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_Q_LSB   (2)
#define MMRF_ABB_LTEPBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_Q_WIDTH (1)
#define MMRF_ABB_LTEPBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_Q_MASK  (0x0004)
#define MMRF_ABB_LTEPBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_Q_BIT   (0x0004)

#define MMRF_ABB_LTEPBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_I_LSB              (1)
#define MMRF_ABB_LTEPBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_I_WIDTH            (1)
#define MMRF_ABB_LTEPBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_I_MASK             (0x0002)
#define MMRF_ABB_LTEPBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_I_BIT              (0x0002)

#define MMRF_ABB_LTEPBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_Q_LSB              (0)
#define MMRF_ABB_LTEPBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_Q_WIDTH            (1)
#define MMRF_ABB_LTEPBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_Q_MASK             (0x0001)
#define MMRF_ABB_LTEPBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_Q_BIT              (0x0001)

#define MMRF_ABB_LTEPBBRX1_CON11_RG_LTE_PBBRX_QUAN_CLK_GATING_LSB               (15)
#define MMRF_ABB_LTEPBBRX1_CON11_RG_LTE_PBBRX_QUAN_CLK_GATING_WIDTH             (1)
#define MMRF_ABB_LTEPBBRX1_CON11_RG_LTE_PBBRX_QUAN_CLK_GATING_MASK              (0x8000)
#define MMRF_ABB_LTEPBBRX1_CON11_RG_LTE_PBBRX_QUAN_CLK_GATING_BIT               (0x8000)

#define MMRF_ABB_LTEPBBRX1_CON11_RG_LTE_PBBRX_QUAN_DCMSHIFT_I_LSB               (12)
#define MMRF_ABB_LTEPBBRX1_CON11_RG_LTE_PBBRX_QUAN_DCMSHIFT_I_WIDTH             (2)
#define MMRF_ABB_LTEPBBRX1_CON11_RG_LTE_PBBRX_QUAN_DCMSHIFT_I_MASK              (0x3000)

#define MMRF_ABB_LTEPBBRX1_CON11_RG_LTE_PBBRX_QUAN_DCMSHIFT_Q_LSB               (10)
#define MMRF_ABB_LTEPBBRX1_CON11_RG_LTE_PBBRX_QUAN_DCMSHIFT_Q_WIDTH             (2)
#define MMRF_ABB_LTEPBBRX1_CON11_RG_LTE_PBBRX_QUAN_DCMSHIFT_Q_MASK              (0x0C00)

#define MMRF_ABB_LTEPBBRX1_CON11_RG_LTE_PBBRX_QUAN_SEARCHBEST_LSB               (9)
#define MMRF_ABB_LTEPBBRX1_CON11_RG_LTE_PBBRX_QUAN_SEARCHBEST_WIDTH             (1)
#define MMRF_ABB_LTEPBBRX1_CON11_RG_LTE_PBBRX_QUAN_SEARCHBEST_MASK              (0x0200)
#define MMRF_ABB_LTEPBBRX1_CON11_RG_LTE_PBBRX_QUAN_SEARCHBEST_BIT               (0x0200)

#define MMRF_ABB_LTEPBBRX1_CON12_RG_LTE_PBBRX_QUAN_PD_SEL_LSB                   (8)
#define MMRF_ABB_LTEPBBRX1_CON12_RG_LTE_PBBRX_QUAN_PD_SEL_WIDTH                 (8)
#define MMRF_ABB_LTEPBBRX1_CON12_RG_LTE_PBBRX_QUAN_PD_SEL_MASK                  (0xFF00)

#define MMRF_ABB_LTEPBBRX1_CON12_RG_LTE_PBBRX_QUAN_DCMCAL_INITIAL_LSB           (0)
#define MMRF_ABB_LTEPBBRX1_CON12_RG_LTE_PBBRX_QUAN_DCMCAL_INITIAL_WIDTH         (8)
#define MMRF_ABB_LTEPBBRX1_CON12_RG_LTE_PBBRX_QUAN_DCMCAL_INITIAL_MASK          (0x00FF)

#define MMRF_ABB_LTEPBBRX1_CON13_RG_LTE_PBBRX_S2DVREF_LSB                       (0)
#define MMRF_ABB_LTEPBBRX1_CON13_RG_LTE_PBBRX_S2DVREF_WIDTH                     (8)
#define MMRF_ABB_LTEPBBRX1_CON13_RG_LTE_PBBRX_S2DVREF_MASK                      (0x00FF)

#define MMRF_ABB_LTEPBBRX1_CON14_RG_LTE_PBBRX_SEQ_RSV_LSB                       (0)
#define MMRF_ABB_LTEPBBRX1_CON14_RG_LTE_PBBRX_SEQ_RSV_WIDTH                     (16)
#define MMRF_ABB_LTEPBBRX1_CON14_RG_LTE_PBBRX_SEQ_RSV_MASK                      (0xFFFF)


#define MMRF_ABB_LTEDBBRX1_CON0_RG_LTE_PBBRX_SDM_INT_SEL_VCM_LSB                (0)
#define MMRF_ABB_LTEDBBRX1_CON0_RG_LTE_PBBRX_SDM_INT_SEL_VCM_WIDTH              (8)
#define MMRF_ABB_LTEDBBRX1_CON0_RG_LTE_PBBRX_SDM_INT_SEL_VCM_MASK               (0x00FF)

#define MMRF_ABB_LTEDBBRX1_CON1_RG_LTE_PBBRX_SDM_ESL_EN_LSB                     (0)
#define MMRF_ABB_LTEDBBRX1_CON1_RG_LTE_PBBRX_SDM_ESL_EN_WIDTH                   (1)
#define MMRF_ABB_LTEDBBRX1_CON1_RG_LTE_PBBRX_SDM_ESL_EN_MASK                    (0x0001)
#define MMRF_ABB_LTEDBBRX1_CON1_RG_LTE_PBBRX_SDM_ESL_EN_BIT                     (0x0001)

#define MMRF_ABB_LTEDBBRX1_CON2_RG_LTE_PBBRX_QUAN_CAL_MANUAL_EN_LSB             (15)
#define MMRF_ABB_LTEDBBRX1_CON2_RG_LTE_PBBRX_QUAN_CAL_MANUAL_EN_WIDTH           (1)
#define MMRF_ABB_LTEDBBRX1_CON2_RG_LTE_PBBRX_QUAN_CAL_MANUAL_EN_MASK            (0x8000)
#define MMRF_ABB_LTEDBBRX1_CON2_RG_LTE_PBBRX_QUAN_CAL_MANUAL_EN_BIT             (0x8000)

#define MMRF_ABB_LTEDBBRX1_CON2_RG_LTE_PBBRX_QUAN_CAL_REG_SEL_LSB               (10)
#define MMRF_ABB_LTEDBBRX1_CON2_RG_LTE_PBBRX_QUAN_CAL_REG_SEL_WIDTH             (4)
#define MMRF_ABB_LTEDBBRX1_CON2_RG_LTE_PBBRX_QUAN_CAL_REG_SEL_MASK              (0x3C00)

#define MMRF_ABB_LTEDBBRX1_CON2_RG_LTE_PBBRX_QUAN_CAL_REG_WRITE_LSB             (0)
#define MMRF_ABB_LTEDBBRX1_CON2_RG_LTE_PBBRX_QUAN_CAL_REG_WRITE_WIDTH           (10)
#define MMRF_ABB_LTEDBBRX1_CON2_RG_LTE_PBBRX_QUAN_CAL_REG_WRITE_MASK            (0x03FF)

#define MMRF_ABB_LTEDBBRX1_CON3_RG_LTE_PBBRX_BIAS_SELI_LSB                      (0)
#define MMRF_ABB_LTEDBBRX1_CON3_RG_LTE_PBBRX_BIAS_SELI_WIDTH                    (16)
#define MMRF_ABB_LTEDBBRX1_CON3_RG_LTE_PBBRX_BIAS_SELI_MASK                     (0xFFFF)

#define MMRF_ABB_LTEDBBRX1_CON4_RG_LTE_PBBRX_BIAS_DAC_SELI_LSB                  (0)
#define MMRF_ABB_LTEDBBRX1_CON4_RG_LTE_PBBRX_BIAS_DAC_SELI_WIDTH                (4)
#define MMRF_ABB_LTEDBBRX1_CON4_RG_LTE_PBBRX_BIAS_DAC_SELI_MASK                 (0x000F)

#define MMRF_ABB_LTEDBBRX1_CON5_RG_LTE_PBBRX_LDO155_SELV_LSB                    (0)
#define MMRF_ABB_LTEDBBRX1_CON5_RG_LTE_PBBRX_LDO155_SELV_WIDTH                  (4)
#define MMRF_ABB_LTEDBBRX1_CON5_RG_LTE_PBBRX_LDO155_SELV_MASK                   (0x000F)

#define MMRF_ABB_LTEDBBRX1_CON6_RG_LTE_PBBRX_SDM_INT_AUTORST_ENB_LSB            (1)
#define MMRF_ABB_LTEDBBRX1_CON6_RG_LTE_PBBRX_SDM_INT_AUTORST_ENB_WIDTH          (1)
#define MMRF_ABB_LTEDBBRX1_CON6_RG_LTE_PBBRX_SDM_INT_AUTORST_ENB_MASK           (0x0002)
#define MMRF_ABB_LTEDBBRX1_CON6_RG_LTE_PBBRX_SDM_INT_AUTORST_ENB_BIT            (0x0002)

#define MMRF_ABB_LTEDBBRX1_CON6_RG_LTE_PBBRX_SDM_INT_OVERLOAD_ENB_LSB           (0)
#define MMRF_ABB_LTEDBBRX1_CON6_RG_LTE_PBBRX_SDM_INT_OVERLOAD_ENB_WIDTH         (1)
#define MMRF_ABB_LTEDBBRX1_CON6_RG_LTE_PBBRX_SDM_INT_OVERLOAD_ENB_MASK          (0x0001)
#define MMRF_ABB_LTEDBBRX1_CON6_RG_LTE_PBBRX_SDM_INT_OVERLOAD_ENB_BIT           (0x0001)

#define MMRF_ABB_LTEDBBRX1_CON7_RG_LTE_PBBRX_SDM_INT_RC_CONFIG1_LSB             (8)
#define MMRF_ABB_LTEDBBRX1_CON7_RG_LTE_PBBRX_SDM_INT_RC_CONFIG1_WIDTH           (8)
#define MMRF_ABB_LTEDBBRX1_CON7_RG_LTE_PBBRX_SDM_INT_RC_CONFIG1_MASK            (0xFF00)

#define MMRF_ABB_LTEDBBRX1_CON7_RG_LTE_PBBRX_SDM_INT_RC_CONFIG2_LSB             (0)
#define MMRF_ABB_LTEDBBRX1_CON7_RG_LTE_PBBRX_SDM_INT_RC_CONFIG2_WIDTH           (8)
#define MMRF_ABB_LTEDBBRX1_CON7_RG_LTE_PBBRX_SDM_INT_RC_CONFIG2_MASK            (0x00FF)

#define MMRF_ABB_LTEDBBRX1_CON8_RG_LTE_PBBRX_SDM_INT_RSV_LSB                    (0)
#define MMRF_ABB_LTEDBBRX1_CON8_RG_LTE_PBBRX_SDM_INT_RSV_WIDTH                  (8)
#define MMRF_ABB_LTEDBBRX1_CON8_RG_LTE_PBBRX_SDM_INT_RSV_MASK                   (0x00FF)

#define MMRF_ABB_LTEDBBRX1_CON9_RG_LTE_PBBRX_SDM_INT_LDO_LSB                    (8)
#define MMRF_ABB_LTEDBBRX1_CON9_RG_LTE_PBBRX_SDM_INT_LDO_WIDTH                  (8)
#define MMRF_ABB_LTEDBBRX1_CON9_RG_LTE_PBBRX_SDM_INT_LDO_MASK                   (0xFF00)

#define MMRF_ABB_LTEDBBRX1_CON9_RG_LTE_PBBRX_SDM_DAC_LDO_LSB                    (0)
#define MMRF_ABB_LTEDBBRX1_CON9_RG_LTE_PBBRX_SDM_DAC_LDO_WIDTH                  (8)
#define MMRF_ABB_LTEDBBRX1_CON9_RG_LTE_PBBRX_SDM_DAC_LDO_MASK                   (0x00FF)

#define MMRF_ABB_LTEDBBRX1_CONA_RG_LTE_PBBRX_QUAN_VCM_BIAS_LSB                  (0)
#define MMRF_ABB_LTEDBBRX1_CONA_RG_LTE_PBBRX_QUAN_VCM_BIAS_WIDTH                (8)
#define MMRF_ABB_LTEDBBRX1_CONA_RG_LTE_PBBRX_QUAN_VCM_BIAS_MASK                 (0x00FF)

#define MMRF_ABB_LTEDBBRX1_CONB_RG_LTE_PBBRX_SDM_CK_SEL_LSB                     (0)
#define MMRF_ABB_LTEDBBRX1_CONB_RG_LTE_PBBRX_SDM_CK_SEL_WIDTH                   (4)
#define MMRF_ABB_LTEDBBRX1_CONB_RG_LTE_PBBRX_SDM_CK_SEL_MASK                    (0x000F)

#define MMRF_ABB_LTEDBBRX1_CONC_RG_LTE_PBBRX_QUAN_CAL_RESOLUTION_LSB            (0)
#define MMRF_ABB_LTEDBBRX1_CONC_RG_LTE_PBBRX_QUAN_CAL_RESOLUTION_WIDTH          (1)
#define MMRF_ABB_LTEDBBRX1_CONC_RG_LTE_PBBRX_QUAN_CAL_RESOLUTION_MASK           (0x0001)
#define MMRF_ABB_LTEDBBRX1_CONC_RG_LTE_PBBRX_QUAN_CAL_RESOLUTION_BIT            (0x0001)

#define MMRF_ABB_LTEDBBRX1_COND_RG_LTE_PBBRX_QUAN_DOUT_CLIP_LENGTH_LSB          (12)
#define MMRF_ABB_LTEDBBRX1_COND_RG_LTE_PBBRX_QUAN_DOUT_CLIP_LENGTH_WIDTH        (4)
#define MMRF_ABB_LTEDBBRX1_COND_RG_LTE_PBBRX_QUAN_DOUT_CLIP_LENGTH_MASK         (0xF000)

#define MMRF_ABB_LTEDBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_FASTMODE_LSB              (5)
#define MMRF_ABB_LTEDBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_FASTMODE_WIDTH            (1)
#define MMRF_ABB_LTEDBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_FASTMODE_MASK             (0x0020)
#define MMRF_ABB_LTEDBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_FASTMODE_BIT              (0x0020)

#define MMRF_ABB_LTEDBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_DRG_LSB                   (3)
#define MMRF_ABB_LTEDBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_DRG_WIDTH                 (1)
#define MMRF_ABB_LTEDBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_DRG_MASK                  (0x0008)
#define MMRF_ABB_LTEDBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_DRG_BIT                   (0x0008)

#define MMRF_ABB_LTEDBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_I_LSB           (2)
#define MMRF_ABB_LTEDBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_I_WIDTH         (1)
#define MMRF_ABB_LTEDBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_I_MASK          (0x0004)
#define MMRF_ABB_LTEDBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_I_BIT           (0x0004)

#define MMRF_ABB_LTEDBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_Q_LSB           (1)
#define MMRF_ABB_LTEDBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_Q_WIDTH         (1)
#define MMRF_ABB_LTEDBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_Q_MASK          (0x0002)
#define MMRF_ABB_LTEDBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_MANUAL_TG_Q_BIT           (0x0002)

#define MMRF_ABB_LTEDBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_BACKGROUND_EN_LSB         (0)
#define MMRF_ABB_LTEDBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_BACKGROUND_EN_WIDTH       (1)
#define MMRF_ABB_LTEDBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_BACKGROUND_EN_MASK        (0x0001)
#define MMRF_ABB_LTEDBBRX1_COND_RG_LTE_PBBRX_QUAN_CAL_BACKGROUND_EN_BIT         (0x0001)

#define MMRF_ABB_LTEDBBRX1_CONE_RGS_LTE_PBBRX_QUAN_CAL_REG_READ_I_LSB           (0)
#define MMRF_ABB_LTEDBBRX1_CONE_RGS_LTE_PBBRX_QUAN_CAL_REG_READ_I_WIDTH         (10)
#define MMRF_ABB_LTEDBBRX1_CONE_RGS_LTE_PBBRX_QUAN_CAL_REG_READ_I_MASK          (0x03FF)

#define MMRF_ABB_LTEDBBRX1_CONF_RGS_LTE_PBBRX_QUAN_CAL_REG_READ_Q_LSB           (0)
#define MMRF_ABB_LTEDBBRX1_CONF_RGS_LTE_PBBRX_QUAN_CAL_REG_READ_Q_WIDTH         (10)
#define MMRF_ABB_LTEDBBRX1_CONF_RGS_LTE_PBBRX_QUAN_CAL_REG_READ_Q_MASK          (0x03FF)

#define MMRF_ABB_LTEDBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_I_LSB   (3)
#define MMRF_ABB_LTEDBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_I_WIDTH (1)
#define MMRF_ABB_LTEDBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_I_MASK  (0x0008)
#define MMRF_ABB_LTEDBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_I_BIT   (0x0008)

#define MMRF_ABB_LTEDBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_Q_LSB   (2)
#define MMRF_ABB_LTEDBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_Q_WIDTH (1)
#define MMRF_ABB_LTEDBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_Q_MASK  (0x0004)
#define MMRF_ABB_LTEDBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_FOREGROUND_DONE_Q_BIT   (0x0004)

#define MMRF_ABB_LTEDBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_I_LSB              (1)
#define MMRF_ABB_LTEDBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_I_WIDTH            (1)
#define MMRF_ABB_LTEDBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_I_MASK             (0x0002)
#define MMRF_ABB_LTEDBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_I_BIT              (0x0002)

#define MMRF_ABB_LTEDBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_Q_LSB              (0)
#define MMRF_ABB_LTEDBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_Q_WIDTH            (1)
#define MMRF_ABB_LTEDBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_Q_MASK             (0x0001)
#define MMRF_ABB_LTEDBBRX1_CON10_RGS_LTE_PBBRX_QUAN_CAL_BUSY_Q_BIT              (0x0001)

#define MMRF_ABB_LTEDBBRX1_CON11_RG_LTE_PBBRX_QUAN_CLK_GATING_LSB               (15)
#define MMRF_ABB_LTEDBBRX1_CON11_RG_LTE_PBBRX_QUAN_CLK_GATING_WIDTH             (1)
#define MMRF_ABB_LTEDBBRX1_CON11_RG_LTE_PBBRX_QUAN_CLK_GATING_MASK              (0x8000)
#define MMRF_ABB_LTEDBBRX1_CON11_RG_LTE_PBBRX_QUAN_CLK_GATING_BIT               (0x8000)

#define MMRF_ABB_LTEDBBRX1_CON11_RG_LTE_PBBRX_QUAN_DCMSHIFT_I_LSB               (12)
#define MMRF_ABB_LTEDBBRX1_CON11_RG_LTE_PBBRX_QUAN_DCMSHIFT_I_WIDTH             (2)
#define MMRF_ABB_LTEDBBRX1_CON11_RG_LTE_PBBRX_QUAN_DCMSHIFT_I_MASK              (0x3000)

#define MMRF_ABB_LTEDBBRX1_CON11_RG_LTE_PBBRX_QUAN_DCMSHIFT_Q_LSB               (10)
#define MMRF_ABB_LTEDBBRX1_CON11_RG_LTE_PBBRX_QUAN_DCMSHIFT_Q_WIDTH             (2)
#define MMRF_ABB_LTEDBBRX1_CON11_RG_LTE_PBBRX_QUAN_DCMSHIFT_Q_MASK              (0x0C00)

#define MMRF_ABB_LTEDBBRX1_CON11_RG_LTE_PBBRX_QUAN_SEARCHBEST_LSB               (9)
#define MMRF_ABB_LTEDBBRX1_CON11_RG_LTE_PBBRX_QUAN_SEARCHBEST_WIDTH             (1)
#define MMRF_ABB_LTEDBBRX1_CON11_RG_LTE_PBBRX_QUAN_SEARCHBEST_MASK              (0x0200)
#define MMRF_ABB_LTEDBBRX1_CON11_RG_LTE_PBBRX_QUAN_SEARCHBEST_BIT               (0x0200)

#define MMRF_ABB_LTEDBBRX1_CON12_RG_LTE_PBBRX_QUAN_PD_SEL_LSB                   (8)
#define MMRF_ABB_LTEDBBRX1_CON12_RG_LTE_PBBRX_QUAN_PD_SEL_WIDTH                 (8)
#define MMRF_ABB_LTEDBBRX1_CON12_RG_LTE_PBBRX_QUAN_PD_SEL_MASK                  (0xFF00)

#define MMRF_ABB_LTEDBBRX1_CON12_RG_LTE_PBBRX_QUAN_DCMCAL_INITIAL_LSB           (0)
#define MMRF_ABB_LTEDBBRX1_CON12_RG_LTE_PBBRX_QUAN_DCMCAL_INITIAL_WIDTH         (8)
#define MMRF_ABB_LTEDBBRX1_CON12_RG_LTE_PBBRX_QUAN_DCMCAL_INITIAL_MASK          (0x00FF)

#define MMRF_ABB_LTEDBBRX1_CON13_RG_LTE_PBBRX_S2DVREF_LSB                       (0)
#define MMRF_ABB_LTEDBBRX1_CON13_RG_LTE_PBBRX_S2DVREF_WIDTH                     (8)
#define MMRF_ABB_LTEDBBRX1_CON13_RG_LTE_PBBRX_S2DVREF_MASK                      (0x00FF)

#define MMRF_ABB_LTEDBBRX1_CON14_RG_LTE_PBBRX_SEQ_RSV_LSB                       (0)
#define MMRF_ABB_LTEDBBRX1_CON14_RG_LTE_PBBRX_SEQ_RSV_WIDTH                     (16)
#define MMRF_ABB_LTEDBBRX1_CON14_RG_LTE_PBBRX_SEQ_RSV_MASK                      (0xFFFF)


#define MMRF_ABB_LTEBBTX0_CON0_RG_LTEBBTX_LDO16_VGEAR_LSB                       (4)
#define MMRF_ABB_LTEBBTX0_CON0_RG_LTEBBTX_LDO16_VGEAR_WIDTH                     (2)
#define MMRF_ABB_LTEBBTX0_CON0_RG_LTEBBTX_LDO16_VGEAR_MASK                      (0x0030)

#define MMRF_ABB_LTEBBTX0_CON0_RG_LTEBBTX_LDO15_VGEAR_LSB                       (2)
#define MMRF_ABB_LTEBBTX0_CON0_RG_LTEBBTX_LDO15_VGEAR_WIDTH                     (2)
#define MMRF_ABB_LTEBBTX0_CON0_RG_LTEBBTX_LDO15_VGEAR_MASK                      (0x000C)

#define MMRF_ABB_LTEBBTX0_CON0_RG_LTEBBTX_REF_VGEAR_LSB                         (0)
#define MMRF_ABB_LTEBBTX0_CON0_RG_LTEBBTX_REF_VGEAR_WIDTH                       (2)
#define MMRF_ABB_LTEBBTX0_CON0_RG_LTEBBTX_REF_VGEAR_MASK                        (0x0003)

#define MMRF_ABB_LTEBBTX0_CON1_RG_LTEBBTX_VCM_VGEAR_LSB                         (4)
#define MMRF_ABB_LTEBBTX0_CON1_RG_LTEBBTX_VCM_VGEAR_WIDTH                       (3)
#define MMRF_ABB_LTEBBTX0_CON1_RG_LTEBBTX_VCM_VGEAR_MASK                        (0x0070)

#define MMRF_ABB_LTEBBTX0_CON1_RG_LTEBBTX_LDO10_VGEAR_LSB                       (0)
#define MMRF_ABB_LTEBBTX0_CON1_RG_LTEBBTX_LDO10_VGEAR_WIDTH                     (3)
#define MMRF_ABB_LTEBBTX0_CON1_RG_LTEBBTX_LDO10_VGEAR_MASK                      (0x0007)

#define MMRF_ABB_LTEBBTX0_CON3_RG_LTEBBTX_CLK_SEL_LSB                           (0)
#define MMRF_ABB_LTEBBTX0_CON3_RG_LTEBBTX_CLK_SEL_WIDTH                         (1)
#define MMRF_ABB_LTEBBTX0_CON3_RG_LTEBBTX_CLK_SEL_MASK                          (0x0001)
#define MMRF_ABB_LTEBBTX0_CON3_RG_LTEBBTX_CLK_SEL_BIT                           (0x0001)

#define MMRF_ABB_LTEBBTX0_CON4_RG_LTEBBTX_SPARE0_LSB                            (0)
#define MMRF_ABB_LTEBBTX0_CON4_RG_LTEBBTX_SPARE0_WIDTH                          (8)
#define MMRF_ABB_LTEBBTX0_CON4_RG_LTEBBTX_SPARE0_MASK                           (0x00FF)

#define MMRF_ABB_LTEBBTX0_CON5_RG_LTEBBTX_I_SWDAC_LSB                           (5)
#define MMRF_ABB_LTEBBTX0_CON5_RG_LTEBBTX_I_SWDAC_WIDTH                         (1)
#define MMRF_ABB_LTEBBTX0_CON5_RG_LTEBBTX_I_SWDAC_MASK                          (0x0020)
#define MMRF_ABB_LTEBBTX0_CON5_RG_LTEBBTX_I_SWDAC_BIT                           (0x0020)

#define MMRF_ABB_LTEBBTX0_CON5_RG_LTEBBTX_I_SWLPF_LSB                           (4)
#define MMRF_ABB_LTEBBTX0_CON5_RG_LTEBBTX_I_SWLPF_WIDTH                         (1)
#define MMRF_ABB_LTEBBTX0_CON5_RG_LTEBBTX_I_SWLPF_MASK                          (0x0010)
#define MMRF_ABB_LTEBBTX0_CON5_RG_LTEBBTX_I_SWLPF_BIT                           (0x0010)

#define MMRF_ABB_LTEBBTX0_CON5_RG_LTEBBTX_I_SWPAD_LSB                           (3)
#define MMRF_ABB_LTEBBTX0_CON5_RG_LTEBBTX_I_SWPAD_WIDTH                         (1)
#define MMRF_ABB_LTEBBTX0_CON5_RG_LTEBBTX_I_SWPAD_MASK                          (0x0008)
#define MMRF_ABB_LTEBBTX0_CON5_RG_LTEBBTX_I_SWPAD_BIT                           (0x0008)

#define MMRF_ABB_LTEBBTX0_CON5_RG_LTEBBTX_Q_SWDAC_LSB                           (2)
#define MMRF_ABB_LTEBBTX0_CON5_RG_LTEBBTX_Q_SWDAC_WIDTH                         (1)
#define MMRF_ABB_LTEBBTX0_CON5_RG_LTEBBTX_Q_SWDAC_MASK                          (0x0004)
#define MMRF_ABB_LTEBBTX0_CON5_RG_LTEBBTX_Q_SWDAC_BIT                           (0x0004)

#define MMRF_ABB_LTEBBTX0_CON5_RG_LTEBBTX_Q_SWLPF_LSB                           (1)
#define MMRF_ABB_LTEBBTX0_CON5_RG_LTEBBTX_Q_SWLPF_WIDTH                         (1)
#define MMRF_ABB_LTEBBTX0_CON5_RG_LTEBBTX_Q_SWLPF_MASK                          (0x0002)
#define MMRF_ABB_LTEBBTX0_CON5_RG_LTEBBTX_Q_SWLPF_BIT                           (0x0002)

#define MMRF_ABB_LTEBBTX0_CON5_RG_LTEBBTX_Q_SWPAD_LSB                           (0)
#define MMRF_ABB_LTEBBTX0_CON5_RG_LTEBBTX_Q_SWPAD_WIDTH                         (1)
#define MMRF_ABB_LTEBBTX0_CON5_RG_LTEBBTX_Q_SWPAD_MASK                          (0x0001)
#define MMRF_ABB_LTEBBTX0_CON5_RG_LTEBBTX_Q_SWPAD_BIT                           (0x0001)

#define MMRF_ABB_LTEBBTX0_CON6_RG_LTEBBTX_I_RSEL_LSB                            (4)
#define MMRF_ABB_LTEBBTX0_CON6_RG_LTEBBTX_I_RSEL_WIDTH                          (4)
#define MMRF_ABB_LTEBBTX0_CON6_RG_LTEBBTX_I_RSEL_MASK                           (0x00F0)

#define MMRF_ABB_LTEBBTX0_CON6_RG_LTEBBTX_Q_RSEL_LSB                            (0)
#define MMRF_ABB_LTEBBTX0_CON6_RG_LTEBBTX_Q_RSEL_WIDTH                          (4)
#define MMRF_ABB_LTEBBTX0_CON6_RG_LTEBBTX_Q_RSEL_MASK                           (0x000F)

#define MMRF_ABB_LTEBBTX0_CON8_RG_LTEBBTX_GAIN_LSB                              (12)
#define MMRF_ABB_LTEBBTX0_CON8_RG_LTEBBTX_GAIN_WIDTH                            (4)
#define MMRF_ABB_LTEBBTX0_CON8_RG_LTEBBTX_GAIN_MASK                             (0xF000)

#define MMRF_ABB_LTEBBTX0_CON8_RG_LTEBBTX_SEQ_RSV_LSB                           (0)
#define MMRF_ABB_LTEBBTX0_CON8_RG_LTEBBTX_SEQ_RSV_WIDTH                         (12)
#define MMRF_ABB_LTEBBTX0_CON8_RG_LTEBBTX_SEQ_RSV_MASK                          (0x0FFF)

#define MMRF_ABB_LTEBBTX0_CON9_RG_LTEBBTX_BIAS_SELI_LSB                         (0)
#define MMRF_ABB_LTEBBTX0_CON9_RG_LTEBBTX_BIAS_SELI_WIDTH                       (8)
#define MMRF_ABB_LTEBBTX0_CON9_RG_LTEBBTX_BIAS_SELI_MASK                        (0x00FF)

#define MMRF_ABB_LTEBBTX0_CON12_RG_LTEBBTX_CAL_EN_LSB                           (0)
#define MMRF_ABB_LTEBBTX0_CON12_RG_LTEBBTX_CAL_EN_WIDTH                         (1)
#define MMRF_ABB_LTEBBTX0_CON12_RG_LTEBBTX_CAL_EN_MASK                          (0x0001)
#define MMRF_ABB_LTEBBTX0_CON12_RG_LTEBBTX_CAL_EN_BIT                           (0x0001)

#define MMRF_ABB_LTEBBTX0_CON13_RG_LTEBBTX_01_LSB                               (0)
#define MMRF_ABB_LTEBBTX0_CON13_RG_LTEBBTX_01_WIDTH                             (16)
#define MMRF_ABB_LTEBBTX0_CON13_RG_LTEBBTX_01_MASK                              (0xFFFF)

#define MMRF_ABB_LTEBBTX0_CON14_RG_LTEBBTX_02_LSB                               (0)
#define MMRF_ABB_LTEBBTX0_CON14_RG_LTEBBTX_02_WIDTH                             (16)
#define MMRF_ABB_LTEBBTX0_CON14_RG_LTEBBTX_02_MASK                              (0xFFFF)

#define MMRF_ABB_LTEBBTX0_CON15_RG_LTEBBTX_03_LSB                               (0)
#define MMRF_ABB_LTEBBTX0_CON15_RG_LTEBBTX_03_WIDTH                             (16)
#define MMRF_ABB_LTEBBTX0_CON15_RG_LTEBBTX_03_MASK                              (0xFFFF)

#define MMRF_ABB_LTEBBTX0_CON16_RGS_LTEBBTX_01_LSB                              (0)
#define MMRF_ABB_LTEBBTX0_CON16_RGS_LTEBBTX_01_WIDTH                            (16)
#define MMRF_ABB_LTEBBTX0_CON16_RGS_LTEBBTX_01_MASK                             (0xFFFF)

#define MMRF_ABB_LTEBBTX0_CON17_RGS_LTEBBTX_02_LSB                              (0)
#define MMRF_ABB_LTEBBTX0_CON17_RGS_LTEBBTX_02_WIDTH                            (16)
#define MMRF_ABB_LTEBBTX0_CON17_RGS_LTEBBTX_02_MASK                             (0xFFFF)


#define MMRF_ABB_LTEBBTX1_CON0_RG_LTEBBTX_LDO16_VGEAR_LSB                       (4)
#define MMRF_ABB_LTEBBTX1_CON0_RG_LTEBBTX_LDO16_VGEAR_WIDTH                     (2)
#define MMRF_ABB_LTEBBTX1_CON0_RG_LTEBBTX_LDO16_VGEAR_MASK                      (0x0030)

#define MMRF_ABB_LTEBBTX1_CON0_RG_LTEBBTX_LDO15_VGEAR_LSB                       (2)
#define MMRF_ABB_LTEBBTX1_CON0_RG_LTEBBTX_LDO15_VGEAR_WIDTH                     (2)
#define MMRF_ABB_LTEBBTX1_CON0_RG_LTEBBTX_LDO15_VGEAR_MASK                      (0x000C)

#define MMRF_ABB_LTEBBTX1_CON0_RG_LTEBBTX_REF_VGEAR_LSB                         (0)
#define MMRF_ABB_LTEBBTX1_CON0_RG_LTEBBTX_REF_VGEAR_WIDTH                       (2)
#define MMRF_ABB_LTEBBTX1_CON0_RG_LTEBBTX_REF_VGEAR_MASK                        (0x0003)

#define MMRF_ABB_LTEBBTX1_CON1_RG_LTEBBTX_VCM_VGEAR_LSB                         (4)
#define MMRF_ABB_LTEBBTX1_CON1_RG_LTEBBTX_VCM_VGEAR_WIDTH                       (3)
#define MMRF_ABB_LTEBBTX1_CON1_RG_LTEBBTX_VCM_VGEAR_MASK                        (0x0070)

#define MMRF_ABB_LTEBBTX1_CON1_RG_LTEBBTX_LDO10_VGEAR_LSB                       (0)
#define MMRF_ABB_LTEBBTX1_CON1_RG_LTEBBTX_LDO10_VGEAR_WIDTH                     (3)
#define MMRF_ABB_LTEBBTX1_CON1_RG_LTEBBTX_LDO10_VGEAR_MASK                      (0x0007)

#define MMRF_ABB_LTEBBTX1_CON3_RG_LTEBBTX_CLK_SEL_LSB                           (0)
#define MMRF_ABB_LTEBBTX1_CON3_RG_LTEBBTX_CLK_SEL_WIDTH                         (1)
#define MMRF_ABB_LTEBBTX1_CON3_RG_LTEBBTX_CLK_SEL_MASK                          (0x0001)
#define MMRF_ABB_LTEBBTX1_CON3_RG_LTEBBTX_CLK_SEL_BIT                           (0x0001)

#define MMRF_ABB_LTEBBTX1_CON4_RG_LTEBBTX_SPARE0_LSB                            (0)
#define MMRF_ABB_LTEBBTX1_CON4_RG_LTEBBTX_SPARE0_WIDTH                          (8)
#define MMRF_ABB_LTEBBTX1_CON4_RG_LTEBBTX_SPARE0_MASK                           (0x00FF)

#define MMRF_ABB_LTEBBTX1_CON5_RG_LTEBBTX_I_SWDAC_LSB                           (5)
#define MMRF_ABB_LTEBBTX1_CON5_RG_LTEBBTX_I_SWDAC_WIDTH                         (1)
#define MMRF_ABB_LTEBBTX1_CON5_RG_LTEBBTX_I_SWDAC_MASK                          (0x0020)
#define MMRF_ABB_LTEBBTX1_CON5_RG_LTEBBTX_I_SWDAC_BIT                           (0x0020)

#define MMRF_ABB_LTEBBTX1_CON5_RG_LTEBBTX_I_SWLPF_LSB                           (4)
#define MMRF_ABB_LTEBBTX1_CON5_RG_LTEBBTX_I_SWLPF_WIDTH                         (1)
#define MMRF_ABB_LTEBBTX1_CON5_RG_LTEBBTX_I_SWLPF_MASK                          (0x0010)
#define MMRF_ABB_LTEBBTX1_CON5_RG_LTEBBTX_I_SWLPF_BIT                           (0x0010)

#define MMRF_ABB_LTEBBTX1_CON5_RG_LTEBBTX_I_SWPAD_LSB                           (3)
#define MMRF_ABB_LTEBBTX1_CON5_RG_LTEBBTX_I_SWPAD_WIDTH                         (1)
#define MMRF_ABB_LTEBBTX1_CON5_RG_LTEBBTX_I_SWPAD_MASK                          (0x0008)
#define MMRF_ABB_LTEBBTX1_CON5_RG_LTEBBTX_I_SWPAD_BIT                           (0x0008)

#define MMRF_ABB_LTEBBTX1_CON5_RG_LTEBBTX_Q_SWDAC_LSB                           (2)
#define MMRF_ABB_LTEBBTX1_CON5_RG_LTEBBTX_Q_SWDAC_WIDTH                         (1)
#define MMRF_ABB_LTEBBTX1_CON5_RG_LTEBBTX_Q_SWDAC_MASK                          (0x0004)
#define MMRF_ABB_LTEBBTX1_CON5_RG_LTEBBTX_Q_SWDAC_BIT                           (0x0004)

#define MMRF_ABB_LTEBBTX1_CON5_RG_LTEBBTX_Q_SWLPF_LSB                           (1)
#define MMRF_ABB_LTEBBTX1_CON5_RG_LTEBBTX_Q_SWLPF_WIDTH                         (1)
#define MMRF_ABB_LTEBBTX1_CON5_RG_LTEBBTX_Q_SWLPF_MASK                          (0x0002)
#define MMRF_ABB_LTEBBTX1_CON5_RG_LTEBBTX_Q_SWLPF_BIT                           (0x0002)

#define MMRF_ABB_LTEBBTX1_CON5_RG_LTEBBTX_Q_SWPAD_LSB                           (0)
#define MMRF_ABB_LTEBBTX1_CON5_RG_LTEBBTX_Q_SWPAD_WIDTH                         (1)
#define MMRF_ABB_LTEBBTX1_CON5_RG_LTEBBTX_Q_SWPAD_MASK                          (0x0001)
#define MMRF_ABB_LTEBBTX1_CON5_RG_LTEBBTX_Q_SWPAD_BIT                           (0x0001)

#define MMRF_ABB_LTEBBTX1_CON6_RG_LTEBBTX_I_RSEL_LSB                            (4)
#define MMRF_ABB_LTEBBTX1_CON6_RG_LTEBBTX_I_RSEL_WIDTH                          (4)
#define MMRF_ABB_LTEBBTX1_CON6_RG_LTEBBTX_I_RSEL_MASK                           (0x00F0)

#define MMRF_ABB_LTEBBTX1_CON6_RG_LTEBBTX_Q_RSEL_LSB                            (0)
#define MMRF_ABB_LTEBBTX1_CON6_RG_LTEBBTX_Q_RSEL_WIDTH                          (4)
#define MMRF_ABB_LTEBBTX1_CON6_RG_LTEBBTX_Q_RSEL_MASK                           (0x000F)

#define MMRF_ABB_LTEBBTX1_CON8_RG_LTEBBTX_GAIN_LSB                              (12)
#define MMRF_ABB_LTEBBTX1_CON8_RG_LTEBBTX_GAIN_WIDTH                            (4)
#define MMRF_ABB_LTEBBTX1_CON8_RG_LTEBBTX_GAIN_MASK                             (0xF000)

#define MMRF_ABB_LTEBBTX1_CON8_RG_LTEBBTX_SEQ_RSV_LSB                           (0)
#define MMRF_ABB_LTEBBTX1_CON8_RG_LTEBBTX_SEQ_RSV_WIDTH                         (12)
#define MMRF_ABB_LTEBBTX1_CON8_RG_LTEBBTX_SEQ_RSV_MASK                          (0x0FFF)

#define MMRF_ABB_LTEBBTX1_CON9_RG_LTEBBTX_BIAS_SELI_LSB                         (0)
#define MMRF_ABB_LTEBBTX1_CON9_RG_LTEBBTX_BIAS_SELI_WIDTH                       (8)
#define MMRF_ABB_LTEBBTX1_CON9_RG_LTEBBTX_BIAS_SELI_MASK                        (0x00FF)

#define MMRF_ABB_LTEBBTX1_CON12_RG_LTEBBTX_CAL_EN_LSB                           (0)
#define MMRF_ABB_LTEBBTX1_CON12_RG_LTEBBTX_CAL_EN_WIDTH                         (1)
#define MMRF_ABB_LTEBBTX1_CON12_RG_LTEBBTX_CAL_EN_MASK                          (0x0001)
#define MMRF_ABB_LTEBBTX1_CON12_RG_LTEBBTX_CAL_EN_BIT                           (0x0001)

#define MMRF_ABB_LTEBBTX1_CON13_RG_LTEBBTX_01_LSB                               (0)
#define MMRF_ABB_LTEBBTX1_CON13_RG_LTEBBTX_01_WIDTH                             (16)
#define MMRF_ABB_LTEBBTX1_CON13_RG_LTEBBTX_01_MASK                              (0xFFFF)

#define MMRF_ABB_LTEBBTX1_CON14_RG_LTEBBTX_02_LSB                               (0)
#define MMRF_ABB_LTEBBTX1_CON14_RG_LTEBBTX_02_WIDTH                             (16)
#define MMRF_ABB_LTEBBTX1_CON14_RG_LTEBBTX_02_MASK                              (0xFFFF)

#define MMRF_ABB_LTEBBTX1_CON15_RG_LTEBBTX_03_LSB                               (0)
#define MMRF_ABB_LTEBBTX1_CON15_RG_LTEBBTX_03_WIDTH                             (16)
#define MMRF_ABB_LTEBBTX1_CON15_RG_LTEBBTX_03_MASK                              (0xFFFF)

#define MMRF_ABB_LTEBBTX1_CON16_RGS_LTEBBTX_01_LSB                              (0)
#define MMRF_ABB_LTEBBTX1_CON16_RGS_LTEBBTX_01_WIDTH                            (16)
#define MMRF_ABB_LTEBBTX1_CON16_RGS_LTEBBTX_01_MASK                             (0xFFFF)

#define MMRF_ABB_LTEBBTX1_CON17_RGS_LTEBBTX_02_LSB                              (0)
#define MMRF_ABB_LTEBBTX1_CON17_RGS_LTEBBTX_02_WIDTH                            (16)
#define MMRF_ABB_LTEBBTX1_CON17_RGS_LTEBBTX_02_MASK                             (0xFFFF)


#define MMRF_ABB_DPDADC0_CON0_RG_DPDADC_CLK_EN_LSB                              (12)
#define MMRF_ABB_DPDADC0_CON0_RG_DPDADC_CLK_EN_WIDTH                            (1)
#define MMRF_ABB_DPDADC0_CON0_RG_DPDADC_CLK_EN_MASK                             (0x1000)
#define MMRF_ABB_DPDADC0_CON0_RG_DPDADC_CLK_EN_BIT                              (0x1000)

#define MMRF_ABB_DPDADC0_CON0_RG_DPDADC_I_DELAY_LSB                             (6)
#define MMRF_ABB_DPDADC0_CON0_RG_DPDADC_I_DELAY_WIDTH                           (2)
#define MMRF_ABB_DPDADC0_CON0_RG_DPDADC_I_DELAY_MASK                            (0x00C0)

#define MMRF_ABB_DPDADC0_CON0_RG_DPDADC_Q_DELAY_LSB                             (4)
#define MMRF_ABB_DPDADC0_CON0_RG_DPDADC_Q_DELAY_WIDTH                           (2)
#define MMRF_ABB_DPDADC0_CON0_RG_DPDADC_Q_DELAY_MASK                            (0x0030)

#define MMRF_ABB_DPDADC0_CON0_RG_DPDADC_LSB_PWD_LSB                             (0)
#define MMRF_ABB_DPDADC0_CON0_RG_DPDADC_LSB_PWD_WIDTH                           (1)
#define MMRF_ABB_DPDADC0_CON0_RG_DPDADC_LSB_PWD_MASK                            (0x0001)
#define MMRF_ABB_DPDADC0_CON0_RG_DPDADC_LSB_PWD_BIT                             (0x0001)

#define MMRF_ABB_DPDADC0_CON1_RG_DPDADC_I_COMP_CP_LSB                           (8)
#define MMRF_ABB_DPDADC0_CON1_RG_DPDADC_I_COMP_CP_WIDTH                         (4)
#define MMRF_ABB_DPDADC0_CON1_RG_DPDADC_I_COMP_CP_MASK                          (0x0F00)

#define MMRF_ABB_DPDADC0_CON1_RG_DPDADC_I_COMP_CN_LSB                           (0)
#define MMRF_ABB_DPDADC0_CON1_RG_DPDADC_I_COMP_CN_WIDTH                         (4)
#define MMRF_ABB_DPDADC0_CON1_RG_DPDADC_I_COMP_CN_MASK                          (0x000F)

#define MMRF_ABB_DPDADC0_CON2_RG_DPDADC_Q_COMP_CP_LSB                           (8)
#define MMRF_ABB_DPDADC0_CON2_RG_DPDADC_Q_COMP_CP_WIDTH                         (4)
#define MMRF_ABB_DPDADC0_CON2_RG_DPDADC_Q_COMP_CP_MASK                          (0x0F00)

#define MMRF_ABB_DPDADC0_CON2_RG_DPDADC_Q_COMP_CN_LSB                           (0)
#define MMRF_ABB_DPDADC0_CON2_RG_DPDADC_Q_COMP_CN_WIDTH                         (4)
#define MMRF_ABB_DPDADC0_CON2_RG_DPDADC_Q_COMP_CN_MASK                          (0x000F)

#define MMRF_ABB_DPDADC0_CON3_RG_DPDADC_CAL_RSTB_LSB                            (13)
#define MMRF_ABB_DPDADC0_CON3_RG_DPDADC_CAL_RSTB_WIDTH                          (1)
#define MMRF_ABB_DPDADC0_CON3_RG_DPDADC_CAL_RSTB_MASK                           (0x2000)
#define MMRF_ABB_DPDADC0_CON3_RG_DPDADC_CAL_RSTB_BIT                            (0x2000)

#define MMRF_ABB_DPDADC0_CON3_RG_DPDADC_CAL_EN_LSB                              (12)
#define MMRF_ABB_DPDADC0_CON3_RG_DPDADC_CAL_EN_WIDTH                            (1)
#define MMRF_ABB_DPDADC0_CON3_RG_DPDADC_CAL_EN_MASK                             (0x1000)
#define MMRF_ABB_DPDADC0_CON3_RG_DPDADC_CAL_EN_BIT                              (0x1000)

#define MMRF_ABB_DPDADC0_CON3_RG_DPDADC_I_COR_EN_LSB                            (9)
#define MMRF_ABB_DPDADC0_CON3_RG_DPDADC_I_COR_EN_WIDTH                          (1)
#define MMRF_ABB_DPDADC0_CON3_RG_DPDADC_I_COR_EN_MASK                           (0x0200)
#define MMRF_ABB_DPDADC0_CON3_RG_DPDADC_I_COR_EN_BIT                            (0x0200)

#define MMRF_ABB_DPDADC0_CON3_RG_DPDADC_Q_COR_EN_LSB                            (8)
#define MMRF_ABB_DPDADC0_CON3_RG_DPDADC_Q_COR_EN_WIDTH                          (1)
#define MMRF_ABB_DPDADC0_CON3_RG_DPDADC_Q_COR_EN_MASK                           (0x0100)
#define MMRF_ABB_DPDADC0_CON3_RG_DPDADC_Q_COR_EN_BIT                            (0x0100)

#define MMRF_ABB_DPDADC0_CON3_RG_DPDADC_CKO_INV_LSB                             (7)
#define MMRF_ABB_DPDADC0_CON3_RG_DPDADC_CKO_INV_WIDTH                           (1)
#define MMRF_ABB_DPDADC0_CON3_RG_DPDADC_CKO_INV_MASK                            (0x0080)
#define MMRF_ABB_DPDADC0_CON3_RG_DPDADC_CKO_INV_BIT                             (0x0080)

#define MMRF_ABB_DPDADC0_CON3_RG_DPDADC_CAL_AVG_NP_LSB                          (4)
#define MMRF_ABB_DPDADC0_CON3_RG_DPDADC_CAL_AVG_NP_WIDTH                        (3)
#define MMRF_ABB_DPDADC0_CON3_RG_DPDADC_CAL_AVG_NP_MASK                         (0x0070)

#define MMRF_ABB_DPDADC0_CON3_RG_DPDADC_DATA_DIV_LSB                            (0)
#define MMRF_ABB_DPDADC0_CON3_RG_DPDADC_DATA_DIV_WIDTH                          (2)
#define MMRF_ABB_DPDADC0_CON3_RG_DPDADC_DATA_DIV_MASK                           (0x0003)

#define MMRF_ABB_DPDADC0_CON4_RG_DPDADC_EXTRABIT_OFF_LSB                        (15)
#define MMRF_ABB_DPDADC0_CON4_RG_DPDADC_EXTRABIT_OFF_WIDTH                      (1)
#define MMRF_ABB_DPDADC0_CON4_RG_DPDADC_EXTRABIT_OFF_MASK                       (0x8000)
#define MMRF_ABB_DPDADC0_CON4_RG_DPDADC_EXTRABIT_OFF_BIT                        (0x8000)

#define MMRF_ABB_DPDADC0_CON4_RG_DPDADC_OFS_CAL_EN_LSB                          (13)
#define MMRF_ABB_DPDADC0_CON4_RG_DPDADC_OFS_CAL_EN_WIDTH                        (1)
#define MMRF_ABB_DPDADC0_CON4_RG_DPDADC_OFS_CAL_EN_MASK                         (0x2000)
#define MMRF_ABB_DPDADC0_CON4_RG_DPDADC_OFS_CAL_EN_BIT                          (0x2000)

#define MMRF_ABB_DPDADC0_CON4_RG_DPDADC_OFS_MANUAL_LSB                          (12)
#define MMRF_ABB_DPDADC0_CON4_RG_DPDADC_OFS_MANUAL_WIDTH                        (1)
#define MMRF_ABB_DPDADC0_CON4_RG_DPDADC_OFS_MANUAL_MASK                         (0x1000)
#define MMRF_ABB_DPDADC0_CON4_RG_DPDADC_OFS_MANUAL_BIT                          (0x1000)

#define MMRF_ABB_DPDADC0_CON4_RG_DPDADC_OFS_CP_CN_SWP_LSB                       (11)
#define MMRF_ABB_DPDADC0_CON4_RG_DPDADC_OFS_CP_CN_SWP_WIDTH                     (1)
#define MMRF_ABB_DPDADC0_CON4_RG_DPDADC_OFS_CP_CN_SWP_MASK                      (0x0800)
#define MMRF_ABB_DPDADC0_CON4_RG_DPDADC_OFS_CP_CN_SWP_BIT                       (0x0800)

#define MMRF_ABB_DPDADC0_CON5_RG_DPDADC_SINGLE_P_EN_LSB                         (13)
#define MMRF_ABB_DPDADC0_CON5_RG_DPDADC_SINGLE_P_EN_WIDTH                       (1)
#define MMRF_ABB_DPDADC0_CON5_RG_DPDADC_SINGLE_P_EN_MASK                        (0x2000)
#define MMRF_ABB_DPDADC0_CON5_RG_DPDADC_SINGLE_P_EN_BIT                         (0x2000)

#define MMRF_ABB_DPDADC0_CON5_RG_DPDADC_SINGLE_N_EN_LSB                         (12)
#define MMRF_ABB_DPDADC0_CON5_RG_DPDADC_SINGLE_N_EN_WIDTH                       (1)
#define MMRF_ABB_DPDADC0_CON5_RG_DPDADC_SINGLE_N_EN_MASK                        (0x1000)
#define MMRF_ABB_DPDADC0_CON5_RG_DPDADC_SINGLE_N_EN_BIT                         (0x1000)

#define MMRF_ABB_DPDADC0_CON5_RG_DPDADC_RCCAL_CAP_SEL_LSB                       (0)
#define MMRF_ABB_DPDADC0_CON5_RG_DPDADC_RCCAL_CAP_SEL_WIDTH                     (6)
#define MMRF_ABB_DPDADC0_CON5_RG_DPDADC_RCCAL_CAP_SEL_MASK                      (0x003F)

#define MMRF_ABB_DPDADC0_CON6_RG_DPDADC_01_LSB                                  (0)
#define MMRF_ABB_DPDADC0_CON6_RG_DPDADC_01_WIDTH                                (16)
#define MMRF_ABB_DPDADC0_CON6_RG_DPDADC_01_MASK                                 (0xFFFF)

#define MMRF_ABB_DPDADC0_CON7_RGS_DPDADC_01_L_LSB                               (0)
#define MMRF_ABB_DPDADC0_CON7_RGS_DPDADC_01_L_WIDTH                             (16)
#define MMRF_ABB_DPDADC0_CON7_RGS_DPDADC_01_L_MASK                              (0xFFFF)

#define MMRF_ABB_DPDADC0_CON8_RGS_DPDADC_01_H_LSB                               (0)
#define MMRF_ABB_DPDADC0_CON8_RGS_DPDADC_01_H_WIDTH                             (16)
#define MMRF_ABB_DPDADC0_CON8_RGS_DPDADC_01_H_MASK                              (0xFFFF)

#define MMRF_ABB_DPDADC0_CON9_RG_DPDADC_VREF_ADJ_LSB                            (8)
#define MMRF_ABB_DPDADC0_CON9_RG_DPDADC_VREF_ADJ_WIDTH                          (3)
#define MMRF_ABB_DPDADC0_CON9_RG_DPDADC_VREF_ADJ_MASK                           (0x0700)

#define MMRF_ABB_DPDADC0_CON9_RG_DPDADC_LDO1P1_ADJ_LSB                          (4)
#define MMRF_ABB_DPDADC0_CON9_RG_DPDADC_LDO1P1_ADJ_WIDTH                        (3)
#define MMRF_ABB_DPDADC0_CON9_RG_DPDADC_LDO1P1_ADJ_MASK                         (0x0070)

#define MMRF_ABB_DPDADC0_CON9_RG_DPDADC_LDO1P25_ADJ_LSB                         (0)
#define MMRF_ABB_DPDADC0_CON9_RG_DPDADC_LDO1P25_ADJ_WIDTH                       (3)
#define MMRF_ABB_DPDADC0_CON9_RG_DPDADC_LDO1P25_ADJ_MASK                        (0x0007)

#define MMRF_ABB_DPDADC0_CONA_RG_DPDADC_BUF_EN_LSB                              (0)
#define MMRF_ABB_DPDADC0_CONA_RG_DPDADC_BUF_EN_WIDTH                            (1)
#define MMRF_ABB_DPDADC0_CONA_RG_DPDADC_BUF_EN_MASK                             (0x0001)
#define MMRF_ABB_DPDADC0_CONA_RG_DPDADC_BUF_EN_BIT                              (0x0001)

#define MMRF_ABB_DPDADC0_CONB_RG_DPDADC_BUF_TEST_EN_LSB                         (0)
#define MMRF_ABB_DPDADC0_CONB_RG_DPDADC_BUF_TEST_EN_WIDTH                       (1)
#define MMRF_ABB_DPDADC0_CONB_RG_DPDADC_BUF_TEST_EN_MASK                        (0x0001)
#define MMRF_ABB_DPDADC0_CONB_RG_DPDADC_BUF_TEST_EN_BIT                         (0x0001)

#define MMRF_ABB_DPDADC0_CONC_RG_DPDADC_BUF_GAIN_ADJ_LSB                        (4)
#define MMRF_ABB_DPDADC0_CONC_RG_DPDADC_BUF_GAIN_ADJ_WIDTH                      (4)
#define MMRF_ABB_DPDADC0_CONC_RG_DPDADC_BUF_GAIN_ADJ_MASK                       (0x00F0)

#define MMRF_ABB_DPDADC0_CONC_RG_DPDADC_BUF_IB_ADJ_LSB                          (2)
#define MMRF_ABB_DPDADC0_CONC_RG_DPDADC_BUF_IB_ADJ_WIDTH                        (2)
#define MMRF_ABB_DPDADC0_CONC_RG_DPDADC_BUF_IB_ADJ_MASK                         (0x000C)

#define MMRF_ABB_DPDADC0_CONC_RG_DPDADC_BUF_LDO_ADJ_LSB                         (0)
#define MMRF_ABB_DPDADC0_CONC_RG_DPDADC_BUF_LDO_ADJ_WIDTH                       (2)
#define MMRF_ABB_DPDADC0_CONC_RG_DPDADC_BUF_LDO_ADJ_MASK                        (0x0003)

#define MMRF_ABB_DPDADC0_COND_RG_DPDADC_BUF_LDO_EN_LSB                          (0)
#define MMRF_ABB_DPDADC0_COND_RG_DPDADC_BUF_LDO_EN_WIDTH                        (1)
#define MMRF_ABB_DPDADC0_COND_RG_DPDADC_BUF_LDO_EN_MASK                         (0x0001)
#define MMRF_ABB_DPDADC0_COND_RG_DPDADC_BUF_LDO_EN_BIT                          (0x0001)

#define MMRF_ABB_DPDADC0_CONE_RG_DPDADC_02_LSB                                  (0)
#define MMRF_ABB_DPDADC0_CONE_RG_DPDADC_02_WIDTH                                (16)
#define MMRF_ABB_DPDADC0_CONE_RG_DPDADC_02_MASK                                 (0xFFFF)


#define MMRF_ABB_DPDADC1_CON0_RG_DPDADC_CLK_EN_LSB                              (12)
#define MMRF_ABB_DPDADC1_CON0_RG_DPDADC_CLK_EN_WIDTH                            (1)
#define MMRF_ABB_DPDADC1_CON0_RG_DPDADC_CLK_EN_MASK                             (0x1000)
#define MMRF_ABB_DPDADC1_CON0_RG_DPDADC_CLK_EN_BIT                              (0x1000)

#define MMRF_ABB_DPDADC1_CON0_RG_DPDADC_I_DELAY_LSB                             (6)
#define MMRF_ABB_DPDADC1_CON0_RG_DPDADC_I_DELAY_WIDTH                           (2)
#define MMRF_ABB_DPDADC1_CON0_RG_DPDADC_I_DELAY_MASK                            (0x00C0)

#define MMRF_ABB_DPDADC1_CON0_RG_DPDADC_Q_DELAY_LSB                             (4)
#define MMRF_ABB_DPDADC1_CON0_RG_DPDADC_Q_DELAY_WIDTH                           (2)
#define MMRF_ABB_DPDADC1_CON0_RG_DPDADC_Q_DELAY_MASK                            (0x0030)

#define MMRF_ABB_DPDADC1_CON0_RG_DPDADC_LSB_PWD_LSB                             (0)
#define MMRF_ABB_DPDADC1_CON0_RG_DPDADC_LSB_PWD_WIDTH                           (1)
#define MMRF_ABB_DPDADC1_CON0_RG_DPDADC_LSB_PWD_MASK                            (0x0001)
#define MMRF_ABB_DPDADC1_CON0_RG_DPDADC_LSB_PWD_BIT                             (0x0001)

#define MMRF_ABB_DPDADC1_CON1_RG_DPDADC_I_COMP_CP_LSB                           (8)
#define MMRF_ABB_DPDADC1_CON1_RG_DPDADC_I_COMP_CP_WIDTH                         (4)
#define MMRF_ABB_DPDADC1_CON1_RG_DPDADC_I_COMP_CP_MASK                          (0x0F00)

#define MMRF_ABB_DPDADC1_CON1_RG_DPDADC_I_COMP_CN_LSB                           (0)
#define MMRF_ABB_DPDADC1_CON1_RG_DPDADC_I_COMP_CN_WIDTH                         (4)
#define MMRF_ABB_DPDADC1_CON1_RG_DPDADC_I_COMP_CN_MASK                          (0x000F)

#define MMRF_ABB_DPDADC1_CON2_RG_DPDADC_Q_COMP_CP_LSB                           (8)
#define MMRF_ABB_DPDADC1_CON2_RG_DPDADC_Q_COMP_CP_WIDTH                         (4)
#define MMRF_ABB_DPDADC1_CON2_RG_DPDADC_Q_COMP_CP_MASK                          (0x0F00)

#define MMRF_ABB_DPDADC1_CON2_RG_DPDADC_Q_COMP_CN_LSB                           (0)
#define MMRF_ABB_DPDADC1_CON2_RG_DPDADC_Q_COMP_CN_WIDTH                         (4)
#define MMRF_ABB_DPDADC1_CON2_RG_DPDADC_Q_COMP_CN_MASK                          (0x000F)

#define MMRF_ABB_DPDADC1_CON3_RG_DPDADC_CAL_RSTB_LSB                            (13)
#define MMRF_ABB_DPDADC1_CON3_RG_DPDADC_CAL_RSTB_WIDTH                          (1)
#define MMRF_ABB_DPDADC1_CON3_RG_DPDADC_CAL_RSTB_MASK                           (0x2000)
#define MMRF_ABB_DPDADC1_CON3_RG_DPDADC_CAL_RSTB_BIT                            (0x2000)

#define MMRF_ABB_DPDADC1_CON3_RG_DPDADC_CAL_EN_LSB                              (12)
#define MMRF_ABB_DPDADC1_CON3_RG_DPDADC_CAL_EN_WIDTH                            (1)
#define MMRF_ABB_DPDADC1_CON3_RG_DPDADC_CAL_EN_MASK                             (0x1000)
#define MMRF_ABB_DPDADC1_CON3_RG_DPDADC_CAL_EN_BIT                              (0x1000)

#define MMRF_ABB_DPDADC1_CON3_RG_DPDADC_I_COR_EN_LSB                            (9)
#define MMRF_ABB_DPDADC1_CON3_RG_DPDADC_I_COR_EN_WIDTH                          (1)
#define MMRF_ABB_DPDADC1_CON3_RG_DPDADC_I_COR_EN_MASK                           (0x0200)
#define MMRF_ABB_DPDADC1_CON3_RG_DPDADC_I_COR_EN_BIT                            (0x0200)

#define MMRF_ABB_DPDADC1_CON3_RG_DPDADC_Q_COR_EN_LSB                            (8)
#define MMRF_ABB_DPDADC1_CON3_RG_DPDADC_Q_COR_EN_WIDTH                          (1)
#define MMRF_ABB_DPDADC1_CON3_RG_DPDADC_Q_COR_EN_MASK                           (0x0100)
#define MMRF_ABB_DPDADC1_CON3_RG_DPDADC_Q_COR_EN_BIT                            (0x0100)

#define MMRF_ABB_DPDADC1_CON3_RG_DPDADC_CKO_INV_LSB                             (7)
#define MMRF_ABB_DPDADC1_CON3_RG_DPDADC_CKO_INV_WIDTH                           (1)
#define MMRF_ABB_DPDADC1_CON3_RG_DPDADC_CKO_INV_MASK                            (0x0080)
#define MMRF_ABB_DPDADC1_CON3_RG_DPDADC_CKO_INV_BIT                             (0x0080)

#define MMRF_ABB_DPDADC1_CON3_RG_DPDADC_CAL_AVG_NP_LSB                          (4)
#define MMRF_ABB_DPDADC1_CON3_RG_DPDADC_CAL_AVG_NP_WIDTH                        (3)
#define MMRF_ABB_DPDADC1_CON3_RG_DPDADC_CAL_AVG_NP_MASK                         (0x0070)

#define MMRF_ABB_DPDADC1_CON3_RG_DPDADC_DATA_DIV_LSB                            (0)
#define MMRF_ABB_DPDADC1_CON3_RG_DPDADC_DATA_DIV_WIDTH                          (2)
#define MMRF_ABB_DPDADC1_CON3_RG_DPDADC_DATA_DIV_MASK                           (0x0003)

#define MMRF_ABB_DPDADC1_CON4_RG_DPDADC_EXTRABIT_OFF_LSB                        (15)
#define MMRF_ABB_DPDADC1_CON4_RG_DPDADC_EXTRABIT_OFF_WIDTH                      (1)
#define MMRF_ABB_DPDADC1_CON4_RG_DPDADC_EXTRABIT_OFF_MASK                       (0x8000)
#define MMRF_ABB_DPDADC1_CON4_RG_DPDADC_EXTRABIT_OFF_BIT                        (0x8000)

#define MMRF_ABB_DPDADC1_CON4_RG_DPDADC_OFS_CAL_EN_LSB                          (13)
#define MMRF_ABB_DPDADC1_CON4_RG_DPDADC_OFS_CAL_EN_WIDTH                        (1)
#define MMRF_ABB_DPDADC1_CON4_RG_DPDADC_OFS_CAL_EN_MASK                         (0x2000)
#define MMRF_ABB_DPDADC1_CON4_RG_DPDADC_OFS_CAL_EN_BIT                          (0x2000)

#define MMRF_ABB_DPDADC1_CON4_RG_DPDADC_OFS_MANUAL_LSB                          (12)
#define MMRF_ABB_DPDADC1_CON4_RG_DPDADC_OFS_MANUAL_WIDTH                        (1)
#define MMRF_ABB_DPDADC1_CON4_RG_DPDADC_OFS_MANUAL_MASK                         (0x1000)
#define MMRF_ABB_DPDADC1_CON4_RG_DPDADC_OFS_MANUAL_BIT                          (0x1000)

#define MMRF_ABB_DPDADC1_CON4_RG_DPDADC_OFS_CP_CN_SWP_LSB                       (11)
#define MMRF_ABB_DPDADC1_CON4_RG_DPDADC_OFS_CP_CN_SWP_WIDTH                     (1)
#define MMRF_ABB_DPDADC1_CON4_RG_DPDADC_OFS_CP_CN_SWP_MASK                      (0x0800)
#define MMRF_ABB_DPDADC1_CON4_RG_DPDADC_OFS_CP_CN_SWP_BIT                       (0x0800)

#define MMRF_ABB_DPDADC1_CON5_RG_DPDADC_SINGLE_P_EN_LSB                         (13)
#define MMRF_ABB_DPDADC1_CON5_RG_DPDADC_SINGLE_P_EN_WIDTH                       (1)
#define MMRF_ABB_DPDADC1_CON5_RG_DPDADC_SINGLE_P_EN_MASK                        (0x2000)
#define MMRF_ABB_DPDADC1_CON5_RG_DPDADC_SINGLE_P_EN_BIT                         (0x2000)

#define MMRF_ABB_DPDADC1_CON5_RG_DPDADC_SINGLE_N_EN_LSB                         (12)
#define MMRF_ABB_DPDADC1_CON5_RG_DPDADC_SINGLE_N_EN_WIDTH                       (1)
#define MMRF_ABB_DPDADC1_CON5_RG_DPDADC_SINGLE_N_EN_MASK                        (0x1000)
#define MMRF_ABB_DPDADC1_CON5_RG_DPDADC_SINGLE_N_EN_BIT                         (0x1000)

#define MMRF_ABB_DPDADC1_CON5_RG_DPDADC_RCCAL_CAP_SEL_LSB                       (0)
#define MMRF_ABB_DPDADC1_CON5_RG_DPDADC_RCCAL_CAP_SEL_WIDTH                     (6)
#define MMRF_ABB_DPDADC1_CON5_RG_DPDADC_RCCAL_CAP_SEL_MASK                      (0x003F)

#define MMRF_ABB_DPDADC1_CON6_RG_DPDADC_01_LSB                                  (0)
#define MMRF_ABB_DPDADC1_CON6_RG_DPDADC_01_WIDTH                                (16)
#define MMRF_ABB_DPDADC1_CON6_RG_DPDADC_01_MASK                                 (0xFFFF)

#define MMRF_ABB_DPDADC1_CON7_RGS_DPDADC_01_L_LSB                               (0)
#define MMRF_ABB_DPDADC1_CON7_RGS_DPDADC_01_L_WIDTH                             (16)
#define MMRF_ABB_DPDADC1_CON7_RGS_DPDADC_01_L_MASK                              (0xFFFF)

#define MMRF_ABB_DPDADC1_CON8_RGS_DPDADC_01_H_LSB                               (0)
#define MMRF_ABB_DPDADC1_CON8_RGS_DPDADC_01_H_WIDTH                             (16)
#define MMRF_ABB_DPDADC1_CON8_RGS_DPDADC_01_H_MASK                              (0xFFFF)

#define MMRF_ABB_DPDADC1_CON9_RG_DPDADC_VREF_ADJ_LSB                            (8)
#define MMRF_ABB_DPDADC1_CON9_RG_DPDADC_VREF_ADJ_WIDTH                          (3)
#define MMRF_ABB_DPDADC1_CON9_RG_DPDADC_VREF_ADJ_MASK                           (0x0700)

#define MMRF_ABB_DPDADC1_CON9_RG_DPDADC_LDO1P1_ADJ_LSB                          (4)
#define MMRF_ABB_DPDADC1_CON9_RG_DPDADC_LDO1P1_ADJ_WIDTH                        (3)
#define MMRF_ABB_DPDADC1_CON9_RG_DPDADC_LDO1P1_ADJ_MASK                         (0x0070)

#define MMRF_ABB_DPDADC1_CON9_RG_DPDADC_LDO1P25_ADJ_LSB                         (0)
#define MMRF_ABB_DPDADC1_CON9_RG_DPDADC_LDO1P25_ADJ_WIDTH                       (3)
#define MMRF_ABB_DPDADC1_CON9_RG_DPDADC_LDO1P25_ADJ_MASK                        (0x0007)

#define MMRF_ABB_DPDADC1_CONA_RG_DPDADC_BUF_EN_LSB                              (0)
#define MMRF_ABB_DPDADC1_CONA_RG_DPDADC_BUF_EN_WIDTH                            (1)
#define MMRF_ABB_DPDADC1_CONA_RG_DPDADC_BUF_EN_MASK                             (0x0001)
#define MMRF_ABB_DPDADC1_CONA_RG_DPDADC_BUF_EN_BIT                              (0x0001)

#define MMRF_ABB_DPDADC1_CONB_RG_DPDADC_BUF_TEST_EN_LSB                         (0)
#define MMRF_ABB_DPDADC1_CONB_RG_DPDADC_BUF_TEST_EN_WIDTH                       (1)
#define MMRF_ABB_DPDADC1_CONB_RG_DPDADC_BUF_TEST_EN_MASK                        (0x0001)
#define MMRF_ABB_DPDADC1_CONB_RG_DPDADC_BUF_TEST_EN_BIT                         (0x0001)

#define MMRF_ABB_DPDADC1_CONC_RG_DPDADC_BUF_GAIN_ADJ_LSB                        (4)
#define MMRF_ABB_DPDADC1_CONC_RG_DPDADC_BUF_GAIN_ADJ_WIDTH                      (4)
#define MMRF_ABB_DPDADC1_CONC_RG_DPDADC_BUF_GAIN_ADJ_MASK                       (0x00F0)

#define MMRF_ABB_DPDADC1_CONC_RG_DPDADC_BUF_IB_ADJ_LSB                          (2)
#define MMRF_ABB_DPDADC1_CONC_RG_DPDADC_BUF_IB_ADJ_WIDTH                        (2)
#define MMRF_ABB_DPDADC1_CONC_RG_DPDADC_BUF_IB_ADJ_MASK                         (0x000C)

#define MMRF_ABB_DPDADC1_CONC_RG_DPDADC_BUF_LDO_ADJ_LSB                         (0)
#define MMRF_ABB_DPDADC1_CONC_RG_DPDADC_BUF_LDO_ADJ_WIDTH                       (2)
#define MMRF_ABB_DPDADC1_CONC_RG_DPDADC_BUF_LDO_ADJ_MASK                        (0x0003)

#define MMRF_ABB_DPDADC1_COND_RG_DPDADC_BUF_LDO_EN_LSB                          (0)
#define MMRF_ABB_DPDADC1_COND_RG_DPDADC_BUF_LDO_EN_WIDTH                        (1)
#define MMRF_ABB_DPDADC1_COND_RG_DPDADC_BUF_LDO_EN_MASK                         (0x0001)
#define MMRF_ABB_DPDADC1_COND_RG_DPDADC_BUF_LDO_EN_BIT                          (0x0001)

#define MMRF_ABB_DPDADC1_CONE_RG_DPDADC_02_LSB                                  (0)
#define MMRF_ABB_DPDADC1_CONE_RG_DPDADC_02_WIDTH                                (16)
#define MMRF_ABB_DPDADC1_CONE_RG_DPDADC_02_MASK                                 (0xFFFF)


#define MMRF_ABB_ETDAC0_CON0_RG_ETDAC_LDO16_VGEAR_VK10_LSB                      (4)
#define MMRF_ABB_ETDAC0_CON0_RG_ETDAC_LDO16_VGEAR_VK10_WIDTH                    (2)
#define MMRF_ABB_ETDAC0_CON0_RG_ETDAC_LDO16_VGEAR_VK10_MASK                     (0x0030)

#define MMRF_ABB_ETDAC0_CON0_RG_ETDAC_LDO15_VGEAR_VK10_LSB                      (2)
#define MMRF_ABB_ETDAC0_CON0_RG_ETDAC_LDO15_VGEAR_VK10_WIDTH                    (2)
#define MMRF_ABB_ETDAC0_CON0_RG_ETDAC_LDO15_VGEAR_VK10_MASK                     (0x000C)

#define MMRF_ABB_ETDAC0_CON0_RG_ETDAC_REF_VGEAR_VK10_LSB                        (0)
#define MMRF_ABB_ETDAC0_CON0_RG_ETDAC_REF_VGEAR_VK10_WIDTH                      (2)
#define MMRF_ABB_ETDAC0_CON0_RG_ETDAC_REF_VGEAR_VK10_MASK                       (0x0003)

#define MMRF_ABB_ETDAC0_CON1_RG_ETDAC_VCM_VGEAR_VK10_LSB                        (4)
#define MMRF_ABB_ETDAC0_CON1_RG_ETDAC_VCM_VGEAR_VK10_WIDTH                      (3)
#define MMRF_ABB_ETDAC0_CON1_RG_ETDAC_VCM_VGEAR_VK10_MASK                       (0x0070)

#define MMRF_ABB_ETDAC0_CON1_RG_ETDAC_LDO10_VGEAR_VK10_LSB                      (0)
#define MMRF_ABB_ETDAC0_CON1_RG_ETDAC_LDO10_VGEAR_VK10_WIDTH                    (3)
#define MMRF_ABB_ETDAC0_CON1_RG_ETDAC_LDO10_VGEAR_VK10_MASK                     (0x0007)

#define MMRF_ABB_ETDAC0_CON3_RG_ETDAC_CLK_SEL_VK10_LSB                          (0)
#define MMRF_ABB_ETDAC0_CON3_RG_ETDAC_CLK_SEL_VK10_WIDTH                        (1)
#define MMRF_ABB_ETDAC0_CON3_RG_ETDAC_CLK_SEL_VK10_MASK                         (0x0001)
#define MMRF_ABB_ETDAC0_CON3_RG_ETDAC_CLK_SEL_VK10_BIT                          (0x0001)

#define MMRF_ABB_ETDAC0_CON4_RG_ETDAC_SPARE_VK10_LSB                            (0)
#define MMRF_ABB_ETDAC0_CON4_RG_ETDAC_SPARE_VK10_WIDTH                          (8)
#define MMRF_ABB_ETDAC0_CON4_RG_ETDAC_SPARE_VK10_MASK                           (0x00FF)

#define MMRF_ABB_ETDAC0_CON5_RG_ETDAC_SWDAC_VK10_LSB                            (5)
#define MMRF_ABB_ETDAC0_CON5_RG_ETDAC_SWDAC_VK10_WIDTH                          (1)
#define MMRF_ABB_ETDAC0_CON5_RG_ETDAC_SWDAC_VK10_MASK                           (0x0020)
#define MMRF_ABB_ETDAC0_CON5_RG_ETDAC_SWDAC_VK10_BIT                            (0x0020)

#define MMRF_ABB_ETDAC0_CON5_RG_ETDAC_SWLPF_VK10_LSB                            (4)
#define MMRF_ABB_ETDAC0_CON5_RG_ETDAC_SWLPF_VK10_WIDTH                          (1)
#define MMRF_ABB_ETDAC0_CON5_RG_ETDAC_SWLPF_VK10_MASK                           (0x0010)
#define MMRF_ABB_ETDAC0_CON5_RG_ETDAC_SWLPF_VK10_BIT                            (0x0010)

#define MMRF_ABB_ETDAC0_CON5_RG_ETDAC_SWPAD_VK10_LSB                            (3)
#define MMRF_ABB_ETDAC0_CON5_RG_ETDAC_SWPAD_VK10_WIDTH                          (1)
#define MMRF_ABB_ETDAC0_CON5_RG_ETDAC_SWPAD_VK10_MASK                           (0x0008)
#define MMRF_ABB_ETDAC0_CON5_RG_ETDAC_SWPAD_VK10_BIT                            (0x0008)

#define MMRF_ABB_ETDAC0_CON6_RG_ETDAC_RSEL_LSB                                  (0)
#define MMRF_ABB_ETDAC0_CON6_RG_ETDAC_RSEL_WIDTH                                (4)
#define MMRF_ABB_ETDAC0_CON6_RG_ETDAC_RSEL_MASK                                 (0x000F)

#define MMRF_ABB_ETDAC0_CON8_RG_ETDAC_GAIN_LSB                                  (12)
#define MMRF_ABB_ETDAC0_CON8_RG_ETDAC_GAIN_WIDTH                                (4)
#define MMRF_ABB_ETDAC0_CON8_RG_ETDAC_GAIN_MASK                                 (0xF000)

#define MMRF_ABB_ETDAC0_CON8_RG_ETDAC_SEQ_RSV_LSB                               (0)
#define MMRF_ABB_ETDAC0_CON8_RG_ETDAC_SEQ_RSV_WIDTH                             (12)
#define MMRF_ABB_ETDAC0_CON8_RG_ETDAC_SEQ_RSV_MASK                              (0x0FFF)

#define MMRF_ABB_ETDAC0_CON9_RG_ETDAC_BIAS_SELI_VK10_LSB                        (0)
#define MMRF_ABB_ETDAC0_CON9_RG_ETDAC_BIAS_SELI_VK10_WIDTH                      (8)
#define MMRF_ABB_ETDAC0_CON9_RG_ETDAC_BIAS_SELI_VK10_MASK                       (0x00FF)

#define MMRF_ABB_ETDAC0_CON10_RG_ETDAC_CAL_EN_LSB                               (0)
#define MMRF_ABB_ETDAC0_CON10_RG_ETDAC_CAL_EN_WIDTH                             (1)
#define MMRF_ABB_ETDAC0_CON10_RG_ETDAC_CAL_EN_MASK                              (0x0001)
#define MMRF_ABB_ETDAC0_CON10_RG_ETDAC_CAL_EN_BIT                               (0x0001)

#define MMRF_ABB_ETDAC0_CON11_RG_ETDAC_01_LSB                                   (0)
#define MMRF_ABB_ETDAC0_CON11_RG_ETDAC_01_WIDTH                                 (16)
#define MMRF_ABB_ETDAC0_CON11_RG_ETDAC_01_MASK                                  (0xFFFF)

#define MMRF_ABB_ETDAC0_CON12_RG_ETDAC_02_LSB                                   (0)
#define MMRF_ABB_ETDAC0_CON12_RG_ETDAC_02_WIDTH                                 (16)
#define MMRF_ABB_ETDAC0_CON12_RG_ETDAC_02_MASK                                  (0xFFFF)

#define MMRF_ABB_ETDAC0_CON13_RGS_ETDAC_01_LSB                                  (0)
#define MMRF_ABB_ETDAC0_CON13_RGS_ETDAC_01_WIDTH                                (16)
#define MMRF_ABB_ETDAC0_CON13_RGS_ETDAC_01_MASK                                 (0xFFFF)

#define MMRF_ABB_ETDAC0_CON14_RGS_ETDAC_02_LSB                                  (0)
#define MMRF_ABB_ETDAC0_CON14_RGS_ETDAC_02_WIDTH                                (16)
#define MMRF_ABB_ETDAC0_CON14_RGS_ETDAC_02_MASK                                 (0xFFFF)

#define MMRF_ABB_ETDAC0_CON15_RG_ETDAC_LOWPOWER_CTRL_LSB                        (2)
#define MMRF_ABB_ETDAC0_CON15_RG_ETDAC_LOWPOWER_CTRL_WIDTH                      (3)
#define MMRF_ABB_ETDAC0_CON15_RG_ETDAC_LOWPOWER_CTRL_MASK                       (0x001C)

#define MMRF_ABB_ETDAC0_CON15_RG_ETDAC_VCM_control_LSB                          (0)
#define MMRF_ABB_ETDAC0_CON15_RG_ETDAC_VCM_control_WIDTH                        (2)
#define MMRF_ABB_ETDAC0_CON15_RG_ETDAC_VCM_control_MASK                         (0x0003)

#define MMRF_ABB_ETDAC0_CON16_RG_ETDAC_03_LSB                                   (0)
#define MMRF_ABB_ETDAC0_CON16_RG_ETDAC_03_WIDTH                                 (16)
#define MMRF_ABB_ETDAC0_CON16_RG_ETDAC_03_MASK                                  (0xFFFF)


#define MMRF_ABB_ETDAC1_CON0_RG_ETDAC_LDO16_VGEAR_VK10_LSB                      (4)
#define MMRF_ABB_ETDAC1_CON0_RG_ETDAC_LDO16_VGEAR_VK10_WIDTH                    (2)
#define MMRF_ABB_ETDAC1_CON0_RG_ETDAC_LDO16_VGEAR_VK10_MASK                     (0x0030)

#define MMRF_ABB_ETDAC1_CON0_RG_ETDAC_LDO15_VGEAR_VK10_LSB                      (2)
#define MMRF_ABB_ETDAC1_CON0_RG_ETDAC_LDO15_VGEAR_VK10_WIDTH                    (2)
#define MMRF_ABB_ETDAC1_CON0_RG_ETDAC_LDO15_VGEAR_VK10_MASK                     (0x000C)

#define MMRF_ABB_ETDAC1_CON0_RG_ETDAC_REF_VGEAR_VK10_LSB                        (0)
#define MMRF_ABB_ETDAC1_CON0_RG_ETDAC_REF_VGEAR_VK10_WIDTH                      (2)
#define MMRF_ABB_ETDAC1_CON0_RG_ETDAC_REF_VGEAR_VK10_MASK                       (0x0003)

#define MMRF_ABB_ETDAC1_CON1_RG_ETDAC_VCM_VGEAR_VK10_LSB                        (4)
#define MMRF_ABB_ETDAC1_CON1_RG_ETDAC_VCM_VGEAR_VK10_WIDTH                      (3)
#define MMRF_ABB_ETDAC1_CON1_RG_ETDAC_VCM_VGEAR_VK10_MASK                       (0x0070)

#define MMRF_ABB_ETDAC1_CON1_RG_ETDAC_LDO10_VGEAR_VK10_LSB                      (0)
#define MMRF_ABB_ETDAC1_CON1_RG_ETDAC_LDO10_VGEAR_VK10_WIDTH                    (3)
#define MMRF_ABB_ETDAC1_CON1_RG_ETDAC_LDO10_VGEAR_VK10_MASK                     (0x0007)

#define MMRF_ABB_ETDAC1_CON3_RG_ETDAC_CLK_SEL_VK10_LSB                          (0)
#define MMRF_ABB_ETDAC1_CON3_RG_ETDAC_CLK_SEL_VK10_WIDTH                        (1)
#define MMRF_ABB_ETDAC1_CON3_RG_ETDAC_CLK_SEL_VK10_MASK                         (0x0001)
#define MMRF_ABB_ETDAC1_CON3_RG_ETDAC_CLK_SEL_VK10_BIT                          (0x0001)

#define MMRF_ABB_ETDAC1_CON4_RG_ETDAC_SPARE_VK10_LSB                            (0)
#define MMRF_ABB_ETDAC1_CON4_RG_ETDAC_SPARE_VK10_WIDTH                          (8)
#define MMRF_ABB_ETDAC1_CON4_RG_ETDAC_SPARE_VK10_MASK                           (0x00FF)

#define MMRF_ABB_ETDAC1_CON5_RG_ETDAC_SWDAC_VK10_LSB                            (5)
#define MMRF_ABB_ETDAC1_CON5_RG_ETDAC_SWDAC_VK10_WIDTH                          (1)
#define MMRF_ABB_ETDAC1_CON5_RG_ETDAC_SWDAC_VK10_MASK                           (0x0020)
#define MMRF_ABB_ETDAC1_CON5_RG_ETDAC_SWDAC_VK10_BIT                            (0x0020)

#define MMRF_ABB_ETDAC1_CON5_RG_ETDAC_SWLPF_VK10_LSB                            (4)
#define MMRF_ABB_ETDAC1_CON5_RG_ETDAC_SWLPF_VK10_WIDTH                          (1)
#define MMRF_ABB_ETDAC1_CON5_RG_ETDAC_SWLPF_VK10_MASK                           (0x0010)
#define MMRF_ABB_ETDAC1_CON5_RG_ETDAC_SWLPF_VK10_BIT                            (0x0010)

#define MMRF_ABB_ETDAC1_CON5_RG_ETDAC_SWPAD_VK10_LSB                            (3)
#define MMRF_ABB_ETDAC1_CON5_RG_ETDAC_SWPAD_VK10_WIDTH                          (1)
#define MMRF_ABB_ETDAC1_CON5_RG_ETDAC_SWPAD_VK10_MASK                           (0x0008)
#define MMRF_ABB_ETDAC1_CON5_RG_ETDAC_SWPAD_VK10_BIT                            (0x0008)

#define MMRF_ABB_ETDAC1_CON6_RG_ETDAC_RSEL_LSB                                  (0)
#define MMRF_ABB_ETDAC1_CON6_RG_ETDAC_RSEL_WIDTH                                (4)
#define MMRF_ABB_ETDAC1_CON6_RG_ETDAC_RSEL_MASK                                 (0x000F)

#define MMRF_ABB_ETDAC1_CON8_RG_ETDAC_GAIN_LSB                                  (12)
#define MMRF_ABB_ETDAC1_CON8_RG_ETDAC_GAIN_WIDTH                                (4)
#define MMRF_ABB_ETDAC1_CON8_RG_ETDAC_GAIN_MASK                                 (0xF000)

#define MMRF_ABB_ETDAC1_CON8_RG_ETDAC_SEQ_RSV_LSB                               (0)
#define MMRF_ABB_ETDAC1_CON8_RG_ETDAC_SEQ_RSV_WIDTH                             (12)
#define MMRF_ABB_ETDAC1_CON8_RG_ETDAC_SEQ_RSV_MASK                              (0x0FFF)

#define MMRF_ABB_ETDAC1_CON9_RG_ETDAC_BIAS_SELI_VK10_LSB                        (0)
#define MMRF_ABB_ETDAC1_CON9_RG_ETDAC_BIAS_SELI_VK10_WIDTH                      (8)
#define MMRF_ABB_ETDAC1_CON9_RG_ETDAC_BIAS_SELI_VK10_MASK                       (0x00FF)

#define MMRF_ABB_ETDAC1_CON10_RG_ETDAC_CAL_EN_LSB                               (0)
#define MMRF_ABB_ETDAC1_CON10_RG_ETDAC_CAL_EN_WIDTH                             (1)
#define MMRF_ABB_ETDAC1_CON10_RG_ETDAC_CAL_EN_MASK                              (0x0001)
#define MMRF_ABB_ETDAC1_CON10_RG_ETDAC_CAL_EN_BIT                               (0x0001)

#define MMRF_ABB_ETDAC1_CON11_RG_ETDAC_01_LSB                                   (0)
#define MMRF_ABB_ETDAC1_CON11_RG_ETDAC_01_WIDTH                                 (16)
#define MMRF_ABB_ETDAC1_CON11_RG_ETDAC_01_MASK                                  (0xFFFF)

#define MMRF_ABB_ETDAC1_CON12_RG_ETDAC_02_LSB                                   (0)
#define MMRF_ABB_ETDAC1_CON12_RG_ETDAC_02_WIDTH                                 (16)
#define MMRF_ABB_ETDAC1_CON12_RG_ETDAC_02_MASK                                  (0xFFFF)

#define MMRF_ABB_ETDAC1_CON13_RGS_ETDAC_01_LSB                                  (0)
#define MMRF_ABB_ETDAC1_CON13_RGS_ETDAC_01_WIDTH                                (16)
#define MMRF_ABB_ETDAC1_CON13_RGS_ETDAC_01_MASK                                 (0xFFFF)

#define MMRF_ABB_ETDAC1_CON14_RGS_ETDAC_02_LSB                                  (0)
#define MMRF_ABB_ETDAC1_CON14_RGS_ETDAC_02_WIDTH                                (16)
#define MMRF_ABB_ETDAC1_CON14_RGS_ETDAC_02_MASK                                 (0xFFFF)

#define MMRF_ABB_ETDAC1_CON15_RG_ETDAC_LOWPOWER_CTRL_LSB                        (2)
#define MMRF_ABB_ETDAC1_CON15_RG_ETDAC_LOWPOWER_CTRL_WIDTH                      (3)
#define MMRF_ABB_ETDAC1_CON15_RG_ETDAC_LOWPOWER_CTRL_MASK                       (0x001C)

#define MMRF_ABB_ETDAC1_CON15_RG_ETDAC_VCM_control_LSB                          (0)
#define MMRF_ABB_ETDAC1_CON15_RG_ETDAC_VCM_control_WIDTH                        (2)
#define MMRF_ABB_ETDAC1_CON15_RG_ETDAC_VCM_control_MASK                         (0x0003)

#define MMRF_ABB_ETDAC1_CON16_RG_ETDAC_03_LSB                                   (0)
#define MMRF_ABB_ETDAC1_CON16_RG_ETDAC_03_WIDTH                                 (16)
#define MMRF_ABB_ETDAC1_CON16_RG_ETDAC_03_MASK                                  (0xFFFF)


#define MMRF_ABB_APC0_CON0_RG_APC1_TEST_LSB                                     (15)
#define MMRF_ABB_APC0_CON0_RG_APC1_TEST_WIDTH                                   (1)
#define MMRF_ABB_APC0_CON0_RG_APC1_TEST_MASK                                    (0x8000)
#define MMRF_ABB_APC0_CON0_RG_APC1_TEST_BIT                                     (0x8000)

#define MMRF_ABB_APC0_CON0_RG_APC1_CALI_LSB                                     (10)
#define MMRF_ABB_APC0_CON0_RG_APC1_CALI_WIDTH                                   (4)
#define MMRF_ABB_APC0_CON0_RG_APC1_CALI_MASK                                    (0x3C00)

#define MMRF_ABB_APC0_CON0_RG_APC1_TGSEL_LSB                                    (8)
#define MMRF_ABB_APC0_CON0_RG_APC1_TGSEL_WIDTH                                  (1)
#define MMRF_ABB_APC0_CON0_RG_APC1_TGSEL_MASK                                   (0x0100)
#define MMRF_ABB_APC0_CON0_RG_APC1_TGSEL_BIT                                    (0x0100)

#define MMRF_ABB_APC0_CON0_RG_APC1_BUF_TRIM_LSB                                 (4)
#define MMRF_ABB_APC0_CON0_RG_APC1_BUF_TRIM_WIDTH                               (4)
#define MMRF_ABB_APC0_CON0_RG_APC1_BUF_TRIM_MASK                                (0x00F0)

#define MMRF_ABB_APC0_CON0_RG_APC1_BUF_CALI_LSB                                 (0)
#define MMRF_ABB_APC0_CON0_RG_APC1_BUF_CALI_WIDTH                               (4)
#define MMRF_ABB_APC0_CON0_RG_APC1_BUF_CALI_MASK                                (0x000F)


#define MMRF_ABB_RSV_CON0_debug_selection_LSB                                   (0)
#define MMRF_ABB_RSV_CON0_debug_selection_WIDTH                                 (4)
#define MMRF_ABB_RSV_CON0_debug_selection_MASK                                  (0x000F)

#define MMRF_ABB_RSV_CON1_debug_status_LSB                                      (0)
#define MMRF_ABB_RSV_CON1_debug_status_WIDTH                                    (16)
#define MMRF_ABB_RSV_CON1_debug_status_MASK                                     (0xFFFF)

#define MMRF_ABB_RSV_CON2_rccal_sw_sel_LSB                                      (7)
#define MMRF_ABB_RSV_CON2_rccal_sw_sel_WIDTH                                    (1)
#define MMRF_ABB_RSV_CON2_rccal_sw_sel_MASK                                     (0x0080)
#define MMRF_ABB_RSV_CON2_rccal_sw_sel_BIT                                      (0x0080)

#define MMRF_ABB_RSV_CON2_rccal_sw_value_LSB                                    (0)
#define MMRF_ABB_RSV_CON2_rccal_sw_value_WIDTH                                  (6)
#define MMRF_ABB_RSV_CON2_rccal_sw_value_MASK                                   (0x003F)

#define MMRF_ABB_RSV_CON3_mixed_rsv3_LSB                                        (0)
#define MMRF_ABB_RSV_CON3_mixed_rsv3_WIDTH                                      (16)
#define MMRF_ABB_RSV_CON3_mixed_rsv3_MASK                                       (0xFFFF)

#define MMRF_ABB_RSV_CON4_mixed_rsv4_LSB                                        (0)
#define MMRF_ABB_RSV_CON4_mixed_rsv4_WIDTH                                      (16)
#define MMRF_ABB_RSV_CON4_mixed_rsv4_MASK                                       (0xFFFF)

#define MMRF_ABB_RSV_CON5_mixed_rsv5_LSB                                        (0)
#define MMRF_ABB_RSV_CON5_mixed_rsv5_WIDTH                                      (16)
#define MMRF_ABB_RSV_CON5_mixed_rsv5_MASK                                       (0xFFFF)

#endif //#ifndef _MML1_RF_REG_MT6293_H_
