

================================================================
== Vivado HLS Report for 'myFuncAccel'
================================================================
* Date:           Thu Nov 21 13:55:58 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        algHLS
* Solution:       Optimazation_2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4066|  4066|  4066|  4066|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+------+------+----------+-----------+-----------+------+----------+
        |            |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+------+------+----------+-----------+-----------+------+----------+
        |- copyLoop  |    32|    32|         8|          -|          -|     4|    no    |
        |- sizeLoop  |  4031|  4031|        36|          4|          4|  1000|    yes   |
        +------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1125|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     21|    1396|   3014|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    575|
|Register         |        0|      -|    2776|    384|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     21|    4172|   5098|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      9|       3|      9|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+
    |                    Instance                   |                   Module                   | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+
    |myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U1  |myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|
    |myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U2  |myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|
    |myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3  |myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|
    |myFuncAccel_fcmp_32ns_32ns_1_1_1_U9            |myFuncAccel_fcmp_32ns_32ns_1_1_1            |        0|      0|   66|  239|
    |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U4   |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|
    |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U5   |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|
    |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U6   |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|
    |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U7   |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|
    |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U8   |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+
    |Total                                          |                                            |        0|     21| 1396| 3014|
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_678_p2                      |     +    |      0|  0|  14|          10|           1|
    |z_1_fu_394_p2                      |     +    |      0|  0|  12|           3|           1|
    |ap_block_state13_pp0_stage3_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage1_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state42_pp0_stage0_iter8  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state43_pp0_stage1_iter8  |    and   |      0|  0|   2|           1|           1|
    |tmp_26_fu_759_p2                   |    and   |      0|  0|   2|           1|           1|
    |tmp_45_fu_799_p2                   |    and   |      0|  0|   2|           1|           1|
    |tmp_50_fu_846_p2                   |    and   |      0|  0|   2|           1|           1|
    |tmp_55_fu_886_p2                   |    and   |      0|  0|   2|           1|           1|
    |notlhs1_fu_868_p2                  |   icmp   |      0|  0|  11|           8|           2|
    |notlhs6_fu_781_p2                  |   icmp   |      0|  0|  11|           8|           2|
    |notlhs8_fu_828_p2                  |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_741_p2                   |   icmp   |      0|  0|  11|           8|           2|
    |notrhs1_fu_874_p2                  |   icmp   |      0|  0|  18|          23|           1|
    |notrhs7_fu_787_p2                  |   icmp   |      0|  0|  18|          23|           1|
    |notrhs9_fu_834_p2                  |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_fu_747_p2                   |   icmp   |      0|  0|  18|          23|           1|
    |tmp_15_fu_459_p2                   |   icmp   |      0|  0|   8|           2|           1|
    |tmp_17_fu_472_p2                   |   icmp   |      0|  0|   8|           2|           1|
    |tmp_19_fu_485_p2                   |   icmp   |      0|  0|   9|           2|           3|
    |tmp_fu_388_p2                      |   icmp   |      0|  0|   9|           3|           4|
    |tmp_s_fu_672_p2                    |   icmp   |      0|  0|  13|          10|           6|
    |ap_block_pp0_stage0_00001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_00001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_00001          |    or    |      0|  0|   2|           1|           1|
    |tmp_24_fu_753_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_43_fu_793_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_48_fu_840_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_4_fu_443_p2                    |    or    |      0|  0|   4|           4|           1|
    |tmp_53_fu_880_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_56_fu_805_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_57_fu_892_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_58_fu_898_p2                   |    or    |      0|  0|   2|           1|           1|
    |p_0101_1_fu_623_p3                 |  select  |      0|  0|  32|           1|          32|
    |p_043_1_fu_490_p3                  |  select  |      0|  0|  32|           1|          32|
    |p_072_1_fu_560_p3                  |  select  |      0|  0|  32|           1|          32|
    |p_1102_1_fu_637_p3                 |  select  |      0|  0|  32|           1|          32|
    |p_144_1_fu_506_p3                  |  select  |      0|  0|  32|           1|          32|
    |p_173_1_fu_574_p3                  |  select  |      0|  0|  32|           1|          32|
    |p_2103_1_fu_644_p3                 |  select  |      0|  0|  32|           1|          32|
    |p_245_1_fu_514_p3                  |  select  |      0|  0|  32|           1|          32|
    |p_274_1_fu_581_p3                  |  select  |      0|  0|  32|           1|          32|
    |p_3104_1_fu_665_p3                 |  select  |      0|  0|  32|           1|          32|
    |p_346_1_fu_538_p3                  |  select  |      0|  0|  32|           1|          32|
    |p_375_1_fu_602_p3                  |  select  |      0|  0|  32|           1|          32|
    |tmp_14_fu_902_p3                   |  select  |      0|  0|  30|           1|          30|
    |tmp_16_fu_464_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_18_fu_477_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_30_fu_498_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_31_fu_522_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_32_fu_530_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_33_fu_546_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_34_fu_553_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_35_fu_567_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_36_fu_588_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_37_fu_595_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_38_fu_609_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_39_fu_616_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_40_fu_630_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_41_fu_651_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_42_fu_658_p3                   |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1125|         207|         944|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  62|         15|    1|         15|
    |ap_enable_reg_pp0_iter8     |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_323_p4  |   9|          2|   10|         20|
    |data0_address               |  15|          3|   32|         96|
    |data0_size                  |  15|          3|   32|         96|
    |grp_fu_330_p0               |  27|          5|   32|        160|
    |grp_fu_330_p1               |  27|          5|   32|        160|
    |grp_fu_334_p0               |  27|          5|   32|        160|
    |grp_fu_334_p1               |  27|          5|   32|        160|
    |grp_fu_338_p0               |  27|          5|   32|        160|
    |grp_fu_338_p1               |  27|          5|   32|        160|
    |grp_fu_342_p0               |  27|          5|   32|        160|
    |grp_fu_342_p1               |  27|          5|   32|        160|
    |grp_fu_346_p0               |  27|          5|   32|        160|
    |grp_fu_346_p1               |  27|          5|   32|        160|
    |grp_fu_350_p0               |  27|          5|   32|        160|
    |grp_fu_350_p1               |  27|          5|   32|        160|
    |grp_fu_354_p0               |  27|          5|   32|        160|
    |grp_fu_354_p1               |  27|          5|   32|        160|
    |grp_fu_370_p0               |  27|          5|   32|        160|
    |grp_fu_370_p1               |  15|          3|   32|         96|
    |grp_fu_374_p0               |  27|          5|   32|        160|
    |i_reg_319                   |   9|          2|   10|         20|
    |z_reg_308                   |   9|          2|    3|          6|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 575|        112|  633|       2911|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  14|   0|   14|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8          |   1|   0|    1|          0|
    |data1_addr_read_1_reg_1111       |  32|   0|   32|          0|
    |data1_addr_read_2_reg_1119       |  32|   0|   32|          0|
    |data1_addr_read_3_reg_1127       |  32|   0|   32|          0|
    |data1_addr_read_reg_1083         |  32|   0|   32|          0|
    |data2_addr_reg_1072              |  10|   0|   32|         22|
    |i_1_reg_1062                     |  10|   0|   10|          0|
    |i_reg_319                        |  10|   0|   10|          0|
    |p_0101_s_reg_200                 |  32|   0|   32|          0|
    |p_043_1_reg_998                  |  32|   0|   32|          0|
    |p_043_s_reg_296                  |  32|   0|   32|          0|
    |p_072_1_reg_1018                 |  32|   0|   32|          0|
    |p_072_s_reg_248                  |  32|   0|   32|          0|
    |p_0_s_fu_104                     |  32|   0|   32|          0|
    |p_1102_s_reg_188                 |  32|   0|   32|          0|
    |p_144_1_reg_1003                 |  32|   0|   32|          0|
    |p_144_s_reg_284                  |  32|   0|   32|          0|
    |p_173_1_reg_1023                 |  32|   0|   32|          0|
    |p_173_s_reg_236                  |  32|   0|   32|          0|
    |p_1_s_fu_108                     |  32|   0|   32|          0|
    |p_2103_s_reg_176                 |  32|   0|   32|          0|
    |p_245_1_reg_1008                 |  32|   0|   32|          0|
    |p_245_s_reg_272                  |  32|   0|   32|          0|
    |p_274_1_reg_1028                 |  32|   0|   32|          0|
    |p_274_s_reg_224                  |  32|   0|   32|          0|
    |p_2_s_fu_112                     |  32|   0|   32|          0|
    |p_3104_s_reg_164                 |  32|   0|   32|          0|
    |p_346_1_reg_1013                 |  32|   0|   32|          0|
    |p_346_s_reg_260                  |  32|   0|   32|          0|
    |p_375_1_reg_1033                 |  32|   0|   32|          0|
    |p_375_s_reg_212                  |  32|   0|   32|          0|
    |p_3_s_fu_116                     |  32|   0|   32|          0|
    |reg_379                          |  32|   0|   32|          0|
    |reg_383                          |  32|   0|   32|          0|
    |tmp_10_reg_1155                  |  32|   0|   32|          0|
    |tmp_11_reg_1215                  |  32|   0|   32|          0|
    |tmp_12_reg_1175                  |  32|   0|   32|          0|
    |tmp_13_reg_1235                  |  32|   0|   32|          0|
    |tmp_14_reg_1303                  |   7|   0|   32|         25|
    |tmp_15_reg_968                   |   1|   0|    1|          0|
    |tmp_17_reg_976                   |   1|   0|    1|          0|
    |tmp_19_reg_986                   |   1|   0|    1|          0|
    |tmp_1_reg_951                    |   2|   0|    4|          2|
    |tmp_20_reg_1195                  |  32|   0|   32|          0|
    |tmp_21_reg_1255                  |  32|   0|   32|          0|
    |tmp_21_reg_1255_pp0_iter6_reg    |  32|   0|   32|          0|
    |tmp_24_1_reg_1140                |  32|   0|   32|          0|
    |tmp_24_2_reg_1145                |  32|   0|   32|          0|
    |tmp_24_3_reg_1150                |  32|   0|   32|          0|
    |tmp_25_1_reg_1160                |  32|   0|   32|          0|
    |tmp_25_2_reg_1165                |  32|   0|   32|          0|
    |tmp_25_3_reg_1170                |  32|   0|   32|          0|
    |tmp_25_reg_1262                  |   1|   0|    1|          0|
    |tmp_26_1_reg_1220                |  32|   0|   32|          0|
    |tmp_26_2_reg_1225                |  32|   0|   32|          0|
    |tmp_26_3_reg_1230                |  32|   0|   32|          0|
    |tmp_27_1_reg_1180                |  32|   0|   32|          0|
    |tmp_27_2_reg_1185                |  32|   0|   32|          0|
    |tmp_27_3_reg_1190                |  32|   0|   32|          0|
    |tmp_28_1_reg_1240                |  32|   0|   32|          0|
    |tmp_28_2_reg_1245                |  32|   0|   32|          0|
    |tmp_28_3_reg_1250                |  32|   0|   32|          0|
    |tmp_29_1_reg_1200                |  32|   0|   32|          0|
    |tmp_29_2_reg_1205                |  32|   0|   32|          0|
    |tmp_29_3_reg_1210                |  32|   0|   32|          0|
    |tmp_30_1_reg_1267                |  32|   0|   32|          0|
    |tmp_30_1_reg_1267_pp0_iter7_reg  |  32|   0|   32|          0|
    |tmp_30_2_reg_1274                |  32|   0|   32|          0|
    |tmp_30_3_reg_1281                |  32|   0|   32|          0|
    |tmp_49_reg_1293                  |   1|   0|    1|          0|
    |tmp_56_reg_1288                  |   1|   0|    1|          0|
    |tmp_57_reg_1298                  |   1|   0|    1|          0|
    |tmp_6_reg_944                    |   2|   0|    2|          0|
    |tmp_7_reg_1067                   |  10|   0|   12|          2|
    |tmp_9_reg_1135                   |  32|   0|   32|          0|
    |tmp_s_reg_1058                   |   1|   0|    1|          0|
    |z_1_reg_939                      |   3|   0|    3|          0|
    |z_reg_308                        |   3|   0|    3|          0|
    |data2_addr_reg_1072              |  64|  32|   32|         22|
    |tmp_12_reg_1175                  |  64|  32|   32|          0|
    |tmp_20_reg_1195                  |  64|  32|   32|          0|
    |tmp_27_1_reg_1180                |  64|  32|   32|          0|
    |tmp_27_2_reg_1185                |  64|  32|   32|          0|
    |tmp_27_3_reg_1190                |  64|  32|   32|          0|
    |tmp_29_1_reg_1200                |  64|  32|   32|          0|
    |tmp_29_2_reg_1205                |  64|  32|   32|          0|
    |tmp_29_3_reg_1210                |  64|  32|   32|          0|
    |tmp_30_2_reg_1274                |  64|  32|   32|          0|
    |tmp_30_3_reg_1281                |  64|  32|   32|          0|
    |tmp_s_reg_1058                   |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |2776| 384| 2412|         73|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_done            | out |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  myFuncAccel | return value |
|size               |  in |   32|   ap_none  |     size     |    scalar    |
|dim                |  in |   32|   ap_none  |      dim     |    scalar    |
|threshold          |  in |   32|   ap_none  |   threshold  |    scalar    |
|data0_req_din      | out |    1|   ap_bus   |     data0    |    pointer   |
|data0_req_full_n   |  in |    1|   ap_bus   |     data0    |    pointer   |
|data0_req_write    | out |    1|   ap_bus   |     data0    |    pointer   |
|data0_rsp_empty_n  |  in |    1|   ap_bus   |     data0    |    pointer   |
|data0_rsp_read     | out |    1|   ap_bus   |     data0    |    pointer   |
|data0_address      | out |   32|   ap_bus   |     data0    |    pointer   |
|data0_datain       |  in |   32|   ap_bus   |     data0    |    pointer   |
|data0_dataout      | out |   32|   ap_bus   |     data0    |    pointer   |
|data0_size         | out |   32|   ap_bus   |     data0    |    pointer   |
|data1_req_din      | out |    1|   ap_bus   |     data1    |    pointer   |
|data1_req_full_n   |  in |    1|   ap_bus   |     data1    |    pointer   |
|data1_req_write    | out |    1|   ap_bus   |     data1    |    pointer   |
|data1_rsp_empty_n  |  in |    1|   ap_bus   |     data1    |    pointer   |
|data1_rsp_read     | out |    1|   ap_bus   |     data1    |    pointer   |
|data1_address      | out |   32|   ap_bus   |     data1    |    pointer   |
|data1_datain       |  in |   32|   ap_bus   |     data1    |    pointer   |
|data1_dataout      | out |   32|   ap_bus   |     data1    |    pointer   |
|data1_size         | out |   32|   ap_bus   |     data1    |    pointer   |
|data2_req_din      | out |    1|   ap_bus   |     data2    |    pointer   |
|data2_req_full_n   |  in |    1|   ap_bus   |     data2    |    pointer   |
|data2_req_write    | out |    1|   ap_bus   |     data2    |    pointer   |
|data2_rsp_empty_n  |  in |    1|   ap_bus   |     data2    |    pointer   |
|data2_rsp_read     | out |    1|   ap_bus   |     data2    |    pointer   |
|data2_address      | out |   32|   ap_bus   |     data2    |    pointer   |
|data2_datain       |  in |   32|   ap_bus   |     data2    |    pointer   |
|data2_dataout      | out |   32|   ap_bus   |     data2    |    pointer   |
|data2_size         | out |   32|   ap_bus   |     data2    |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

