

================================================================
== Vitis HLS Report for 'conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3'
================================================================
* Date:           Tue Oct 31 19:00:07 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3540|     3540|  35.400 us|  35.400 us|  3540|  3540|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3  |     3538|     3538|        12|          1|          1|  3528|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     729|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|       0|      29|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      99|    -|
|Register         |        -|     -|     275|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     275|     889|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_4ns_6ns_9_1_1_U105    |mul_4ns_6ns_9_1_1    |        0|   0|  0|  23|    0|
    |mul_5ns_19ns_23_1_1_U106  |mul_5ns_19ns_23_1_1  |        0|   1|  0|   6|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   1|  0|  29|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------------+--------------------------------------+---------------------+
    |                  Instance                 |                Module                |      Expression     |
    +-------------------------------------------+--------------------------------------+---------------------+
    |ama_addmuladd_9ns_5ns_5ns_5ns_12_4_1_U107  |ama_addmuladd_9ns_5ns_5ns_5ns_12_4_1  |  (i0 + i1) * i2 + i3|
    +-------------------------------------------+--------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln106_1_fu_431_p2      |         +|   0|  0|  12|           5|           5|
    |add_ln106_2_fu_255_p2      |         +|   0|  0|  19|          12|           1|
    |add_ln106_fu_397_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln107_1_fu_270_p2      |         +|   0|  0|  17|          10|           1|
    |add_ln107_fu_546_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln108_fu_806_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln111_1_fu_693_p2      |         +|   0|  0|  13|           6|           3|
    |add_ln111_fu_703_p2        |         +|   0|  0|  17|          10|          10|
    |add_ln115_1_fu_770_p2      |         +|   0|  0|  27|          20|          20|
    |add_ln115_2_fu_780_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln115_fu_765_p2        |         +|   0|  0|  64|          64|          64|
    |add_ln55_1_fu_463_p2       |         +|   0|  0|  16|           9|           3|
    |add_ln55_2_fu_610_p2       |         +|   0|  0|  17|          10|          10|
    |add_ln55_fu_330_p2         |         +|   0|  0|  17|          10|          10|
    |empty_fu_311_p2            |         +|   0|  0|  17|          10|          10|
    |p_mid123_fu_450_p2         |         +|   0|  0|  16|           9|           3|
    |p_mid1_fu_591_p2           |         +|   0|  0|  17|          10|          10|
    |tmp_fu_301_p2              |         +|   0|  0|  13|           6|           3|
    |tmp_mid1_fu_581_p2         |         +|   0|  0|  13|           6|           3|
    |sub_ln115_1_fu_516_p2      |         -|   0|  0|  27|          20|          20|
    |sub_ln115_2_fu_665_p2      |         -|   0|  0|  27|          20|          20|
    |sub_ln115_fu_385_p2        |         -|   0|  0|  27|          20|          20|
    |and_ln106_fu_540_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln106_fu_249_p2       |      icmp|   0|  0|  19|          12|          11|
    |icmp_ln107_fu_264_p2       |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln108_fu_534_p2       |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln55_1_fu_717_p2      |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln55_2_fu_604_p2      |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln55_fu_324_p2        |      icmp|   0|  0|  17|          10|           8|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |or_ln107_fu_552_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln54_1_fu_731_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln54_2_fu_631_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln54_fu_351_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln106_1_fu_410_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln106_2_fu_522_p3   |    select|   0|  0|  19|           1|          20|
    |select_ln106_fu_403_p3     |    select|   0|  0|   5|           1|           1|
    |select_ln107_1_fu_565_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln107_2_fu_671_p3   |    select|   0|  0|  19|           1|          20|
    |select_ln107_3_fu_276_p3   |    select|   0|  0|  10|           1|           1|
    |select_ln107_fu_557_p3     |    select|   0|  0|   5|           1|           1|
    |select_ln54_2_fu_476_p3    |    select|   0|  0|   8|           1|           1|
    |select_ln54_3_fu_484_p3    |    select|   0|  0|   9|           1|           9|
    |select_ln54_4_fu_623_p3    |    select|   0|  0|   8|           1|           1|
    |select_ln54_5_fu_637_p3    |    select|   0|  0|  10|           1|          10|
    |select_ln54_6_fu_737_p3    |    select|   0|  0|   8|           1|           1|
    |select_ln54_7_fu_745_p3    |    select|   0|  0|  10|           1|          10|
    |select_ln54_fu_343_p3      |    select|   0|  0|   8|           1|           1|
    |yClamped_fu_357_p3         |    select|   0|  0|  10|           1|          10|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln106_fu_529_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 729|         415|         437|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten63_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   10|         20|
    |bx_fu_130                               |   9|          2|    5|         10|
    |by_fu_134                               |   9|          2|    5|         10|
    |indvar_flatten63_fu_146                 |   9|          2|   12|         24|
    |indvar_flatten_fu_138                   |   9|          2|   10|         20|
    |nin_fu_142                              |   9|          2|    4|          8|
    |output_r_blk_n_AR                       |   9|          2|    1|          2|
    |output_r_blk_n_R                        |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  99|         22|   62|        124|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln115_4_reg_950                 |  12|   0|   12|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg    |   1|   0|    1|          0|
    |bx_fu_130                           |   5|   0|    5|          0|
    |by_fu_134                           |   5|   0|    5|          0|
    |icmp_ln106_reg_921                  |   1|   0|    1|          0|
    |icmp_ln107_reg_925                  |   1|   0|    1|          0|
    |indvar_flatten63_fu_146             |  12|   0|   12|          0|
    |indvar_flatten_fu_138               |  10|   0|   10|          0|
    |nin_fu_142                          |   4|   0|    4|          0|
    |output_r_addr_read_reg_955          |  32|   0|   32|          0|
    |output_r_addr_reg_939               |  64|   0|   64|          0|
    |select_ln107_reg_934                |   5|   0|    5|          0|
    |select_ln107_reg_934_pp0_iter2_reg  |   5|   0|    5|          0|
    |zext_ln31_cast1_reg_905             |   8|   0|   10|          2|
    |zext_ln31_cast_reg_916              |   8|   0|    9|          1|
    |zext_ln55_cast2_reg_899             |   8|   0|   10|          2|
    |zext_ln55_cast_reg_911              |   8|   0|    9|          1|
    |add_ln115_4_reg_950                 |  64|  32|   12|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 275|  32|  229|          6|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3|  return value|
|m_axi_output_r_AWVALID    |  out|    1|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_AWREADY    |   in|    1|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_AWADDR     |  out|   64|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_AWID       |  out|    1|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_AWLEN      |  out|   32|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_AWSIZE     |  out|    3|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_AWBURST    |  out|    2|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_AWLOCK     |  out|    2|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_AWCACHE    |  out|    4|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_AWPROT     |  out|    3|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_AWQOS      |  out|    4|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_AWREGION   |  out|    4|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_AWUSER     |  out|    1|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_WVALID     |  out|    1|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_WREADY     |   in|    1|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_WDATA      |  out|   32|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_WSTRB      |  out|    4|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_WLAST      |  out|    1|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_WID        |  out|    1|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_WUSER      |  out|    1|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_ARVALID    |  out|    1|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_ARREADY    |   in|    1|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_ARADDR     |  out|   64|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_ARID       |  out|    1|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_ARLEN      |  out|   32|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_ARSIZE     |  out|    3|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_ARBURST    |  out|    2|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_ARLOCK     |  out|    2|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_ARCACHE    |  out|    4|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_ARPROT     |  out|    3|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_ARQOS      |  out|    4|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_ARREGION   |  out|    4|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_ARUSER     |  out|    1|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_RVALID     |   in|    1|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_RREADY     |  out|    1|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_RDATA      |   in|   32|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_RLAST      |   in|    1|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_RID        |   in|    1|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_RFIFONUM   |   in|    9|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_RUSER      |   in|    1|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_RRESP      |   in|    2|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_BVALID     |   in|    1|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_BREADY     |  out|    1|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_BRESP      |   in|    2|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_BID        |   in|    1|       m_axi|                                                           output_r|       pointer|
|m_axi_output_r_BUSER      |   in|    1|       m_axi|                                                           output_r|       pointer|
|zext_ln31                 |   in|    8|     ap_none|                                                          zext_ln31|        scalar|
|zext_ln55                 |   in|    8|     ap_none|                                                          zext_ln55|        scalar|
|shl_ln2                   |   in|    5|     ap_none|                                                            shl_ln2|        scalar|
|select_ln31               |   in|    4|     ap_none|                                                        select_ln31|        scalar|
|input_ftmap               |   in|   64|     ap_none|                                                        input_ftmap|        scalar|
|input_fm_buffer_address0  |  out|   12|   ap_memory|                                                    input_fm_buffer|         array|
|input_fm_buffer_ce0       |  out|    1|   ap_memory|                                                    input_fm_buffer|         array|
|input_fm_buffer_we0       |  out|    1|   ap_memory|                                                    input_fm_buffer|         array|
|input_fm_buffer_d0        |  out|   32|   ap_memory|                                                    input_fm_buffer|         array|
+--------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

