Warning (10268): Verilog HDL information at altera_mf.v(2401): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 2401
Warning (10268): Verilog HDL information at altera_mf.v(2478): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 2478
Warning (10268): Verilog HDL information at altera_mf.v(2577): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 2577
Warning (10268): Verilog HDL information at altera_mf.v(4818): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 4818
Warning (10268): Verilog HDL information at altera_mf.v(5192): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 5192
Warning (10268): Verilog HDL information at altera_mf.v(5284): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 5284
Warning (10268): Verilog HDL information at altera_mf.v(5900): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 5900
Warning (10268): Verilog HDL information at altera_mf.v(6192): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 6192
Warning (10268): Verilog HDL information at altera_mf.v(6564): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 6564
Warning (10268): Verilog HDL information at altera_mf.v(6733): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 6733
Warning (10268): Verilog HDL information at altera_mf.v(8891): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 8891
Warning (10268): Verilog HDL information at altera_mf.v(8901): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 8901
Warning (10268): Verilog HDL information at altera_mf.v(8925): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 8925
Warning (10268): Verilog HDL information at altera_mf.v(9018): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 9018
Warning (10268): Verilog HDL information at altera_mf.v(9046): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 9046
Warning (10268): Verilog HDL information at altera_mf.v(9074): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 9074
Warning (10268): Verilog HDL information at altera_mf.v(9101): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 9101
Warning (10268): Verilog HDL information at altera_mf.v(9128): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 9128
Warning (10268): Verilog HDL information at altera_mf.v(9155): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 9155
Warning (10268): Verilog HDL information at altera_mf.v(9282): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 9282
Warning (10268): Verilog HDL information at altera_mf.v(9316): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 9316
Warning (10268): Verilog HDL information at altera_mf.v(9372): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 9372
Warning (10268): Verilog HDL information at altera_mf.v(9878): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 9878
Warning (10268): Verilog HDL information at altera_mf.v(10135): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 10135
Warning (10268): Verilog HDL information at altera_mf.v(10401): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 10401
Warning (10268): Verilog HDL information at altera_mf.v(10560): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 10560
Warning (10268): Verilog HDL information at altera_mf.v(13186): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 13186
Warning (10268): Verilog HDL information at altera_mf.v(13210): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 13210
Warning (10268): Verilog HDL information at altera_mf.v(13259): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 13259
Warning (10268): Verilog HDL information at altera_mf.v(13287): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 13287
Warning (10268): Verilog HDL information at altera_mf.v(13315): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 13315
Warning (10268): Verilog HDL information at altera_mf.v(13343): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 13343
Warning (10268): Verilog HDL information at altera_mf.v(13370): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 13370
Warning (10268): Verilog HDL information at altera_mf.v(13397): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 13397
Warning (10268): Verilog HDL information at altera_mf.v(13424): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 13424
Warning (10268): Verilog HDL information at altera_mf.v(13451): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 13451
Warning (10268): Verilog HDL information at altera_mf.v(13478): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 13478
Warning (10268): Verilog HDL information at altera_mf.v(13505): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 13505
Warning (10268): Verilog HDL information at altera_mf.v(13539): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 13539
Warning (10268): Verilog HDL information at altera_mf.v(13616): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 13616
Warning (10268): Verilog HDL information at altera_mf.v(13673): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 13673
Warning (10268): Verilog HDL information at altera_mf.v(13699): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 13699
Warning (10268): Verilog HDL information at altera_mf.v(13918): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 13918
Warning (10268): Verilog HDL information at altera_mf.v(14153): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 14153
Warning (10268): Verilog HDL information at altera_mf.v(14197): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 14197
Warning (10268): Verilog HDL information at altera_mf.v(14503): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 14503
Warning (10268): Verilog HDL information at altera_mf.v(14662): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 14662
Warning (10268): Verilog HDL information at altera_mf.v(16952): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 16952
Warning (10268): Verilog HDL information at altera_mf.v(16976): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 16976
Warning (10268): Verilog HDL information at altera_mf.v(17025): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 17025
Warning (10268): Verilog HDL information at altera_mf.v(17053): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 17053
Warning (10268): Verilog HDL information at altera_mf.v(17081): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 17081
Warning (10268): Verilog HDL information at altera_mf.v(17109): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 17109
Warning (10268): Verilog HDL information at altera_mf.v(17136): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 17136
Warning (10268): Verilog HDL information at altera_mf.v(17171): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 17171
Warning (10268): Verilog HDL information at altera_mf.v(17248): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 17248
Warning (10268): Verilog HDL information at altera_mf.v(17305): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 17305
Warning (10268): Verilog HDL information at altera_mf.v(17326): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 17326
Warning (10268): Verilog HDL information at altera_mf.v(17545): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 17545
Warning (10268): Verilog HDL information at altera_mf.v(17780): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 17780
Warning (10268): Verilog HDL information at altera_mf.v(17824): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 17824
Warning (10268): Verilog HDL information at altera_mf.v(18111): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 18111
Warning (10268): Verilog HDL information at altera_mf.v(18270): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 18270
Warning (10268): Verilog HDL information at altera_mf.v(20654): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 20654
Warning (10268): Verilog HDL information at altera_mf.v(20678): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 20678
Warning (10268): Verilog HDL information at altera_mf.v(20727): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 20727
Warning (10268): Verilog HDL information at altera_mf.v(20755): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 20755
Warning (10268): Verilog HDL information at altera_mf.v(20783): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 20783
Warning (10268): Verilog HDL information at altera_mf.v(20811): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 20811
Warning (10268): Verilog HDL information at altera_mf.v(20838): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 20838
Warning (10268): Verilog HDL information at altera_mf.v(20873): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 20873
Warning (10268): Verilog HDL information at altera_mf.v(20950): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 20950
Warning (10268): Verilog HDL information at altera_mf.v(21007): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 21007
Warning (10268): Verilog HDL information at altera_mf.v(21028): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 21028
Warning (10268): Verilog HDL information at altera_mf.v(21250): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 21250
Warning (10268): Verilog HDL information at altera_mf.v(21486): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 21486
Warning (10268): Verilog HDL information at altera_mf.v(21530): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 21530
Warning (10268): Verilog HDL information at altera_mf.v(26005): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 26005
Warning (10268): Verilog HDL information at altera_mf.v(26927): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 26927
Warning (10268): Verilog HDL information at altera_mf.v(29353): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 29353
Warning (10268): Verilog HDL information at altera_mf.v(29515): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 29515
Warning (10268): Verilog HDL information at altera_mf.v(33937): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 33937
Warning (10273): Verilog HDL warning at altera_mf.v(34030): extended using "x" or "z" File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 34030
Warning (10273): Verilog HDL warning at altera_mf.v(34430): extended using "x" or "z" File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 34430
Warning (10273): Verilog HDL warning at altera_mf.v(34475): extended using "x" or "z" File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 34475
Warning (10273): Verilog HDL warning at altera_mf.v(42858): extended using "x" or "z" File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 42858
Warning (10273): Verilog HDL warning at altera_mf.v(42862): extended using "x" or "z" File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 42862
Warning (10273): Verilog HDL warning at altera_mf.v(42958): extended using "x" or "z" File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 42958
Warning (10273): Verilog HDL warning at altera_mf.v(42960): extended using "x" or "z" File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 42960
Warning (10273): Verilog HDL warning at altera_mf.v(42962): extended using "x" or "z" File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 42962
Warning (10273): Verilog HDL warning at altera_mf.v(42964): extended using "x" or "z" File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 42964
Warning (10268): Verilog HDL information at altera_mf.v(50154): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 50154
Warning (10273): Verilog HDL warning at altera_mf.v(50225): extended using "x" or "z" File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 50225
Warning (10273): Verilog HDL warning at altera_mf.v(50592): extended using "x" or "z" File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 50592
Warning (10273): Verilog HDL warning at altera_mf.v(50612): extended using "x" or "z" File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 50612
Warning (10268): Verilog HDL information at altera_mf.v(53782): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 53782
Warning (10268): Verilog HDL information at altera_mf.v(54061): always construct contains both blocking and non-blocking assignments File: E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work/altera_mf.v Line: 54061
