// Seed: 886196194
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  tri1 id_7, id_8, id_9;
  supply0 id_10 = 1;
  tri0 id_11 = id_4 & 1;
  id_12(
      1 & id_8, 1, id_9
  );
  assign id_7 = id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  initial id_1 <= 1;
  assign id_1 = id_4;
  assign id_9 = id_1;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_2,
      id_3,
      id_6,
      id_6
  );
endmodule
