Summary
======
Overall execution cycle = 16079916
Total execution cycles per core:
- Processor 0 = 15713889
- Processor 1 = 15616210
- Processor 2 = 16079916
- Processor 3 = 15700631
======
Number of compute cycles per core:
- Processor 0 = 10430314
- Processor 1 = 10383276
- Processor 2 = 10430338
- Processor 3 = 10394904
======
Number of load/store instructions per core:
- Processor 0: Load = 1489888, Store = 1007461
- Processor 1: Load = 1485857, Store = 1004611
- Processor 2: Load = 1492629, Store = 1016428
- Processor 3: Load = 1493736, Store = 1009391
======
Number of idle cycles
- Processor 0 = 5283575
- Processor 1 = 5232934
- Processor 2 = 5649578
- Processor 3 = 5305727
======
Data cache miss rate for each core
- Processor 0 = 0.40402562877675485 (1008993/2497349)
- Processor 1 = 0.40392568786268285 (1005964/2490468)
- Processor 2 = 0.4061972286799383 (1019172/2509057)
- Processor 3 = 0.40390000187765146 (1011013/2503127)
======
Amount of Data traffic in bytes on the bus
= 1132800
======
Number of invalidations or updates on the bus
= 1812
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 2022341, numSharedAccess = 475008
- Cache 1: numPrivateAccess = 2019547, numSharedAccess = 470921
- Cache 2: numPrivateAccess = 2035093, numSharedAccess = 473964
- Cache 3: numPrivateAccess = 2027495, numSharedAccess = 475632
======
Number of times each state is entered
- Cache 0: numO = 23
- Cache 1: numO = 16
- Cache 2: numO = 36
- Cache 3: numO = 56
