
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: LAPTOP-OVV5D9K5

Implementation : bcd0

# Written on Mon Nov 11 09:56:11 2019

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                             Requested     Requested     Clock                                           Clock                   Clock
Level     Clock                             Frequency     Period        Type                                            Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------
0 -       osc00|osc_int_inferred_clock      2.1 MHz       480.769       inferred                                        Inferred_clkgroup_0     46   
1 .         div00|oscout_derived_clock      2.1 MHz       480.769       derived (from osc00|osc_int_inferred_clock)     Inferred_clkgroup_0     212  
1 .         div01|outdiv1_derived_clock     2.1 MHz       480.769       derived (from osc00|osc_int_inferred_clock)     Inferred_clkgroup_0     8    
=====================================================================================================================================================


Clock Load Summary
******************

                                 Clock     Source                           Clock Pin                  Non-clock Pin     Non-clock Pin
Clock                            Load      Pin                              Seq Example                Seq Example       Comb Example 
--------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock     46        BCD00.D00.OSCinst0.OSC(OSCH)     BCD00.D02.outdiv1.C        -                 -            
div00|oscout_derived_clock       212       BCD00.D01.oscout.Q[0](dffe)      BCD01.outFlag8init_1.C     -                 -            
div01|outdiv1_derived_clock      8         BCD00.D02.outdiv1.Q[0](dffe)     BCD14.sintRing[3:0].C      -                 -            
======================================================================================================================================
