resource heterogeneous computer built subsystem vendor challenge tension quickly generate local decision subsystem desire coordinate subsystem global optimization global coordination subsystem commercial centralize controller response due lack modularity emerge heterogeneous computer effectively propose framework tangram globally coordinate modular tangram introduces formal controller combine multiple optimization safety standard interface building controller subsystem subsystem heterogeneous computer assemble controller subsystem hierarchically exchange standard coordination signal demonstrate tangram prototype heterogeneous server assemble component multiple vendor tangram reduces average execution heterogeneous application delay CCS CONCEPTS computer organization heterogeneous hybrid hardware platform issue chip issue keywords distribute resource management formal heterogeneous computer modular introduction emerge trend compute integrate subsystem built vendor heterogeneous computer subsystem CPUs gpus various accelerator approach attractive individual component easy cheaper develop separately reuse across multiple gpu amd ryzen mobile processor intel multi chip core 9G heterogeneous computer resource vital execution efficient resource controller attain efficiency customize usage limited resource storage application requirement hardware hazardous variation computer increasingly equip microcontrollers monitor execution algorithm actuate configurable parameter computer building resource controller challenge tension generate local decision subsystem quickly timely response desire coordinate subsystem global optimization global coordination challenge heterogeneous computer multi vendor subsystem compose logic vendor oblivious configuration approach chosen centralize decision despite availability per subsystem sensor actuator difficulty compose independently controller efficiency heuristic policy designer develop within subsystem cpu harder redesign logic across subsystem researcher examine joint optimization multiple hardware subsystem optimize combination cpu gpu gpu memory cpu memory multiple core multicore server datacenter however decision centralize addition rely heuristic micro october columbus usa gpu cpu  sensor input occ gpu gpu gpu gpu occ smu smu smu smu gpu socket intel  gpu cpu  sensor input occ gpu gpu gpu gpu occ smu smu smu smu gpu  socket ibm occ gpu cpu  sensor input occ gpu gpu gpu gpu occ smu smu smu smu gpu socket amd smu resource architecture heterogeneous computer vendor emerge heterogeneous computer effectively approach globally coordinate modular approach framework tangram tangram decentralize framework response however decentralization expense global optimization tangram modular computer configuration tangram introduces controller combine optimize robust safety reconfiguration controller standard interface subsystem computer heterogeneous computer built assemble subsystem controller subsystem hierarchically exchange standard coordination signal tangram framework globally coordinate modular controller decision local subsystem immediately globally coordinate coordination signal propagate information constraint controller finally modular controller built knowledge subsystem standard interface prototype tangram multi socket heterogeneous server built component vendor server quad core cpu chip gpu chip controller robust theoretic privileged software access management  subsystem tangram reduces average execution heterogeneous application delay EDP contribution tangram globally coordinate modular framework manage heterogeneous computer novel controller combine multiple formal principle prototype tangram server component vendor evaluation computer operation heterogeneous computer challenge currently address organization controller vendor centralize intel dynamic thermal framework  manage cpu gpu multi chip core 9G  centralize kernel driver chip expose sensor data allows  controllable input chip controller occ ibm centralize hardware controller  chip core gpus attach chip socket occ becomes global restrict decision occ limited sensor data apply input hardware management smu amd amd epyc ryzen processor consist smu multiple socket smu becomes others ibm  handle response smu centralize decision module socket socket gpu integrate cpu amd bidirectional application management  algorithm centralize algorithm firmware manage CPUs gpu discrete gpus communication channel cpu gpu controller therefore coordination handle software driver intel centralize hardware choice research unfortunately centralize data decision chip boundary contention controller non modular integrate component configuration subsystem controller alternative cascade cap datacenters proposal datacenter organize enclosure server blade divider split budget enclosure enclosure divider enclosure split designate  blade blade supervisor sup receives designate pbl ade enforces target pid controller pid controller blade frequency achieve target enclosure divider blade supervisor enclosure blade respective  pbl ade scalable limitation divider controller optimize budget addition blade budget tangram integrate heterogeneous computer micro october columbus usa enclosure divider pid blade    sup pid blade   sup divider enclosure enclosure enclosure divider pid blade   sup pid blade  sup divider enclosure enclosure pid blade divider enclosure divider   sup pid blade  sup enclosure enclosure cascade datacenter chain decision increase blade divider increase  enclosure divider pbl ade supervisor target finally pid controller increase frequency divider decision loop innermost pid controller delay increase actual increase suboptimal operation instability controller objective safety controller dangerous voltage droop enhancement controller optimize execution goal performance EDP safety controller usually continuous monitoring immediate response enhancement controller periodically multidimensional operating industrial controller typically decouple manner research typically focus enhancement disregard interaction safety mechanism exception constraint probabilistically characterize safety mechanism circuit breaker formal heuristic industrial typically heuristic resource heuristic plus pid controller controller monitor parameter output actuate parameter input frequency hence input output SISO multiple controller actuate input cpu frequency conflict decision combine heuristic ibm occ assigns controller vote majority algorithm input heuristic unintended inefficiency decentralize resource response modularity multiple controller heuristic fail coordinate cpu gpu instance workload performance limited gpu cpu heuristic cpu memory traffic boost cpu frequency improve performance waste background robust robust focus partial information robust loop multicore robust controller output consume configurable input frequency output output target controller deviation output target input controller multiple input multiple output mimo input output target simultaneously remove piecemeal optimization algorithm component arbiter safety coordination signal component controller output input mode detector preconfigured robust robust controller input output output target output deviation  issue input actual input component robust controller target input output planner coordination signal robust robust controller issue input actual input component uncertainty  robust loop controller machine characterize vector accumulate evolves controller advance generates input reading output deviation matrix encode controller equation non robust controller LQG mpc however robust controller relevant designer specify output deviation output hence important output tighter deviation bound designer specify relative overhead individual input controller minimize input overhead controller built partial model unmodeled behavior uncertainty designer specify impact uncertainty uncertainty guardband uncertainty guardband output model predicts controller guarantee output deviation within bound built inaccurate information robust controller automate aid designer controller parameter recently robust  controller layer compute stack hardware OS tangram  goal prototype framework heterogeneous computer decentralize globally coordinate modular decentralization however expense global optimization micro october columbus usa framework modular usable computer configuration requirement conventional centralize cascade organization moreover effectiveness controller framework combine safety enhancement functionality formal heuristic mimo framework tangram introduce novel controller tangram tangram modular framework later tangram prototype controller architecture safety enhancement controller preconfigured controller difference strategy described safety enhancement controller preconfigured controller operating execution preconfigured controller preset decision optimal configuration priority preconfigured controller safety controller enhancement controller controller safety enhancement preconfigured goal hardware safety optimality optimality strategy preset complex preset priority medium operation nearly periodic nearly response immediate immediate tangram propose controller combine enhancement safety preconfigured enhancement robust mimo enhancement controller controller monitor local output optimize performance local input output desire target planner target optimize metric combine multiple output EDP combination controller planner enhancement arbiter safety coordination signal controller output input mode detector preconfigured enhancement robust controller input output output target output deviation  issue input actual input component robust controller target input output planner coordination signal robust robust controller issue input actual input component uncertainty  robust controller target input output planner coordination signal enhancement enhancement minimize EDP planner along direction increase performance target target decrease target performance target target robust controller input output target planner computes EDP performance target deliver EDP appendix generic algorithm planner algorithm gradient descent target planner communication controller exchange coordination signal incoming signal generate local target safety preconfigured safety continuously monitor hazard trigger conservative input without overhead computer  safety simply core frequency similarly preconfigured continuously monitor execution understood optimal configuration trigger input predefined configuration skip enhancement thread boost active core frequency  core architecture controller potentially multiple safety preconfigured parallel enhancement arbiter mode detector chooses arbiter monitor potentially output arbiter safety coordination signal controller output input mode detector preconfigured enhancement robust controller input output output target output deviation  issue input actual input component robust controller target input output planner coordination signal robust robust controller issue input actual input component uncertainty  robust controller target input output planner coordination signal enhancement propose controller mode detector priority input active safety conservative active preconfigured conservative enhancement runtime enhancement optimizes inadvertently trigger safety input induced safety within uncertainty guardband controller hazardous remove enhancement resume operation remembers avoid safety trigger enhancement optimize input without conflict safety subsystem interface computer organize hierarchy subsystem possibly built manufacturer motherboard tangram integrate heterogeneous computer micro october columbus usa contains gpu cpu chip subsystem multicore chip contains multiple core subsystem decentralize globally coordinate modular propose subsystem controller standard interface interface understand logically subsystem controller subsystem component subsystem controller component controller generates receives signal chip module node module chip component chip chip component module component module component node component subsystem component local input local output coordination signal max max min performance thread actual consume actual actual performance deliver status thread subsystem component local input local output coordination signal max max min performance subsystem actual consume actual performance deliver actual subsystem active subsystem component local input local output coordination signal max max min performance active subsystem actual consume actual actual performance deliver active subsystem propose controller interface controller coordination signal signal controller controller potentially multiple controller controller controller coordination signal controller controller signal operating constraint maximum maximum minimum performance active subsystem controller information constraint optimize component controller controller signal report operating actual consume actual actual performance deliver active subsystem controller information potentially assign constraint coordination signal parameter readily available local input local output conventional signal controller component respectively coordination therefore manufacturer specific local input frequency cache local output performance input generate output measurement modular framework manufacturer subsystem controller accepts standard coordination signal controller tangram framework computer built assemble subsystem hierarchically controller subsystem hierarchically exchange standard coordination signal tangram framework framework without proprietary local input local output signal computer node contains module module chip chip module node module chip component chip chip component module component module component node component module chip chip module node decentralize modular tangram framework controller tangram framework modular globally coordinate modular controller built knowledge subsystem designer chip chip develop controller independently similarly module controller developed without chip chip controller subsystem easy interfacing controller  reprogrammed module node controller affected framework controller decision subsystem immediately unlike cascade affect local chain decision unlike centralize decision faraway central controller finally framework globally coordinate coordination signal propagate information constraint across signal differently cascade tangram local controller subsystem constraint coordination signal identify subsystem operating local controller subsystem constraint controller cascade earlier instead divider simply parameter fully subsystem operating local controller leaf node output operating comparison contemporary modular structure tangram obvious therefore framework controller formal mimo robust controller subsystem ensures optimization presence controller subsystem controller hierarchy coordinate action benefit cannot guaranteed heuristic controller individual subsystem simply cohesive decision tangram implementation tangram implement hardware software critical hardware specific DVFS controller implement hardware firmware signal network network amd smu epyc micro october columbus usa ibm occ critical controller implement software communication controller proceed standard software channel hardware implementation dedicate pin physical connection signal link sufficient controller pas information verify decentralize challenge task tangram reduces verification formal tangram controller centralize controller tangram operation tangram considers module compose cpu chip gpu chip timeline action controller preconfigured safety enhancement mode coordination signal controller local solid constraint dash simplicity related activation deactivation signal task timeline execution zero task cpu task gpu task cpu task RD RD    chip chip module app preconfigured safety enhancement zero chip chip module thread preconfigured safety enhancement node activity increase pid frequency utilization loss sup  divider  enclosure divider  sup lower  pid lower frequency pid frequency zero compute chip chip module thread preconfigured safety enhancement node compute zero compute chip chip module thread preconfigured safety enhancement node compute zero cpu task preconfigured safety enhancement node cpu gpu cpu chip gpu chip module cpu gpu coordination tangram solid arrow local dash arrow constraint controller preconfigured mode module controller gpu chip cpu task arrives cpu controller preconfigured mode module realizes thread assignment cpu chip preconfigured gpu task arrives module enhancement mode wake gpu chip assigns budget gpu controller enters enhancement mode gpu chip optimizes assign cpu task emergency cpu chip controller safety mode cpu chip controller eventually transition enhancement mode module chip shift gpu chip cpu chip local optimization communication across module thermal emergency module controller limit chip recovery module controller enhancement mode reading constraint gpu chip  recovers subsystem unaffected node controller module controller module constraint scalability tangram tangram scalability tangram mimo hierarchical organization mimo scalability increase input output controller controller latency increase proportionally sum input output hierarchical organization scalability depth tangram network typically grows logarithmically subsystem subsystem controller longer timescales however generally constant chip grain modest input capacitance node longer timescales capacitance tangram prototype prototype tangram multi socket heterogeneous server component vendor computer motherboard gigabyte node motherboard amd ryzen cpu cluster  processor smt gpu msi contains amd  RX gpu computer organization node subsystem cpu cluster gpu chip cpu cluster quad core cpu chip computer subsystem gigabyte amd msi physical cpu chip cpu cluster gpu chip cpu chip node cpu chip cpu cluster node cpu gpu chip chip stage stage cpu chip cpu cluster cpu chip cpu cluster cpu chip cpu chip cpu cluster node cpu cluster node gpu chip gpu chip cpu chip cpu cluster node cpu gpu chip chip stage stage cpu chip cpu cluster cpu chip cpu cluster cpu chip cpu chip cpu cluster node cpu cluster node gpu chip gpu chip cpu chip cpu chip cpu cluster gpu chip node cpu cluster gpu chip cpu chip cpu chip node cpu cluster cpu cluster cpu chip cpu chip gpu chip node stage cpu chip cpu cluster cpu stage gpu chip node cluster cpu chip gpu chip node cpu cpu chip chip cpu cluster gpu chip cpu chip node cpu chip cpu cluster node cpu gpu chip chip stage stage stage stage subsystem cpu chip cpu cluster gpu chip cpu chip node cpu chip cpu cluster node cpu gpu chip chip stage stage cpu chip cpu cluster cpu chip cpu cluster cpu chip cpu chip cpu cluster node cpu cluster node gpu chip gpu chip cpu chip cpu cluster node cpu gpu chip chip stage stage cpu chip cpu cluster cpu chip cpu cluster cpu chip cpu chip cpu cluster node cpu cluster node gpu chip gpu chip cpu chip cpu chip cpu cluster gpu chip node cpu cluster gpu chip cpu chip cpu chip node cpu cluster cpu cluster cpu chip cpu chip gpu chip node stage cpu chip cpu cluster cpu stage gpu chip node cluster cpu chip gpu chip node cpu cpu chip chip cpu cluster gpu chip cpu chip node cpu chip cpu cluster node cpu gpu chip chip stage stage stage stage controller tangram organization tangram integrate heterogeneous computer micro october columbus usa tangram framework demonstrate tangram modularity stage assemble computer stage interconnect controller cpu cluster subsystem stage controller gpu chip node subsystem interconnect stage controller tangram network built controller software privileged software access management  subsystem internal alternative performance implementation hardware testbed  inside chip controller output input model specific register MSRs internal smu proprietary library amd gpus public access dynamic performance counter internally developed library intercept OpenCL identify kernel performance stage cpu cluster subsystem tangram network cpu cluster subsystem signal label controller output input signal available sensor actuator testbed controller enhancement safety preconfigured output cpu chip cpu cluster gpu chip cpu chip node cpu chip cpu cluster node cpu gpu chip chip stage stage cpu chip cpu cluster cpu chip cpu cluster cpu chip cpu chip cpu cluster node cpu cluster node gpu chip gpu chip cpu chip cpu cluster node cpu gpu chip chip stage stage cpu chip cpu cluster cpu chip cpu cluster cpu chip cpu chip cpu cluster node cpu cluster node gpu chip gpu chip cpu chip cpu chip cpu cluster gpu chip node cpu cluster gpu chip cpu chip cpu chip node cpu cluster cpu cluster cpu chip cpu chip gpu chip node stage cpu chip cpu cluster cpu stage gpu chip node cluster cpu chip gpu chip node stage cpu chip cpu cluster stage gpu chip node cpu cpu chip chip cpu cluster gpu chip cpu chip node cpu chip cpu cluster node cpu gpu chip chip stage stage tangram network stage input output stage controller controller local output local input enhancement safety preconfigured cpu chip chip performance thread frequency core cpu cluster cluster performance thread cluster frequency chip cpu chip controller monitor output enhancement monitor chip performance billion instruction commit per  safety monitor thermal TDC prevent voltage regulator overheat hotspot preconfigured monitor thread controller input namely chip frequency ghz ghz active core cpu cluster controller monitor output combine contribution chip cache circuitry cluster controller cluster frequency peripheral component ghz ghz active chip coordination signal constraint stage node subsystem tangram network node detail controller stage namely controller gpu chip node controller output input signal organize cpu chip cpu cluster gpu chip cpu chip node cpu chip cpu cluster node cpu gpu chip chip stage stage cpu chip cpu cluster cpu chip cpu cluster cpu chip cpu chip cpu cluster node cpu cluster node gpu chip gpu chip cpu chip cpu cluster node cpu gpu chip chip stage stage cpu chip cpu cluster cpu chip cpu cluster cpu chip cpu chip cpu cluster node cpu cluster node gpu chip gpu chip cpu chip cpu chip cpu cluster gpu chip node cpu cluster gpu chip cpu chip cpu chip node cpu cluster cpu cluster cpu chip cpu chip gpu chip node stage cpu chip cpu cluster cpu stage gpu chip node cluster cpu chip gpu chip node stage cpu chip cpu cluster stage gpu chip node cpu cpu chip chip cpu cluster gpu chip cpu chip node cpu chip cpu cluster node cpu gpu chip chip stage stage tangram network stage input output stage controller controller local output local input enhancement safety preconfigured gpu chip gpu performance kernel compute frequency memory frequency node node performance task task node frequency gpu chip controller monitor output gpu performance enhancement safety kernel preconfigured controller frequency gpu compute mhz graphic memory mhz node controller monitor output thread cpu gpu node frequency circuitry mhz coordination signal constraint node controller controller micro october columbus usa structure controller structure controller enhancement robust controller plus planner safety preconfigured enhancement robust controller robust controller model cpu chip controller input uncertainty guardband output deviation bound former identification model methodology approach training application execution input output input data construct dynamic polynomial model equation denote output input model describes output function output input constant obtain minimization experimental data appendix describes controller parameter input uncertainty guardband output deviation bound model parameter standard generate matrix encode robust controller enhancement planner planner monitor local output receives coordination signal controller information issue target local output robust controller coordination signal controller planner cpu chip controller receives performance activation setting cpu cluster controller generates target controller optimize EDP planner   algorithm described appendix target constraint controller algorithm simplicity effectiveness resource requirement firmware controller safety safety hazard occurs exceeds limit appendix hazardous hazard occurs cpu chip controller core latter frequency occurs cpu cluster controller cpu chip frequency occurs gpu chip node controller frequency preconfigured preconfigured controller mode controller overhead response  prototype overhead response controller overhead structure comprise cpu chip controller structure dimension storage instruction operation computation output latency computation consumption robust mode preconfigured controller preconfigured regime action cpu chip active thread core frequency active thread core frequency cpu cluster active thread cpu chip TDP cpu chip active thread cpu chip TDP cpu chip thread smt context chip cpu chip TDP cpu chip gpu chip active task gpu chip mode node cpu task cpu cluster TDP gpu chip TDP gpu task cpu cluster TDP gpu chip TDP controller dimension vector equation planner dimension mode   appendix storage operation latency safety preconfigured overhead controller cpu cluster gpu chip node overhead tangram cpu chip controller structure dimension storage ops latency robust controller KB planner safety preconfigured response enhancement enhancement robust controller planner response robust controller reading output target input apply input response planner reading output coordination signal target communicate target controller response robust controller planner enhancement controller tangram controller planner response decision propagate grandchild affect leaf robust controller decision input multiple invocation leaf robust controller activate comparison data centralize cascade framework implement tangram robust controller planner cpu chip gpu chip response hence performance grain manner hierarchy controller response increase node response centralize enhancement node subsystem sensor buffer tangram integrate heterogeneous computer micro october columbus usa response enhancement subsystem tangram centralize cascade robust planner robust planner robust divider controller controller controller cpu chip cpu cluster gpu chip node data input across sizable response hence response cascade leaf subsystem cpu gpu chip robust controller response tangram hierarchy divider leaf controller cannot steer output divider hierarchy topmost regime sequentially assignment divider activate longer longer interval hierarchy leaf subsystem outermost divider node leaf therefore cascade response software implementation tangram mainstream processor algorithm typically implement firmware embed micro controller granularity therefore envision controller tangram deployed  firmware micro controller respective subsystem exist hardware storage overhead operation indeed tangram easily firmware micro controller firmware implementation estimate tangram response reduce magnitude firmware implementation response framework unlikely relative difference framework  prototype application chai application CPUs gpu simultaneously unlike benchmark collaboration utilize feature heterogeneous processor atomics inter worker synchronization load balance data parallel task application training pad evaluation bfs    stage controller NAS parsec NAS application dataset dataset evaluation dataset dataset dataset parsec application raytrace dataset native swaptions dataset  evaluation blackscholes bodytrack facesim ferret swaptions fluidanimate vip dataset native comparison evaluation comprise comparison evaluate appropriate subsystem prototype insight enhancement cpu chip architecture cpu cluster framework prototype goal minimize EDP constraint maximum subsystem enhancement enhancement robust alternative LQG heuristic cpu chip LQG linear quadratic gaussian approach propose heuristic collection heuristic  input optimize EDP metric instead controller planner approximates gradient output measurement navigates random restart convergence avoid trap local optimum industrial implementation enhancement strategy description LQG LQG controller heuristic industrial grade gradient optimization heuristic robust enhancement architecture propose controller tangram centralize cascade architecture cpu cluster centralize instance controller cpu cluster cascade controller leaf subsystem divider cpu cluster centralize cascade subsystem safety response exist framework finally framework computer framework built combination architecture enhancement specifically tangram robust propose framework robust controller cascade LQG combine prior tangram LQG framework LQG controller tangram heuristic framework controller heuristic framework evaluation chai program framework description cascade LQG architecture LQG controller tangram LQG tangram architecture LQG controller tangram heuristic tangram architecture standard heuristic tangram robust tangram architecture propose controller micro october columbus usa RESULTS enhancement enhancement cpu chip NAS parsec application execution EDP respectively LQG heuristic robust enhancement normalize LQG normalize execution LQG heuristic robust normalize execution normalize delay LQG heuristic robust normalize EDP enhancement LQG average execution understand LQG controller converge slowly robust controller capable handle relatively unpredictable execution application LQG controller converge target planner interval robust controller worsens interference safety LQG enhancement inadvertently increase safety frequency performance target LQG responds aggressively reduce output deviation lack robustness avoid future safety hazard planner revise output target invoked interval LQG LQG longer convergence heuristic operates  oscillation safety enhancement LQG cannot effectively identify configuration optimal heuristic alone average EDP finally robust execution robust controller learns optimally output target without safety hazard converges faster LQG output deviation within guaranteed bound planner effective completes overall superiority robust average reduces execution EDP LQG insight partial timeline consume cpu chip embarrassingly parallel NAS application uniform behavior normalize maximum cpu chip consume steady application LQG heuristic oscillation due switch safety enhancement however robust converges rapidly constant thanks enhancement normalize LQG normalize heuristic normalize robust partial timeline consume architecture tangram centralize cascade architecture application cpu cluster propose controller robust enhancement tangram controller subsystem centralize controller cpu cluster cascade controller leaf subsystem divider cpu cluster execution EDP architecture respectively normalize centralize normalize execution centralize cascade tangram normalize execution normalize delay centralize cascade tangram normalize EDP architecture tangram integrate heterogeneous computer micro october columbus usa architecture mainly response robust controller planner divider centralize planner robust controller response sometimes opportunity adjust performance global inefficient execution cascade cpu chip controller respond interaction divider target controller lag limit efficiency moreover divider effective controller target finally tangram response therefore average reduces execution EDP centralize insight consume entire cpu cluster function another NAS application normalize maximum cpu cluster consume steady tangram centralize cascade responsive application demand response controller communicate independently optimize component generate output target input fully locally therefore application consumes normalize centralize normalize cascade normalize tangram cpu cluster function due longer response centralize cascade consume application cascade attempt application demand thanks response cpu chip controller however longer response stale target trigger oscillation behavior centralize framework finally propose tangram robust framework heterogeneous prototype execution EDP respectively heterogeneous chai application normalize cascade LQG cascade LQG tangram LQG latter execution EDP cascade response architecture moreover lack hierarchy mimo controller optimize hierarchy bfs application suffers limitation bfs    avg normalize execution cascade LQG tangram robust tangram LQG tangram heuristic normalize execution bfs    avg normalize delay cascade LQG tangram robust tangram LQG tangram heuristic normalize EDP framework tangram LQG tangram heuristic latter heterogeneity complex application  heuristic unable identify efficient setting finally propose framework tangram robust execution EDP efficiency due factor response safety optimality guarantee robust controller hierarchy gain program  finely compute CPUs gpu overall tangram robust reduces average execution EDP cascade LQG tangram robust significant advance insight  rapidly gpu kernel cpu thread partial timeline active cpu thread gpu kernel partial timeline consume cpu cluster gpu normalize maximum node consume steady task cpu cluster gpu cascade LQG task cpu cluster gpu tangram LQG task cpu cluster gpu tangram robust partial timeline active thread cpu cluster kernel gpu  frequent peak application dynamic active thread cpu cluster kernel gpu micro october columbus usa normalize cpu cluster gpu cascade LQG normalize cpu cluster gpu tangram LQG normalize cpu cluster gpu tangram robust partial timeline consume cpu cluster gpu  continuously hence framework continuously assign cpu cluster gpu activity trigger preconfigured cpu thread active gpu kernel however framework manage differently cascade LQG shift cpu cluster gpu vice versa framework reacts slowly cascade architecture intrinsically response LQG controller converge task cpu gpu subsystem tangram LQG responsive however LQG tangram LQG hardly execution contrast tangram robust quickly reassigns subsystem improves overall EDP capability explains program execution EDP framework related homogeneous  heterogeneous processor heterogeneous processor CPUs gpus non modular controller modular heterogeneous environment target resource production computer predominantly heuristic heuristic limitation research propose optimize controller interference dedicate safety controller therefore simultaneously guarantee optimality safety constraint probabilistically characterize mechanism circuit breaker safety interrupt override optimize unpredictably guarantee optimality safety simultaneously enhancement approach heuristic rely heavily heuristic resource easy implement tune verify heuristic becomes dramatically expensive resource management goal become complex unintended inefficiency formal pid controller popularly due simplicity however pid controller input output SISO inadequate multiple objective computer LQG mpc controller handle multiple input multiple output mimo relatively effective uncertain multi controller environment  proposes robust controller computer controller environment fully model  introduces robust controller layer hardware OS layer focus layer propose framework controller subsystem hierarchy controller coordination signal systematic formulate  minimization convex optimization linear program solver solver approach generate decision robust controller theory theory manage resource specific context finally researcher machine ML technique resource management ML tune pid controller solver manage processor architecture centralize centralize framework proxy proxy module component request resource centralize manager performs allocation centralize modular multi chip computer IP controller response degrades quickly bulky algorithm becomes contention cascade propose multilevel cascade manage datacenter propose processor component LQG controller supervisor chooses target local output cascade non modular response architecture combination cascade decouple pid controller processor decouple controller priority limited coordination conclusion heterogeneous computer effectively introduce tangram framework globally coordinate modular tangram introduces formal controller combine multiple optimization safety standard interface building controller subsystem subsystem heterogeneous computer tangram integrate heterogeneous computer micro october columbus usa assemble controller subsystem exchange standard coordination signal demonstrate tangram prototyped multi socket heterogeneous server assemble subsystem multiple vendor tangram reduce average execution heterogeneous application delay