---
schema-version: v1.2.9
id: IEC63011-3-2018
title:
- content: Integrated circuits
  language:
  - en
  script:
  - Latn
  format: text/plain
  type: title-intro
- content: Three dimensional integrated circuits
  language:
  - en
  script:
  - Latn
  format: text/plain
  type: title-main
- content: 'Part 3: Model and measurement conditions of through-silicon via'
  language:
  - en
  script:
  - Latn
  format: text/plain
  type: title-part
- content: 'Integrated circuits - Three dimensional integrated circuits - Part 3:
    Model and measurement conditions of through-silicon via'
  language:
  - en
  script:
  - Latn
  format: text/plain
  type: main
- content: Circuits intégrés
  language:
  - fr
  script:
  - Latn
  format: text/plain
  type: title-intro
- content: Circuits intégrés tridimensionnels
  language:
  - fr
  script:
  - Latn
  format: text/plain
  type: title-main
- content: 'Partie 3: Modèle et conditions de mesure des trous de liaison à travers
    le silicium'
  language:
  - fr
  script:
  - Latn
  format: text/plain
  type: title-part
- content: 'Circuits intégrés - Circuits intégrés tridimensionnels - Partie 3: Modèle
    et conditions de mesure des trous de liaison à travers le silicium'
  language:
  - fr
  script:
  - Latn
  format: text/plain
  type: main
link:
- content: https://webstore.iec.ch/publication/28875
  type: src
- content: https://webstore.iec.ch/preview/info_iec63011-3{ed1.0}b.pdf
  type: obp
type: standard
docid:
- id: IEC 63011-3:2018
  type: IEC
  primary: true
- id: 'urn:iec:std:iec:63011-3:2018-11:::'
  type: URN
date:
- type: published
  value: '2018-11-28'
- type: stable-until
  value: '2029-12-31'
contributor:
- organization:
    name:
    - content: International Electrotechnical Commission
    abbreviation:
      content: IEC
    url: www.iec.ch
  role:
  - type: publisher
edition:
  content: '1'
revdate: '2018-11-28'
language:
- en
- fr
script:
- Latn
abstract:
- content: "IEC 63011-3:2018 specifies a reference model of through-silicon via (TSV)
    electrical characteristics required for an interface design in three dimensional
    integrated circuit (3-D IC) to transmit and receive digital data and measurement
    conditions for resistance and capacitance to specify TSV characteristics in 3-D
    IC.<br />\r\nPower devices, RF devices and micro-electromechanical systems (MEMS)
    are not in the scope of this document."
  language:
  - en
  script:
  - Latn
  format: text/html
- content: "L'IEC 63011-3:2018 spécifie un modèle de référence des caractéristiques
    électriques des trous de liaison à travers le silicium (TSV: through-silicon via)
    exigées pour la conception d'une interface dans un circuit intégré tridimensionnel
    (3-D IC) pour transmettre et recevoir des données numériques, ainsi que les conditions
    de mesure de la résistance et de la capacité afin de spécifier les caractéristiques
    des TSV dans un circuit intégré tridimensionnel.<br />\r\nLes dispositifs de puissance,
    les dispositifs aux fréquences radioélectriques (RF) et les systèmes microélectromécaniques
    (MEMS) ne font pas partie du domaine d'application du présent document."
  language:
  - fr
  script:
  - Latn
  format: text/html
docstatus:
  stage:
    value: PUBLISHED
copyright:
- owner:
  - name:
    - content: International Electrotechnical Commission
    abbreviation:
      content: IEC
    url: www.iec.ch
  from: '2018'
place:
- Geneva
ext:
  schema-version: v1.0.0
  doctype:
    type: international-standard
  editorialgroup:
    technical_committee:
    - name: TC 47/SC 47A
      number: 47
      type: technicalCommittee
  ics:
  - code: '31.200'
    text: Integrated circuits. Microelectronics
  structuredidentifier:
    project_number: '23221'
    type: IEC
  price_code: iec:D
