<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-iop13xx › include › mach › irqs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>irqs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _IOP13XX_IRQS_H_</span>
<span class="cp">#define _IOP13XX_IRQS_H_</span>

<span class="cp">#ifndef __ASSEMBLER__</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="cm">/* INTPND0 CP6 R0 Page 3</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">read_intpnd_0</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mrc p6, 0, %0, c0, c3, 0&quot;</span><span class="o">:</span><span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* INTPND1 CP6 R1 Page 3</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">read_intpnd_1</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mrc p6, 0, %0, c1, c3, 0&quot;</span><span class="o">:</span><span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* INTPND2 CP6 R2 Page 3</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">read_intpnd_2</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mrc p6, 0, %0, c2, c3, 0&quot;</span><span class="o">:</span><span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* INTPND3 CP6 R3 Page 3</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">read_intpnd_3</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mrc p6, 0, %0, c3, c3, 0&quot;</span><span class="o">:</span><span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cp">#define INTBASE 0</span>
<span class="cp">#define INTSIZE_4 1</span>

<span class="cm">/*</span>
<span class="cm"> * iop34x chipset interrupts</span>
<span class="cm"> */</span>
<span class="cp">#define IOP13XX_IRQ(x)		(IOP13XX_IRQ_OFS + (x))</span>

<span class="cm">/*</span>
<span class="cm"> * On IRQ or FIQ register</span>
<span class="cm"> */</span>
<span class="cp">#define IRQ_IOP13XX_ADMA0_EOT	(0)</span>
<span class="cp">#define IRQ_IOP13XX_ADMA0_EOC	(1)</span>
<span class="cp">#define IRQ_IOP13XX_ADMA1_EOT	(2)</span>
<span class="cp">#define IRQ_IOP13XX_ADMA1_EOC	(3)</span>
<span class="cp">#define IRQ_IOP13XX_ADMA2_EOT	(4)</span>
<span class="cp">#define IRQ_IOP13XX_ADMA2_EOC	(5)</span>
<span class="cp">#define IRQ_IOP134_WATCHDOG	(6)</span>
<span class="cp">#define IRQ_IOP13XX_RSVD_7	(7)</span>
<span class="cp">#define IRQ_IOP13XX_TIMER0	(8)</span>
<span class="cp">#define IRQ_IOP13XX_TIMER1	(9)</span>
<span class="cp">#define IRQ_IOP13XX_I2C_0	(10)</span>
<span class="cp">#define IRQ_IOP13XX_I2C_1	(11)</span>
<span class="cp">#define IRQ_IOP13XX_MSG	(12)</span>
<span class="cp">#define IRQ_IOP13XX_MSGIBQ	(13)</span>
<span class="cp">#define IRQ_IOP13XX_ATU_IM	(14)</span>
<span class="cp">#define IRQ_IOP13XX_ATU_BIST	(15)</span>
<span class="cp">#define IRQ_IOP13XX_PPMU	(16)</span>
<span class="cp">#define IRQ_IOP13XX_COREPMU	(17)</span>
<span class="cp">#define IRQ_IOP13XX_CORECACHE	(18)</span>
<span class="cp">#define IRQ_IOP13XX_RSVD_19	(19)</span>
<span class="cp">#define IRQ_IOP13XX_RSVD_20	(20)</span>
<span class="cp">#define IRQ_IOP13XX_RSVD_21	(21)</span>
<span class="cp">#define IRQ_IOP13XX_RSVD_22	(22)</span>
<span class="cp">#define IRQ_IOP13XX_RSVD_23	(23)</span>
<span class="cp">#define IRQ_IOP13XX_XINT0	(24)</span>
<span class="cp">#define IRQ_IOP13XX_XINT1	(25)</span>
<span class="cp">#define IRQ_IOP13XX_XINT2	(26)</span>
<span class="cp">#define IRQ_IOP13XX_XINT3	(27)</span>
<span class="cp">#define IRQ_IOP13XX_XINT4	(28)</span>
<span class="cp">#define IRQ_IOP13XX_XINT5	(29)</span>
<span class="cp">#define IRQ_IOP13XX_XINT6	(30)</span>
<span class="cp">#define IRQ_IOP13XX_XINT7	(31)</span>
				      <span class="cm">/* IINTSRC1 bit */</span>
<span class="cp">#define IRQ_IOP13XX_XINT8	(32)  </span><span class="cm">/* 0  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_XINT9	(33)  </span><span class="cm">/* 1  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_XINT10	(34)  </span><span class="cm">/* 2  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_XINT11	(35)  </span><span class="cm">/* 3  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_XINT12	(36)  </span><span class="cm">/* 4  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_XINT13	(37)  </span><span class="cm">/* 5  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_XINT14	(38)  </span><span class="cm">/* 6  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_XINT15	(39)  </span><span class="cm">/* 7  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_40	(40)  </span><span class="cm">/* 8  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_41	(41)  </span><span class="cm">/* 9  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_42	(42)  </span><span class="cm">/* 10 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_43	(43)  </span><span class="cm">/* 11 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_44	(44)  </span><span class="cm">/* 12 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_45	(45)  </span><span class="cm">/* 13 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_46	(46)  </span><span class="cm">/* 14 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_47	(47)  </span><span class="cm">/* 15 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_48	(48)  </span><span class="cm">/* 16 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_49	(49)  </span><span class="cm">/* 17 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_50	(50)  </span><span class="cm">/* 18 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_UART0	(51)  </span><span class="cm">/* 19 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_UART1	(52)  </span><span class="cm">/* 20 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_PBIE	(53)  </span><span class="cm">/* 21 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_ATU_CRW	(54)  </span><span class="cm">/* 22 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_ATU_ERR	(55)  </span><span class="cm">/* 23 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_MCU_ERR	(56)  </span><span class="cm">/* 24 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_ADMA0_ERR	(57)  </span><span class="cm">/* 25 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_ADMA1_ERR	(58)  </span><span class="cm">/* 26 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_ADMA2_ERR	(59)  </span><span class="cm">/* 27 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_60	(60)  </span><span class="cm">/* 28 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_61	(61)  </span><span class="cm">/* 29 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_MSG_ERR	(62)  </span><span class="cm">/* 30 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_63	(63)  </span><span class="cm">/* 31 */</span><span class="cp"></span>
				      <span class="cm">/* IINTSRC2 bit */</span>
<span class="cp">#define IRQ_IOP13XX_INTERPROC	(64)  </span><span class="cm">/* 0  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_65	(65)  </span><span class="cm">/* 1  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_66	(66)  </span><span class="cm">/* 2  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_67	(67)  </span><span class="cm">/* 3  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_68	(68)  </span><span class="cm">/* 4  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_69	(69)  </span><span class="cm">/* 5  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_70	(70)  </span><span class="cm">/* 6  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_71	(71)  </span><span class="cm">/* 7  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_72	(72)  </span><span class="cm">/* 8  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_73	(73)  </span><span class="cm">/* 9  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_74	(74)  </span><span class="cm">/* 10 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_75	(75)  </span><span class="cm">/* 11 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_76	(76)  </span><span class="cm">/* 12 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_77	(77)  </span><span class="cm">/* 13 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_78	(78)  </span><span class="cm">/* 14 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_79	(79)  </span><span class="cm">/* 15 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_80	(80)  </span><span class="cm">/* 16 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_81	(81)  </span><span class="cm">/* 17 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_82	(82)  </span><span class="cm">/* 18 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_83	(83)  </span><span class="cm">/* 19 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_84	(84)  </span><span class="cm">/* 20 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_85	(85)  </span><span class="cm">/* 21 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_86	(86)  </span><span class="cm">/* 22 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_87	(87)  </span><span class="cm">/* 23 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_88	(88)  </span><span class="cm">/* 24 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_89	(89)  </span><span class="cm">/* 25 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_90	(90)  </span><span class="cm">/* 26 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_91	(91)  </span><span class="cm">/* 27 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_92	(92)  </span><span class="cm">/* 28 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_93	(93)  </span><span class="cm">/* 29 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_SIB_ERR	(94)  </span><span class="cm">/* 30 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_SRAM_ERR	(95)  </span><span class="cm">/* 31 */</span><span class="cp"></span>
				      <span class="cm">/* IINTSRC3 bit */</span>
<span class="cp">#define IRQ_IOP13XX_I2C_2	(96)  </span><span class="cm">/* 0  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_ATUE_BIST	(97)  </span><span class="cm">/* 1  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_ATUE_CRW	(98)  </span><span class="cm">/* 2  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_ATUE_ERR	(99)  </span><span class="cm">/* 3  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_IMU	(100) </span><span class="cm">/* 4  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_101	(101) </span><span class="cm">/* 5  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_102	(102) </span><span class="cm">/* 6  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_TPMI0_OUT	(103) </span><span class="cm">/* 7  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_TPMI1_OUT	(104) </span><span class="cm">/* 8  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_TPMI2_OUT	(105) </span><span class="cm">/* 9  */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_TPMI3_OUT	(106) </span><span class="cm">/* 10 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_ATUE_IMA	(107) </span><span class="cm">/* 11 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_ATUE_IMB	(108) </span><span class="cm">/* 12 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_ATUE_IMC	(109) </span><span class="cm">/* 13 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_ATUE_IMD	(110) </span><span class="cm">/* 14 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_MU_MSI_TB	(111) </span><span class="cm">/* 15 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_112	(112) </span><span class="cm">/* 16 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_INBD_MSI	(113) </span><span class="cm">/* 17 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_114	(114) </span><span class="cm">/* 18 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_115	(115) </span><span class="cm">/* 19 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_116	(116) </span><span class="cm">/* 20 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_117	(117) </span><span class="cm">/* 21 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_118	(118) </span><span class="cm">/* 22 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_119	(119) </span><span class="cm">/* 23 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_120	(120) </span><span class="cm">/* 24 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_121	(121) </span><span class="cm">/* 25 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_122	(122) </span><span class="cm">/* 26 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_123	(123) </span><span class="cm">/* 27 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_124	(124) </span><span class="cm">/* 28 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_125	(125) </span><span class="cm">/* 29 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_RSVD_126	(126) </span><span class="cm">/* 30 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IOP13XX_HPI	(127) </span><span class="cm">/* 31 */</span><span class="cp"></span>

<span class="cp">#ifdef CONFIG_PCI_MSI</span>
<span class="cp">#define IRQ_IOP13XX_MSI_0	(IRQ_IOP13XX_HPI + 1)</span>
<span class="cp">#define NR_IOP13XX_IRQS 	(IRQ_IOP13XX_MSI_0 + 128)</span>
<span class="cp">#else</span>
<span class="cp">#define NR_IOP13XX_IRQS	(IRQ_IOP13XX_HPI + 1)</span>
<span class="cp">#endif</span>

<span class="cp">#define NR_IRQS		NR_IOP13XX_IRQS</span>

<span class="cp">#endif </span><span class="cm">/* _IOP13XX_IRQ_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
