-y $XILINX/virtex5/verilog/src/simprims
-y $XILINX/virtex5/verilog/src/unisims
+libext+.v+
$XILINX/virtex5/smartmodel/lin/wrappers/vcsmxverilog/PCIE_INTERNAL_1_1_SWIFT.v
$XILINX/virtex5/smartmodel/lin/wrappers/vcsmxverilog/GTP_DUAL_SWIFT.v
$XILINX/virtex5/smartmodel/lin/wrappers/vcsmxverilog/GT11_SWIFT.v
