# Copyright (C) 1994-2020, Concept Engineering GmbH.
# All Rights Reserved.  Cmd=logfile.
# Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
# License cookie [G|T|S|B|*] for HR="Xilinx Inc."
# -----------------------------------------------------------------------------
# -----------------------------------------------------------------------------
property attrfontsize 8
property fillcolor1
#R #441133
property fillcolor5
#R #651b4d
property -colorscheme lightblue
property shadowstyle 1
property showpinname 5
property showcellname 1
property showattribute 1
property showinstname 1
property boxminwidth 40
property boxminheight 40
#CMD bind stroke-1 -action {}
#CMD bind stroke-nw-1 -action callback -echo_type line -echo_text {Zoom fit}
#CMD bind stroke-nw-1 -action zoom_fit -echo_type line -echo_text {Zoom fit}
#CMD bind stroke-ne-1 -action zoom_out -echo_type line -echo_text {Zoom -%z}
#CMD bind stroke-se-1 -action zoom_in -echo_type rectangle -autoscroll -echo_text {Zoom area}
#CMD bind stroke-sw-1 -action zoom_in2 -echo_type line -echo_text {Zoom +%z}
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  184.05
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 184.05
# End of Split Pages                                                    184.05
# Generating Regions for Page 1:   26 Comps,    0 Nets                  184.05
# Analyze                                                               184.05
# Levelize                                                              184.05
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            184.05
# Nets                                                                  184.05
# Place                                                                 184.05
# PlaceNets                                                             184.05
# SpaceY                                                                184.05
# Track                                                                 184.05
# SpaceX                                                                184.05
# Wire                                                                  184.05
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 184.05
# End of doGenerate                                                     184.05
# Analyze                                                               184.05
# Levelize                                                              184.05
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            184.05
# Nets                                                                  184.05
# Place                                                                 184.05
# PlaceNets                                                             184.05
# SpaceY                                                                184.05
# Track                                                                 184.05
# SpaceX                                                                184.05
# Wire                                                                  184.05
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 184.05
# End of doGenerate                                                     184.05
# Analyze                                                               184.05
# Levelize                                                              184.05
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             184.05
# Nets                                                                  184.05
# Place                                                                 184.05
# PlaceNets                                                             184.05
# SpaceY                                                                184.05
# Track                                                                 184.05
# SpaceX                                                                184.05
# Wire                                                                  184.05
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 184.05
# End of doGenerate                                                     184.05
# End of Generating Regions for Page 1                                  184.05
scrollpos 108 344
zoom -x 0 -y 0 0.5
scrollpos 68 215
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  184.05
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 184.05
# End of Split Pages                                                    184.05
# Generating Regions for Page 1:   26 Comps,    0 Nets                  184.05
# Analyze                                                               184.05
# Levelize                                                              184.05
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            184.05
# Nets                                                                  184.05
# Place                                                                 184.05
# PlaceNets                                                             184.05
# SpaceY                                                                184.05
# Track                                                                 184.05
# SpaceX                                                                184.05
# Wire                                                                  184.05
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 184.05
# End of doGenerate                                                     184.05
# Analyze                                                               184.05
# Levelize                                                              184.05
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            184.05
# Nets                                                                  184.05
# Place                                                                 184.05
# PlaceNets                                                             184.05
# SpaceY                                                                184.05
# Track                                                                 184.05
# SpaceX                                                                184.05
# Wire                                                                  184.05
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 184.05
# End of doGenerate                                                     184.05
# Analyze                                                               184.05
# Levelize                                                              184.05
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             184.05
# Nets                                                                  184.05
# Place                                                                 184.05
# PlaceNets                                                             184.05
# SpaceY                                                                184.05
# Track                                                                 184.05
# SpaceX                                                                184.05
# Wire                                                                  184.05
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 184.05
# End of doGenerate                                                     184.05
# End of Generating Regions for Page 1                                  184.05
scrollpos 108 344
zoom -x 0 -y 0 0.5
scrollpos 68 215
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1 -pin DAC.Tile_228.DAC1.mixer RIGHT_I -pin DAC.Tile_228.DAC1 TX
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01 -pin DAC.Tile_228.DAC1.s01 TX -pin DAC.Tile_228.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2 -pin DAC.Tile_228.DAC2.mixer RIGHT_I -pin DAC.Tile_228.DAC2 TX
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02 -pin DAC.Tile_228.DAC2.s02 TX -pin DAC.Tile_228.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3 -pin DAC.Tile_228.DAC3.mixer RIGHT_I -pin DAC.Tile_228.DAC3 TX
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03 -pin DAC.Tile_228.DAC3.s03 TX -pin DAC.Tile_228.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1 -pin DAC.Tile_229.DAC1.mixer RIGHT_I -pin DAC.Tile_229.DAC1 TX
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01 -pin DAC.Tile_229.DAC1.s01 TX -pin DAC.Tile_229.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2 -pin DAC.Tile_229.DAC2.mixer RIGHT_I -pin DAC.Tile_229.DAC2 TX
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02 -pin DAC.Tile_229.DAC2.s02 TX -pin DAC.Tile_229.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3 -pin DAC.Tile_229.DAC3.mixer RIGHT_I -pin DAC.Tile_229.DAC3 TX
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03 -pin DAC.Tile_229.DAC3.s03 TX -pin DAC.Tile_229.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
show
# Starting Split Pages                                                  184.05
# NoSplit 26 Comps, 16 Nets 0 NetBundles                                184.05
# End of Split Pages                                                    184.05
# Generating Regions for Page 1:   26 Comps,   16 Nets                  184.05
# Analyze                                                               184.05
# Levelize                                                              184.05
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            184.05
# Nets                                                                  184.05
# Place                                                                 184.05
# PlaceNets                                                             184.05
# SpaceY                                                                184.05
# Track                                                                 184.05
# SpaceX                                                                184.05
# Wire                                                                  184.05
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               184.05
# End of doGenerate                                                     184.05
# Analyze                                                               184.05
# Levelize                                                              184.05
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            184.05
# Nets                                                                  184.05
# Place                                                                 184.05
# PlaceNets                                                             184.05
# SpaceY                                                                184.05
# Track                                                                 184.05
# SpaceX                                                                184.05
# Wire                                                                  184.05
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               184.05
# End of doGenerate                                                     184.05
# Analyze                                                               184.05
# Levelize                                                              184.05
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             184.05
# Nets                                                                  184.05
# Place                                                                 184.05
# PlaceNets                                                             184.05
# SpaceY                                                                184.05
# Track                                                                 184.05
# SpaceX                                                                184.05
# Wire                                                                  184.05
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 184.05
# End of doGenerate                                                     184.05
# End of Generating Regions for Page 1                                  184.05
#CMD scrollpos -100 -30
scrollpos -100 -30
fullfit
scrollpos -250 -495
fullfit
scrollpos -83 -65
scrollpos -83 -65
scrollpos -90 -66
#CMD scrollpos
#R -90 -66
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  190.14
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 190.14
# End of Split Pages                                                    190.14
# Generating Regions for Page 1:   26 Comps,    0 Nets                  190.14
# Analyze                                                               190.14
# Levelize                                                              190.14
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            190.14
# Nets                                                                  190.14
# Place                                                                 190.14
# PlaceNets                                                             190.14
# SpaceY                                                                190.14
# Track                                                                 190.14
# SpaceX                                                                190.17
# Wire                                                                  190.17
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 190.17
# End of doGenerate                                                     190.17
# Analyze                                                               190.17
# Levelize                                                              190.17
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            190.17
# Nets                                                                  190.17
# Place                                                                 190.17
# PlaceNets                                                             190.17
# SpaceY                                                                190.17
# Track                                                                 190.17
# SpaceX                                                                190.17
# Wire                                                                  190.17
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 190.17
# End of doGenerate                                                     190.17
# Analyze                                                               190.17
# Levelize                                                              190.17
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             190.17
# Nets                                                                  190.17
# Place                                                                 190.17
# PlaceNets                                                             190.17
# SpaceY                                                                190.17
# Track                                                                 190.17
# SpaceX                                                                190.17
# Wire                                                                  190.17
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 190.17
# End of doGenerate                                                     190.17
# End of Generating Regions for Page 1                                  190.17
scrollpos -153 -165
zoom -x 0 -y 0 0.5
scrollpos -95 -102
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1 -pin DAC.Tile_228.DAC1.mixer RIGHT_I -pin DAC.Tile_228.DAC1 TX
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01 -pin DAC.Tile_228.DAC1.s01 TX -pin DAC.Tile_228.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2 -pin DAC.Tile_228.DAC2.mixer RIGHT_I -pin DAC.Tile_228.DAC2 TX
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02 -pin DAC.Tile_228.DAC2.s02 TX -pin DAC.Tile_228.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3 -pin DAC.Tile_228.DAC3.mixer RIGHT_I -pin DAC.Tile_228.DAC3 TX
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03 -pin DAC.Tile_228.DAC3.s03 TX -pin DAC.Tile_228.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1 -pin DAC.Tile_229.DAC1.mixer RIGHT_I -pin DAC.Tile_229.DAC1 TX
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01 -pin DAC.Tile_229.DAC1.s01 TX -pin DAC.Tile_229.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2 -pin DAC.Tile_229.DAC2.mixer RIGHT_I -pin DAC.Tile_229.DAC2 TX
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02 -pin DAC.Tile_229.DAC2.s02 TX -pin DAC.Tile_229.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3 -pin DAC.Tile_229.DAC3.mixer RIGHT_I -pin DAC.Tile_229.DAC3 TX
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03 -pin DAC.Tile_229.DAC3.s03 TX -pin DAC.Tile_229.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
show
# Starting Split Pages                                                  190.17
# NoSplit 26 Comps, 16 Nets 0 NetBundles                                190.17
# End of Split Pages                                                    190.17
# Generating Regions for Page 1:   26 Comps,   16 Nets                  190.17
# Analyze                                                               190.17
# Levelize                                                              190.17
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            190.17
# Nets                                                                  190.17
# Place                                                                 190.17
# PlaceNets                                                             190.17
# SpaceY                                                                190.17
# Track                                                                 190.17
# SpaceX                                                                190.17
# Wire                                                                  190.17
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               190.17
# End of doGenerate                                                     190.17
# Analyze                                                               190.17
# Levelize                                                              190.17
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            190.17
# Nets                                                                  190.17
# Place                                                                 190.17
# PlaceNets                                                             190.17
# SpaceY                                                                190.17
# Track                                                                 190.17
# SpaceX                                                                190.17
# Wire                                                                  190.17
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               190.17
# End of doGenerate                                                     190.17
# Analyze                                                               190.17
# Levelize                                                              190.17
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             190.17
# Nets                                                                  190.17
# Place                                                                 190.17
# PlaceNets                                                             190.17
# SpaceY                                                                190.17
# Track                                                                 190.17
# SpaceX                                                                190.17
# Wire                                                                  190.17
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 190.17
# End of doGenerate                                                     190.17
# End of Generating Regions for Page 1                                  190.17
scrollpos 1 1
scrollpos 2 2
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -100 -30
fullfit
scrollpos -90 -66
#CMD scrollpos
#R -90 -66
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  193.34
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 193.34
# End of Split Pages                                                    193.34
# Generating Regions for Page 1:   26 Comps,    0 Nets                  193.34
# Analyze                                                               193.34
# Levelize                                                              193.34
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            193.34
# Nets                                                                  193.34
# Place                                                                 193.34
# PlaceNets                                                             193.34
# SpaceY                                                                193.34
# Track                                                                 193.34
# SpaceX                                                                193.34
# Wire                                                                  193.34
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 193.34
# End of doGenerate                                                     193.34
# Analyze                                                               193.34
# Levelize                                                              193.34
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            193.34
# Nets                                                                  193.34
# Place                                                                 193.34
# PlaceNets                                                             193.34
# SpaceY                                                                193.34
# Track                                                                 193.34
# SpaceX                                                                193.34
# Wire                                                                  193.34
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 193.34
# End of doGenerate                                                     193.34
# Analyze                                                               193.34
# Levelize                                                              193.34
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             193.34
# Nets                                                                  193.34
# Place                                                                 193.34
# PlaceNets                                                             193.34
# SpaceY                                                                193.34
# Track                                                                 193.34
# SpaceX                                                                193.34
# Wire                                                                  193.34
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 193.34
# End of doGenerate                                                     193.34
# End of Generating Regions for Page 1                                  193.34
scrollpos -153 -165
zoom -x 0 -y 0 0.5
scrollpos -95 -102
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1 -pin DAC.Tile_228.DAC1.mixer RIGHT_I -pin DAC.Tile_228.DAC1 TX
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01 -pin DAC.Tile_228.DAC1.s01 TX -pin DAC.Tile_228.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2 -pin DAC.Tile_228.DAC2.mixer RIGHT_I -pin DAC.Tile_228.DAC2 TX
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02 -pin DAC.Tile_228.DAC2.s02 TX -pin DAC.Tile_228.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3 -pin DAC.Tile_228.DAC3.mixer RIGHT_I -pin DAC.Tile_228.DAC3 TX
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03 -pin DAC.Tile_228.DAC3.s03 TX -pin DAC.Tile_228.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1 -pin DAC.Tile_229.DAC1.mixer RIGHT_I -pin DAC.Tile_229.DAC1 TX
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01 -pin DAC.Tile_229.DAC1.s01 TX -pin DAC.Tile_229.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2 -pin DAC.Tile_229.DAC2.mixer RIGHT_I -pin DAC.Tile_229.DAC2 TX
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02 -pin DAC.Tile_229.DAC2.s02 TX -pin DAC.Tile_229.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3 -pin DAC.Tile_229.DAC3.mixer RIGHT_I -pin DAC.Tile_229.DAC3 TX
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03 -pin DAC.Tile_229.DAC3.s03 TX -pin DAC.Tile_229.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
show
# Starting Split Pages                                                  193.38
# NoSplit 26 Comps, 16 Nets 0 NetBundles                                193.38
# End of Split Pages                                                    193.38
# Generating Regions for Page 1:   26 Comps,   16 Nets                  193.38
# Analyze                                                               193.38
# Levelize                                                              193.38
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            193.38
# Nets                                                                  193.38
# Place                                                                 193.38
# PlaceNets                                                             193.38
# SpaceY                                                                193.38
# Track                                                                 193.38
# SpaceX                                                                193.38
# Wire                                                                  193.38
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               193.38
# End of doGenerate                                                     193.38
# Analyze                                                               193.38
# Levelize                                                              193.38
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            193.38
# Nets                                                                  193.38
# Place                                                                 193.38
# PlaceNets                                                             193.38
# SpaceY                                                                193.38
# Track                                                                 193.38
# SpaceX                                                                193.38
# Wire                                                                  193.38
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               193.38
# End of doGenerate                                                     193.38
# Analyze                                                               193.38
# Levelize                                                              193.38
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             193.38
# Nets                                                                  193.38
# Place                                                                 193.38
# PlaceNets                                                             193.38
# SpaceY                                                                193.38
# Track                                                                 193.38
# SpaceX                                                                193.38
# Wire                                                                  193.38
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 193.38
# End of doGenerate                                                     193.38
# End of Generating Regions for Page 1                                  193.38
scrollpos 1 1
scrollpos 2 2
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -100 -30
fullfit
scrollpos -90 -66
#CMD scrollpos
#R -90 -66
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  201.63
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 201.63
# End of Split Pages                                                    201.63
# Generating Regions for Page 1:   26 Comps,    0 Nets                  201.63
# Analyze                                                               201.63
# Levelize                                                              201.63
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            201.63
# Nets                                                                  201.63
# Place                                                                 201.63
# PlaceNets                                                             201.63
# SpaceY                                                                201.63
# Track                                                                 201.63
# SpaceX                                                                201.63
# Wire                                                                  201.63
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 201.63
# End of doGenerate                                                     201.63
# Analyze                                                               201.63
# Levelize                                                              201.63
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            201.63
# Nets                                                                  201.63
# Place                                                                 201.63
# PlaceNets                                                             201.63
# SpaceY                                                                201.63
# Track                                                                 201.63
# SpaceX                                                                201.63
# Wire                                                                  201.63
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 201.63
# End of doGenerate                                                     201.63
# Analyze                                                               201.63
# Levelize                                                              201.63
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             201.63
# Nets                                                                  201.63
# Place                                                                 201.63
# PlaceNets                                                             201.63
# SpaceY                                                                201.63
# Track                                                                 201.63
# SpaceX                                                                201.63
# Wire                                                                  201.63
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 201.63
# End of doGenerate                                                     201.63
# End of Generating Regions for Page 1                                  201.63
scrollpos -153 -165
zoom -x 0 -y 0 0.5
scrollpos -95 -102
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1 -pin DAC.Tile_228.DAC1.mixer RIGHT_I -pin DAC.Tile_228.DAC1 TX
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01 -pin DAC.Tile_228.DAC1.s01 TX -pin DAC.Tile_228.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2 -pin DAC.Tile_228.DAC2.mixer RIGHT_I -pin DAC.Tile_228.DAC2 TX
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02 -pin DAC.Tile_228.DAC2.s02 TX -pin DAC.Tile_228.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3 -pin DAC.Tile_228.DAC3.mixer RIGHT_I -pin DAC.Tile_228.DAC3 TX
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03 -pin DAC.Tile_228.DAC3.s03 TX -pin DAC.Tile_228.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1 -pin DAC.Tile_229.DAC1.mixer RIGHT_I -pin DAC.Tile_229.DAC1 TX
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01 -pin DAC.Tile_229.DAC1.s01 TX -pin DAC.Tile_229.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2 -pin DAC.Tile_229.DAC2.mixer RIGHT_I -pin DAC.Tile_229.DAC2 TX
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02 -pin DAC.Tile_229.DAC2.s02 TX -pin DAC.Tile_229.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3 -pin DAC.Tile_229.DAC3.mixer RIGHT_I -pin DAC.Tile_229.DAC3 TX
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03 -pin DAC.Tile_229.DAC3.s03 TX -pin DAC.Tile_229.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
show
# Starting Split Pages                                                  201.66
# NoSplit 26 Comps, 16 Nets 0 NetBundles                                201.66
# End of Split Pages                                                    201.66
# Generating Regions for Page 1:   26 Comps,   16 Nets                  201.66
# Analyze                                                               201.66
# Levelize                                                              201.66
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            201.66
# Nets                                                                  201.66
# Place                                                                 201.66
# PlaceNets                                                             201.66
# SpaceY                                                                201.66
# Track                                                                 201.66
# SpaceX                                                                201.66
# Wire                                                                  201.66
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               201.66
# End of doGenerate                                                     201.66
# Analyze                                                               201.66
# Levelize                                                              201.66
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            201.66
# Nets                                                                  201.66
# Place                                                                 201.66
# PlaceNets                                                             201.66
# SpaceY                                                                201.66
# Track                                                                 201.66
# SpaceX                                                                201.66
# Wire                                                                  201.66
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               201.66
# End of doGenerate                                                     201.66
# Analyze                                                               201.66
# Levelize                                                              201.66
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             201.66
# Nets                                                                  201.66
# Place                                                                 201.66
# PlaceNets                                                             201.66
# SpaceY                                                                201.66
# Track                                                                 201.66
# SpaceX                                                                201.66
# Wire                                                                  201.66
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 201.66
# End of doGenerate                                                     201.66
# End of Generating Regions for Page 1                                  201.66
scrollpos 1 1
scrollpos 2 2
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -100 -30
fullfit
scrollpos -90 -66
#CMD scrollpos
#R -90 -66
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  204.94
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 204.94
# End of Split Pages                                                    204.94
# Generating Regions for Page 1:   26 Comps,    0 Nets                  204.94
# Analyze                                                               204.94
# Levelize                                                              204.94
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            204.94
# Nets                                                                  204.94
# Place                                                                 204.94
# PlaceNets                                                             204.94
# SpaceY                                                                204.94
# Track                                                                 204.94
# SpaceX                                                                204.94
# Wire                                                                  204.94
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 204.94
# End of doGenerate                                                     204.94
# Analyze                                                               204.94
# Levelize                                                              204.94
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            204.94
# Nets                                                                  204.94
# Place                                                                 204.94
# PlaceNets                                                             204.94
# SpaceY                                                                204.94
# Track                                                                 204.94
# SpaceX                                                                204.94
# Wire                                                                  204.94
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 204.94
# End of doGenerate                                                     204.94
# Analyze                                                               204.94
# Levelize                                                              204.94
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             204.94
# Nets                                                                  204.94
# Place                                                                 204.94
# PlaceNets                                                             204.94
# SpaceY                                                                204.94
# Track                                                                 204.94
# SpaceX                                                                204.94
# Wire                                                                  204.94
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 204.94
# End of doGenerate                                                     204.94
# End of Generating Regions for Page 1                                  204.94
scrollpos -153 -165
zoom -x 0 -y 0 0.5
scrollpos -95 -102
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1 -pin DAC.Tile_228.DAC1.mixer RIGHT_I -pin DAC.Tile_228.DAC1 TX
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01 -pin DAC.Tile_228.DAC1.s01 TX -pin DAC.Tile_228.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2 -pin DAC.Tile_228.DAC2.mixer RIGHT_I -pin DAC.Tile_228.DAC2 TX
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02 -pin DAC.Tile_228.DAC2.s02 TX -pin DAC.Tile_228.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3 -pin DAC.Tile_228.DAC3.mixer RIGHT_I -pin DAC.Tile_228.DAC3 TX
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03 -pin DAC.Tile_228.DAC3.s03 TX -pin DAC.Tile_228.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1 -pin DAC.Tile_229.DAC1.mixer RIGHT_I -pin DAC.Tile_229.DAC1 TX
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01 -pin DAC.Tile_229.DAC1.s01 TX -pin DAC.Tile_229.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2 -pin DAC.Tile_229.DAC2.mixer RIGHT_I -pin DAC.Tile_229.DAC2 TX
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02 -pin DAC.Tile_229.DAC2.s02 TX -pin DAC.Tile_229.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3 -pin DAC.Tile_229.DAC3.mixer RIGHT_I -pin DAC.Tile_229.DAC3 TX
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03 -pin DAC.Tile_229.DAC3.s03 TX -pin DAC.Tile_229.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
show
# Starting Split Pages                                                  204.98
# NoSplit 26 Comps, 16 Nets 0 NetBundles                                204.98
# End of Split Pages                                                    204.98
# Generating Regions for Page 1:   26 Comps,   16 Nets                  204.98
# Analyze                                                               204.98
# Levelize                                                              204.98
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            204.98
# Nets                                                                  204.98
# Place                                                                 204.98
# PlaceNets                                                             204.98
# SpaceY                                                                204.98
# Track                                                                 204.98
# SpaceX                                                                204.98
# Wire                                                                  204.98
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               204.98
# End of doGenerate                                                     204.98
# Analyze                                                               204.98
# Levelize                                                              204.98
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            204.98
# Nets                                                                  204.98
# Place                                                                 204.98
# PlaceNets                                                             204.98
# SpaceY                                                                204.98
# Track                                                                 204.98
# SpaceX                                                                204.98
# Wire                                                                  204.98
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               204.98
# End of doGenerate                                                     204.98
# Analyze                                                               204.98
# Levelize                                                              204.98
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             204.98
# Nets                                                                  204.98
# Place                                                                 204.98
# PlaceNets                                                             204.98
# SpaceY                                                                204.98
# Track                                                                 204.98
# SpaceX                                                                204.98
# Wire                                                                  204.98
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 204.98
# End of doGenerate                                                     204.98
# End of Generating Regions for Page 1                                  204.98
scrollpos 1 1
scrollpos 2 2
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -100 -30
fullfit
scrollpos -90 -66
#CMD scrollpos
#R -90 -66
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  205.58
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 205.58
# End of Split Pages                                                    205.58
# Generating Regions for Page 1:   26 Comps,    0 Nets                  205.58
# Analyze                                                               205.58
# Levelize                                                              205.58
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            205.58
# Nets                                                                  205.58
# Place                                                                 205.58
# PlaceNets                                                             205.58
# SpaceY                                                                205.58
# Track                                                                 205.58
# SpaceX                                                                205.58
# Wire                                                                  205.58
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 205.58
# End of doGenerate                                                     205.58
# Analyze                                                               205.58
# Levelize                                                              205.58
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            205.58
# Nets                                                                  205.58
# Place                                                                 205.58
# PlaceNets                                                             205.58
# SpaceY                                                                205.58
# Track                                                                 205.58
# SpaceX                                                                205.58
# Wire                                                                  205.58
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 205.58
# End of doGenerate                                                     205.58
# Analyze                                                               205.58
# Levelize                                                              205.58
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             205.58
# Nets                                                                  205.58
# Place                                                                 205.58
# PlaceNets                                                             205.58
# SpaceY                                                                205.58
# Track                                                                 205.58
# SpaceX                                                                205.58
# Wire                                                                  205.58
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 205.58
# End of doGenerate                                                     205.58
# End of Generating Regions for Page 1                                  205.58
scrollpos -153 -165
zoom -x 0 -y 0 0.5
scrollpos -95 -102
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1 -pin DAC.Tile_228.DAC1.mixer RIGHT_I -pin DAC.Tile_228.DAC1 TX
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01 -pin DAC.Tile_228.DAC1.s01 TX -pin DAC.Tile_228.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2 -pin DAC.Tile_228.DAC2.mixer RIGHT_I -pin DAC.Tile_228.DAC2 TX
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02 -pin DAC.Tile_228.DAC2.s02 TX -pin DAC.Tile_228.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3 -pin DAC.Tile_228.DAC3.mixer RIGHT_I -pin DAC.Tile_228.DAC3 TX
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03 -pin DAC.Tile_228.DAC3.s03 TX -pin DAC.Tile_228.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1 -pin DAC.Tile_229.DAC1.mixer RIGHT_I -pin DAC.Tile_229.DAC1 TX
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01 -pin DAC.Tile_229.DAC1.s01 TX -pin DAC.Tile_229.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2 -pin DAC.Tile_229.DAC2.mixer RIGHT_I -pin DAC.Tile_229.DAC2 TX
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02 -pin DAC.Tile_229.DAC2.s02 TX -pin DAC.Tile_229.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3 -pin DAC.Tile_229.DAC3.mixer RIGHT_I -pin DAC.Tile_229.DAC3 TX
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03 -pin DAC.Tile_229.DAC3.s03 TX -pin DAC.Tile_229.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
show
# Starting Split Pages                                                  205.58
# NoSplit 26 Comps, 16 Nets 0 NetBundles                                205.58
# End of Split Pages                                                    205.58
# Generating Regions for Page 1:   26 Comps,   16 Nets                  205.58
# Analyze                                                               205.58
# Levelize                                                              205.58
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            205.58
# Nets                                                                  205.58
# Place                                                                 205.58
# PlaceNets                                                             205.58
# SpaceY                                                                205.58
# Track                                                                 205.58
# SpaceX                                                                205.58
# Wire                                                                  205.58
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               205.58
# End of doGenerate                                                     205.58
# Analyze                                                               205.58
# Levelize                                                              205.58
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            205.58
# Nets                                                                  205.58
# Place                                                                 205.58
# PlaceNets                                                             205.58
# SpaceY                                                                205.58
# Track                                                                 205.58
# SpaceX                                                                205.58
# Wire                                                                  205.58
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               205.58
# End of doGenerate                                                     205.58
# Analyze                                                               205.58
# Levelize                                                              205.58
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             205.58
# Nets                                                                  205.58
# Place                                                                 205.58
# PlaceNets                                                             205.58
# SpaceY                                                                205.58
# Track                                                                 205.58
# SpaceX                                                                205.58
# Wire                                                                  205.58
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 205.58
# End of doGenerate                                                     205.58
# End of Generating Regions for Page 1                                  205.58
scrollpos 1 1
scrollpos 2 2
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -100 -30
fullfit
scrollpos -90 -66
#CMD scrollpos
#R -90 -66
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  209.23
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 209.23
# End of Split Pages                                                    209.23
# Generating Regions for Page 1:   26 Comps,    0 Nets                  209.23
# Analyze                                                               209.23
# Levelize                                                              209.23
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            209.23
# Nets                                                                  209.23
# Place                                                                 209.23
# PlaceNets                                                             209.23
# SpaceY                                                                209.23
# Track                                                                 209.23
# SpaceX                                                                209.23
# Wire                                                                  209.23
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 209.23
# End of doGenerate                                                     209.23
# Analyze                                                               209.23
# Levelize                                                              209.23
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            209.23
# Nets                                                                  209.23
# Place                                                                 209.23
# PlaceNets                                                             209.23
# SpaceY                                                                209.23
# Track                                                                 209.23
# SpaceX                                                                209.23
# Wire                                                                  209.23
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 209.23
# End of doGenerate                                                     209.23
# Analyze                                                               209.23
# Levelize                                                              209.23
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             209.23
# Nets                                                                  209.23
# Place                                                                 209.23
# PlaceNets                                                             209.23
# SpaceY                                                                209.23
# Track                                                                 209.23
# SpaceX                                                                209.23
# Wire                                                                  209.23
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 209.23
# End of doGenerate                                                     209.23
# End of Generating Regions for Page 1                                  209.23
scrollpos -153 -165
zoom -x 0 -y 0 0.5
scrollpos -95 -102
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1 -pin DAC.Tile_228.DAC1.mixer RIGHT_I -pin DAC.Tile_228.DAC1 TX
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01 -pin DAC.Tile_228.DAC1.s01 TX -pin DAC.Tile_228.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2 -pin DAC.Tile_228.DAC2.mixer RIGHT_I -pin DAC.Tile_228.DAC2 TX
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02 -pin DAC.Tile_228.DAC2.s02 TX -pin DAC.Tile_228.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3 -pin DAC.Tile_228.DAC3.mixer RIGHT_I -pin DAC.Tile_228.DAC3 TX
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03 -pin DAC.Tile_228.DAC3.s03 TX -pin DAC.Tile_228.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1 -pin DAC.Tile_229.DAC1.mixer RIGHT_I -pin DAC.Tile_229.DAC1 TX
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01 -pin DAC.Tile_229.DAC1.s01 TX -pin DAC.Tile_229.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2 -pin DAC.Tile_229.DAC2.mixer RIGHT_I -pin DAC.Tile_229.DAC2 TX
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02 -pin DAC.Tile_229.DAC2.s02 TX -pin DAC.Tile_229.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3 -pin DAC.Tile_229.DAC3.mixer RIGHT_I -pin DAC.Tile_229.DAC3 TX
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03 -pin DAC.Tile_229.DAC3.s03 TX -pin DAC.Tile_229.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
show
# Starting Split Pages                                                  209.23
# NoSplit 26 Comps, 16 Nets 0 NetBundles                                209.23
# End of Split Pages                                                    209.23
# Generating Regions for Page 1:   26 Comps,   16 Nets                  209.23
# Analyze                                                               209.23
# Levelize                                                              209.23
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            209.23
# Nets                                                                  209.23
# Place                                                                 209.23
# PlaceNets                                                             209.23
# SpaceY                                                                209.23
# Track                                                                 209.23
# SpaceX                                                                209.23
# Wire                                                                  209.23
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               209.23
# End of doGenerate                                                     209.23
# Analyze                                                               209.23
# Levelize                                                              209.23
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            209.23
# Nets                                                                  209.23
# Place                                                                 209.23
# PlaceNets                                                             209.23
# SpaceY                                                                209.23
# Track                                                                 209.23
# SpaceX                                                                209.23
# Wire                                                                  209.23
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               209.23
# End of doGenerate                                                     209.23
# Analyze                                                               209.23
# Levelize                                                              209.23
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             209.23
# Nets                                                                  209.23
# Place                                                                 209.23
# PlaceNets                                                             209.23
# SpaceY                                                                209.23
# Track                                                                 209.23
# SpaceX                                                                209.23
# Wire                                                                  209.23
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 209.23
# End of doGenerate                                                     209.23
# End of Generating Regions for Page 1                                  209.23
scrollpos 1 1
scrollpos 2 2
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -100 -30
fullfit
scrollpos -90 -66
#CMD scrollpos
#R -90 -66
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  212.17
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 212.17
# End of Split Pages                                                    212.17
# Generating Regions for Page 1:   26 Comps,    0 Nets                  212.17
# Analyze                                                               212.17
# Levelize                                                              212.17
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            212.17
# Nets                                                                  212.17
# Place                                                                 212.17
# PlaceNets                                                             212.17
# SpaceY                                                                212.17
# Track                                                                 212.17
# SpaceX                                                                212.17
# Wire                                                                  212.17
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 212.17
# End of doGenerate                                                     212.17
# Analyze                                                               212.17
# Levelize                                                              212.17
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            212.17
# Nets                                                                  212.17
# Place                                                                 212.17
# PlaceNets                                                             212.17
# SpaceY                                                                212.17
# Track                                                                 212.17
# SpaceX                                                                212.17
# Wire                                                                  212.17
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 212.17
# End of doGenerate                                                     212.17
# Analyze                                                               212.17
# Levelize                                                              212.17
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             212.17
# Nets                                                                  212.17
# Place                                                                 212.17
# PlaceNets                                                             212.17
# SpaceY                                                                212.17
# Track                                                                 212.17
# SpaceX                                                                212.17
# Wire                                                                  212.17
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 212.17
# End of doGenerate                                                     212.17
# End of Generating Regions for Page 1                                  212.17
scrollpos -153 -165
zoom -x 0 -y 0 0.5
scrollpos -95 -102
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1 -pin DAC.Tile_228.DAC1.mixer RIGHT_I -pin DAC.Tile_228.DAC1 TX
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01 -pin DAC.Tile_228.DAC1.s01 TX -pin DAC.Tile_228.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2 -pin DAC.Tile_228.DAC2.mixer RIGHT_I -pin DAC.Tile_228.DAC2 TX
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02 -pin DAC.Tile_228.DAC2.s02 TX -pin DAC.Tile_228.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3 -pin DAC.Tile_228.DAC3.mixer RIGHT_I -pin DAC.Tile_228.DAC3 TX
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03 -pin DAC.Tile_228.DAC3.s03 TX -pin DAC.Tile_228.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1 -pin DAC.Tile_229.DAC1.mixer RIGHT_I -pin DAC.Tile_229.DAC1 TX
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01 -pin DAC.Tile_229.DAC1.s01 TX -pin DAC.Tile_229.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2 -pin DAC.Tile_229.DAC2.mixer RIGHT_I -pin DAC.Tile_229.DAC2 TX
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02 -pin DAC.Tile_229.DAC2.s02 TX -pin DAC.Tile_229.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3 -pin DAC.Tile_229.DAC3.mixer RIGHT_I -pin DAC.Tile_229.DAC3 TX
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03 -pin DAC.Tile_229.DAC3.s03 TX -pin DAC.Tile_229.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
show
# Starting Split Pages                                                  212.17
# NoSplit 26 Comps, 16 Nets 0 NetBundles                                212.17
# End of Split Pages                                                    212.17
# Generating Regions for Page 1:   26 Comps,   16 Nets                  212.17
# Analyze                                                               212.17
# Levelize                                                              212.17
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            212.17
# Nets                                                                  212.17
# Place                                                                 212.17
# PlaceNets                                                             212.17
# SpaceY                                                                212.17
# Track                                                                 212.17
# SpaceX                                                                212.17
# Wire                                                                  212.17
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               212.17
# End of doGenerate                                                     212.17
# Analyze                                                               212.17
# Levelize                                                              212.17
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            212.17
# Nets                                                                  212.17
# Place                                                                 212.17
# PlaceNets                                                             212.17
# SpaceY                                                                212.17
# Track                                                                 212.17
# SpaceX                                                                212.17
# Wire                                                                  212.17
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               212.17
# End of doGenerate                                                     212.17
# Analyze                                                               212.17
# Levelize                                                              212.17
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             212.17
# Nets                                                                  212.17
# Place                                                                 212.17
# PlaceNets                                                             212.17
# SpaceY                                                                212.17
# Track                                                                 212.17
# SpaceX                                                                212.17
# Wire                                                                  212.17
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 212.17
# End of doGenerate                                                     212.17
# End of Generating Regions for Page 1                                  212.17
scrollpos 1 1
scrollpos 2 2
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -100 -30
fullfit
scrollpos -90 -66
#CMD scrollpos
#R -90 -66
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  212.73
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 212.73
# End of Split Pages                                                    212.73
# Generating Regions for Page 1:   26 Comps,    0 Nets                  212.73
# Analyze                                                               212.73
# Levelize                                                              212.73
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            212.73
# Nets                                                                  212.73
# Place                                                                 212.73
# PlaceNets                                                             212.73
# SpaceY                                                                212.73
# Track                                                                 212.73
# SpaceX                                                                212.73
# Wire                                                                  212.73
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 212.73
# End of doGenerate                                                     212.73
# Analyze                                                               212.73
# Levelize                                                              212.73
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            212.73
# Nets                                                                  212.73
# Place                                                                 212.73
# PlaceNets                                                             212.73
# SpaceY                                                                212.73
# Track                                                                 212.73
# SpaceX                                                                212.73
# Wire                                                                  212.73
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 212.73
# End of doGenerate                                                     212.73
# Analyze                                                               212.73
# Levelize                                                              212.73
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             212.73
# Nets                                                                  212.73
# Place                                                                 212.73
# PlaceNets                                                             212.73
# SpaceY                                                                212.73
# Track                                                                 212.73
# SpaceX                                                                212.73
# Wire                                                                  212.73
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 212.73
# End of doGenerate                                                     212.73
# End of Generating Regions for Page 1                                  212.73
scrollpos -153 -165
zoom -x 0 -y 0 0.5
scrollpos -95 -102
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1 -pin DAC.Tile_228.DAC1.mixer RIGHT_I -pin DAC.Tile_228.DAC1 TX
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01 -pin DAC.Tile_228.DAC1.s01 TX -pin DAC.Tile_228.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2 -pin DAC.Tile_228.DAC2.mixer RIGHT_I -pin DAC.Tile_228.DAC2 TX
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02 -pin DAC.Tile_228.DAC2.s02 TX -pin DAC.Tile_228.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3 -pin DAC.Tile_228.DAC3.mixer RIGHT_I -pin DAC.Tile_228.DAC3 TX
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03 -pin DAC.Tile_228.DAC3.s03 TX -pin DAC.Tile_228.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1 -pin DAC.Tile_229.DAC1.mixer RIGHT_I -pin DAC.Tile_229.DAC1 TX
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01 -pin DAC.Tile_229.DAC1.s01 TX -pin DAC.Tile_229.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2 -pin DAC.Tile_229.DAC2.mixer RIGHT_I -pin DAC.Tile_229.DAC2 TX
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02 -pin DAC.Tile_229.DAC2.s02 TX -pin DAC.Tile_229.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3 -pin DAC.Tile_229.DAC3.mixer RIGHT_I -pin DAC.Tile_229.DAC3 TX
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03 -pin DAC.Tile_229.DAC3.s03 TX -pin DAC.Tile_229.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
show
# Starting Split Pages                                                  212.73
# NoSplit 26 Comps, 16 Nets 0 NetBundles                                212.73
# End of Split Pages                                                    212.73
# Generating Regions for Page 1:   26 Comps,   16 Nets                  212.73
# Analyze                                                               212.73
# Levelize                                                              212.73
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            212.73
# Nets                                                                  212.73
# Place                                                                 212.73
# PlaceNets                                                             212.73
# SpaceY                                                                212.73
# Track                                                                 212.73
# SpaceX                                                                212.73
# Wire                                                                  212.73
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               212.73
# End of doGenerate                                                     212.73
# Analyze                                                               212.73
# Levelize                                                              212.73
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            212.73
# Nets                                                                  212.73
# Place                                                                 212.73
# PlaceNets                                                             212.73
# SpaceY                                                                212.73
# Track                                                                 212.73
# SpaceX                                                                212.73
# Wire                                                                  212.73
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               212.73
# End of doGenerate                                                     212.73
# Analyze                                                               212.73
# Levelize                                                              212.73
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             212.73
# Nets                                                                  212.73
# Place                                                                 212.73
# PlaceNets                                                             212.73
# SpaceY                                                                212.73
# Track                                                                 212.73
# SpaceX                                                                212.73
# Wire                                                                  212.73
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 212.73
# End of doGenerate                                                     212.73
# End of Generating Regions for Page 1                                  212.73
scrollpos 1 1
scrollpos 2 2
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -100 -30
fullfit
scrollpos -90 -66
#CMD scrollpos
#R -90 -66
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  216.70
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 216.70
# End of Split Pages                                                    216.70
# Generating Regions for Page 1:   26 Comps,    0 Nets                  216.70
# Analyze                                                               216.70
# Levelize                                                              216.70
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            216.70
# Nets                                                                  216.70
# Place                                                                 216.70
# PlaceNets                                                             216.70
# SpaceY                                                                216.70
# Track                                                                 216.70
# SpaceX                                                                216.70
# Wire                                                                  216.70
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 216.70
# End of doGenerate                                                     216.70
# Analyze                                                               216.70
# Levelize                                                              216.70
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            216.70
# Nets                                                                  216.70
# Place                                                                 216.70
# PlaceNets                                                             216.70
# SpaceY                                                                216.70
# Track                                                                 216.70
# SpaceX                                                                216.70
# Wire                                                                  216.70
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 216.70
# End of doGenerate                                                     216.70
# Analyze                                                               216.70
# Levelize                                                              216.70
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             216.70
# Nets                                                                  216.70
# Place                                                                 216.70
# PlaceNets                                                             216.70
# SpaceY                                                                216.70
# Track                                                                 216.70
# SpaceX                                                                216.70
# Wire                                                                  216.70
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 216.70
# End of doGenerate                                                     216.70
# End of Generating Regions for Page 1                                  216.70
scrollpos -153 -165
zoom -x 0 -y 0 0.5
scrollpos -95 -102
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1 -pin DAC.Tile_228.DAC1.mixer RIGHT_I -pin DAC.Tile_228.DAC1 TX
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01 -pin DAC.Tile_228.DAC1.s01 TX -pin DAC.Tile_228.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2 -pin DAC.Tile_228.DAC2.mixer RIGHT_I -pin DAC.Tile_228.DAC2 TX
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02 -pin DAC.Tile_228.DAC2.s02 TX -pin DAC.Tile_228.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3 -pin DAC.Tile_228.DAC3.mixer RIGHT_I -pin DAC.Tile_228.DAC3 TX
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03 -pin DAC.Tile_228.DAC3.s03 TX -pin DAC.Tile_228.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1 -pin DAC.Tile_229.DAC1.mixer RIGHT_I -pin DAC.Tile_229.DAC1 TX
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01 -pin DAC.Tile_229.DAC1.s01 TX -pin DAC.Tile_229.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2 -pin DAC.Tile_229.DAC2.mixer RIGHT_I -pin DAC.Tile_229.DAC2 TX
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02 -pin DAC.Tile_229.DAC2.s02 TX -pin DAC.Tile_229.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3 -pin DAC.Tile_229.DAC3.mixer RIGHT_I -pin DAC.Tile_229.DAC3 TX
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03 -pin DAC.Tile_229.DAC3.s03 TX -pin DAC.Tile_229.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
show
# Starting Split Pages                                                  216.70
# NoSplit 26 Comps, 16 Nets 0 NetBundles                                216.70
# End of Split Pages                                                    216.70
# Generating Regions for Page 1:   26 Comps,   16 Nets                  216.70
# Analyze                                                               216.70
# Levelize                                                              216.70
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            216.70
# Nets                                                                  216.70
# Place                                                                 216.70
# PlaceNets                                                             216.70
# SpaceY                                                                216.70
# Track                                                                 216.70
# SpaceX                                                                216.70
# Wire                                                                  216.70
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               216.70
# End of doGenerate                                                     216.70
# Analyze                                                               216.70
# Levelize                                                              216.70
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            216.70
# Nets                                                                  216.70
# Place                                                                 216.70
# PlaceNets                                                             216.70
# SpaceY                                                                216.70
# Track                                                                 216.70
# SpaceX                                                                216.70
# Wire                                                                  216.70
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               216.70
# End of doGenerate                                                     216.70
# Analyze                                                               216.70
# Levelize                                                              216.70
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             216.70
# Nets                                                                  216.70
# Place                                                                 216.70
# PlaceNets                                                             216.70
# SpaceY                                                                216.70
# Track                                                                 216.70
# SpaceX                                                                216.70
# Wire                                                                  216.70
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 216.70
# End of doGenerate                                                     216.70
# End of Generating Regions for Page 1                                  216.70
scrollpos 1 1
scrollpos 2 2
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -100 -30
fullfit
scrollpos -90 -66
#CMD scrollpos
#R -90 -66
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  216.91
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 216.91
# End of Split Pages                                                    216.91
# Generating Regions for Page 1:   26 Comps,    0 Nets                  216.91
# Analyze                                                               216.91
# Levelize                                                              216.91
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            216.91
# Nets                                                                  216.91
# Place                                                                 216.91
# PlaceNets                                                             216.91
# SpaceY                                                                216.91
# Track                                                                 216.91
# SpaceX                                                                216.91
# Wire                                                                  216.91
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 216.91
# End of doGenerate                                                     216.91
# Analyze                                                               216.91
# Levelize                                                              216.91
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            216.91
# Nets                                                                  216.91
# Place                                                                 216.91
# PlaceNets                                                             216.91
# SpaceY                                                                216.91
# Track                                                                 216.91
# SpaceX                                                                216.91
# Wire                                                                  216.91
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 216.91
# End of doGenerate                                                     216.91
# Analyze                                                               216.91
# Levelize                                                              216.91
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             216.91
# Nets                                                                  216.91
# Place                                                                 216.91
# PlaceNets                                                             216.91
# SpaceY                                                                216.91
# Track                                                                 216.91
# SpaceX                                                                216.91
# Wire                                                                  216.91
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 216.91
# End of doGenerate                                                     216.91
# End of Generating Regions for Page 1                                  216.91
scrollpos -153 -165
zoom -x 0 -y 0 0.5
scrollpos -95 -102
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1 -pin DAC.Tile_228.DAC1.mixer RIGHT_I -pin DAC.Tile_228.DAC1 TX
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01 -pin DAC.Tile_228.DAC1.s01 TX -pin DAC.Tile_228.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2 -pin DAC.Tile_228.DAC2.mixer RIGHT_I -pin DAC.Tile_228.DAC2 TX
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02 -pin DAC.Tile_228.DAC2.s02 TX -pin DAC.Tile_228.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3 -pin DAC.Tile_228.DAC3.mixer RIGHT_I -pin DAC.Tile_228.DAC3 TX
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03 -pin DAC.Tile_228.DAC3.s03 TX -pin DAC.Tile_228.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1 -pin DAC.Tile_229.DAC1.mixer RIGHT_I -pin DAC.Tile_229.DAC1 TX
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01 -pin DAC.Tile_229.DAC1.s01 TX -pin DAC.Tile_229.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2 -pin DAC.Tile_229.DAC2.mixer RIGHT_I -pin DAC.Tile_229.DAC2 TX
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02 -pin DAC.Tile_229.DAC2.s02 TX -pin DAC.Tile_229.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3 -pin DAC.Tile_229.DAC3.mixer RIGHT_I -pin DAC.Tile_229.DAC3 TX
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03 -pin DAC.Tile_229.DAC3.s03 TX -pin DAC.Tile_229.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
show
# Starting Split Pages                                                  216.91
# NoSplit 26 Comps, 16 Nets 0 NetBundles                                216.91
# End of Split Pages                                                    216.91
# Generating Regions for Page 1:   26 Comps,   16 Nets                  216.91
# Analyze                                                               216.91
# Levelize                                                              216.91
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            216.91
# Nets                                                                  216.91
# Place                                                                 216.91
# PlaceNets                                                             216.91
# SpaceY                                                                216.91
# Track                                                                 216.91
# SpaceX                                                                216.91
# Wire                                                                  216.91
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               216.91
# End of doGenerate                                                     216.91
# Analyze                                                               216.91
# Levelize                                                              216.91
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            216.91
# Nets                                                                  216.91
# Place                                                                 216.91
# PlaceNets                                                             216.91
# SpaceY                                                                216.91
# Track                                                                 216.91
# SpaceX                                                                216.91
# Wire                                                                  216.91
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               216.91
# End of doGenerate                                                     216.91
# Analyze                                                               216.91
# Levelize                                                              216.91
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             216.91
# Nets                                                                  216.91
# Place                                                                 216.91
# PlaceNets                                                             216.91
# SpaceY                                                                216.91
# Track                                                                 216.91
# SpaceX                                                                216.91
# Wire                                                                  216.91
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 216.91
# End of doGenerate                                                     216.91
# End of Generating Regions for Page 1                                  216.91
scrollpos 1 1
scrollpos 2 2
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -100 -30
fullfit
scrollpos -90 -66
