[02/14 12:53:01      0s] 
[02/14 12:53:01      0s] Cadence Innovus(TM) Implementation System.
[02/14 12:53:01      0s] Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/14 12:53:01      0s] 
[02/14 12:53:01      0s] Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
[02/14 12:53:01      0s] Options:	-batch -stylus -log /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/postroute -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postroute_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/postroute_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:flow_current dir . db {enc dbs/route.enc_3 counter_16bit {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:innovus_to_quantus} step flow_step:innovus_to_quantus features {} str implementation.postroute.innovus_to_quantus} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/postroute}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:innovus_to_quantus} step flow_step:innovus_to_quantus features {} str implementation.postroute.innovus_to_quantus}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postroute_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3 counter_16bit {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
[02/14 12:53:01      0s] Date:		Sat Feb 14 12:53:01 2026
[02/14 12:53:01      0s] Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.89.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
[02/14 12:53:01      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[02/14 12:53:01      0s] 
[02/14 12:53:01      0s] License:
[02/14 12:53:01      0s] 		[12:53:01.185697] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
[02/14 12:53:01      0s] 
[02/14 12:53:01      0s] 		invs	Innovus Implementation System	25.1	checkout succeeded
[02/14 12:53:01      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[02/14 12:53:17     16s] Memory management switch to non-aggressive memory release mode.
[02/14 12:53:17     16s] 
[02/14 12:53:17     16s] OS Mmap count monitoring thread starts. Limit of OS Mmap count is 65530
[02/14 12:53:17     16s] 
[02/14 12:53:18     16s] 
[02/14 12:53:18     16s] 
[02/14 12:53:21     19s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v25.11-s102_1 (64bit) 08/27/2025 13:03 (Linux 4.18.0-305.el8.x86_64)
[02/14 12:53:26     24s] @(#)CDS: NanoRoute 25.11-s102_1 NR250730-0928/25_11-UB (database version 18.20.674) {superthreading v2.20}
[02/14 12:53:26     24s] @(#)CDS: AAE 25.11-s028 (64bit) 08/27/2025 (Linux 4.18.0-305.el8.x86_64)
[02/14 12:53:26     24s] @(#)CDS: CTE 25.11-s034_1 () Aug 18 2025 08:55:47 ( )
[02/14 12:53:26     24s] @(#)CDS: SYNTECH 25.11-s013_1 () Jul 30 2025 05:18:51 ( )
[02/14 12:53:26     24s] @(#)CDS: CPE v25.11-s029
[02/14 12:53:26     24s] @(#)CDS: IQuantus/TQuantus 24.1.0-s290 (64bit) Sun Jul 20 21:40:56 PDT 2025 (Linux 4.18.0-305.el8.x86_64)
[02/14 12:53:26     24s] @(#)CDS: OA 22.62-p010 Tue Jun 10 08:32:29 2025
[02/14 12:53:26     24s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[02/14 12:53:26     24s] @(#)CDS: RCDB 11.15.0
[02/14 12:53:26     24s] @(#)CDS: STYLUS 25.10-b003_1 (03/20/2025 14:55 PDT)
[02/14 12:53:26     24s] @(#)CDS: IntegrityPlanner-25.11-186 (25.11) (2025-07-16 18:29:01+0800)
[02/14 12:53:26     24s] @(#)CDS: SYNTHESIS_ENGINE 25.11-s095
[02/14 12:53:26     24s] @(#)CDS: TCDB v25.10-b001
[02/14 12:53:26     24s] Create and set the environment variable TMPDIR to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI.

[02/14 12:53:26     24s] Create and set the environment variable TMPDIR to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI.
[02/14 12:53:26     24s] 
[02/14 12:53:26     24s] Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
[02/14 12:53:27     25s] [INFO] Loading Pegasus 24.14 fill procedures
[02/14 12:53:29     27s] Info: Process UID = 93627 / bef74e88-62f4-4e2c-82ab-ab076ab004c1 / feAHljWyXo
[02/14 12:53:33     31s] 
[02/14 12:53:33     31s] **INFO:  MMMC transition support version v31-84 
[02/14 12:53:33     31s] 
[02/14 12:53:33     31s] #@ Processing -execute option
[02/14 12:53:33     31s] @innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postroute_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/postroute_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:flow_current dir . db {enc dbs/route.enc_3 counter_16bit {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:innovus_to_quantus} step flow_step:innovus_to_quantus features {} str implementation.postroute.innovus_to_quantus} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/postroute}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:block_start} step flow_step:block_start features {} str implementation.postroute.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:postroute .steps flow_step:innovus_to_quantus} step flow_step:innovus_to_quantus features {} str implementation.postroute.innovus_to_quantus}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postroute_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3 counter_16bit {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
[02/14 12:53:33     31s] init_flow summary:
[02/14 12:53:33     31s]   Flow script        : 
[02/14 12:53:33     31s]   YAML script        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml
[02/14 12:53:33     31s]   Flow               : flow:flow_current
[02/14 12:53:33     31s]   From               : implementation.postroute.block_start
[02/14 12:53:33     31s]   To                 : implementation.postroute.innovus_to_quantus
[02/14 12:53:33     31s]   Top directory      : /nethome/dkhalil8/InnovateECE/RTL2GDS/design
[02/14 12:53:33     31s]   Working directory  : .
[02/14 12:53:33     31s]   Starting database  : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3
[02/14 12:53:33     31s]   Run tag            : 
[02/14 12:53:33     31s]   Branch name        : 
[02/14 12:53:33     31s]   Metrics file       : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/postroute_3
[02/14 12:53:33     31s]   Status file        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/postroute_3
[02/14 12:53:33     31s] reading previous metrics...
[02/14 12:53:34     32s] Sourcing flow scripts...
[02/14 12:53:35     33s] Sourcing flow scripts done.
[02/14 12:53:35     33s] Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
[02/14 12:53:35     33s] #@ Begin verbose flow_step activate_views
[02/14 12:53:35     33s] @flow 2: apply {{} {
[02/14 12:53:35     33s]     set db [get_db flow_starting_db]
[02/14 12:53:35     33s]     set flow [lindex [get_db flow_hier_path] end]
[02/14 12:53:35     33s]     set setup_views [get_feature -obj $flow setup_views]
[02/14 12:53:35     33s]     set hold_views [get_feature -obj $flow hold_views]
[02/14 12:53:35     33s]     set leakage_view [get_feature -obj $flow leakage_view]
[02/14 12:53:35     33s]     set dynamic_view [get_feature -obj $flow dynamic_view]
[02/14 12:53:35     33s]   
[02/14 12:53:35     33s]     if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
[02/14 12:53:35     33s]       #- use read_db args for DB types and set_analysis_views for TCL
[02/14 12:53:35     33s]       if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
[02/14 12:53:35     33s]         set cmd "set_analysis_view"
[02/14 12:53:35     33s]         if {$setup_views ne ""} {
[02/14 12:53:35     33s]           append cmd " -setup [list $setup_views]"
[02/14 12:53:35     33s]         } else {
[02/14 12:53:35     33s]           append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
[02/14 12:53:35     33s]         }
[02/14 12:53:35     33s]         if {$hold_views ne ""} {
[02/14 12:53:35     33s]           append cmd " -hold [list $hold_views]"
[02/14 12:53:35     33s]         } else {
[02/14 12:53:35     33s]           append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
[02/14 12:53:35     33s]         }
[02/14 12:53:35     33s]         if {$leakage_view ne ""} {
[02/14 12:53:35     33s]           append cmd " -leakage [list $leakage_view]"
[02/14 12:53:35     33s]         } else {
[02/14 12:53:35     33s]           if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
[02/14 12:53:35     33s]             append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
[02/14 12:53:35     33s]           }
[02/14 12:53:35     33s]         }
[02/14 12:53:35     33s]         if {$dynamic_view ne ""} {
[02/14 12:53:35     33s]           append cmd " -dynamic [list $dynamic_view]"
[02/14 12:53:35     33s]         } else {
[02/14 12:53:35     33s]           if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
[02/14 12:53:35     33s]             append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
[02/14 12:53:35     33s]           }
[02/14 12:53:35     33s]         }
[02/14 12:53:35     33s]         eval $cmd
[02/14 12:53:35     33s]       } elseif {[llength [get_db analysis_views]] == 0} {
[02/14 12:53:35     33s]         set cmd "set_flowkit_read_db_args"
[02/14 12:53:35     33s]         if {$setup_views ne ""} {
[02/14 12:53:35     33s]           append cmd " -setup_views [list $setup_views]"
[02/14 12:53:35     33s]         }
[02/14 12:53:35     33s]         if {$hold_views ne ""} {
[02/14 12:53:35     33s]           append cmd " -hold_views [list $hold_views]"
[02/14 12:53:35     33s]         }
[02/14 12:53:35     33s]         if {$leakage_view ne ""} {
[02/14 12:53:35     33s]           append cmd " -leakage_view [list $leakage_view]"
[02/14 12:53:35     33s]         }
[02/14 12:53:35     33s]         if {$dynamic_view ne ""} {
[02/14 12:53:35     33s]           append cmd " -dynamic_view [list $dynamic_view]"
[02/14 12:53:35     33s]         }
[02/14 12:53:35     33s]         eval $cmd
[02/14 12:53:35     33s]       } else {
[02/14 12:53:35     33s]       }
[02/14 12:53:35     33s]     }
[02/14 12:53:35     33s]   }}
[02/14 12:53:35     33s] #@ End verbose flow_step activate_views
[02/14 12:53:35     33s] #@ Begin verbose flow_step init_mcpu
[02/14 12:53:35     33s] @flow 2: apply {{} {
[02/14 12:53:35     33s]     # Multi host/cpu attributes
[02/14 12:53:35     33s]     #-----------------------------------------------------------------------------
[02/14 12:53:35     33s]     # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
[02/14 12:53:35     33s]     # the specified dist script.  This connects the number of CPUs being reserved
[02/14 12:53:35     33s]     # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
[02/14 12:53:35     33s]     # a typical environment variable exported by distribution platforms and is
[02/14 12:53:35     33s]     # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
[02/14 12:53:35     33s]     if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
[02/14 12:53:35     33s]       set max_cpus $::env(FLOWTOOL_NUM_CPUS)
[02/14 12:53:35     33s]     } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
[02/14 12:53:35     33s]       set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
[02/14 12:53:35     33s]     } else {
[02/14 12:53:35     33s]       set max_cpus 1
[02/14 12:53:35     33s]     }
[02/14 12:53:35     33s]     switch -glob [get_db program_short_name] {
[02/14 12:53:35     33s]       default       {}
[02/14 12:53:35     33s]       joules*       -
[02/14 12:53:35     33s]       genus*        -
[02/14 12:53:35     33s]       innovus*      -
[02/14 12:53:35     33s]       tempus*       -
[02/14 12:53:35     33s]       voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
[02/14 12:53:35     33s]     }
[02/14 12:53:35     33s] if {[get_feature opt_signoff]} {
[02/14 12:53:35     33s]       if {[is_flow -inside flow:opt_signoff]} {
[02/14 12:53:35     33s]         set_multi_cpu_usage -verbose -remote_host 1
[02/14 12:53:35     33s]         set_multi_cpu_usage -verbose -cpu_per_remote_host 16
[02/14 12:53:35     33s]         set_distributed_hosts -local
[02/14 12:53:35     33s]       }
[02/14 12:53:35     33s] }
[02/14 12:53:35     33s]   }}
[02/14 12:53:35     33s] set_multi_cpu_usage -local_cpu 1
[02/14 12:53:35     33s] #@ End verbose flow_step init_mcpu
[02/14 12:53:35     33s] End steps for plugin point Cadence.plugin.flowkit.read_db.pre
[02/14 12:53:35     33s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/14 12:53:36     33s] #% Begin load design ... (date=02/14 12:53:35, mem=2141.7M)
[02/14 12:53:37     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:53:37     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:53:37     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:53:37     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:53:37     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:53:37     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:53:38     35s] **WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
[02/14 12:53:38     35s] ##  Process: 130           (User Set)               
[02/14 12:53:38     35s] ##     Node: (not set)                           
[02/14 12:53:38     35s] 
[02/14 12:53:38     35s] ##  Check design process and node:  
[02/14 12:53:38     35s] ##  Design tech node is not set.
[02/14 12:53:38     35s] 
[02/14 12:53:38     35s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[02/14 12:53:38     35s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/14 12:53:38     35s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[02/14 12:53:38     35s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
[02/14 12:53:38     35s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
[02/14 12:53:38     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:53:38     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:53:38     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:53:38     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:53:38     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:53:38     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:53:38     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:53:38     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:53:38     35s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:53:38     35s] Loading design 'counter_16bit' saved by 'Innovus' '25.11-s102_1' on 'Sat Feb 14 12:52:25 2026'.
[02/14 12:53:38     35s] Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
[02/14 12:53:39     36s] Read 109 cells in library 'sky130_tt_1.8_25' 
[02/14 12:53:39     36s] Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
[02/14 12:53:39     36s] Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
[02/14 12:53:39     36s] Ending "PreSetAnalysisView" (total cpu=0:00:00.6, real=0:00:01.0, peak res=2214.4M, current mem=2150.6M)
[02/14 12:53:39     36s] 
[02/14 12:53:39     36s] Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/libs/lef/sky130_scl_9T.tlef ...
[02/14 12:53:39     36s] 
[02/14 12:53:39     36s] Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/libs/lef/sky130_scl_9T.lef ...
[02/14 12:53:39     36s] Set DBUPerIGU to M2 pitch 460.
[02/14 12:53:39     36s] 
[02/14 12:53:39     36s] Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
[02/14 12:53:39     36s] **WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-200' for more detail.
[02/14 12:53:39     36s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[02/14 12:53:39     36s] To increase the message display limit, refer to the product command reference manual.
[02/14 12:53:39     36s] **WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:53:39     36s] Type 'man IMPLF-201' for more detail.
[02/14 12:53:39     36s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[02/14 12:53:39     36s] To increase the message display limit, refer to the product command reference manual.
[02/14 12:53:39     36s] 
[02/14 12:53:39     36s] ##  Check design process and node:  
[02/14 12:53:39     36s] ##  Design tech node is not set.
[02/14 12:53:39     36s] 
[02/14 12:53:39     36s] Loading view definition file from /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/viewDefinition.tcl
[02/14 12:53:39     36s] % Begin Load netlist data ... (date=02/14 12:53:39, mem=2159.2M)
[02/14 12:53:39     36s] *** Begin netlist parsing (mem=2159.2M) ***
[02/14 12:53:39     36s] Created 110 new cells from 2 timing libraries.
[02/14 12:53:39     36s] Reading netlist ...
[02/14 12:53:39     36s] Backslashed names will retain backslash and a trailing blank character.
[02/14 12:53:39     36s] Reading verilogBinary netlist '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.v.bin'
[02/14 12:53:39     36s] 
[02/14 12:53:39     36s] *** Memory Usage v#1 (Current mem = 2166.934M, initial mem = 944.594M) ***
[02/14 12:53:39     36s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2167.1M) ***
[02/14 12:53:39     36s] % End Load netlist data ... (date=02/14 12:53:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=2167.1M, current mem=2167.1M)
[02/14 12:53:39     36s] Top level cell is counter_16bit.
[02/14 12:53:39     36s] Hooked 110 DB cells to tlib cells.
[02/14 12:53:39     36s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2169.6M, current mem=2169.6M)
[02/14 12:53:39     36s] Starting recursive module instantiation check.
[02/14 12:53:39     36s] No recursion found.
[02/14 12:53:39     36s] Building hierarchical netlist for Cell counter_16bit ...
[02/14 12:53:39     36s] ***** UseNewTieNetMode *****.
[02/14 12:53:39     36s] *** Netlist is unique.
[02/14 12:53:39     36s] Setting Std. cell height to 4140 DBU (smallest netlist inst).
[02/14 12:53:39     36s] ** info: there are 119 modules.
[02/14 12:53:39     36s] ** info: there are 182 stdCell insts.
[02/14 12:53:39     36s] ** info: there are 182 stdCell insts with at least one signal pin.
[02/14 12:53:39     36s] 
[02/14 12:53:39     36s] *** Memory Usage v#1 (Current mem = 2197.254M, initial mem = 944.594M) ***
[02/14 12:53:39     36s] *info: set bottom ioPad orient R0
[02/14 12:53:39     36s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/14 12:53:39     36s] Type 'man IMPFP-3961' for more detail.
[02/14 12:53:39     36s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/14 12:53:39     36s] Type 'man IMPFP-3961' for more detail.
[02/14 12:53:39     36s] Start create_tracks
[02/14 12:53:39     36s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[02/14 12:53:39     36s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[02/14 12:53:39     36s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[02/14 12:53:39     36s] Loading preference file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/gui.pref.tcl ...
[02/14 12:53:40     36s] **WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
[02/14 12:53:40     36s] ##  Process: 130           (User Set)               
[02/14 12:53:40     36s] ##     Node: (not set)                           
[02/14 12:53:40     36s] 
[02/14 12:53:40     36s] ##  Check design process and node:  
[02/14 12:53:40     36s] ##  Design tech node is not set.
[02/14 12:53:40     36s] 
[02/14 12:53:40     36s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[02/14 12:53:40     36s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/14 12:53:40     36s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[02/14 12:53:40     36s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
[02/14 12:53:40     36s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
[02/14 12:53:40     36s] Effort level <high> specified for tdgp_reg2reg_default path_group
[02/14 12:53:40     36s] Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
[02/14 12:53:40     36s] Change floorplan default-technical-site to 'CoreSite'.
[02/14 12:53:40     37s] Extraction setup Delayed 
[02/14 12:53:40     37s] *Info: initialize multi-corner CTS.
[02/14 12:53:40     37s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2494.0M, current mem=2216.3M)
[02/14 12:53:40     37s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:53:40     37s] 
[02/14 12:53:40     37s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[02/14 12:53:40     37s] Summary for sequential cells identification: 
[02/14 12:53:40     37s]   Identified SBFF number: 16
[02/14 12:53:40     37s]   Identified MBFF number: 0
[02/14 12:53:40     37s]   Identified SB Latch number: 2
[02/14 12:53:40     37s]   Identified MB Latch number: 0
[02/14 12:53:40     37s]   Not identified SBFF number: 0
[02/14 12:53:40     37s]   Not identified MBFF number: 0
[02/14 12:53:40     37s]   Not identified SB Latch number: 0
[02/14 12:53:40     37s]   Not identified MB Latch number: 0
[02/14 12:53:40     37s]   Number of sequential cells which are not FFs: 1
[02/14 12:53:40     37s] 
[02/14 12:53:40     37s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[02/14 12:53:40     37s] Total number of combinational cells: 87
[02/14 12:53:40     37s] Total number of sequential cells: 19
[02/14 12:53:40     37s] Total number of tristate cells: 3
[02/14 12:53:40     37s] Total number of level shifter cells: 0
[02/14 12:53:40     37s] Total number of power gating cells: 0
[02/14 12:53:40     37s] Total number of isolation cells: 0
[02/14 12:53:40     37s] Total number of power switch cells: 0
[02/14 12:53:40     37s] Total number of pulse generator cells: 0
[02/14 12:53:40     37s] Total number of always on buffers: 0
[02/14 12:53:40     37s] Total number of retention cells: 0
[02/14 12:53:40     37s] Total number of physical cells: 0
[02/14 12:53:40     37s] List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
[02/14 12:53:40     37s] Total number of usable buffers: 7
[02/14 12:53:40     37s] List of unusable buffers:
[02/14 12:53:40     37s] Total number of unusable buffers: 0
[02/14 12:53:40     37s] List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
[02/14 12:53:40     37s] Total number of usable inverters: 9
[02/14 12:53:40     37s] List of unusable inverters:
[02/14 12:53:40     37s] Total number of unusable inverters: 0
[02/14 12:53:40     37s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
[02/14 12:53:40     37s] Total number of identified usable delay cells: 4
[02/14 12:53:40     37s] List of identified unusable delay cells:
[02/14 12:53:40     37s] Total number of identified unusable delay cells: 0
[02/14 12:53:40     37s] 
[02/14 12:53:40     37s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:53:40     37s] 
[02/14 12:53:40     37s] TimeStamp Deleting Cell Server End ...
[02/14 12:53:40     37s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2493.1M, current mem=2493.1M)
[02/14 12:53:40     37s] 
[02/14 12:53:40     37s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[02/14 12:53:40     37s] Summary for sequential cells identification: 
[02/14 12:53:40     37s]   Identified SBFF number: 16
[02/14 12:53:40     37s]   Identified MBFF number: 0
[02/14 12:53:40     37s]   Identified SB Latch number: 2
[02/14 12:53:40     37s]   Identified MB Latch number: 0
[02/14 12:53:40     37s]   Not identified SBFF number: 0
[02/14 12:53:40     37s]   Not identified MBFF number: 0
[02/14 12:53:40     37s]   Not identified SB Latch number: 0
[02/14 12:53:40     37s]   Not identified MB Latch number: 0
[02/14 12:53:40     37s]   Number of sequential cells which are not FFs: 1
[02/14 12:53:40     37s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:53:40     37s]    : PowerDomain = none : Weighted F : unweighted  = 35.60 (1.000) with rcCorner = 0
[02/14 12:53:40     37s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:53:40     37s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:53:40     37s]    : PowerDomain = none : Weighted F : unweighted  = 35.60 (1.000) with rcCorner = 0
[02/14 12:53:40     37s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:53:40     37s] 
[02/14 12:53:40     37s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[02/14 12:53:40     37s] 
[02/14 12:53:40     37s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:53:40     37s] 
[02/14 12:53:40     37s] TimeStamp Deleting Cell Server End ...
[02/14 12:53:40     37s] Reading floorplan file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.fp.gz (mem = 2494.3M).
[02/14 12:53:40     37s] % Begin Load floorplan data ... (date=02/14 12:53:40, mem=2495.4M)
[02/14 12:53:41     37s] *info: reset 203 existing net BottomPreferredLayer and AvoidDetour
[02/14 12:53:41     37s] Deleting old partition specification.
[02/14 12:53:41     37s] Set FPlanBox to (0 0 1025800 1301800)
[02/14 12:53:41     37s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/14 12:53:41     37s] Type 'man IMPFP-3961' for more detail.
[02/14 12:53:41     37s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/14 12:53:41     37s] Type 'man IMPFP-3961' for more detail.
[02/14 12:53:41     37s]  ... processed partition successfully.
[02/14 12:53:41     37s] Reading binary special route file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.fp.spr.gz (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:52:23 2026, version: 1)
[02/14 12:53:41     37s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2496.7M, current mem=2496.7M)
[02/14 12:53:41     37s] There are 1 nets with weight being set
[02/14 12:53:41     37s] There are 1 nets with bottomPreferredRoutingLayer being set
[02/14 12:53:41     37s] There are 4 nets with avoidDetour being set
[02/14 12:53:41     37s] Extracting standard cell pins and blockage ...... 
[02/14 12:53:41     37s] Pin and blockage extraction finished
[02/14 12:53:41     37s] Delete all existing relative floorplan constraints.
[02/14 12:53:41     37s] % End Load floorplan data ... (date=02/14 12:53:41, total cpu=0:00:00.1, real=0:00:01.0, peak res=2497.7M, current mem=2497.7M)
[02/14 12:53:41     37s] Reading congestion map file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.route.congmap.gz ...
[02/14 12:53:41     37s] % Begin Load SymbolTable ... (date=02/14 12:53:41, mem=2497.7M)
[02/14 12:53:41     37s] Suppress "**WARN ..." messages.
[02/14 12:53:41     37s] routingBox: (0 0) (1025800 1301800)
[02/14 12:53:41     37s] coreBox:    (29900 29900) (995900 1271900)
[02/14 12:53:41     37s] Un-suppress "**WARN ..." messages.
[02/14 12:53:41     37s] % End Load SymbolTable ... (date=02/14 12:53:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=2500.1M, current mem=2500.1M)
[02/14 12:53:41     37s] Loading place ...
[02/14 12:53:41     37s] % Begin Load placement data ... (date=02/14 12:53:41, mem=2500.1M)
[02/14 12:53:41     37s] Reading placement file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.place.gz.
[02/14 12:53:41     37s] ** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:52:24 2026, version# 2) ...
[02/14 12:53:41     37s] Read Views for adaptive view pruning ...
[02/14 12:53:41     37s] Read 0 views from Binary DB for adaptive view pruning
[02/14 12:53:41     37s] *** applyConnectGlobalNets disabled.
[02/14 12:53:41     37s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2501.7M) ***
[02/14 12:53:41     37s] Total net length = 1.958e+04 (8.519e+03 1.106e+04) (ext = 1.229e+04)
[02/14 12:53:41     37s] % End Load placement data ... (date=02/14 12:53:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=2502.1M, current mem=2501.7M)
[02/14 12:53:41     37s] Reading PG file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Sat Feb 14 12:52:24 2026)
[02/14 12:53:41     37s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2502.0M) ***
[02/14 12:53:41     37s] % Begin Load routing data ... (date=02/14 12:53:41, mem=2502.0M)
[02/14 12:53:41     37s] Reading routing file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.route.gz.
[02/14 12:53:42     37s] Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:52:24 2026 Format: 23.1) ...
[02/14 12:53:42     37s] *** Total 203 nets are successfully restored.
[02/14 12:53:42     37s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2503.1M) ***
[02/14 12:53:42     38s] % End Load routing data ... (date=02/14 12:53:42, total cpu=0:00:00.0, real=0:00:01.0, peak res=2503.1M, current mem=2502.3M)
[02/14 12:53:42     38s] TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[02/14 12:53:42     38s] Reading property file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.prop
[02/14 12:53:42     38s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2505.4M) ***
[02/14 12:53:42     38s] Reading dirtyarea snapshot file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.db.da.gz (Create by Innovus v25.11-s102_1 on Sat Feb 14 12:52:24 2026, version: 8).
[02/14 12:53:42     38s] Change floorplan default-technical-site to 'CoreSite'.
[02/14 12:53:42     38s] eee: Design meta data check started
[02/14 12:53:42     38s] Loading preRoute extraction data from directory '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/extraction/' ...
[02/14 12:53:42     38s] eee: Design meta data check completed
[02/14 12:53:42     38s] Extraction setup Started for TopCell counter_16bit 
[02/14 12:53:42     38s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[02/14 12:53:42     38s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[02/14 12:53:42     38s] eee: __QRC_SADV_USE_LE__ is set 0
[02/14 12:53:43     38s] Generating auto layer map file.
[02/14 12:53:43     38s] eee: cut Layer Id 33 mapped to tech Id 6 of Layer mcon 
[02/14 12:53:43     38s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[02/14 12:53:43     38s] eee:       33	    mcon	        6	       mcon	Via            
[02/14 12:53:43     38s] eee:        1	    met1	        7	     metal1	Metal          
[02/14 12:53:43     38s] eee:       34	     via	        8	       via1	Via            
[02/14 12:53:43     38s] eee:        2	    met2	        9	     metal2	Metal          
[02/14 12:53:43     38s] eee:       35	    via2	       10	       via2	Via            
[02/14 12:53:43     38s] eee:        3	    met3	       11	     metal3	Metal          
[02/14 12:53:43     38s] eee:       36	    via3	       12	       via3	Via            
[02/14 12:53:43     38s] eee:        4	    met4	       13	     metal4	Metal          
[02/14 12:53:43     38s] eee:       37	    via4	       14	       via4	Via            
[02/14 12:53:43     38s] eee:        5	    met5	       15	     metal5	Metal          
[02/14 12:53:43     38s] eee: TechFile: /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/libs/mmmc/Nominal_25C/qrcTechFile
[02/14 12:53:43     38s] eee: HoWee  : 0 0 0 0 0 
[02/14 12:53:43     38s] eee: Erosn  : 0 0 0 0 0 
[02/14 12:53:43     38s] eee: nrColor: 0 0 0 0 0 
[02/14 12:53:43     38s] eee: Save / Restore of RC patterns enabled 
[02/14 12:53:43     38s] eee: Pattern meta data check started
[02/14 12:53:43     38s] eee: Pattern meta data check completed
[02/14 12:53:43     38s] eee: Pattern data restore started
[02/14 12:53:43     38s] Loading preRoute extracted patterns from file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.techData.gz' ...
[02/14 12:53:43     38s] eee: Pattern data restore completed
[02/14 12:53:43     38s] Completed (cpu: 0:00:00.3 real: 0:00:01.0)
[02/14 12:53:43     38s] Set Shrink Factor to 1.00000
[02/14 12:53:43     38s] eee: escapedRCCornerName (Nominal_25C)
[02/14 12:53:43     38s] Summary of Active RC-Corners : 
[02/14 12:53:43     38s]  
[02/14 12:53:43     38s]  Analysis View: tt_v1.8_25C_Nominal_25_func
[02/14 12:53:43     38s]     RC-Corner Name        : Nominal_25C
[02/14 12:53:43     38s]     RC-Corner Index       : 0
[02/14 12:53:43     38s]     RC-Corner Temperature : 25 Celsius
[02/14 12:53:43     38s]     RC-Corner Cap Table   : ''
[02/14 12:53:43     38s]     RC-Corner PreRoute Res Factor         : 1
[02/14 12:53:43     38s]     RC-Corner PreRoute Cap Factor         : 1
[02/14 12:53:43     38s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/14 12:53:43     38s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/14 12:53:43     38s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/14 12:53:43     38s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/14 12:53:43     38s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/14 12:53:43     38s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[02/14 12:53:43     38s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[02/14 12:53:43     38s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[02/14 12:53:43     38s]     RC-Corner Technology file: '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/libs/mmmc/Nominal_25C/qrcTechFile'
[02/14 12:53:43     38s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[02/14 12:53:43     38s] eee: Grid density data restore started
[02/14 12:53:43     38s] eee: Grid density data restore completed
[02/14 12:53:43     38s] eee: pegSigSF=1.070000
[02/14 12:53:43     38s] Restored Grid density data
[02/14 12:53:43     38s] eee: Blockage data restore started... [02/14 12:53:43     38s] Initializing multi-corner resistance tables ...
completed.
[02/14 12:53:43     38s] eee: Grid unit RC data restore started
[02/14 12:53:43     38s] eee:     Restore started for corner Nominal_25C
[02/14 12:53:43     38s] eee:         Current session: Nominal_25C Tech: /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/libs/mmmc/Nominal_25C/qrcTechFile 25.000000 1.000000 1.000000 
[02/14 12:53:43     38s] eee:         Saved   session: Nominal_25C Tech: /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/libs/mmmc/Nominal_25C/qrcTechFile 25.000000 1.000000 1.000000 
[02/14 12:53:43     38s] eee:     Restore completed for corner Nominal_25C
[02/14 12:53:43     38s] eee: Grid unit RC data restore completed
[02/14 12:53:43     38s] eee: l=1 avDens=0.103924 usedTrk=7248.733865 availTrk=69750.000000 sigTrk=7248.733865
[02/14 12:53:43     38s] eee: l=2 avDens=0.016458 usedTrk=271.060604 availTrk=16470.000000 sigTrk=271.060604
[02/14 12:53:43     38s] eee: l=3 avDens=0.023201 usedTrk=207.852850 availTrk=8958.688525 sigTrk=207.852850
[02/14 12:53:43     38s] eee: l=4 avDens=0.026082 usedTrk=1399.344180 availTrk=53651.707317 sigTrk=1399.344180
[02/14 12:53:43     38s] eee: l=5 avDens=0.157086 usedTrk=1421.497995 availTrk=9049.180328 sigTrk=1421.497995
[02/14 12:53:43     38s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:53:43     38s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[02/14 12:53:43     38s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.263221 uaWl=1.000000 uaWlH=0.020300 aWlH=0.000000 lMod=0 pMax=0.821400 pMod=82 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/14 12:53:43     38s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[02/14 12:53:43     38s] eee: Metal Layers Info:
[02/14 12:53:43     38s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:53:43     38s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/14 12:53:43     38s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:53:43     38s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[02/14 12:53:43     38s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[02/14 12:53:43     38s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[02/14 12:53:43     38s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[02/14 12:53:43     38s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[02/14 12:53:43     38s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:53:43     38s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[02/14 12:53:43     38s] eee: +-----------------------NDR Info-----------------------+
[02/14 12:53:43     38s] eee: NDR Count = 0, Fake NDR = 0
[02/14 12:53:43     38s] Restore PreRoute all RC Grid data successful.[02/14 12:53:43     38s] Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
[02/14 12:53:43     38s] Start generating vias ..
### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1 timing=1 sns=1 ppa_info=1
[02/14 12:53:43     38s] #Skip building auto via since it is not turned on.
[02/14 12:53:43     38s] Extracting standard cell pins and blockage ...... 
[02/14 12:53:43     38s] Pin and blockage extraction finished
[02/14 12:53:43     38s] Via generation completed.
[02/14 12:53:43     38s] % Begin Load power constraints ... (date=02/14 12:53:43, mem=2522.6M)
[02/14 12:53:43     38s] source /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit_power_constraints.tcl
[02/14 12:53:43     38s] 'set_default_switching_activity' finished successfully.
[02/14 12:53:43     39s] % End Load power constraints ... (date=02/14 12:53:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=2544.4M, current mem=2544.4M)
[02/14 12:53:43     39s] % Begin load AAE data ... (date=02/14 12:53:43, mem=2556.1M)
[02/14 12:53:44     39s] **WARN: (IMPESI-3505):	set_db delaycal_eng_enablePrePlacedFlow false (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[02/14 12:53:44     39s] AAE DB initialization (MEM=2573.910156 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/14 12:53:44     39s] % End load AAE data ... (date=02/14 12:53:44, total cpu=0:00:00.6, real=0:00:01.0, peak res=2574.4M, current mem=2574.4M)
[02/14 12:53:44     39s] Restoring CCOpt config...
[02/14 12:53:44     39s] 
[02/14 12:53:44     39s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[02/14 12:53:44     39s] Summary for sequential cells identification: 
[02/14 12:53:44     39s]   Identified SBFF number: 16
[02/14 12:53:44     39s]   Identified MBFF number: 0
[02/14 12:53:44     39s]   Identified SB Latch number: 2
[02/14 12:53:44     39s]   Identified MB Latch number: 0
[02/14 12:53:44     39s]   Not identified SBFF number: 0
[02/14 12:53:44     39s]   Not identified MBFF number: 0
[02/14 12:53:44     39s]   Not identified SB Latch number: 0
[02/14 12:53:44     39s]   Not identified MB Latch number: 0
[02/14 12:53:44     39s]   Number of sequential cells which are not FFs: 1
[02/14 12:53:44     39s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:53:44     39s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:53:44     39s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:53:44     39s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:53:44     39s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:53:44     39s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:53:44     39s] 
[02/14 12:53:44     39s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[02/14 12:53:44     39s]   Extracting original clock gating for core_clock...
[02/14 12:53:44     39s]     clock_tree core_clock contains 16 sinks and 0 clock gates.
[02/14 12:53:44     39s]   Extracting original clock gating for core_clock done.
[02/14 12:53:44     39s]   The skew group core_clock/func was created. It contains 16 sinks and 1 sources.
[02/14 12:53:44     39s]   The skew group core_clock/func was created. It contains 16 sinks and 1 sources.
[02/14 12:53:44     39s] Restoring CCOpt config done.
[02/14 12:53:44     39s] 
[02/14 12:53:44     39s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:53:44     39s] 
[02/14 12:53:44     39s] TimeStamp Deleting Cell Server End ...
[02/14 12:53:44     39s] 
[02/14 12:53:44     39s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[02/14 12:53:44     39s] Summary for sequential cells identification: 
[02/14 12:53:44     39s]   Identified SBFF number: 16
[02/14 12:53:44     39s]   Identified MBFF number: 0
[02/14 12:53:44     39s]   Identified SB Latch number: 2
[02/14 12:53:44     39s]   Identified MB Latch number: 0
[02/14 12:53:44     39s]   Not identified SBFF number: 0
[02/14 12:53:44     39s]   Not identified MBFF number: 0
[02/14 12:53:44     39s]   Not identified SB Latch number: 0
[02/14 12:53:44     39s]   Not identified MB Latch number: 0
[02/14 12:53:44     39s]   Number of sequential cells which are not FFs: 1
[02/14 12:53:44     39s] Total number of combinational cells: 87
[02/14 12:53:44     39s] Total number of sequential cells: 19
[02/14 12:53:44     39s] Total number of tristate cells: 3
[02/14 12:53:44     39s] Total number of level shifter cells: 0
[02/14 12:53:44     39s] Total number of power gating cells: 0
[02/14 12:53:44     39s] Total number of isolation cells: 0
[02/14 12:53:44     39s] Total number of power switch cells: 0
[02/14 12:53:44     39s] Total number of pulse generator cells: 0
[02/14 12:53:44     39s] Total number of always on buffers: 0
[02/14 12:53:44     39s] Total number of retention cells: 0
[02/14 12:53:44     39s] Total number of physical cells: 0
[02/14 12:53:44     39s] List of usable buffers: CLKBUFX2 BUFX2[02/14 12:53:44     39s] 
[02/14 12:53:44     39s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
[02/14 12:53:44     39s] Total number of usable buffers: 7
[02/14 12:53:44     39s] List of unusable buffers:
[02/14 12:53:44     39s] Total number of unusable buffers: 0
[02/14 12:53:44     39s] List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
[02/14 12:53:44     39s] Total number of usable inverters: 9
[02/14 12:53:44     39s] List of unusable inverters:
[02/14 12:53:44     39s] Total number of unusable inverters: 0
[02/14 12:53:44     39s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
[02/14 12:53:44     39s] Total number of identified usable delay cells: 4
[02/14 12:53:44     39s] List of identified unusable delay cells:
[02/14 12:53:44     39s] Total number of identified unusable delay cells: 0
[02/14 12:53:44     39s] 
[02/14 12:53:44     39s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:53:44     39s] 
[02/14 12:53:44     39s] TimeStamp Deleting Cell Server End ...
[02/14 12:53:44     39s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
[02/14 12:53:44     39s] timing_aocv_enable_gba_combine_launch_capture
[02/14 12:53:44     39s] timing_enable_backward_compatible_latch_thru_mt_mode
[02/14 12:53:44     39s] timing_enable_separate_device_slew_effect_sensitivities
[02/14 12:53:44     39s] #% End load design ... (date=02/14 12:53:44, total cpu=0:00:06.5, real=0:00:08.0, peak res=2586.6M, current mem=2578.0M)
[02/14 12:53:44     39s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/14 12:53:44     39s] 
[02/14 12:53:44     39s] *** Summary of all messages that are not suppressed in this session:
[02/14 12:53:44     39s] Severity  ID               Count  Summary                                  
[02/14 12:53:44     39s] WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/14 12:53:44     39s] WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
[02/14 12:53:44     39s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[02/14 12:53:44     39s] WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
[02/14 12:53:44     39s] WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
[02/14 12:53:44     39s] WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
[02/14 12:53:44     39s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[02/14 12:53:44     39s] *** Message Summary: 147 warning(s), 0 error(s)
[02/14 12:53:44     39s] 
[02/14 12:53:44     40s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:53:44     40s] UM:*                                                                   read_db
[02/14 12:53:44     40s] Sourcing flow scripts...
[02/14 12:53:45     40s] Sourcing flow scripts done.
[02/14 12:53:45     40s] reading previous metrics...
[02/14 12:53:46     42s] Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
[02/14 12:53:46     42s] #@ Begin verbose flow_step activate_views
[02/14 12:53:46     42s] @flow 2: apply {{} {
[02/14 12:53:46     42s]     set db [get_db flow_starting_db]
[02/14 12:53:46     42s]     set flow [lindex [get_db flow_hier_path] end]
[02/14 12:53:46     42s]     set setup_views [get_feature -obj $flow setup_views]
[02/14 12:53:46     42s]     set hold_views [get_feature -obj $flow hold_views]
[02/14 12:53:46     42s]     set leakage_view [get_feature -obj $flow leakage_view]
[02/14 12:53:46     42s]     set dynamic_view [get_feature -obj $flow dynamic_view]
[02/14 12:53:46     42s]   
[02/14 12:53:46     42s]     if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
[02/14 12:53:46     42s]       #- use read_db args for DB types and set_analysis_views for TCL
[02/14 12:53:46     42s]       if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
[02/14 12:53:46     42s]         set cmd "set_analysis_view"
[02/14 12:53:46     42s]         if {$setup_views ne ""} {
[02/14 12:53:46     42s]           append cmd " -setup [list $setup_views]"
[02/14 12:53:46     42s]         } else {
[02/14 12:53:46     42s]           append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
[02/14 12:53:46     42s]         }
[02/14 12:53:46     42s]         if {$hold_views ne ""} {
[02/14 12:53:46     42s]           append cmd " -hold [list $hold_views]"
[02/14 12:53:46     42s]         } else {
[02/14 12:53:46     42s]           append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
[02/14 12:53:46     42s]         }
[02/14 12:53:46     42s]         if {$leakage_view ne ""} {
[02/14 12:53:46     42s]           append cmd " -leakage [list $leakage_view]"
[02/14 12:53:46     42s]         } else {
[02/14 12:53:46     42s]           if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
[02/14 12:53:46     42s]             append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
[02/14 12:53:46     42s]           }
[02/14 12:53:46     42s]         }
[02/14 12:53:46     42s]         if {$dynamic_view ne ""} {
[02/14 12:53:46     42s]           append cmd " -dynamic [list $dynamic_view]"
[02/14 12:53:46     42s]         } else {
[02/14 12:53:46     42s]           if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
[02/14 12:53:46     42s]             append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
[02/14 12:53:46     42s]           }
[02/14 12:53:46     42s]         }
[02/14 12:53:46     42s]         eval $cmd
[02/14 12:53:46     42s]       } elseif {[llength [get_db analysis_views]] == 0} {
[02/14 12:53:46     42s]         set cmd "set_flowkit_read_db_args"
[02/14 12:53:46     42s]         if {$setup_views ne ""} {
[02/14 12:53:46     42s]           append cmd " -setup_views [list $setup_views]"
[02/14 12:53:46     42s]         }
[02/14 12:53:46     42s]         if {$hold_views ne ""} {
[02/14 12:53:46     42s]           append cmd " -hold_views [list $hold_views]"
[02/14 12:53:46     42s]         }
[02/14 12:53:46     42s]         if {$leakage_view ne ""} {
[02/14 12:53:46     42s]           append cmd " -leakage_view [list $leakage_view]"
[02/14 12:53:46     42s]         }
[02/14 12:53:46     42s]         if {$dynamic_view ne ""} {
[02/14 12:53:46     42s]           append cmd " -dynamic_view [list $dynamic_view]"
[02/14 12:53:46     42s]         }
[02/14 12:53:46     42s]         eval $cmd
[02/14 12:53:46     42s]       } else {
[02/14 12:53:46     42s]       }
[02/14 12:53:46     42s]     }
[02/14 12:53:46     42s]   }}
[02/14 12:53:46     42s] #@ End verbose flow_step activate_views
[02/14 12:53:46     42s] #@ Begin verbose flow_step init_mcpu
[02/14 12:53:46     42s] @flow 2: apply {{} {
[02/14 12:53:46     42s]     # Multi host/cpu attributes
[02/14 12:53:46     42s]     #-----------------------------------------------------------------------------
[02/14 12:53:46     42s]     # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
[02/14 12:53:46     42s]     # the specified dist script.  This connects the number of CPUs being reserved
[02/14 12:53:46     42s]     # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
[02/14 12:53:46     42s]     # a typical environment variable exported by distribution platforms and is
[02/14 12:53:46     42s]     # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
[02/14 12:53:46     42s]     if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
[02/14 12:53:46     42s]       set max_cpus $::env(FLOWTOOL_NUM_CPUS)
[02/14 12:53:46     42s]     } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
[02/14 12:53:46     42s]       set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
[02/14 12:53:46     42s]     } else {
[02/14 12:53:46     42s]       set max_cpus 1
[02/14 12:53:46     42s]     }
[02/14 12:53:46     42s]     switch -glob [get_db program_short_name] {
[02/14 12:53:46     42s]       default       {}
[02/14 12:53:46     42s]       joules*       -
[02/14 12:53:46     42s]       genus*        -
[02/14 12:53:46     42s]       innovus*      -
[02/14 12:53:46     42s]       tempus*       -
[02/14 12:53:46     42s]       voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
[02/14 12:53:46     42s]     }
[02/14 12:53:46     42s] if {[get_feature opt_signoff]} {
[02/14 12:53:46     42s]       if {[is_flow -inside flow:opt_signoff]} {
[02/14 12:53:46     42s]         set_multi_cpu_usage -verbose -remote_host 1
[02/14 12:53:46     42s]         set_multi_cpu_usage -verbose -cpu_per_remote_host 16
[02/14 12:53:46     42s]         set_distributed_hosts -local
[02/14 12:53:46     42s]       }
[02/14 12:53:46     42s] }
[02/14 12:53:46     42s]   }}
[02/14 12:53:46     42s] set_multi_cpu_usage -local_cpu 1
[02/14 12:53:46     42s] #@ End verbose flow_step init_mcpu
[02/14 12:53:46     42s] End steps for plugin point Cadence.plugin.flowkit.read_db.post
[02/14 12:53:47     43s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:53:47     43s] UM:*                                                                   init_flow
[02/14 12:53:47     43s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:53:47     43s] UM:*                                                                   postroute
[02/14 12:53:49     44s] #@ Begin verbose flow_step implementation.postroute.block_start
[02/14 12:53:49     44s] @@flow 2: set_db flow_write_db_common false
[02/14 12:53:49     44s] #@ End verbose flow_step implementation.postroute.block_start
[02/14 12:53:50     46s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:53:50     46s] UM:          45.35             49                                      block_start
[02/14 12:53:56     51s] #@ Begin verbose flow_step implementation.postroute.init_innovus.init_innovus_yaml
[02/14 12:53:56     51s] @flow 2: if {[get_feature report_lec]} {...}
[02/14 12:53:56     51s] @flow 8: # Design attributes  [get_db -category design]
[02/14 12:53:56     51s] @flow 9: #-------------------------------------------------------------------------------
[02/14 12:53:56     51s] @@flow 10: set_db design_process_node 130
[02/14 12:53:56     51s] **WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
[02/14 12:53:56     51s] ##  Process: 130           (User Set)               
[02/14 12:53:56     51s] ##     Node: (not set)                           
[02/14 12:53:56     51s] 
[02/14 12:53:56     51s] ##  Check design process and node:  
[02/14 12:53:56     51s] ##  Design tech node is not set.
[02/14 12:53:56     51s] 
[02/14 12:53:56     51s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[02/14 12:53:56     51s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/14 12:53:56     51s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[02/14 12:53:56     51s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
[02/14 12:53:56     51s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
[02/14 12:53:56     51s] @@flow 11: set_db design_top_routing_layer met5
[02/14 12:53:56     51s] @@flow 12: set_db design_bottom_routing_layer met1
[02/14 12:53:56     51s] @@flow 13: set_db design_flow_effort standard
[02/14 12:53:56     51s] @@flow 14: set_db design_power_effort none
[02/14 12:53:56     51s] @flow 16: # Timing attributes  [get_db -category timing && delaycalc]
[02/14 12:53:56     51s] @flow 17: #-------------------------------------------------------------------------------
[02/14 12:53:56     51s] @@flow 18: set_db timing_analysis_cppr           both
[02/14 12:53:56     51s] @@flow 19: set_db timing_analysis_type           ocv
[02/14 12:53:56     51s] @@flow 20: set_db timing_analysis_aocv 0
[02/14 12:53:56     51s] @@flow 21: set_db timing_analysis_socv 0
[02/14 12:53:56     51s] @flow 22: if {[get_feature report_pba]} {...}
[02/14 12:53:56     51s] @flow 26: # Extraction attributes  [get_db -category extract_rc]
[02/14 12:53:56     51s] @flow 27: #-------------------------------------------------------------------------------
[02/14 12:53:56     51s] @flow 28: if {[is_flow -after route.block_finish]} {
[02/14 12:53:56     51s] @@flow 29: set_db delaycal_enable_si           true
[02/14 12:53:56     51s] AAE_INFO: switching set_db delaycal_enable_si from false to true ...
[02/14 12:53:56     51s] AAE_INFO: The setting is changed from false to true in set_db delaycal_enable_si
[02/14 12:53:56     51s] @@flow 30: set_db extract_rc_engine            post_route
[02/14 12:53:56     51s] @flow 31: }
[02/14 12:53:56     51s] @flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
[02/14 12:53:56     51s] @flow 34: #-------------------------------------------------------------------------------
[02/14 12:53:56     51s] @@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
[02/14 12:53:56     51s] @flow 37: # Optimization attributes  [get_db -category opt]
[02/14 12:53:56     51s] @flow 38: #-------------------------------------------------------------------------------
[02/14 12:53:56     51s] @@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
[02/14 12:53:56     51s] @@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
[02/14 12:53:56     51s] @flow 42: # Clock attributes  [get_db -category cts]
[02/14 12:53:56     51s] @flow 43: #-------------------------------------------------------------------------------
[02/14 12:53:56     51s] @@flow 44: set_db cts_target_skew auto
[02/14 12:53:56     51s] @@flow 45: set_db cts_target_max_transition_time_top 100
[02/14 12:53:56     51s] @@flow 46: set_db cts_target_max_transition_time_trunk 100
[02/14 12:53:56     51s] @@flow 47: set_db cts_target_max_transition_time_leaf 100
[02/14 12:53:56     51s] @@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
[02/14 12:53:56     51s] @@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
[02/14 12:53:56     51s] @@flow 51: set_db cts_clock_gating_cells ICGX1
[02/14 12:53:56     51s] @@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
[02/14 12:53:56     51s] @flow 54: # Filler attributes  [get_db -category add_fillers]
[02/14 12:53:56     51s] @flow 55: #-------------------------------------------------------------------------------
[02/14 12:53:56     51s] @@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
[02/14 12:53:56     52s] @flow 58: # Routing attributes  [get_db -category route]
[02/14 12:53:56     52s] @flow 59: #-------------------------------------------------------------------------------
[02/14 12:53:56     52s] #@ End verbose flow_step implementation.postroute.init_innovus.init_innovus_yaml
[02/14 12:53:58     53s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:53:58     53s] UM:           7.76              8                                      init_innovus_yaml
[02/14 12:53:58     53s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:53:58     53s] UM:*                                                                   init_innovus
[02/14 12:54:04     59s] #@ Begin verbose flow_step implementation.postroute.init_innovus.init_innovus_user
[02/14 12:54:04     59s] @flow 2: # Timing attributes  [get_db -category timing && delaycalc]
[02/14 12:54:04     59s] @flow 3: #-----------------------------------------------------------------------------
[02/14 12:54:04     59s] @flow 5: # Extraction attributes  [get_db -category extract_rc]
[02/14 12:54:04     59s] @flow 6: #-----------------------------------------------------------------------------
[02/14 12:54:04     59s] @flow 8: # Floorplan attributes  [get_db -category floorplan]
[02/14 12:54:04     59s] @flow 9: #-----------------------------------------------------------------------------
[02/14 12:54:04     59s] @@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
[02/14 12:54:04     59s] @flow 12: # Placement attributes  [get_db -category place]
[02/14 12:54:04     59s] @flow 13: #-----------------------------------------------------------------------------
[02/14 12:54:04     59s] @flow 15: # Optimization attributes  [get_db -category opt]
[02/14 12:54:04     59s] @flow 16: #-----------------------------------------------------------------------------
[02/14 12:54:04     59s] @flow 18: # Clock attributes  [get_db -category cts]
[02/14 12:54:04     59s] @flow 19: #-----------------------------------------------------------------------------
[02/14 12:54:04     59s] @flow 21: # Routing attributes  [get_db -category route]
[02/14 12:54:04     59s] @flow 22: #-----------------------------------------------------------------------------
[02/14 12:54:04     59s] #@ End verbose flow_step implementation.postroute.init_innovus.init_innovus_user
[02/14 12:54:06     61s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:54:06     61s] UM:           7.09              8                                      init_innovus_user
[02/14 12:54:12     67s] #@ Begin verbose flow_step implementation.postroute.run_opt_postroute
[02/14 12:54:12     67s] @flow 2: #- perform postroute and SI based setup optimization
[02/14 12:54:12     67s] @@flow 3: opt_design -post_route -setup -hold -report_dir debug -report_prefix [get_db flow_report_name]
[02/14 12:54:12     67s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2718.2M, totSessionCpu=0:01:08 **
[02/14 12:54:12     67s] 
[02/14 12:54:12     67s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:54:12     67s] Info: 1 threads available for lower-level modules during optimization.
[02/14 12:54:12     67s] *** opt_design #1 [begin] () : totSession cpu/real = 0:01:07.7/0:01:09.6 (1.0), mem = 2718.2M
[02/14 12:54:12     67s] GigaOpt running with 1 threads.
[02/14 12:54:12     67s] *** InitOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:07.7/0:01:09.6 (1.0), mem = 2718.2M
[02/14 12:54:12     67s] **INFO: User settings:
[02/14 12:54:12     67s] delaycal_enable_high_fanout                                                         true
[02/14 12:54:12     67s] delaycal_enable_ideal_seq_async_pins                                                false
[02/14 12:54:12     67s] delaycal_enable_si                                                                  true
[02/14 12:54:12     67s] delaycal_eng_enablepreplacedflow                                                    false
[02/14 12:54:12     67s] delaycal_ignore_net_load                                                            false
[02/14 12:54:12     67s] delaycal_socv_accuracy_mode                                                         low
[02/14 12:54:12     67s] setAnalysisMode -monteCarlo                                                         false
[02/14 12:54:12     67s] setDelayCalMode -enable_hier_save_restore_flow                                      false
[02/14 12:54:12     67s] setDelayCalMode -engine                                                             aae
[02/14 12:54:12     67s] design_bottom_routing_layer                                                         met1
[02/14 12:54:12     67s] design_flow_effort                                                                  standard
[02/14 12:54:12     67s] design_power_effort                                                                 none
[02/14 12:54:12     67s] design_process_node                                                                 130
[02/14 12:54:12     67s] design_top_routing_layer                                                            met5
[02/14 12:54:12     67s] extract_rc_assume_metal_fill                                                        0.0
[02/14 12:54:12     67s] extract_rc_coupled                                                                  true
[02/14 12:54:12     67s] extract_rc_coupling_cap_threshold                                                   0.4
[02/14 12:54:12     67s] extract_rc_engine                                                                   post_route
[02/14 12:54:12     67s] extract_rc_pre_place_site_size                                                      4.6
[02/14 12:54:12     67s] extract_rc_pre_place_wire_length_slope                                              1.9
[02/14 12:54:12     67s] extract_rc_pre_place_wire_length_y0                                                 2.0
[02/14 12:54:12     67s] extract_rc_relative_cap_threshold                                                   1.0
[02/14 12:54:12     67s] extract_rc_shrink_factor                                                            1.0
[02/14 12:54:12     67s] extract_rc_total_cap_threshold                                                      0.0
[02/14 12:54:12     67s] multibit_aware_seq_mapping                                                          auto
[02/14 12:54:12     67s] opt_drv                                                                             true
[02/14 12:54:12     67s] opt_drv_margin                                                                      0.0
[02/14 12:54:12     67s] opt_leakage_to_dynamic_ratio                                                        0.5
[02/14 12:54:12     67s] opt_multi_bit_flop_name_prefix                                                      CDN_MBIT_
[02/14 12:54:12     67s] opt_multi_bit_flop_name_separator                                                   _MB_
[02/14 12:54:12     67s] opt_new_inst_prefix                                                                 postroute_
[02/14 12:54:12     67s] opt_preserve_all_sequential                                                         false
[02/14 12:54:12     67s] opt_resize_flip_flops                                                               true
[02/14 12:54:12     67s] opt_setup_target_slack                                                              0.0
[02/14 12:54:12     67s] opt_skew_eco_route                                                                  false
[02/14 12:54:12     67s] opt_view_pruning_hold_target_slack_auto_flow                                        0
[02/14 12:54:12     67s] opt_view_pruning_hold_views_active_list                                             { tt_v1.8_25C_Nominal_25_func }
[02/14 12:54:12     67s] opt_view_pruning_hold_views_persistent_list                                         { tt_v1.8_25C_Nominal_25_func}
[02/14 12:54:12     67s] opt_view_pruning_setup_views_active_list                                            { tt_v1.8_25C_Nominal_25_func }
[02/14 12:54:12     67s] opt_view_pruning_setup_views_persistent_list                                        { tt_v1.8_25C_Nominal_25_func}
[02/14 12:54:12     67s] opt_view_pruning_tdgr_setup_views_persistent_list                                   { tt_v1.8_25C_Nominal_25_func}
[02/14 12:54:12     67s] extract_rc_model_file                                                               /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/libs/misc/rc_model.bin
[02/14 12:54:12     67s] route_detail_use_lef_pin_taper_rule                                                 true
[02/14 12:54:12     67s] route_exp_design_mode_bottom_routing_layer                                          1
[02/14 12:54:12     67s] route_exp_design_mode_top_routing_layer                                             5
[02/14 12:54:12     67s] route_extract_third_party_compatible                                                false
[02/14 12:54:12     67s] route_global_exp_timing_driven_std_delay                                            37.6
[02/14 12:54:12     67s] route_global_exp_timing_driven_use_tif_timing_engine_for_import_design              false
[02/14 12:54:12     67s] route_re_insert_filler_cell_list                                                    {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
[02/14 12:54:12     67s] route_re_insert_filler_cell_list_from_file                                          false
[02/14 12:54:12     67s] setNanoRouteMode -timingEngine                                                      .timing_file_47517_2c03a46f-302e-4384-bf16-455a49b2ae52.tif.gz
[02/14 12:54:12     67s] setActiveLogicViewMode -keepHighFanoutCriticalInsts                                 false
[02/14 12:54:12     67s] getAnalysisMode -monteCarlo                                                         false
[02/14 12:54:12     67s] getDelayCalMode -enable_hier_save_restore_flow                                      false
[02/14 12:54:12     67s] getDelayCalMode -engine                                                             aae
[02/14 12:54:12     67s] getImportMode -config                                                               true
[02/14 12:54:12     67s] get_power_analysis_mode -honor_net_activity_for_tcf                                 false
[02/14 12:54:12     67s] get_power_analysis_mode -honor_sublevel_activity                                    true
[02/14 12:54:12     67s] getNanoRouteMode -timingEngine                                                      .timing_file_47517_2c03a46f-302e-4384-bf16-455a49b2ae52.tif.gz
[02/14 12:54:12     67s] getAnalysisMode -monteCarlo                                                         false
[02/14 12:54:12     67s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[02/14 12:54:12     67s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/14 12:54:13     68s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:54:13     68s] 
[02/14 12:54:13     68s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:54:13     68s] Summary for sequential cells identification: 
[02/14 12:54:13     68s]   Identified SBFF number: 16
[02/14 12:54:13     68s]   Identified MBFF number: 0
[02/14 12:54:13     68s]   Identified SB Latch number: 2
[02/14 12:54:13     68s]   Identified MB Latch number: 0
[02/14 12:54:13     68s]   Not identified SBFF number: 0
[02/14 12:54:13     68s]   Not identified MBFF number: 0
[02/14 12:54:13     68s]   Not identified SB Latch number: 0
[02/14 12:54:13     68s]   Not identified MB Latch number: 0
[02/14 12:54:13     68s]   Number of sequential cells which are not FFs: 1
[02/14 12:54:13     68s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:54:13     68s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:54:13     68s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:54:13     68s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:54:13     68s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:54:13     68s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:54:13     68s] TLC MultiMap info (StdDelay):
[02/14 12:54:13     68s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:54:13     68s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:54:13     68s]  Setting StdDelay to: 37.6ps
[02/14 12:54:13     68s] 
[02/14 12:54:13     68s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:54:13     68s] Need call spDPlaceInit before registerPrioInstLoc.
[02/14 12:54:13     68s] Memory usage before memory release/compaction is 2759.4
[02/14 12:54:13     68s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:54:13     68s] Memory usage at beginning of DPlace-Init is 2758.4M.
[02/14 12:54:13     68s] OPERPROF: Starting DPlace-Init at level 1, MEM:2758.4M, EPOCH TIME: 1771091653.302361
[02/14 12:54:13     68s] # Init pin-track-align, new floorplan.
[02/14 12:54:13     68s] Processing tracks to init pin-track alignment.
[02/14 12:54:13     68s] z: 2, totalTracks: 1
[02/14 12:54:13     68s] z: 4, totalTracks: 1
[02/14 12:54:13     68s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:54:13     68s] Cell counter_16bit LLGs are deleted
[02/14 12:54:13     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:13     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:13     68s] # Building counter_16bit llgBox search-tree.
[02/14 12:54:13     68s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2759.0M, EPOCH TIME: 1771091653.333718
[02/14 12:54:13     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:13     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:13     68s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2760.2M, EPOCH TIME: 1771091653.334344
[02/14 12:54:13     68s] Max number of tech site patterns supported in site array is 256.
[02/14 12:54:13     68s] Core basic site is CoreSite
[02/14 12:54:13     68s] **WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
[02/14 12:54:13     68s] Type 'man IMPSP-362' for more detail.
[02/14 12:54:13     68s] DP-Init: Signature of floorplan is 31ce1a545f18cf00. Signature of routing blockage is efb3e80eb5dd3564.
[02/14 12:54:13     68s] After signature check, allow fast init is false, keep pre-filter is false.
[02/14 12:54:13     68s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/14 12:54:13     68s] Use non-trimmed site array because memory saving is not enough.
[02/14 12:54:13     68s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[02/14 12:54:13     68s] SiteArray: use 3,457,024 bytes
[02/14 12:54:13     68s] SiteArray: current memory after site array memory allocation 2764.3M
[02/14 12:54:13     68s] SiteArray: FP blocked sites are writable
[02/14 12:54:13     68s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4ce0ea60): Create thread pool 0x7f97bb4e19c0.
[02/14 12:54:13     68s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4ce0ea60): 0 out of 1 thread pools are available.
[02/14 12:54:13     68s] Keep-away cache is enable on metals: 1-5
[02/14 12:54:13     68s] Estimated cell power/ground rail width = 0.517 um
[02/14 12:54:13     68s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/14 12:54:13     68s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:2770.0M, EPOCH TIME: 1771091653.351583
[02/14 12:54:13     68s] Process 19651 (called=268 computed=25) wires and vias for routing blockage analysis
[02/14 12:54:13     68s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.008, REAL:0.008, MEM:2770.0M, EPOCH TIME: 1771091653.359524
[02/14 12:54:13     68s] SiteArray: number of non floorplan blocked sites for llg default is 630000
[02/14 12:54:13     68s] Atter site array init, number of instance map data is 0.
[02/14 12:54:13     68s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.029, REAL:0.029, MEM:2770.0M, EPOCH TIME: 1771091653.363358
[02/14 12:54:13     68s] 
[02/14 12:54:13     68s] Scanning PG Shapes for Pre-Colorizing...Done.
[02/14 12:54:13     68s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:54:13     68s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:54:13     68s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.036, REAL:0.037, MEM:2770.1M, EPOCH TIME: 1771091653.370838
[02/14 12:54:13     68s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2770.1M, EPOCH TIME: 1771091653.370906
[02/14 12:54:13     68s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2770.1M, EPOCH TIME: 1771091653.371039
[02/14 12:54:13     68s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2770.1MB).
[02/14 12:54:13     68s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.075, REAL:0.078, MEM:2770.1M, EPOCH TIME: 1771091653.380300
[02/14 12:54:13     68s] [GPS] CheckCellPlaceLegality turned OFF
[02/14 12:54:13     68s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2770.1M, EPOCH TIME: 1771091653.380378
[02/14 12:54:13     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:13     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:13     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:13     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:13     68s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.003, MEM:2770.1M, EPOCH TIME: 1771091653.383262
[02/14 12:54:13     68s] Memory usage before memory release/compaction is 2770.1
[02/14 12:54:13     68s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:54:13     68s] Memory usage at end of DPlace-Cleanup is 2770.1M.
[02/14 12:54:13     68s] 
[02/14 12:54:13     68s] Creating Lib Analyzer ...
[02/14 12:54:13     68s] **Info: Design Mode has illegal Min Route Layer 1/[2,5].
[02/14 12:54:13     68s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:54:13     68s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:54:13     68s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:54:13     68s] 
[02/14 12:54:13     68s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:54:13     68s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:08 mem=2775.4M
[02/14 12:54:13     68s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:08 mem=2775.4M
[02/14 12:54:13     68s] Creating Lib Analyzer, finished. 
[02/14 12:54:13     68s] ### Creating TopoMgr, started
[02/14 12:54:13     68s] ### Creating TopoMgr, finished
[02/14 12:54:13     68s] #optDebug: Start CG creation (mem=2775.4M)
[02/14 12:54:13     68s]  ...initializing CG [02/14 12:54:13     68s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:54:13     68s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
ToF 2042.4130um
[02/14 12:54:13     68s] (cpu=0:00:00.2, mem=2823.6M)
[02/14 12:54:13     68s]  ...processing cgPrt (cpu=0:00:00.2, mem=2823.6M)
[02/14 12:54:13     68s]  ...processing cgEgp (cpu=0:00:00.2, mem=2823.6M)
[02/14 12:54:13     68s]  ...processing cgPbk (cpu=0:00:00.2, mem=2823.6M)
[02/14 12:54:13     68s]  ...processing cgNrb(cpu=0:00:00.2, mem=2823.6M)
[02/14 12:54:13     68s]  ...processing cgObs (cpu=0:00:00.2, mem=2823.6M)
[02/14 12:54:13     68s]  ...processing cgCon (cpu=0:00:00.2, mem=2823.6M)
[02/14 12:54:13     68s]  ...processing cgPdm (cpu=0:00:00.2, mem=2823.6M)
[02/14 12:54:13     68s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2823.6M)
[02/14 12:54:13     68s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command set_db si_glitch_enable_report true
[02/14 12:54:13     68s] Info: IPO magic value 0x8045BEEF.
[02/14 12:54:13     68s] Info: Using SynthesisEngine executable '/tools/software/cadence/ddi/latest/INNOVUS251/bin/innovus_'.
[02/14 12:54:13     68s]       (normalized executable '/tools/software/cadence/ddi/25.11.001/INNOVUS251/bin/innovus_')
[02/14 12:54:13     68s]       SynthesisEngine workers will not check out additional licenses.
[02/14 12:54:41     68s] **opt_design ... cpu = 0:00:01, real = 0:00:29, mem = 2825.2M, totSessionCpu=0:01:09 **
[02/14 12:54:41     68s] Existing Dirty Nets : 0
[02/14 12:54:41     68s] New Signature Flow (optDesignCheckOptions) ....
[02/14 12:54:41     68s] #Taking db snapshot
[02/14 12:54:41     68s] #Taking db snapshot ... done
[02/14 12:54:41     68s] OPERPROF: Starting checkPlace at level 1, MEM:2825.5M, EPOCH TIME: 1771091681.044104
[02/14 12:54:41     68s] Processing tracks to init pin-track alignment.
[02/14 12:54:41     68s] z: 2, totalTracks: 1
[02/14 12:54:41     68s] z: 4, totalTracks: 1
[02/14 12:54:41     68s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:54:41     68s] Cell counter_16bit LLGs are deleted
[02/14 12:54:41     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:41     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:41     68s] # Building counter_16bit llgBox search-tree.
[02/14 12:54:41     68s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2825.8M, EPOCH TIME: 1771091681.067351
[02/14 12:54:41     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:41     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:41     68s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2825.8M, EPOCH TIME: 1771091681.068131
[02/14 12:54:41     68s] Max number of tech site patterns supported in site array is 256.
[02/14 12:54:41     68s] Core basic site is CoreSite
[02/14 12:54:41     68s] After signature check, allow fast init is false, keep pre-filter is true.
[02/14 12:54:41     68s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/14 12:54:41     68s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[02/14 12:54:41     68s] SiteArray: use 3,457,024 bytes
[02/14 12:54:41     68s] SiteArray: current memory after site array memory allocation 2825.7M
[02/14 12:54:41     68s] SiteArray: FP blocked sites are writable
[02/14 12:54:41     68s] Keep-away cache is enable on metals: 1-5
[02/14 12:54:41     68s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/14 12:54:41     68s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:2825.7M, EPOCH TIME: 1771091681.080952
[02/14 12:54:41     68s] Process 19651 (called=268 computed=25) wires and vias for routing blockage analysis
[02/14 12:54:41     68s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.008, REAL:0.008, MEM:2825.7M, EPOCH TIME: 1771091681.088981
[02/14 12:54:41     68s] SiteArray: number of non floorplan blocked sites for llg default is 630000
[02/14 12:54:41     68s] Atter site array init, number of instance map data is 0.
[02/14 12:54:41     68s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.022, REAL:0.022, MEM:2825.7M, EPOCH TIME: 1771091681.090580
[02/14 12:54:41     68s] 
[02/14 12:54:41     68s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:54:41     68s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:54:41     68s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.025, REAL:0.027, MEM:2825.7M, EPOCH TIME: 1771091681.093866
[02/14 12:54:41     68s] Begin checking placement ... (start mem=2825.5M, init mem=2825.7M)
[02/14 12:54:41     68s] Begin checking exclusive groups violation ...
[02/14 12:54:41     68s] There are 0 groups to check, max #box is 0, total #box is 0
[02/14 12:54:41     68s] Finished checking exclusive groups violations. Found 0 Vio.
[02/14 12:54:41     68s] 
[02/14 12:54:41     68s] Running CheckPlace using 1 thread in normal mode...
[02/14 12:54:41     68s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[02/14 12:54:41     68s]  
[02/14 12:54:41     69s] ...checkPlace normal is done!
[02/14 12:54:41     69s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2827.2M, EPOCH TIME: 1771091681.297899
[02/14 12:54:41     69s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.006, REAL:0.006, MEM:2827.2M, EPOCH TIME: 1771091681.303538
[02/14 12:54:41     69s] *info: Placed = 10937         
[02/14 12:54:41     69s] *info: Unplaced = 0           
[02/14 12:54:41     69s] Placement Density:100.00%(1199772/1199772)
[02/14 12:54:41     69s] Placement Density (including fixed std cells):100.00%(1199772/1199772)
[02/14 12:54:41     69s] Cell counter_16bit LLGs are deleted
[02/14 12:54:41     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10937).
[02/14 12:54:41     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:41     69s] # Resetting pin-track-align track data.
[02/14 12:54:41     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:41     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:41     69s] OPERPROF: Finished checkPlace at level 1, CPU:0.261, REAL:0.265, MEM:2827.7M, EPOCH TIME: 1771091681.308830
[02/14 12:54:41     69s] Finished check_place (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2827.7M)
[02/14 12:54:41     69s] #optDebug: { P: 130 W: 9195 FE: standard PE: none LDR: 0.5}
[02/14 12:54:41     69s]  Initial DC engine is -> aae
[02/14 12:54:41     69s]  
[02/14 12:54:41     69s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[02/14 12:54:41     69s]  
[02/14 12:54:41     69s]  
[02/14 12:54:41     69s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[02/14 12:54:41     69s]  
[02/14 12:54:41     69s] Reset EOS DB
[02/14 12:54:41     69s] Ignoring AAE DB Resetting ...
[02/14 12:54:41     69s]  Set Options for AAE Based Opt flow 
[02/14 12:54:41     69s] *** opt_design -post_route ***
[02/14 12:54:41     69s] DRC Margin: user margin 0.0; extra margin 0
[02/14 12:54:41     69s] Setup Target Slack: user slack 0
[02/14 12:54:41     69s] Hold Target Slack: user slack 0
[02/14 12:54:41     69s] Cell counter_16bit LLGs are deleted
[02/14 12:54:41     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:41     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:41     69s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2828.1M, EPOCH TIME: 1771091681.344050
[02/14 12:54:41     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:41     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:41     69s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2828.1M, EPOCH TIME: 1771091681.344644
[02/14 12:54:41     69s] Max number of tech site patterns supported in site array is 256.
[02/14 12:54:41     69s] Core basic site is CoreSite
[02/14 12:54:41     69s] After signature check, allow fast init is false, keep pre-filter is true.
[02/14 12:54:41     69s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/14 12:54:41     69s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[02/14 12:54:41     69s] SiteArray: use 3,457,024 bytes
[02/14 12:54:41     69s] SiteArray: current memory after site array memory allocation 2827.9M
[02/14 12:54:41     69s] SiteArray: FP blocked sites are writable
[02/14 12:54:41     69s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2827.9M, EPOCH TIME: 1771091681.357049
[02/14 12:54:41     69s] Process 19651 (called=268 computed=25) wires and vias for routing blockage analysis
[02/14 12:54:41     69s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.008, REAL:0.008, MEM:2827.9M, EPOCH TIME: 1771091681.365062
[02/14 12:54:41     69s] SiteArray: number of non floorplan blocked sites for llg default is 630000
[02/14 12:54:41     69s] Atter site array init, number of instance map data is 0.
[02/14 12:54:41     69s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.022, REAL:0.023, MEM:2827.9M, EPOCH TIME: 1771091681.367365
[02/14 12:54:41     69s] 
[02/14 12:54:41     69s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:54:41     69s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:54:41     69s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.028, REAL:0.030, MEM:2828.2M, EPOCH TIME: 1771091681.373788
[02/14 12:54:41     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:41     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:41     69s] Include MVT Delays for Hold Opt
[02/14 12:54:41     69s] 
[02/14 12:54:41     69s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:54:41     69s] Deleting Lib Analyzer.
[02/14 12:54:41     69s] 
[02/14 12:54:41     69s] TimeStamp Deleting Cell Server End ...
[02/14 12:54:41     69s] Multi-VT timing optimization disabled based on library information.
[02/14 12:54:41     69s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/14 12:54:41     69s] 
[02/14 12:54:41     69s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:54:41     69s] Summary for sequential cells identification: 
[02/14 12:54:41     69s]   Identified SBFF number: 16
[02/14 12:54:41     69s]   Identified MBFF number: 0
[02/14 12:54:41     69s]   Identified SB Latch number: 2
[02/14 12:54:41     69s]   Identified MB Latch number: 0
[02/14 12:54:41     69s]   Not identified SBFF number: 0
[02/14 12:54:41     69s]   Not identified MBFF number: 0
[02/14 12:54:41     69s]   Not identified SB Latch number: 0
[02/14 12:54:41     69s]   Not identified MB Latch number: 0
[02/14 12:54:41     69s]   Number of sequential cells which are not FFs: 1
[02/14 12:54:41     69s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:54:41     69s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:54:41     69s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:54:41     69s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:54:41     69s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:54:41     69s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:54:41     69s] TLC MultiMap info (StdDelay):
[02/14 12:54:41     69s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:54:41     69s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:54:41     69s]  Setting StdDelay to: 37.6ps
[02/14 12:54:41     69s] 
[02/14 12:54:41     69s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:54:41     69s] 
[02/14 12:54:41     69s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:54:41     69s] 
[02/14 12:54:41     69s] TimeStamp Deleting Cell Server End ...
[02/14 12:54:41     69s] **INFO: Using Advanced Metric Collection system.
[02/14 12:54:41     69s] 
[02/14 12:54:41     69s] =============================================================================================
[02/14 12:54:41     69s]  Step TAT Report : InitOpt #1 / opt_design #1                                   25.11-s102_1
[02/14 12:54:41     69s] =============================================================================================
[02/14 12:54:41     69s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:54:41     69s] ---------------------------------------------------------------------------------------------
[02/14 12:54:41     69s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:41     69s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:54:41     69s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:54:41     69s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:54:41     69s] [ ChannelGraphInit       ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:54:41     69s] [ MetricInit             ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    0.9
[02/14 12:54:41     69s] [ CheckPlace             ]      1   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[02/14 12:54:41     69s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:54:41     69s] [ MISC                   ]          0:00:27.8  (  96.3 % )     0:00:27.8 /  0:00:00.8    0.0
[02/14 12:54:41     69s] ---------------------------------------------------------------------------------------------
[02/14 12:54:41     69s]  InitOpt #1 TOTAL                   0:00:28.8  ( 100.0 % )     0:00:28.8 /  0:00:01.8    0.1
[02/14 12:54:41     69s] ---------------------------------------------------------------------------------------------
[02/14 12:54:41     69s] *** InitOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:01.8/0:00:28.8 (0.1), totSession cpu/real = 0:01:09.5/0:01:38.4 (0.7), mem = 2829.3M
[02/14 12:54:41     69s] ** INFO : this run is activating 'postRoute' automaton
[02/14 12:54:41     69s] **INFO: flowCheckPoint #1 InitialSummary
[02/14 12:54:41     69s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[02/14 12:54:41     69s] ### Net info: total nets: 203
[02/14 12:54:41     69s] ### Net info: dirty nets: 0
[02/14 12:54:41     69s] ### Net info: marked as disconnected nets: 0
[02/14 12:54:41     69s] ### Net info: fully routed nets: 191
[02/14 12:54:41     69s] ### Net info: trivial (< 2 pins) nets: 12
[02/14 12:54:41     69s] ### Net info: unrouted nets: 0
[02/14 12:54:41     69s] ### Net info: re-extraction nets: 0
[02/14 12:54:41     69s] ### Net info: ignored nets: 0
[02/14 12:54:41     69s] ### Net info: skip routing nets: 0
[02/14 12:54:41     69s] ### import design signature (2): route=2073631762 fixed_route=2073631762 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1291464269 dirty_area=0 del_dirty_area=0 cell=502474709 placement=133281727 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1 timing=1305658099 sns=1305658099 ppa_info=2119878818
[02/14 12:54:41     69s] #Extract in post route mode
[02/14 12:54:41     69s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[02/14 12:54:41     69s] ### init rcell_view design signature (3): route=2073631762 flt_obj=0 net_attr=1291464269 dirty_area=0 del_dirty_area=0
[02/14 12:54:41     69s] #Fast data preparation for tQuantus.
[02/14 12:54:41     69s] #Start routing data preparation on Sat Feb 14 12:54:41 2026
[02/14 12:54:41     69s] #
[02/14 12:54:41     69s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
[02/14 12:54:41     69s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[02/14 12:54:41     69s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[02/14 12:54:41     69s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[02/14 12:54:41     69s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[02/14 12:54:41     69s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[02/14 12:54:41     69s] #Regenerating Ggrids automatically.
[02/14 12:54:41     69s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[02/14 12:54:41     69s] #Using automatically generated G-grids.
[02/14 12:54:41     69s] #Done routing data preparation.
[02/14 12:54:41     69s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2835.80 (MB), peak = 2835.80 (MB)
[02/14 12:54:41     69s] #Start routing data preparation on Sat Feb 14 12:54:41 2026
[02/14 12:54:41     69s] #
[02/14 12:54:41     69s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
[02/14 12:54:41     69s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[02/14 12:54:41     69s] #pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
[02/14 12:54:41     69s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[02/14 12:54:41     69s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[02/14 12:54:41     69s] #Regenerating Ggrids automatically.
[02/14 12:54:41     69s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[02/14 12:54:41     69s] #Using automatically generated G-grids.
[02/14 12:54:41     69s] #Done routing data preparation.
[02/14 12:54:41     69s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2850.18 (MB), peak = 2850.18 (MB)
[02/14 12:54:41     69s] #
[02/14 12:54:41     69s] #Start tQuantus RC extraction...
[02/14 12:54:41     69s] #Start building rc corner(s)...
[02/14 12:54:41     69s] #Number of RC Corner = 1
[02/14 12:54:41     69s] #Corner Nominal_25C /nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile 25.000000 (real) 
[02/14 12:54:41     69s] #(i=5, n=5 1000)
[02/14 12:54:41     69s] #metal1 -> met1 (1)
[02/14 12:54:41     69s] #metal2 -> met2 (2)
[02/14 12:54:41     69s] #metal3 -> met3 (3)
[02/14 12:54:41     69s] #metal4 -> met4 (4)
[02/14 12:54:41     69s] #metal5 -> met5 (5)
[02/14 12:54:41     69s] #SADV-On
[02/14 12:54:41     69s] # Corner(s) : 
[02/14 12:54:41     69s] #Nominal_25C [25.00]
[02/14 12:54:42     69s] # Corner id: 0
[02/14 12:54:42     69s] # Layout Scale: 1.000000
[02/14 12:54:42     69s] # Has Metal Fill model: yes
[02/14 12:54:42     69s] # Temperature was set
[02/14 12:54:42     69s] # Temperature : 25.000000
[02/14 12:54:42     69s] # Ref. Temp   : 25.000000
[02/14 12:54:42     69s] #SADV-Off
[02/14 12:54:42     69s] #
[02/14 12:54:42     69s] #layer[5] tech width 1600 != ict width 800.0
[02/14 12:54:42     69s] #
[02/14 12:54:42     69s] #layer[5] tech spc 1600 != ict spc 800.0
[02/14 12:54:42     69s] #total pattern=35 [5, 90]
[02/14 12:54:42     69s] #Reading previously stored rc_model file ( /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/libs/misc/rc_model.bin ) ...
[02/14 12:54:42     69s] #found CAPMODEL /nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile by matching corner name
[02/14 12:54:42     69s] #found RESMODEL /nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile 25.000000 by matching corner name
[02/14 12:54:42     69s] #CCE Version read = IQuantus/TQuantus 24.1.0-s290
[02/14 12:54:42     69s] #number model r/c [1,1] [5,90] read
[02/14 12:54:42     69s] #0 rcmodel(s) requires rebuild
[02/14 12:54:42     69s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2851.88 (MB), peak = 2855.12 (MB)
[02/14 12:54:42     69s] #Finish check_net_pin_list step Enter extract
[02/14 12:54:42     69s] #Start init net ripin tree building
[02/14 12:54:42     69s] #Finish init net ripin tree building
[02/14 12:54:42     69s] #Cpu time = 00:00:00
[02/14 12:54:42     69s] #Elapsed time = 00:00:00
[02/14 12:54:42     69s] #Increased memory = 0.00 (MB)
[02/14 12:54:42     69s] #Total memory = 2851.88 (MB)
[02/14 12:54:42     69s] #Peak memory = 2855.12 (MB)
[02/14 12:54:42     69s] #begin processing metal fill model file
[02/14 12:54:42     69s] #end processing metal fill model file
[02/14 12:54:42     69s] #Length limit = 200 pitches
[02/14 12:54:42     69s] #opt mode = 2
[02/14 12:54:42     69s] #Finish check_net_pin_list step Fix net pin list
[02/14 12:54:42     69s] #Start generate extraction boxes.
[02/14 12:54:42     69s] #
[02/14 12:54:42     69s] #Extract using 30 x 30 Hboxes
[02/14 12:54:42     69s] #5x6 initial hboxes
[02/14 12:54:42     69s] #Use area based hbox pruning.
[02/14 12:54:42     69s] #0/0 hboxes pruned.
[02/14 12:54:42     69s] #Complete generating extraction boxes.
[02/14 12:54:42     69s] #Extract 18 hboxes with single thread on machine with  Xeon 2.80GHz 56320KB Cache 88CPU...
[02/14 12:54:42     69s] #Process 0 special clock nets for rc extraction
[02/14 12:54:42     69s] #Total 191 nets were built. 145 nodes added to break long wires. 0 net(s) have incomplete routes.
[02/14 12:54:42     69s] #Start inst blockage merging.
[02/14 12:54:47     75s] #Run Statistics for Extraction:
[02/14 12:54:47     75s] #   Cpu time = 00:00:05, elapsed time = 00:00:05 .
[02/14 12:54:47     75s] #   Increased memory =    55.99 (MB), total memory =  2907.87 (MB), peak memory =  2907.87 (MB)
[02/14 12:54:47     75s] #Register nets and terms for rcdb /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1aHIjPx.rcdb.d
[02/14 12:54:47     75s] #Finish registering nets and terms for rcdb.
[02/14 12:54:47     75s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2862.36 (MB), peak = 2907.87 (MB)
[02/14 12:54:47     75s] #RC Statistics: 849 Res, 513 Ground Cap, 94 XCap (Edge to Edge)
[02/14 12:54:47     75s] #WARNING (NREX-102) Net UNCONNECTED8 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:54:47     75s] #WARNING (NREX-102) Net UNCONNECTED3 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:54:47     75s] #WARNING (NREX-102) Net UNCONNECTED6 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:54:47     75s] #WARNING (NREX-102) Net UNCONNECTED7 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:54:47     75s] #WARNING (NREX-102) Net UNCONNECTED is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:54:47     75s] #WARNING (NREX-102) Net UNCONNECTED2 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:54:47     75s] #WARNING (NREX-102) Net UNCONNECTED5 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:54:47     75s] #WARNING (NREX-102) Net UNCONNECTED0 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:54:47     75s] #WARNING (NREX-102) Net UNCONNECTED1 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:54:47     75s] #WARNING (NREX-102) Net UNCONNECTED4 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:54:47     75s] #WARNING (NREX-102) Net VDD is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:54:47     75s] #WARNING (NREX-102) Net VSS is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:54:47     75s] #RC V/H edge ratio: 0.74, Avg V/H Edge Length: 14487.97 (501), Avg L-Edge Length: 10592.41 (236)
[02/14 12:54:47     75s] #Nets and terms are pre-registered for rcdb /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1aHIjPx.rcdb.d.
[02/14 12:54:47     75s] #Start writing RC data.
[02/14 12:54:47     75s] #Finish writing RC data
[02/14 12:54:47     75s] #Finish writing rcdb with 1050 nodes, 859 edges, and 208 xcaps
[02/14 12:54:47     75s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2860.30 (MB), peak = 2907.87 (MB)
[02/14 12:54:47     75s] Restoring parasitic data from file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1aHIjPx.rcdb.d' ...
[02/14 12:54:47     75s] Opening parasitic data file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1aHIjPx.rcdb.d' for reading (mem: 2860.301M)
[02/14 12:54:47     75s] Reading RCDB with compressed RC data.
[02/14 12:54:47     75s] Opening parasitic data file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1aHIjPx.rcdb.d' for content verification (mem: 2860.301M)
[02/14 12:54:47     75s] Closing parasitic data file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1aHIjPx.rcdb.d': 0 access done (mem: 2860.301M)
[02/14 12:54:47     75s] Closing parasitic data file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1aHIjPx.rcdb.d': 0 access done (mem: 2860.301M)
[02/14 12:54:47     75s] Reading RCDB with compressed RC data.
[02/14 12:54:47     75s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2860.301M)
[02/14 12:54:47     75s] Following multi-corner parasitics specified:
[02/14 12:54:47     75s] Opening parasitic data file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1aHIjPx.rcdb.d' for reading (mem: 2861.113M)
[02/14 12:54:47     75s] 	/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1aHIjPx.rcdb.d (rcdb)
[02/14 12:54:47     75s] Reading RCDB with compressed RC data.
[02/14 12:54:47     75s] 		Cell counter_16bit has rcdb /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1aHIjPx.rcdb.d specified
[02/14 12:54:47     75s] Cell counter_16bit, hinst 
[02/14 12:54:47     75s] processing rcdb (/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1aHIjPx.rcdb.d) for hinst (top) of cell (counter_16bit);
[02/14 12:54:47     75s] Closing parasitic data file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1aHIjPx.rcdb.d': 0 access done (mem: 2861.711M)
[02/14 12:54:47     75s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2861.664M)
[02/14 12:54:47     75s] Opening parasitic data file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/counter_16bit_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_7Uk9Oq.rcdb.d/counter_16bit.rcdb.d' for reading (mem: 2861.664M)
[02/14 12:54:47     75s] Reading RCDB with compressed RC data.
[02/14 12:54:47     75s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=2863.402M)
[02/14 12:54:47     75s] Closing parasitic data file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/counter_16bit_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_7Uk9Oq.rcdb.d/counter_16bit.rcdb.d': 0 access done (mem: 2863.449M)
[02/14 12:54:47     75s] Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2863.449M)
[02/14 12:54:47     75s] ### export design design signature (4): route=992160559 fixed_route=992160559 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1405710112 dirty_area=0 del_dirty_area=0 cell=502474709 placement=133281727 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1305658099 sns=1305658099 ppa_info=2119878818
[02/14 12:54:47     75s] #
[02/14 12:54:47     75s] #Restore RCDB.
[02/14 12:54:47     75s] #
[02/14 12:54:47     75s] #Complete tQuantus RC extraction.
[02/14 12:54:47     75s] #Cpu time = 00:00:05
[02/14 12:54:47     75s] #Elapsed time = 00:00:06
[02/14 12:54:47     75s] #Increased memory = 12.49 (MB)
[02/14 12:54:47     75s] #Total memory = 2862.66 (MB)
[02/14 12:54:47     75s] #Peak memory = 2907.87 (MB)
[02/14 12:54:47     75s] #
[02/14 12:54:47     75s] #145 inserted nodes are removed
[02/14 12:54:47     75s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[02/14 12:54:47     75s] #Start Design Signature (0)
[02/14 12:54:47     75s] #Finish Inst Signature in MT(6722228)
[02/14 12:54:47     75s] #Finish Net Signature in MT(42929786)
[02/14 12:54:47     75s] #Finish SNet Signature in MT (92528865)
[02/14 12:54:47     75s] #Run time and memory report for RC extraction:
[02/14 12:54:47     75s] #RC extraction running on  Xeon 2.80GHz 56320KB Cache 88CPU.
[02/14 12:54:47     75s] #Run Statistics for snet signature:
[02/14 12:54:47     75s] Opening parasitic data file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/counter_16bit_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_7Uk9Oq.rcdb.d/counter_16bit.rcdb.d' for reading (mem: 2856.355M)
[02/14 12:54:47     75s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[02/14 12:54:47     75s] #   Increased memory =     0.00 (MB), total memory =  2856.29 (MB), peak memory =  2907.87 (MB)
[02/14 12:54:47     75s] #Run Statistics for Net Final Signature:
[02/14 12:54:47     75s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[02/14 12:54:47     75s] #   Increased memory =     0.00 (MB), total memory =  2856.29 (MB), peak memory =  2907.87 (MB)
[02/14 12:54:47     75s] #Run Statistics for Net launch:
[02/14 12:54:47     75s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[02/14 12:54:47     75s] #   Increased memory =     0.00 (MB), total memory =  2856.29 (MB), peak memory =  2907.87 (MB)
[02/14 12:54:47     75s] #Run Statistics for Net init_dbsNet_slist:
[02/14 12:54:47     75s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[02/14 12:54:47     75s] #   Increased memory =     0.00 (MB), total memory =  2856.29 (MB), peak memory =  2907.87 (MB)
[02/14 12:54:47     75s] #Run Statistics for net signature:
[02/14 12:54:47     75s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[02/14 12:54:47     75s] #   Increased memory =     0.00 (MB), total memory =  2856.29 (MB), peak memory =  2907.87 (MB)
[02/14 12:54:47     75s] #Run Statistics for inst signature:
[02/14 12:54:47     75s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[02/14 12:54:47     75s] #   Increased memory =    -0.69 (MB), total memory =  2856.29 (MB), peak memory =  2907.87 (MB)
[02/14 12:54:47     75s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2856.7M)
[02/14 12:54:47     75s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:2856.9M, EPOCH TIME: 1771091687.645925
[02/14 12:54:47     75s] Reading RCDB with compressed RC data.
[02/14 12:54:47     75s] Deleted 88 physical insts (cell FILL1 / prefix -).
[02/14 12:54:47     75s] Suspended 92 physical insts (cell FILL2 / prefix -).
[02/14 12:54:47     75s] Suspended 348 physical insts (cell FILL4 / prefix -).
[02/14 12:54:47     75s] Suspended 51 physical insts (cell FILL8 / prefix -).
[02/14 12:54:47     75s] Suspended 314 physical insts (cell FILL16 / prefix -).
[02/14 12:54:47     75s] Suspended 301 physical insts (cell FILL32 / prefix -).
[02/14 12:54:47     75s] Suspended 9561 physical insts (cell FILL64 / prefix -).
[02/14 12:54:47     75s] **Info: (IMPSP-2075): Transparent Filler is started (10667)!
[02/14 12:54:47     75s] 
[02/14 12:54:47     75s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2857.3M, EPOCH TIME: 1771091687.656239
[02/14 12:54:47     75s] Memory usage before memory release/compaction is 2857.3
[02/14 12:54:47     75s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:54:47     75s] Memory usage at beginning of DPlace-Init is 2857.5M.
[02/14 12:54:47     75s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2857.5M, EPOCH TIME: 1771091687.656417
[02/14 12:54:47     75s] Processing tracks to init pin-track alignment.
[02/14 12:54:47     75s] z: 2, totalTracks: 1
[02/14 12:54:47     75s] z: 4, totalTracks: 1
[02/14 12:54:47     75s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:54:47     75s] Cell counter_16bit LLGs are deleted
[02/14 12:54:47     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:47     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:47     75s] # Building counter_16bit llgBox search-tree.
[02/14 12:54:47     75s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:2857.5M, EPOCH TIME: 1771091687.678574
[02/14 12:54:47     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:47     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:47     75s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:2857.5M, EPOCH TIME: 1771091687.678774
[02/14 12:54:47     75s] Max number of tech site patterns supported in site array is 256.
[02/14 12:54:47     75s] Core basic site is CoreSite
[02/14 12:54:47     75s] After signature check, allow fast init is true, keep pre-filter is true.
[02/14 12:54:47     75s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/14 12:54:47     75s] Fast DP-INIT is on for default
[02/14 12:54:47     75s] Keep-away cache is enable on metals: 1-5
[02/14 12:54:47     75s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/14 12:54:47     75s] Atter site array init, number of instance map data is 0.
[02/14 12:54:47     75s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.009, REAL:0.010, MEM:2857.5M, EPOCH TIME: 1771091687.688623
[02/14 12:54:47     75s] 
[02/14 12:54:47     75s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:54:47     75s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:54:47     75s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.013, REAL:0.014, MEM:2857.5M, EPOCH TIME: 1771091687.692255
[02/14 12:54:47     75s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:2857.5M, EPOCH TIME: 1771091687.692312
[02/14 12:54:47     75s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:2857.5M, EPOCH TIME: 1771091687.692447
[02/14 12:54:47     75s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2857.5MB).
[02/14 12:54:47     75s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.035, REAL:0.037, MEM:2857.5M, EPOCH TIME: 1771091687.693397
[02/14 12:54:47     75s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.035, REAL:0.037, MEM:2857.5M, EPOCH TIME: 1771091687.693712
[02/14 12:54:47     75s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:2857.5M, EPOCH TIME: 1771091687.704253
[02/14 12:54:47     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:47     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:47     75s] Cell counter_16bit LLGs are deleted
[02/14 12:54:47     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:47     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:47     75s] # Resetting pin-track-align track data.
[02/14 12:54:47     75s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.002, REAL:0.002, MEM:2854.3M, EPOCH TIME: 1771091687.706364
[02/14 12:54:47     75s] Memory usage before memory release/compaction is 2854.3
[02/14 12:54:47     75s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:54:47     75s] Memory usage at end of DPlace-Cleanup is 2854.3M.
[02/14 12:54:47     75s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.058, REAL:0.062, MEM:2854.3M, EPOCH TIME: 1771091687.707586
[02/14 12:54:47     75s] ** INFO: Initializing Glitch Interface
[02/14 12:54:47     75s] ** INFO: Initializing Glitch Cache
[02/14 12:54:47     75s] Effort level <high> specified for reg2reg path_group
[02/14 12:54:47     75s] *** BuildHoldData #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:15.3/0:01:44.5 (0.7), mem = 2860.3M
[02/14 12:54:47     75s] AAE_INFO: switching set_db delaycal_enable_si from true to false ...
[02/14 12:54:47     75s] AAE_INFO: The setting is changed from true to false in set_db delaycal_enable_si
[02/14 12:54:47     75s] Starting delay calculation for Hold views
[02/14 12:54:48     75s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/14 12:54:48     75s] #################################################################################
[02/14 12:54:48     75s] # Design Stage: PostRoute
[02/14 12:54:48     75s] # Design Name: counter_16bit
[02/14 12:54:48     75s] # Design Mode: 130nm
[02/14 12:54:48     75s] # Analysis Mode: MMMC OCV 
[02/14 12:54:48     75s] # Parasitics Mode: SPEF/RCDB 
[02/14 12:54:48     75s] # Signoff Settings: SI Off 
[02/14 12:54:48     75s] #################################################################################
[02/14 12:54:48     75s] Calculate late delays in OCV mode...
[02/14 12:54:48     75s] Calculate early delays in OCV mode...
[02/14 12:54:48     75s] Topological Sorting (REAL = 0:00:00.0, MEM = 2871.6M, InitMEM = 2871.1M)
[02/14 12:54:48     75s] Start delay calculation (fullDC) (1 T). (MEM=2871.6)
[02/14 12:54:48     75s] Start AAE Lib Loading. (MEM=2890.351562)
[02/14 12:54:48     75s] End AAE Lib Loading. (MEM=2893.597656 CPU=0:00:00.0 Real=0:00:00.0)
[02/14 12:54:48     75s] End AAE Lib Interpolated Model. (MEM=2893.597656 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:54:48     82s] Total number of fetched objects 201
[02/14 12:54:48     82s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:54:48     82s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/14 12:54:48     82s] End delay calculation. (MEM=3071.77 CPU=0:00:06.6 REAL=0:00:00.0)
[02/14 12:54:49     83s] End delay calculation (fullDC). (MEM=3064.73 CPU=0:00:07.6 REAL=0:00:01.0)
[02/14 12:54:49     83s] *** CDM Built up (cpu=0:00:07.6  real=0:00:01.0  mem= 3048.9M) ***
[02/14 12:54:49     83s] *** Done Building Timing Graph (cpu=0:00:07.9 real=0:00:02.0 totSessionCpu=0:01:23 mem=3054.1M)
[02/14 12:54:49     83s] Done building cte hold timing graph (HoldAware) cpu=0:00:08.0 real=0:00:02.0 totSessionCpu=0:01:23 mem=3054.1M ***
[02/14 12:54:49     83s] 
[02/14 12:54:49     83s] Creating Lib Analyzer ...
[02/14 12:54:49     83s] 
[02/14 12:54:49     83s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:54:49     83s] Summary for sequential cells identification: 
[02/14 12:54:49     83s]   Identified SBFF number: 16
[02/14 12:54:49     83s]   Identified MBFF number: 0
[02/14 12:54:49     83s]   Identified SB Latch number: 2
[02/14 12:54:49     83s]   Identified MB Latch number: 0
[02/14 12:54:49     83s]   Not identified SBFF number: 0
[02/14 12:54:49     83s]   Not identified MBFF number: 0
[02/14 12:54:49     83s]   Not identified SB Latch number: 0
[02/14 12:54:49     83s]   Not identified MB Latch number: 0
[02/14 12:54:49     83s]   Number of sequential cells which are not FFs: 1
[02/14 12:54:49     83s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:54:49     83s]    : PowerDomain = none : Weighted F : unweighted  = 30.20 (1.000) with rcCorner = 0
[02/14 12:54:49     83s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[02/14 12:54:49     83s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:54:49     83s]    : PowerDomain = none : Weighted F : unweighted  = 30.20 (1.000) with rcCorner = 0
[02/14 12:54:49     83s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[02/14 12:54:49     83s] TLC MultiMap info (StdDelay):
[02/14 12:54:49     83s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 30.2ps
[02/14 12:54:49     83s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 24.9ps
[02/14 12:54:49     83s]  Setting StdDelay to: 30.2ps
[02/14 12:54:49     83s] 
[02/14 12:54:49     83s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:54:49     83s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:54:49     83s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:54:49     83s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:54:49     83s] 
[02/14 12:54:49     83s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:54:50     83s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:24 mem=3061.1M
[02/14 12:54:50     83s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:24 mem=3061.1M
[02/14 12:54:50     83s] Creating Lib Analyzer, finished. 
[02/14 12:54:50     83s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[02/14 12:54:50     83s] AAE_INFO: switching set_db delaycal_enable_si from false to true ...
[02/14 12:54:50     83s] AAE_INFO: The setting is changed from false to true in set_db delaycal_enable_si
[02/14 12:54:50     83s] 
[02/14 12:54:50     83s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:54:50     83s] Deleting Lib Analyzer.
[02/14 12:54:50     83s] 
[02/14 12:54:50     83s] TimeStamp Deleting Cell Server End ...
[02/14 12:54:50     83s] Starting delay calculation for Setup views
[02/14 12:54:50     83s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/14 12:54:50     83s] AAE_INFO: resetNetProps viewIdx 0 
[02/14 12:54:50     83s] Starting SI iteration 1 using Infinite Timing Windows
[02/14 12:54:50     83s] #################################################################################
[02/14 12:54:50     83s] # Design Stage: PostRoute
[02/14 12:54:50     83s] # Design Name: counter_16bit
[02/14 12:54:50     83s] # Design Mode: 130nm
[02/14 12:54:50     83s] # Analysis Mode: MMMC OCV 
[02/14 12:54:50     83s] # Parasitics Mode: SPEF/RCDB 
[02/14 12:54:50     83s] # Signoff Settings: SI On 
[02/14 12:54:50     83s] #################################################################################
[02/14 12:54:50     83s] Setting infinite Tws ...
[02/14 12:54:50     83s] AAE_INFO: 1 threads acquired from CTE.
[02/14 12:54:50     83s] First Iteration Infinite Tw... 
[02/14 12:54:50     83s] Calculate early delays in OCV mode...
[02/14 12:54:50     83s] Calculate late delays in OCV mode...
[02/14 12:54:50     83s] Topological Sorting (REAL = 0:00:00.0, MEM = 3068.3M, InitMEM = 3067.9M)
[02/14 12:54:50     83s] Start delay calculation (fullDC) (1 T). (MEM=3068.32)
[02/14 12:54:50     83s] End AAE Lib Interpolated Model. (MEM=3078.113281 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:54:50     83s] Total number of fetched objects 201
[02/14 12:54:50     83s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:54:50     83s] AAE_INFO-618: Total number of nets in the design is 203,  100.0 percent of the nets selected for SI analysis
[02/14 12:54:50     83s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:54:50     83s] End delay calculation. (MEM=3083.65 CPU=0:00:00.1 REAL=0:00:00.0)
[02/14 12:54:50     83s] End delay calculation (fullDC). (MEM=3083.65 CPU=0:00:00.1 REAL=0:00:00.0)
[02/14 12:54:50     83s] Save waveform /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/.AAE_Z2NmvB/.AAE_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1/waveform.data...
[02/14 12:54:50     83s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3083.6M) ***
[02/14 12:54:50     84s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3083.6M)
[02/14 12:54:50     84s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/14 12:54:50     84s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3083.6M)
[02/14 12:54:50     84s] 
[02/14 12:54:50     84s] Executing IPO callback for view pruning ..
[02/14 12:54:50     84s] Starting SI iteration 2
[02/14 12:54:50     84s] Calculate early delays in OCV mode...
[02/14 12:54:50     84s] Calculate late delays in OCV mode...
[02/14 12:54:50     84s] Start delay calculation (fullDC) (1 T). (MEM=3057.59)
[02/14 12:54:50     84s] End AAE Lib Interpolated Model. (MEM=3057.589844 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:54:50     84s] Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 6. 
[02/14 12:54:50     84s] Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 201. 
[02/14 12:54:50     84s] Total number of fetched objects 201
[02/14 12:54:50     84s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:54:50     84s] AAE_INFO-618: Total number of nets in the design is 203,  7.9 percent of the nets selected for SI analysis
[02/14 12:54:50     84s] End delay calculation. (MEM=3060.56 CPU=0:00:00.0 REAL=0:00:00.0)
[02/14 12:54:50     84s] End delay calculation (fullDC). (MEM=3060.56 CPU=0:00:00.0 REAL=0:00:00.0)
[02/14 12:54:50     84s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3056.6M) ***
[02/14 12:54:51     84s] 
[02/14 12:54:51     84s] Creating Lib Analyzer ...
[02/14 12:54:51     84s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:54:51     84s] 
[02/14 12:54:51     84s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:54:51     84s] Summary for sequential cells identification: 
[02/14 12:54:51     84s]   Identified SBFF number: 16
[02/14 12:54:51     84s]   Identified MBFF number: 0
[02/14 12:54:51     84s]   Identified SB Latch number: 2
[02/14 12:54:51     84s]   Identified MB Latch number: 0
[02/14 12:54:51     84s]   Not identified SBFF number: 0
[02/14 12:54:51     84s]   Not identified MBFF number: 0
[02/14 12:54:51     84s]   Not identified SB Latch number: 0
[02/14 12:54:51     84s]   Not identified MB Latch number: 0
[02/14 12:54:51     84s]   Number of sequential cells which are not FFs: 1
[02/14 12:54:51     84s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:54:51     84s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:54:51     84s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:54:51     84s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:54:51     84s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:54:51     84s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:54:51     84s] TLC MultiMap info (StdDelay):
[02/14 12:54:51     84s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:54:51     84s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:54:51     84s]  Setting StdDelay to: 37.6ps
[02/14 12:54:51     84s] 
[02/14 12:54:51     84s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:54:51     84s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:54:51     84s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:54:51     84s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:54:51     84s] 
[02/14 12:54:51     84s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:54:51     84s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:25 mem=3062.9M
[02/14 12:54:51     84s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:25 mem=3062.9M
[02/14 12:54:51     84s] Creating Lib Analyzer, finished. 
[02/14 12:54:51     84s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:01:25 mem=3066.2M)
[02/14 12:54:51     84s] End AAE Lib Interpolated Model. (MEM=3067.140625 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:54:51     84s] Cell counter_16bit LLGs are deleted
[02/14 12:54:51     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:51     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:51     84s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3067.5M, EPOCH TIME: 1771091691.345818
[02/14 12:54:51     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:51     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:51     84s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3067.5M, EPOCH TIME: 1771091691.346009
[02/14 12:54:51     84s] Max number of tech site patterns supported in site array is 256.
[02/14 12:54:51     84s] Core basic site is CoreSite
[02/14 12:54:51     84s] After signature check, allow fast init is true, keep pre-filter is true.
[02/14 12:54:51     84s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/14 12:54:51     84s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[02/14 12:54:51     84s] SiteArray: use 3,457,024 bytes
[02/14 12:54:51     84s] SiteArray: current memory after site array memory allocation 3070.9M
[02/14 12:54:51     84s] SiteArray: FP blocked sites are writable
[02/14 12:54:51     84s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3070.9M, EPOCH TIME: 1771091691.365090
[02/14 12:54:51     84s] Process 19651 (called=268 computed=25) wires and vias for routing blockage analysis
[02/14 12:54:51     84s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.008, REAL:0.008, MEM:3070.9M, EPOCH TIME: 1771091691.373021
[02/14 12:54:51     84s] SiteArray: number of non floorplan blocked sites for llg default is 630000
[02/14 12:54:51     84s] Atter site array init, number of instance map data is 0.
[02/14 12:54:51     84s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.027, REAL:0.029, MEM:3070.9M, EPOCH TIME: 1771091691.374611
[02/14 12:54:51     84s] 
[02/14 12:54:51     84s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:54:51     84s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:54:51     84s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.031, REAL:0.032, MEM:3070.9M, EPOCH TIME: 1771091691.377913
[02/14 12:54:51     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:51     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:51     84s] ** INFO: Initializing Glitch Interface
[02/14 12:54:51     84s] 
[02/14 12:54:51     84s] OptSummary:
[02/14 12:54:51     84s] 
[02/14 12:54:51     84s] ------------------------------------------------------------------
[02/14 12:54:51     84s]      Initial SI Timing Summary
[02/14 12:54:51     84s] ------------------------------------------------------------------
[02/14 12:54:51     84s] 
[02/14 12:54:51     84s] Setup views included:
[02/14 12:54:51     84s]  tt_v1.8_25C_Nominal_25_func 
[02/14 12:54:51     84s] 
[02/14 12:54:51     84s] +--------------------+---------+---------+---------+
[02/14 12:54:51     84s] |     Setup mode     |   all   | reg2reg | default |
[02/14 12:54:51     84s] +--------------------+---------+---------+[02/14 12:54:51     84s] 
---------+
[02/14 12:54:51     84s] |           WNS (ns):| -0.092  | -0.092  |  0.076  |
[02/14 12:54:51     84s] |           TNS (ns):| -0.862  | -0.862  |  0.000  |
[02/14 12:54:51     84s] |    Violating Paths:|   14    |   14    |    0    |
[02/14 12:54:51     84s] |          All Paths:|   32    |   16    |   32    |
[02/14 12:54:51     84s] +--------------------+---------+---------+---------+
[02/14 12:54:51     84s] 
[02/14 12:54:51     84s] +----------------+-------------------------------+------------------+
[02/14 12:54:51     84s] |                |              Real             |       Total      |
[02/14 12:54:51     84s] |    DRVs        +------------------+------------+------------------|
[02/14 12:54:51     84s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/14 12:54:51     84s] +----------------+------------------+------------+------------------+
[02/14 12:54:51     84s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/14 12:54:51     84s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[02/14 12:54:51     84s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/14 12:54:51     84s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/14 12:54:51     84s] +----------------+------------------+------------+------------------+
[02/14 12:54:51     84s] 
[02/14 12:54:51     84s] Density: 0.217%
[02/14 12:54:51     84s] ------------------------------------------------------------------
[02/14 12:54:51     84s] *** BuildHoldData #1 [finish] (opt_design #1) : cpu/real = 0:00:09.6/0:00:03.7 (2.6), totSession cpu/real = 0:01:24.8/0:01:48.2 (0.8), mem = 3074.7M
[02/14 12:54:51     84s] 
[02/14 12:54:51     84s] =============================================================================================
[02/14 12:54:51     84s]  Step TAT Report : BuildHoldData #1 / opt_design #1                             25.11-s102_1
[02/14 12:54:51     84s] =============================================================================================
[02/14 12:54:51     84s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:54:51     84s] ---------------------------------------------------------------------------------------------
[02/14 12:54:51     84s] [ ViewPruning            ]      7   0:00:00.3  (   7.7 % )     0:00:00.3 /  0:00:00.3    0.9
[02/14 12:54:51     84s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:54:51     84s] [ DrvReport              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.5
[02/14 12:54:51     84s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:51     84s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:51     84s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   6.6 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:54:51     84s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[02/14 12:54:51     84s] [ UpdateTimingGraph      ]      3   0:00:01.0  (  27.4 % )     0:00:03.1 /  0:00:09.0    2.9
[02/14 12:54:51     84s] [ FullDelayCalc          ]      3   0:00:01.7  (  47.2 % )     0:00:01.7 /  0:00:07.8    4.5
[02/14 12:54:51     84s] [ TimingUpdate           ]      4   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.0    1.0
[02/14 12:54:51     84s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[02/14 12:54:51     84s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:51     84s] [ MISC                   ]          0:00:00.2  (   6.6 % )     0:00:00.2 /  0:00:00.2    0.9
[02/14 12:54:51     84s] ---------------------------------------------------------------------------------------------
[02/14 12:54:51     84s]  BuildHoldData #1 TOTAL             0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:09.6    2.6
[02/14 12:54:51     84s] ---------------------------------------------------------------------------------------------
[02/14 12:54:51     84s] **opt_design ... cpu = 0:00:17, real = 0:00:39, mem = 3071.2M, totSessionCpu=0:01:25 **
[02/14 12:54:51     84s] Begin: Collecting metrics
[02/14 12:54:51     84s] 
 ------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary |    -0.092 | -0.092 |  -1 |        0.22 | 0:00:04  |        3071 |    0 |   0 |
 ------------------------------------------------------------------------------------------------ 
[02/14 12:54:51     85s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3141.2M, current mem=3071.2M)

[02/14 12:54:51     85s] End: Collecting metrics
[02/14 12:54:51     85s] OPTC: m4 20.0 50.0 [ 50.0 20.0 50.0 ]
[02/14 12:54:51     85s] OPTC: view 50.0 [ 0.0500 ]
[02/14 12:54:51     85s] Setting latch borrow mode to budget during optimization.
[02/14 12:54:51     85s] Info: Done creating the CCOpt slew target map.
[02/14 12:54:51     85s] **INFO: flowCheckPoint #2 OptimizationPass1
[02/14 12:54:51     85s] Glitch fixing enabled
[02/14 12:54:51     85s] *** ClockDrv #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:25.1/0:01:48.5 (0.8), mem = 3072.4M
[02/14 12:54:51     85s] Running CCOpt-PRO on entire clock network
[02/14 12:54:51     85s] Leaving CCOpt scope - Initializing power interface...
[02/14 12:54:51     85s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:54:51     85s] Net route status summary:
[02/14 12:54:51     85s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
[02/14 12:54:51     85s]   Non-clock:   202 (unrouted=12, trialRouted=0, noStatus=0, routed=190, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
[02/14 12:54:51     85s] -effortLevel medium                        # enums={low medium high signoff}, default=undefined
[02/14 12:54:51     85s] Clock tree cells fixed by user: 0 out of 0
[02/14 12:54:51     85s] PRO...
[02/14 12:54:51     85s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[02/14 12:54:51     85s] Initializing clock structures...
[02/14 12:54:51     85s]   Creating own balancer
[02/14 12:54:51     85s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[02/14 12:54:51     85s]   Removing CTS place status from clock tree and sinks.
[02/14 12:54:51     85s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[02/14 12:54:51     85s]   Initializing legalizer
[02/14 12:54:51     85s]   Using cell based legalization.
[02/14 12:54:51     85s]   Initializing placement interface...
[02/14 12:54:51     85s]     Use check_library -place or consult logv if problems occur.
[02/14 12:54:51     85s]     Leaving CCOpt scope - Initializing placement interface...
[02/14 12:54:51     85s] Memory usage before memory release/compaction is 3072.8
[02/14 12:54:51     85s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:54:51     85s] Memory usage at beginning of DPlace-Init is 3072.8M.
[02/14 12:54:51     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:3072.8M, EPOCH TIME: 1771091691.758633
[02/14 12:54:51     85s] Processing tracks to init pin-track alignment.
[02/14 12:54:51     85s] z: 2, totalTracks: 1
[02/14 12:54:51     85s] z: 4, totalTracks: 1
[02/14 12:54:51     85s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:54:51     85s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3072.8M, EPOCH TIME: 1771091691.784839
[02/14 12:54:51     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:51     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:51     85s] 
[02/14 12:54:51     85s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:54:51     85s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:54:51     85s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3073.3M, EPOCH TIME: 1771091691.794883
[02/14 12:54:51     85s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3073.3M, EPOCH TIME: 1771091691.794950
[02/14 12:54:51     85s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3073.3M, EPOCH TIME: 1771091691.795075
[02/14 12:54:51     85s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3073.3MB).
[02/14 12:54:51     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.042, MEM:3073.3M, EPOCH TIME: 1771091691.800932
[02/14 12:54:51     85s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:54:51     85s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3073.3M, EPOCH TIME: 1771091691.801111
[02/14 12:54:51     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:51     85s]   Initializing placement interface done.
[02/14 12:54:51     85s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/14 12:54:51     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:51     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:51     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:51     85s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.002, REAL:0.003, MEM:3073.3M, EPOCH TIME: 1771091691.803935
[02/14 12:54:51     85s] Memory usage before memory release/compaction is 3073.3
[02/14 12:54:51     85s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:54:51     85s] Memory usage at end of DPlace-Cleanup is 3073.3M.
[02/14 12:54:51     85s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:54:51     85s]   PSR: n = 182 unplaced = 0 placed = 182 soft_fixed = 0 fixed = 0 covered = 0 unknown = 0
[02/14 12:54:51     85s]   CTS PSR unset = 182 soft_fixed = 0 fixed = 0 unknown = 0
[02/14 12:54:51     85s]   Leaving CCOpt scope - Initializing placement interface...
[02/14 12:54:51     85s] Memory usage before memory release/compaction is 3073.3
[02/14 12:54:51     85s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:54:51     85s] Memory usage at beginning of DPlace-Init is 3073.3M.
[02/14 12:54:51     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:3073.3M, EPOCH TIME: 1771091691.815877
[02/14 12:54:51     85s] Processing tracks to init pin-track alignment.
[02/14 12:54:51     85s] z: 2, totalTracks: 1
[02/14 12:54:51     85s] z: 4, totalTracks: 1
[02/14 12:54:51     85s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:54:51     85s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3073.3M, EPOCH TIME: 1771091691.841689
[02/14 12:54:51     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:51     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:51     85s] 
[02/14 12:54:51     85s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:54:51     85s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:54:51     85s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3073.7M, EPOCH TIME: 1771091691.851935
[02/14 12:54:51     85s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3073.7M, EPOCH TIME: 1771091691.852011
[02/14 12:54:51     85s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3073.7M, EPOCH TIME: 1771091691.852138
[02/14 12:54:51     85s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3073.7MB).
[02/14 12:54:51     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.037, MEM:3073.7M, EPOCH TIME: 1771091691.853084
[02/14 12:54:51     85s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:54:51     85s] Set min layer with design mode ( 1 )
[02/14 12:54:51     85s] Set max layer with design mode ( 5 )
[02/14 12:54:51     85s] [PSP]    Load db... (mem=-1.5M)
[02/14 12:54:51     85s] [PSP]    Read data from FE... (mem=-1.5M)
[02/14 12:54:51     85s] (I)      Number of ignored instance 0
[02/14 12:54:51     85s] (I)      Number of inbound cells 0
[02/14 12:54:51     85s] (I)      Number of opened ILM blockages 0
[02/14 12:54:51     85s] (I)      Number of instances temporarily fixed by detailed placement 16
[02/14 12:54:51     85s] (I)      numMoveCells=166, numMacros=0  numNoFlopBlockages=0  numPads=19  numMultiRowHeightInsts=0
[02/14 12:54:51     85s] (I)      cell height: 4140, count: 182
[02/14 12:54:51     85s] [PSP]    Done Read data from FE (cpu=0.001s, mem=-1.5M)
[02/14 12:54:51     85s] 
[02/14 12:54:51     85s] [PSP]    Done Load db (cpu=0.001s, mem=-1.5M)
[02/14 12:54:51     85s] 
[02/14 12:54:51     85s] [PSP]    Constructing placeable region... (mem=-1.5M)
[02/14 12:54:51     85s] (I)      Constructing bin map
[02/14 12:54:51     85s] (I)      Initialize bin information with width=41400 height=41400
[02/14 12:54:51     85s] (I)      Done constructing bin map
[02/14 12:54:51     85s] [PSP]    Compute region effective width... (mem=-1.5M)
[02/14 12:54:51     85s] [PSP]    Done Compute region effective width (cpu=0.000s, mem=-1.5M)
[02/14 12:54:51     85s] 
[02/14 12:54:51     85s]   Legalizer reserving space for clock trees
[02/14 12:54:51     85s] [PSP]    Done Constructing placeable region (cpu=0.001s, mem=-1.5M)
[02/14 12:54:51     85s] 
[02/14 12:54:51     85s]   Reconstructing clock tree datastructures, skew aware...
[02/14 12:54:51     85s]     Validating CTS configuration...
[02/14 12:54:51     85s]     Checking module port directions...
[02/14 12:54:51     85s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:54:51     85s]     Non-default attributes:
[02/14 12:54:51     85s]       Public non-default attributes:
[02/14 12:54:51     85s]         cts_adjacent_rows_legal: true (default: false)
[02/14 12:54:51     85s]         cts_buffer_cells is set for at least one object
[02/14 12:54:51     85s]         cts_cell_density is set for at least one object
[02/14 12:54:51     85s]         cts_cell_halo_rows: 0 (default: 1)
[02/14 12:54:51     85s]         cts_cell_halo_sites: 0 (default: 4)
[02/14 12:54:51     85s]         cts_clock_gating_cells is set for at least one object
[02/14 12:54:51     85s]         cts_inverter_cells is set for at least one object
[02/14 12:54:51     85s]         cts_logic_cells is set for at least one object
[02/14 12:54:51     85s]         cts_primary_delay_corner: tt_v1.8_25C_Nominal_25 (default: )
[02/14 12:54:51     85s]         cts_skew_group_target_insertion_delay is set for at least one object
[02/14 12:54:51     85s]         cts_target_max_transition_time is set for at least one object
[02/14 12:54:51     85s]         cts_target_max_transition_time_sdc is set for at least one object
[02/14 12:54:51     85s]         cts_target_skew is set for at least one object
[02/14 12:54:51     85s]       Private non-default attributes:
[02/14 12:54:51     85s]         cts_allow_non_fterm_identical_swaps: false (default: true)
[02/14 12:54:51     85s]         cts_clock_nets_detailed_routed: true (default: false)
[02/14 12:54:51     85s]         cts_force_design_routing_status: 1 (default: auto)
[02/14 12:54:51     85s]         cts_last_virtual_delay_scaling_factor is set for at least one object
[02/14 12:54:51     85s]         cts_post_route_enable_post_commit_delay_update: true (default: false)
[02/14 12:54:51     85s]         cts_use_accurate_downstream_capacitance_in_optimization: true (default: false)
[02/14 12:54:51     85s]     Route type trimming info:
[02/14 12:54:51     85s]       No route type modifications were made.
[02/14 12:54:51     85s]     SIAware is enabled.
[02/14 12:54:51     85s] End AAE Lib Interpolated Model. (MEM=3075.781250 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:54:52     85s]     Library trimming buffers in power domain auto-default and half-corner tt_v1.8_25C_Nominal_25:both.late removed 0 of 3 cells
[02/14 12:54:52     85s]     Original list had 3 cells:
[02/14 12:54:52     85s]     CLKBUFX8 CLKBUFX4 CLKBUFX2 
[02/14 12:54:52     85s]     Library trimming was not able to trim any cells:
[02/14 12:54:52     85s]     CLKBUFX8 CLKBUFX4 CLKBUFX2 
[02/14 12:54:52     85s]     Library trimming inverters in power domain auto-default and half-corner tt_v1.8_25C_Nominal_25:both.late removed 0 of 4 cells
[02/14 12:54:52     85s]     Original list had 4 cells:
[02/14 12:54:52     85s]     CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1 
[02/14 12:54:52     85s]     Library trimming was not able to trim any cells:
[02/14 12:54:52     85s]     CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1 
[02/14 12:54:52     85s] **WARN: (IMPCCOPT-2427):	The cts_target_maximum_transition_time 100.000ns is too high for delay_corner tt_v1.8_25C_Nominal_25 and delay_type late for clock_tree core_clock and net_type leaf. CTS will proceed using 0.599ns.
[02/14 12:54:52     85s] **WARN: (IMPCCOPT-2427):	The cts_target_maximum_transition_time 100.000ns is too high for delay_corner tt_v1.8_25C_Nominal_25 and delay_type late for clock_tree core_clock and net_type trunk. CTS will proceed using 0.599ns.
[02/14 12:54:52     86s]     Clock tree balancer configuration for clock_tree core_clock:
[02/14 12:54:52     86s]     Non-default attributes:
[02/14 12:54:52     86s]       Public non-default attributes:
[02/14 12:54:52     86s]         cts_cell_density: 1 (default: 0.75)
[02/14 12:54:52     86s]       No private non-default attributes
[02/14 12:54:52     86s]     For power domain auto-default:
[02/14 12:54:52     86s]       Buffers:     CLKBUFX8 CLKBUFX4 CLKBUFX2
[02/14 12:54:52     86s]       Inverters:   CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1
[02/14 12:54:52     86s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 1199772.000um^2
[02/14 12:54:52     86s]     Top Routing info:
[02/14 12:54:52     86s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[02/14 12:54:52     86s]       Unshielded; Mask Constraint: 0; Source: cts_route_type.
[02/14 12:54:52     86s]     Trunk Routing info:
[02/14 12:54:52     86s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[02/14 12:54:52     86s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[02/14 12:54:52     86s]     Leaf Routing info:
[02/14 12:54:52     86s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[02/14 12:54:52     86s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[02/14 12:54:52     86s]     For timing_corner tt_v1.8_25C_Nominal_25:both, late and power domain auto-default:
[02/14 12:54:52     86s]       Slew time target (leaf):    0.600ns
[02/14 12:54:52     86s]       Slew time target (trunk):   0.600ns
[02/14 12:54:52     86s]       Slew time target (top):     100.000ns (Note: no nets are considered top nets in this clock tree)
[02/14 12:54:52     86s]       Buffer unit delay: 0.183ns
[02/14 12:54:52     86s]       Buffer max distance: 2277.858um
[02/14 12:54:52     86s]     Fastest wire driving cells and distances:
[02/14 12:54:52     86s]       Buffer    : {lib_cell:CLKBUFX8, fastest_considered_half_corner=tt_v1.8_25C_Nominal_25:both.late, optimalDrivingDistance=2277.858um, saturatedSlew=0.419ns, speed=4723.886um per ns, cellArea=9.197um^2 per 1000um}
[02/14 12:54:52     86s]       Inverter  : {lib_cell:CLKINVX8, fastest_considered_half_corner=tt_v1.8_25C_Nominal_25:both.late, optimalDrivingDistance=1965.116um, saturatedSlew=0.384ns, speed=5150.350um per ns, cellArea=8.722um^2 per 1000um}
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     Logic Sizing Table:
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     ----------------------------------------------------------
[02/14 12:54:52     86s]     Cell    Instance count    Source    Eligible library cells
[02/14 12:54:52     86s]     ----------------------------------------------------------
[02/14 12:54:52     86s]       (empty table)
[02/14 12:54:52     86s]     ----------------------------------------------------------
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     Clock tree balancer configuration for skew_group core_clock/func:
[02/14 12:54:52     86s]      Created from constraint modes: {[func]}
[02/14 12:54:52     86s]       Sources:                     pin clk
[02/14 12:54:52     86s]       Total number of sinks:       16
[02/14 12:54:52     86s]       Delay constrained sinks:     16
[02/14 12:54:52     86s]       Constrains:                  default
[02/14 12:54:52     86s]       Non-leaf sinks:              0
[02/14 12:54:52     86s]       Ignore pins:                 0
[02/14 12:54:52     86s]      Timing corner tt_v1.8_25C_Nominal_25:both.late:
[02/14 12:54:52     86s]       Skew target:                 0.183ns
[02/14 12:54:52     86s]     Primary reporting skew groups are:
[02/14 12:54:52     86s]     skew_group core_clock/func with 16 clock sinks
[02/14 12:54:52     86s]     Found 0/0 (-nan%) clock tree instances with fixed placement status.
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     Constraint summary
[02/14 12:54:52     86s]     ==================
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     Transition constraints are active in the following delay corners:
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     tt_v1.8_25C_Nominal_25:both.late
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     Cap constraints are active in the following delay corners:
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     tt_v1.8_25C_Nominal_25:both.late
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     Transition constraint summary:
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     ----------------------------------------------------------------------------------------------------------
[02/14 12:54:52     86s]     Delay corner                                  Target (ns)    Num pins    Target source       Clock tree(s)
[02/14 12:54:52     86s]     ----------------------------------------------------------------------------------------------------------
[02/14 12:54:52     86s]     tt_v1.8_25C_Nominal_25:both.late (primary)         -            -               -                  -
[02/14 12:54:52     86s]                         -                            0.150          16       liberty explicit    all
[02/14 12:54:52     86s]                         -                            0.600           2       tool modified       all
[02/14 12:54:52     86s]     ----------------------------------------------------------------------------------------------------------
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     Capacitance constraint summary:
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     ------------------------------------------------------------------------------------------------------------------
[02/14 12:54:52     86s]     Delay corner                                  Limit (pF)    Num nets    Target source                Clock tree(s)
[02/14 12:54:52     86s]     ------------------------------------------------------------------------------------------------------------------
[02/14 12:54:52     86s]     tt_v1.8_25C_Nominal_25:both.late (primary)        -            -                    -                      -
[02/14 12:54:52     86s]                         -                           0.165          1        library_or_sdc_constraint    all
[02/14 12:54:52     86s]     ------------------------------------------------------------------------------------------------------------------
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     Clock DAG hash initial state: ecca75651919966a ce8932f99a6711d8
[02/14 12:54:52     86s]     CTS services accumulated run-time stats initial state:
[02/14 12:54:52     86s]       delay calculator: calls=3321, total_wall_time=0.343s, mean_wall_time=0.103ms
[02/14 12:54:52     86s]       steiner router: calls=3322, total_wall_time=0.041s, mean_wall_time=0.012ms
[02/14 12:54:52     86s]     Clock DAG stats initial state:
[02/14 12:54:52     86s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:54:52     86s]       sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:54:52     86s]       misc counts      : r=1, pp=0, mci=0
[02/14 12:54:52     86s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:54:52     86s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
[02/14 12:54:52     86s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:54:52     86s] UM:*                                                                   InitialState
[02/14 12:54:52     86s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[02/14 12:54:52     86s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     Layer information for route type default_route_type_leaf:
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     --------------------------------------------------------------------
[02/14 12:54:52     86s]     Layer    Preferred    Route    Res.          Cap.          RC
[02/14 12:54:52     86s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/14 12:54:52     86s]     --------------------------------------------------------------------
[02/14 12:54:52     86s]     met1     N            H          0.893         0.177         0.158
[02/14 12:54:52     86s]     met2     N            V          0.893         0.182         0.163
[02/14 12:54:52     86s]     met3     Y            H          0.157         0.297         0.047
[02/14 12:54:52     86s]     met4     Y            V          0.157         0.264         0.041
[02/14 12:54:52     86s]     met5     N            H          0.018         0.294         0.005
[02/14 12:54:52     86s]     --------------------------------------------------------------------
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[02/14 12:54:52     86s]     Unshielded; Mask Constraint: 0; Source: cts_route_type.
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     Layer information for route type default_route_type_nonleaf:
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     --------------------------------------------------------------------
[02/14 12:54:52     86s]     Layer    Preferred    Route    Res.          Cap.          RC
[02/14 12:54:52     86s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/14 12:54:52     86s]     --------------------------------------------------------------------
[02/14 12:54:52     86s]     met1     N            H          0.893         0.244         0.218
[02/14 12:54:52     86s]     met2     N            V          0.893         0.245         0.219
[02/14 12:54:52     86s]     met3     Y            H          0.157         0.356         0.056
[02/14 12:54:52     86s]     met4     Y            V          0.157         0.327         0.051
[02/14 12:54:52     86s]     met5     N            H          0.018         0.309         0.006
[02/14 12:54:52     86s]     --------------------------------------------------------------------
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[02/14 12:54:52     86s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     Layer information for route type default_route_type_nonleaf:
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     --------------------------------------------------------------------
[02/14 12:54:52     86s]     Layer    Preferred    Route    Res.          Cap.          RC
[02/14 12:54:52     86s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/14 12:54:52     86s]     --------------------------------------------------------------------
[02/14 12:54:52     86s]     met1     N            H          0.893         0.177         0.158
[02/14 12:54:52     86s]     met2     N            V          0.893         0.182         0.163
[02/14 12:54:52     86s]     met3     Y            H          0.157         0.297         0.047
[02/14 12:54:52     86s]     met4     Y            V          0.157         0.264         0.041
[02/14 12:54:52     86s]     met5     N            H          0.018         0.294         0.005
[02/14 12:54:52     86s]     --------------------------------------------------------------------
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     Via selection for estimated routes (rule default):
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     ------------------------------------------------------------------
[02/14 12:54:52     86s]     Layer        Via Cell      Res.     Cap.     RC       Top of Stack
[02/14 12:54:52     86s]     Range                      (Ohm)    (fF)     (fs)     Only
[02/14 12:54:52     86s]     ------------------------------------------------------------------
[02/14 12:54:52     86s]     met1-met2    M1M2_PR_MR    4.500    0.054    0.242    false
[02/14 12:54:52     86s]     met2-met3    M2M3_PR_MR    3.410    0.058    0.197    false
[02/14 12:54:52     86s]     met3-met4    M3M4_PR_MR    3.410    0.050    0.169    false
[02/14 12:54:52     86s]     met4-met5    M4M5_PR_MR    0.380    0.230    0.087    false
[02/14 12:54:52     86s]     ------------------------------------------------------------------
[02/14 12:54:52     86s]     
[02/14 12:54:52     86s]     No ideal or dont_touch nets found in the clock tree
[02/14 12:54:52     86s]     No dont_touch hnets found in the clock tree
[02/14 12:54:52     86s]     No dont_touch hpins found in the clock network.
[02/14 12:54:52     86s]     Checking for illegal sizes of clock logic instances...
[02/14 12:54:52     86s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:54:53     86s]     
[02/14 12:54:53     86s]     Filtering reasons for cell type: clock gate cell
[02/14 12:54:53     86s]     ================================================
[02/14 12:54:53     86s]     
[02/14 12:54:53     86s]     ---------------------------------------------------------------------
[02/14 12:54:53     86s]     Clock trees    Power domain    Reason                   Library cells
[02/14 12:54:53     86s]     ---------------------------------------------------------------------
[02/14 12:54:53     86s]     all            auto-default    No test enable signal    { ICGX1 }
[02/14 12:54:53     86s]     all            auto-default    Is a clockgate cell      { ICGX1 }
[02/14 12:54:53     86s]     ---------------------------------------------------------------------
[02/14 12:54:53     86s]     
[02/14 12:54:53     86s]     
[02/14 12:54:53     86s]     Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.2)
[02/14 12:54:53     86s]     CCOpt configuration status: all checks passed.
[02/14 12:54:53     86s]   Reconstructing clock tree datastructures, skew aware done.
[02/14 12:54:53     86s] Initializing clock structures done.
[02/14 12:54:53     86s] PRO...
[02/14 12:54:53     86s]   PRO active optimizations:
[02/14 12:54:53     86s]    - DRV fixing with sizing
[02/14 12:54:53     86s]   
[02/14 12:54:53     86s]   Detected clock skew data from CTS
[02/14 12:54:53     86s]   ProEngine running partially connected to DB
[02/14 12:54:53     86s]   Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
[02/14 12:54:53     86s]   Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:54:53     86s]   Clock DAG hash PRO initial state: ecca75651919966a ce8932f99a6711d8 258182147c25fd5a 360cd540dea05573 260c572a5a7c012b
[02/14 12:54:53     86s]   CTS services accumulated run-time stats PRO initial state:
[02/14 12:54:53     86s]     delay calculator: calls=3322, total_wall_time=0.343s, mean_wall_time=0.103ms
[02/14 12:54:53     86s]     steiner router: calls=3322, total_wall_time=0.041s, mean_wall_time=0.012ms
[02/14 12:54:53     86s]   Clock DAG stats PRO initial state:
[02/14 12:54:53     86s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:54:53     86s]     sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:54:53     86s]     misc counts      : r=1, pp=0, mci=0
[02/14 12:54:53     86s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:54:53     86s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:54:53     86s]     sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:54:53     86s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.047pF, total=0.047pF
[02/14 12:54:53     86s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=278.385um, total=278.385um
[02/14 12:54:53     86s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
[02/14 12:54:53     86s]   Clock DAG net violations PRO initial state: none
[02/14 12:54:53     86s]   Clock DAG primary half-corner transition distribution PRO initial state:
[02/14 12:54:53     86s]     Leaf : target=0.150ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:54:53     86s]   Primary reporting skew groups PRO initial state:
[02/14 12:54:53     86s]         min path sink: count_reg[13]/CK
[02/14 12:54:53     86s]         max path sink: count_reg[5]/CK
[02/14 12:54:53     86s]   Skew group summary PRO initial state:
[02/14 12:54:53     86s]     skew_group core_clock/func: insertion delay [min=0.002, max=0.003, avg=0.002, sd=0.001, skn=-0.331, kur=-1.725], skew [0.002 vs 0.183], 100% {0.002, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/14 12:54:53     86s]   Recomputing CTS skew targets...
[02/14 12:54:53     86s]   Resolving skew group constraints...
[02/14 12:54:53     86s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[02/14 12:54:53     86s]   Resolving skew group constraints done.
[02/14 12:54:53     86s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:54:53     86s]   PRO Fixing DRVs...
[02/14 12:54:53     86s]     Clock DAG hash before 'PRO Fixing DRVs': ecca75651919966a ce8932f99a6711d8 258182147c25fd5a 360cd540dea05573 260c572a5a7c012b
[02/14 12:54:53     86s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[02/14 12:54:53     86s]       delay calculator: calls=3322, total_wall_time=0.343s, mean_wall_time=0.103ms
[02/14 12:54:53     86s]       steiner router: calls=3322, total_wall_time=0.041s, mean_wall_time=0.012ms
[02/14 12:54:53     86s]     Clock DAG hash after 'PRO Fixing DRVs': ecca75651919966a ce8932f99a6711d8 258182147c25fd5a 360cd540dea05573 260c572a5a7c012b
[02/14 12:54:53     86s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[02/14 12:54:53     86s]       delay calculator: calls=3322, total_wall_time=0.343s, mean_wall_time=0.103ms
[02/14 12:54:53     86s]       steiner router: calls=3322, total_wall_time=0.041s, mean_wall_time=0.012ms
[02/14 12:54:53     86s]           min path sink: count_reg[13]/CK
[02/14 12:54:53     86s]           max path sink: count_reg[5]/CK
[02/14 12:54:53     86s]   
[02/14 12:54:53     86s]   Slew Diagnostics: After DRV fixing
[02/14 12:54:53     86s]   ==================================
[02/14 12:54:53     86s]   
[02/14 12:54:53     86s]   Global Causes:
[02/14 12:54:53     86s]   
[02/14 12:54:53     86s]   -------------------------------------
[02/14 12:54:53     86s]   Cause
[02/14 12:54:53     86s]   -------------------------------------
[02/14 12:54:53     86s]   DRV fixing with buffering is disabled
[02/14 12:54:53     86s]   -------------------------------------
[02/14 12:54:53     86s]   
[02/14 12:54:53     86s]   Top 5 overslews:
[02/14 12:54:53     86s]   
[02/14 12:54:53     86s]   ---------------------------------
[02/14 12:54:53     86s]   Overslew    Causes    Driving Pin
[02/14 12:54:53     86s]   ---------------------------------
[02/14 12:54:53     86s]     (empty table)
[02/14 12:54:53     86s]   ---------------------------------
[02/14 12:54:53     86s]   
[02/14 12:54:53     86s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/14 12:54:53     86s]   
[02/14 12:54:53     86s]   -------------------
[02/14 12:54:53     86s]   Cause    Occurences
[02/14 12:54:53     86s]   -------------------
[02/14 12:54:53     86s]     (empty table)
[02/14 12:54:53     86s]   -------------------
[02/14 12:54:53     86s]   
[02/14 12:54:53     86s]   Violation diagnostics counts from the 0 nodes that have violations:
[02/14 12:54:53     86s]   
[02/14 12:54:53     86s]     Fixing clock tree DRVs: ...[02/14 12:54:53     86s]   -------------------
[02/14 12:54:53     86s]   Cause    Occurences
[02/14 12:54:53     86s]   -------------------
[02/14 12:54:53     86s]     (empty table)
[02/14 12:54:53     86s]   -------------------
[02/14 12:54:53     86s]   
20% ...40% ...60% ...80% ...100% 
[02/14 12:54:53     86s]     CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/14 12:54:53     86s]     
[02/14 12:54:53     86s]     Statistics: Fix DRVs (cell sizing):
[02/14 12:54:53     86s]     ===================================
[02/14 12:54:53     86s]     
[02/14 12:54:53     86s]     Cell changes by Net Type:
[02/14 12:54:53     86s]     
[02/14 12:54:53     86s]     -------------------------------------------------------------------------------------------------
[02/14 12:54:53     86s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/14 12:54:53     86s]     -------------------------------------------------------------------------------------------------
[02/14 12:54:53     86s]     top                0            0           0            0                    0                0
[02/14 12:54:53     86s]     trunk              0            0           0            0                    0                0
[02/14 12:54:53     86s]     leaf               0            0           0            0                    0                0
[02/14 12:54:53     86s]     -------------------------------------------------------------------------------------------------
[02/14 12:54:53     86s]     Total              0            0           0            0                    0                0
[02/14 12:54:53     86s]     -------------------------------------------------------------------------------------------------
[02/14 12:54:53     86s]     
[02/14 12:54:53     86s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/14 12:54:53     86s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/14 12:54:53     86s]     
[02/14 12:54:53     86s]     Clock DAG stats after 'PRO Fixing DRVs':
[02/14 12:54:53     86s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:54:53     86s]       sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:54:53     86s]       misc counts      : r=1, pp=0, mci=0
[02/14 12:54:53     86s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:54:53     86s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:54:53     86s]       sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:54:53     86s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.047pF, total=0.047pF
[02/14 12:54:53     86s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=278.385um, total=278.385um
[02/14 12:54:53     86s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
[02/14 12:54:53     86s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[02/14 12:54:53     86s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[02/14 12:54:53     86s]       Leaf : target=0.150ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:54:53     86s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[02/14 12:54:53     86s]     Skew group summary after 'PRO Fixing DRVs':
[02/14 12:54:53     86s]       skew_group core_clock/func: insertion delay [min=0.002, max=0.003], skew [0.002 vs 0.183]
[02/14 12:54:53     86s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:54:53     86s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:54:53     86s]   Reconnecting optimized routes...
[02/14 12:54:53     86s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:54:53     86s]   Set dirty flag on 0 instances, 0 nets
[02/14 12:54:53     86s]   Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
[02/14 12:54:53     86s]   SIAware is enabled.
[02/14 12:54:53     86s] End AAE Lib Interpolated Model. (MEM=3102.773438 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:54:53     86s]   Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:54:53     86s]   Clock DAG hash PRO final: ecca75651919966a ce8932f99a6711d8 258182147c25fd5a 360cd540dea05573 260c572a5a7c012b
[02/14 12:54:53     86s]   CTS services accumulated run-time stats PRO final:
[02/14 12:54:53     86s]     delay calculator: calls=3323, total_wall_time=0.344s, mean_wall_time=0.103ms
[02/14 12:54:53     86s]     steiner router: calls=3322, total_wall_time=0.041s, mean_wall_time=0.012ms
[02/14 12:54:53     86s]   Clock DAG stats PRO final:
[02/14 12:54:53     86s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/14 12:54:53     86s]     sink counts      : regular=16, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=16
[02/14 12:54:53     86s]     misc counts      : r=1, pp=0, mci=0
[02/14 12:54:53     86s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/14 12:54:53     86s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/14 12:54:53     86s]     sink capacitance : total=0.030pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[02/14 12:54:53     86s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.047pF, total=0.047pF
[02/14 12:54:53     86s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=278.385um, total=278.385um
[02/14 12:54:53     86s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=171.120um, total=171.120um
[02/14 12:54:53     86s]   Clock DAG net violations PRO final: none
[02/14 12:54:53     86s]   Clock DAG primary half-corner transition distribution PRO final:
[02/14 12:54:53     86s]     Leaf : target=0.150ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/14 12:54:53     86s]   Primary reporting skew groups PRO final:
[02/14 12:54:53     86s]         min path sink: count_reg[13]/CK
[02/14 12:54:53     86s]         max path sink: count_reg[5]/CK
[02/14 12:54:53     86s]   Skew group summary PRO final:
[02/14 12:54:53     86s] Restoring CTS place status for unmodified clock tree cells and sinks.
[02/14 12:54:53     86s]     skew_group core_clock/func: insertion delay [min=0.002, max=0.003, avg=0.002, sd=0.001, skn=-0.331, kur=-1.725], skew [0.002 vs 0.183], 100% {0.002, 0.003} (wid=0.003 ws=0.002) (gid=0.000 gs=0.000)
[02/14 12:54:53     86s]   Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/14 12:54:53     86s] PRO done.
[02/14 12:54:53     86s] numClockCells = 2, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[02/14 12:54:53     86s] Net route status summary:
[02/14 12:54:53     86s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
[02/14 12:54:53     86s]   Non-clock:   202 (unrouted=12, trialRouted=0, noStatus=0, routed=190, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
[02/14 12:54:53     86s] Updating delays...
[02/14 12:54:53     86s] Updating delays done.
[02/14 12:54:53     86s] PRO done. (took cpu=0:00:01.3 real=0:00:01.3)
[02/14 12:54:53     86s] (I)      Release Steiner core (key=)
[02/14 12:54:53     86s] Leaving CCOpt scope - Cleaning up placement interface...
[02/14 12:54:53     86s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3106.2M, EPOCH TIME: 1771091693.036778
[02/14 12:54:53     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:16).
[02/14 12:54:53     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:53     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:53     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:53     86s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:3085.1M, EPOCH TIME: 1771091693.040591
[02/14 12:54:53     86s] Memory usage before memory release/compaction is 3085.1
[02/14 12:54:53     86s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:54:53     86s] Memory usage at end of DPlace-Cleanup is 3085.1M.
[02/14 12:54:53     86s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/14 12:54:53     86s] *** ClockDrv #1 [finish] (opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:01:26.4/0:01:49.8 (0.8), mem = 3085.1M
[02/14 12:54:53     86s] 
[02/14 12:54:53     86s] =============================================================================================
[02/14 12:54:53     86s]  Step TAT Report : ClockDrv #1 / opt_design #1                                  25.11-s102_1
[02/14 12:54:53     86s] =============================================================================================
[02/14 12:54:53     86s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:54:53     86s] ---------------------------------------------------------------------------------------------
[02/14 12:54:53     86s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:54:53     86s] [ OptimizationStep       ]      1   0:00:01.2  (  91.9 % )     0:00:01.3 /  0:00:01.3    1.0
[02/14 12:54:53     86s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:53     86s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:53     86s] [ DetailPlaceInit        ]      2   0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:54:53     86s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:53     86s] ---------------------------------------------------------------------------------------------
[02/14 12:54:53     86s]  ClockDrv #1 TOTAL                  0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[02/14 12:54:53     86s] ---------------------------------------------------------------------------------------------
[02/14 12:54:53     86s] Begin: Collecting metrics
[02/14 12:54:53     86s] 
 ------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary |    -0.092 | -0.092 |  -1 |        0.22 | 0:00:04  |        3071 |    0 |   0 |
| ccopt_pro       |           |        |     |             | 0:00:02  |        3101 |      |     |
 ------------------------------------------------------------------------------------------------ 
[02/14 12:54:53     86s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3100.7M, current mem=3085.2M)

[02/14 12:54:53     86s] End: Collecting metrics
[02/14 12:54:53     86s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/14 12:54:53     86s] Deleting Lib Analyzer.
[02/14 12:54:53     86s] **INFO: Start fixing DRV (Mem = 3081.15M) ...
[02/14 12:54:53     86s] Begin: GigaOpt DRV Optimization
[02/14 12:54:53     86s] Glitch fixing enabled
[02/14 12:54:53     86s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[02/14 12:54:53     86s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[02/14 12:54:53     86s] *** DrvOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:26.6/0:01:50.0 (0.8), mem = 3081.2M
[02/14 12:54:53     86s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:54:53     86s] End AAE Lib Interpolated Model. (MEM=3081.277344 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:54:53     86s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.feAHljWyXo.1
[02/14 12:54:53     86s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:54:53     86s] 
[02/14 12:54:53     86s] Creating Lib Analyzer ...
[02/14 12:54:53     86s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:54:53     86s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:54:53     86s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:54:53     86s] 
[02/14 12:54:53     86s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:54:53     86s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:27 mem=3085.8M
[02/14 12:54:53     86s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:27 mem=3085.8M
[02/14 12:54:53     86s] Creating Lib Analyzer, finished. 
[02/14 12:54:53     87s] 
[02/14 12:54:53     87s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:54:53     87s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[02/14 12:54:53     87s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:27 mem=3086.1M
[02/14 12:54:53     87s] Memory usage before memory release/compaction is 3086.1
[02/14 12:54:53     87s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:54:53     87s] Memory usage at beginning of DPlace-Init is 3086.1M.
[02/14 12:54:53     87s] OPERPROF: Starting DPlace-Init at level 1, MEM:3086.1M, EPOCH TIME: 1771091693.691492
[02/14 12:54:53     87s] Processing tracks to init pin-track alignment.
[02/14 12:54:53     87s] z: 2, totalTracks: 1
[02/14 12:54:53     87s] z: 4, totalTracks: 1
[02/14 12:54:53     87s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:54:53     87s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3086.1M, EPOCH TIME: 1771091693.712650
[02/14 12:54:53     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:53     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:53     87s] 
[02/14 12:54:53     87s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:54:53     87s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:54:53     87s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.009, MEM:3086.1M, EPOCH TIME: 1771091693.721970
[02/14 12:54:53     87s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3086.1M, EPOCH TIME: 1771091693.722032
[02/14 12:54:53     87s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3086.1M, EPOCH TIME: 1771091693.722164
[02/14 12:54:53     87s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3086.1MB).
[02/14 12:54:53     87s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.032, MEM:3086.1M, EPOCH TIME: 1771091693.723032
[02/14 12:54:53     87s] [LDM::Info] SmallGridBinSize=20x20 TinyGridBinSize=10x10
[02/14 12:54:53     87s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:27 mem=3086.1M
[02/14 12:54:53     87s] [oiPhyDebug] optDemand 2605219200.00, spDemand 2605219200.00.
[02/14 12:54:53     87s] [LDM::Info] TotalInstCnt at InitDesignMc1: 182
[02/14 12:54:53     87s] ### Creating RouteCongInterface, started
[02/14 12:54:53     87s] {MMLU 0 1 201}
[02/14 12:54:53     87s] [oiLAM] Zs 5, 6
[02/14 12:54:53     87s] ### Creating LA Mngr. totSessionCpu=0:01:27 mem=3086.1M
[02/14 12:54:53     87s] ### Creating LA Mngr, finished. totSessionCpu=0:01:27 mem=3086.1M
[02/14 12:54:53     87s] ### Creating RouteCongInterface, finished
[02/14 12:54:53     87s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:54:53     87s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:54:53     87s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:54:53     87s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:54:53     87s] AoF 3623.2490um
[02/14 12:54:53     87s] **INFO: Extra DRV scale -- maxTran 0.97 maxCap 0.97 (high fanout net > 10: maxTran 0.97 maxCap 0.97) for over fixing
[02/14 12:54:53     87s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 0.00% for fanout, on top of margin 0.00%
[02/14 12:54:53     87s] [GPS-DRV] Optimizer inputs ============================= 
[02/14 12:54:53     87s] [GPS-DRV] drvFixingStage: Small Scale
[02/14 12:54:53     87s] [GPS-DRV] costLowerBound: 0.1
[02/14 12:54:53     87s] [GPS-DRV] setupTNSCost  : 0.3
[02/14 12:54:53     87s] [GPS-DRV] maxIter       : 10
[02/14 12:54:53     87s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[02/14 12:54:53     87s] [GPS-DRV] Optimizer parameters ============================= 
[02/14 12:54:53     87s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[02/14 12:54:53     87s] [GPS-DRV] maxDensity (design): 0.95
[02/14 12:54:53     87s] [GPS-DRV] maxLocalDensity: 0.96
[02/14 12:54:53     87s] [GPS-DRV] MaxBufDistForPlaceBlk: 1um
[02/14 12:54:53     87s] [GPS-DRV] Dflt RT Characteristic Length 1600.39um AoF 3623.25um x 1
[02/14 12:54:53     87s] [GPS-DRV] isCPECostingOn: false
[02/14 12:54:53     87s] [GPS-DRV] MaintainWNS: 1
[02/14 12:54:53     87s] [GPS-DRV] all active and enabled setup drv original views
[02/14 12:54:53     87s] [GPS-DRV]     tt_v1.8_25C_Nominal_25_func
[02/14 12:54:53     87s] [GPS-DRV] All active and enabled setup views
[02/14 12:54:53     87s] [GPS-DRV]     tt_v1.8_25C_Nominal_25_func
[02/14 12:54:53     87s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 0.98 togFTermMaxTranMarginIPO: 0
[02/14 12:54:53     87s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 0.98 togFTermMaxCapMarginIPO: 0
[02/14 12:54:53     87s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[02/14 12:54:53     87s] [GPS-DRV] timing-driven DRV settings {1 1 1 0 1 0}
[02/14 12:54:53     87s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[02/14 12:54:53     87s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[02/14 12:54:53     87s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 1.11839e-10; DynamicP: 5.7132e+06)DBU
[02/14 12:54:53     87s] ** INFO: Initializing Glitch Interface
[02/14 12:54:53     87s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/14 12:54:53     87s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[02/14 12:54:53     87s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/14 12:54:53     87s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/14 12:54:53     87s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/14 12:54:54     87s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/14 12:54:54     87s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|[02/14 12:54:54     87s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
    -0.09|    -0.86|       0|       0|       0|  0.22%|          |         |
[02/14 12:54:54     87s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.09|    -0.86|       0|       0|       0|  0.22%| 0:00:00.0|  3087.2M|
[02/14 12:54:54     87s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/14 12:54:54     87s] Bottom Preferred Layer:
[02/14 12:54:54     87s] +-------------+------------+----------+
[02/14 12:54:54     87s] |    Layer    |    CLK     |   Rule   |
[02/14 12:54:54     87s] +-------------+------------+----------+
[02/14 12:54:54     87s] | met3 (z=3)  |          1 | default  |
[02/14 12:54:54     87s] +-------------+------------+----------+
[02/14 12:54:54     87s] Via Pillar Rule:
[02/14 12:54:54     87s]     None
[02/14 12:54:54     87s] Finished writing unified metrics of routing constraints.
[02/14 12:54:54     87s] 
[02/14 12:54:54     87s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=3087.6M) ***
[02/14 12:54:54     87s] 
[02/14 12:54:54     87s] Total-nets :: 191, Stn-nets :: 0, ratio :: 0 %, Total-len 19967, Stn-len 0
[02/14 12:54:54     87s] CSM is empty.
[02/14 12:54:54     87s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 182
[02/14 12:54:54     87s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3087.6M, EPOCH TIME: 1771091694.006260
[02/14 12:54:54     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:182).
[02/14 12:54:54     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:54     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:54     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:54     87s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:3087.8M, EPOCH TIME: 1771091694.008232
[02/14 12:54:54     87s] Memory usage before memory release/compaction is 3087.8
[02/14 12:54:54     87s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:54:54     87s] Memory usage at end of DPlace-Cleanup is 3087.8M.
[02/14 12:54:54     87s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.feAHljWyXo.1
[02/14 12:54:54     87s] *** DrvOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:27.4/0:01:50.8 (0.8), mem = 3087.8M
[02/14 12:54:54     87s] 
[02/14 12:54:54     87s] =============================================================================================
[02/14 12:54:54     87s]  Step TAT Report : DrvOpt #1 / opt_design #1                                    25.11-s102_1
[02/14 12:54:54     87s] =============================================================================================
[02/14 12:54:54     87s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:54:54     87s] ---------------------------------------------------------------------------------------------
[02/14 12:54:54     87s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:54     87s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  32.7 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:54:54     87s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:54:54     87s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:54:54     87s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:54     87s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.2
[02/14 12:54:54     87s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:54     87s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:54     87s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:54     87s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:54     87s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:54     87s] [ DetailPlaceInit        ]      1   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    0.6
[02/14 12:54:54     87s] [ TimingUpdate           ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:54     87s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:54     87s] [ MISC                   ]          0:00:00.4  (  54.4 % )     0:00:00.4 /  0:00:00.4    0.9
[02/14 12:54:54     87s] ---------------------------------------------------------------------------------------------
[02/14 12:54:54     87s]  DrvOpt #1 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/14 12:54:54     87s] ---------------------------------------------------------------------------------------------
[02/14 12:54:54     87s] **INFO: Skipping refine place as no non-legal commits were detected
[02/14 12:54:54     87s] End: GigaOpt DRV Optimization
[02/14 12:54:54     87s] **opt_design ... cpu = 0:00:20, real = 0:00:42, mem = 3087.8M, totSessionCpu=0:01:27 **
[02/14 12:54:54     87s] Begin: Collecting metrics
[02/14 12:54:54     87s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:04  |        3071 |    0 |   0 |
| ccopt_pro       |           |          |           |          |             | 0:00:02  |        3101 |      |     |
| drv_eco_fixing  |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:01  |        3088 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------- 
[02/14 12:54:54     87s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3088.0M, current mem=3088.0M)

[02/14 12:54:54     87s] End: Collecting metrics
[02/14 12:54:54     87s] *info:
[02/14 12:54:54     87s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3087.96M).
[02/14 12:54:54     87s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3088.0M, EPOCH TIME: 1771091694.222282
[02/14 12:54:54     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:54     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:54     87s] 
[02/14 12:54:54     87s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:54:54     87s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:54:54     87s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.009, REAL:0.009, MEM:3088.0M, EPOCH TIME: 1771091694.231752
[02/14 12:54:54     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:54     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:54     87s] ** INFO: Initializing Glitch Interface
[02/14 12:54:54     87s] 
[02/14 12:54:54     87s] OptSummary:
[02/14 12:54:54     87s] 
[02/14 12:54:54     87s] ------------------------------------------------------------------
[02/14 12:54:54     87s]      SI Timing Summary (cpu=0.02min real=0.02min mem=3088.0M)
[02/14 12:54:54     87s] ------------------------------------------------------------------
[02/14 12:54:54     87s] 
[02/14 12:54:54     87s] Setup views included:
[02/14 12:54:54     87s]  tt_v1.8_25C_Nominal_25_func 
[02/14 12:54:54     87s] 
[02/14 12:54:54     87s] +--------------------+---------+---------+---------+
[02/14 12:54:54     87s] |     Setup mode     |   all   | reg2reg | default |
[02/14 12:54:54     87s] +--------------------+---------+---------+------[02/14 12:54:54     87s] 
---+
[02/14 12:54:54     87s] |           WNS (ns):| -0.092  | -0.092  |  0.076  |
[02/14 12:54:54     87s] |           TNS (ns):| -0.862  | -0.862  |  0.000  |
[02/14 12:54:54     87s] |    Violating Paths:|   14    |   14    |    0    |
[02/14 12:54:54     87s] |          All Paths:|   32    |   16    |   32    |
[02/14 12:54:54     87s] +--------------------+---------+---------+---------+
[02/14 12:54:54     87s] 
[02/14 12:54:54     87s] +----------------+-------------------------------+------------------+
[02/14 12:54:54     87s] |                |              Real             |       Total      |
[02/14 12:54:54     87s] |    DRVs        +------------------+------------+------------------|
[02/14 12:54:54     87s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/14 12:54:54     87s] +----------------+------------------+------------+------------------+
[02/14 12:54:54     87s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/14 12:54:54     87s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[02/14 12:54:54     87s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/14 12:54:54     87s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/14 12:54:54     87s] +----------------+------------------+------------+------------------+
[02/14 12:54:54     87s] 
[02/14 12:54:54     87s] Density: 0.217%
[02/14 12:54:54     87s] ------------------------------------------------------------------
[02/14 12:54:54     87s] **opt_design ... cpu = 0:00:20, real = 0:00:42, mem = 3087.9M, totSessionCpu=0:01:28 **
[02/14 12:54:54     87s] ** INFO: Initializing Glitch Interface
[02/14 12:54:54     87s]   DRV Snapshot: (REF)
[02/14 12:54:54     87s]          Tran DRV: 0 (0)
[02/14 12:54:54     87s]           Cap DRV: 0 (0)
[02/14 12:54:54     87s]        Fanout DRV: 0 (0)
[02/14 12:54:54     87s]            Glitch: 0 (0)
[02/14 12:54:54     87s] *** Timing NOT met, worst failing slack is -0.092
[02/14 12:54:54     87s] *** Check timing (0:00:00.0)
[02/14 12:54:54     87s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/14 12:54:54     87s] Deleting Lib Analyzer.
[02/14 12:54:54     87s] Begin: GigaOpt Optimization in WNS mode
[02/14 12:54:54     87s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow
[02/14 12:54:54     87s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow
[02/14 12:54:54     87s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:54:54     87s] End AAE Lib Interpolated Model. (MEM=3088.050781 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:54:54     87s] *** WnsOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:27.6/0:01:51.0 (0.8), mem = 3088.1M
[02/14 12:54:54     87s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.feAHljWyXo.2
[02/14 12:54:54     87s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:54:54     87s] 
[02/14 12:54:54     87s] Creating Lib Analyzer ...
[02/14 12:54:54     87s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:54:54     87s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:54:54     87s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:54:54     87s] 
[02/14 12:54:54     87s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:54:54     87s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:28 mem=3088.2M
[02/14 12:54:54     87s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:28 mem=3088.2M
[02/14 12:54:54     87s] Creating Lib Analyzer, finished. 
[02/14 12:54:54     88s] 
[02/14 12:54:54     88s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:54:54     88s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[02/14 12:54:54     88s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:28 mem=3088.2M
[02/14 12:54:54     88s] Memory usage before memory release/compaction is 3088.2
[02/14 12:54:54     88s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:54:54     88s] Memory usage at beginning of DPlace-Init is 3086.3M.
[02/14 12:54:54     88s] OPERPROF: Starting DPlace-Init at level 1, MEM:3086.3M, EPOCH TIME: 1771091694.703907
[02/14 12:54:54     88s] Processing tracks to init pin-track alignment.
[02/14 12:54:54     88s] z: 2, totalTracks: 1
[02/14 12:54:54     88s] z: 4, totalTracks: 1
[02/14 12:54:54     88s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:54:54     88s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3086.3M, EPOCH TIME: 1771091694.724413
[02/14 12:54:54     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:54     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:54     88s] 
[02/14 12:54:54     88s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:54:54     88s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:54:54     88s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.010, MEM:3086.3M, EPOCH TIME: 1771091694.734003
[02/14 12:54:54     88s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3086.3M, EPOCH TIME: 1771091694.734065
[02/14 12:54:54     88s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3086.3M, EPOCH TIME: 1771091694.734192
[02/14 12:54:54     88s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3086.3MB).
[02/14 12:54:54     88s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:3086.3M, EPOCH TIME: 1771091694.735022
[02/14 12:54:54     88s] [LDM::Info] SmallGridBinSize=20x20 TinyGridBinSize=10x10
[02/14 12:54:54     88s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:28 mem=3086.3M
[02/14 12:54:54     88s] [oiPhyDebug] optDemand 2605219200.00, spDemand 2605219200.00.
[02/14 12:54:54     88s] [LDM::Info] TotalInstCnt at InitDesignMc1: 182
[02/14 12:54:54     88s] ### Creating RouteCongInterface, started
[02/14 12:54:54     88s] ### Creating RouteCongInterface, finished
[02/14 12:54:54     88s] *info: 1 clock net excluded
[02/14 12:54:54     88s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.feAHljWyXo.1
[02/14 12:54:54     88s] PathGroup :  reg2reg  TargetSlack : 0 
[02/14 12:54:54     88s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[02/14 12:54:54     88s] ** GigaOpt Optimizer WNS Slack -0.092 TNS Slack -0.862 Density 0.22
[02/14 12:54:54     88s] Optimizer WNS Pass 0
[02/14 12:54:54     88s] OptDebug: Start of Optimizer WNS Pass 0:
[02/14 12:54:54     88s] +----------+------+------+
[02/14 12:54:54     88s] |Path Group|   WNS|   TNS|
[02/14 12:54:54     88s] +----------+------+------+
[02/14 12:54:54     88s] |default   | 0.075| 0.000|
[02/14 12:54:54     88s] |reg2reg   |-0.092|-0.862|
[02/14 12:54:54     88s] |HEPG      |-0.092|-0.862|
[02/14 12:54:54     88s] |All Paths |-0.092|-0.862|
[02/14 12:54:54     88s] +----------+------+------+
[02/14 12:54:54     88s] 
[02/14 12:54:55     88s] Active Path Group: reg2reg  
[02/14 12:54:55     88s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:54:55     88s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
[02/14 12:54:55     88s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:54:55     88s] |  -0.092|   -0.092|  -0.862|   -0.862|    0.22%|   0:00:00.0| 3089.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[11]/D  |
[02/14 12:54:55     89s] Starting generalSmallTnsOpt
[02/14 12:54:55     89s] Ending generalSmallTnsOpt End
[02/14 12:54:55     89s] |  -0.092|   -0.092|  -0.862|   -0.862|    0.22%|   0:00:00.0| 3114.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[11]/D  |
[02/14 12:54:55     89s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:54:55     89s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:54:55     89s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
[02/14 12:54:55     89s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:54:55     89s] |  -0.092|   -0.092|  -0.862|   -0.862|    0.22%|   0:00:00.0| 3115.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[11]/D  |
[02/14 12:54:55     89s] |  -0.092|   -0.092|  -0.862|   -0.862|    0.22%|   0:00:00.0| 3115.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[11]/D  |
[02/14 12:54:55     89s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:54:55     89s] 
[02/14 12:54:55     89s] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=3115.9M) ***
[02/14 12:54:55     89s] 
[02/14 12:54:55     89s] *** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:00.0 mem=3115.9M) ***
[02/14 12:54:55     89s] OptDebug: End of Optimizer WNS Pass 0:
[02/14 12:54:55     89s] +----------+------+------+
[02/14 12:54:55     89s] |Path Group|   WNS|   TNS|
[02/14 12:54:55     89s] +----------+------+------+
[02/14 12:54:55     89s] |default   | 0.075| 0.000|
[02/14 12:54:55     89s] |reg2reg   |-0.092|-0.862|
[02/14 12:54:55     89s] |HEPG      |-0.092|-0.862|
[02/14 12:54:55     89s] |All Paths |-0.092|-0.862|
[02/14 12:54:55     89s] +----------+------+------+
[02/14 12:54:55     89s] 
[02/14 12:54:55     89s] ** GigaOpt Optimizer WNS Slack -0.092 TNS Slack -0.862 Density 0.22
[02/14 12:54:55     89s] Update Timing Windows (Threshold 0.038) ...
[02/14 12:54:55     89s] Re Calculate Delays on 0 Nets
[02/14 12:54:55     89s] OptDebug: End of Setup Fixing:
[02/14 12:54:55     89s] +----------+------+------+
[02/14 12:54:55     89s] |Path Group|   WNS|   TNS|
[02/14 12:54:55     89s] +----------+------+------+
[02/14 12:54:55     89s] |default   | 0.075| 0.000|
[02/14 12:54:55     89s] |reg2reg   |-0.092|-0.862|
[02/14 12:54:55     89s] |HEPG      |-0.092|-0.862|
[02/14 12:54:55     89s] |All Paths |-0.092|-0.862|
[02/14 12:54:55     89s] +----------+------+------+
[02/14 12:54:55     89s] 
[02/14 12:54:56     89s] Finished writing unified metrics of routing constraints.
[02/14 12:54:56     89s] Bottom Preferred Layer:
[02/14 12:54:56     89s] +-------------+------------+----------+
[02/14 12:54:56     89s] |    Layer    |    CLK     |   Rule   |
[02/14 12:54:56     89s] +-------------+------------+----------+
[02/14 12:54:56     89s] | met3 (z=3)  |          1 | default  |
[02/14 12:54:56     89s] +-------------+------------+----------+
[02/14 12:54:56     89s] Via Pillar Rule:
[02/14 12:54:56     89s]     None
[02/14 12:54:56     89s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.feAHljWyXo.1
[02/14 12:54:56     89s] 
[02/14 12:54:56     89s] *** Finish Post Route Setup Fixing (cpu=0:00:01.1 real=0:00:02.0 mem=3115.9M) ***
[02/14 12:54:56     89s] Total-nets :: 193, Stn-nets :: 3, ratio :: 1.5544 %, Total-len 19967, Stn-len 35.42
[02/14 12:54:56     89s] CSM is empty.
[02/14 12:54:56     89s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 184
[02/14 12:54:56     89s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3115.9M, EPOCH TIME: 1771091696.038040
[02/14 12:54:56     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:184).
[02/14 12:54:56     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:56     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:56     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:56     89s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.004, MEM:3101.5M, EPOCH TIME: 1771091696.041636
[02/14 12:54:56     89s] Memory usage before memory release/compaction is 3101.5
[02/14 12:54:56     89s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:54:56     89s] Memory usage at end of DPlace-Cleanup is 3101.5M.
[02/14 12:54:56     89s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.feAHljWyXo.2
[02/14 12:54:56     89s] *** WnsOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:01.7/0:00:01.8 (1.0), totSession cpu/real = 0:01:29.4/0:01:52.8 (0.8), mem = 3101.5M
[02/14 12:54:56     89s] 
[02/14 12:54:56     89s] =============================================================================================
[02/14 12:54:56     89s]  Step TAT Report : WnsOpt #1 / opt_design #1                                    25.11-s102_1
[02/14 12:54:56     89s] =============================================================================================
[02/14 12:54:56     89s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:54:56     89s] ---------------------------------------------------------------------------------------------
[02/14 12:54:56     89s] [ SkewClock              ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.7
[02/14 12:54:56     89s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:56     89s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  13.7 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:54:56     89s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:54:56     89s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.8
[02/14 12:54:56     89s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:56     89s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.2
[02/14 12:54:56     89s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:56     89s] [ BottleneckAnalyzerInit ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:54:56     89s] [ TransformInit          ]      1   0:00:00.1  (   6.6 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:54:56     89s] [ OptimizationStep       ]      1   0:00:00.0  (   1.5 % )     0:00:00.7 /  0:00:00.7    1.0
[02/14 12:54:56     89s] [ SmallTnsOpt            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:54:56     89s] [ OptSingleIteration     ]      9   0:00:00.0  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[02/14 12:54:56     89s] [ OptGetWeight           ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:56     89s] [ OptEval                ]      9   0:00:00.6  (  31.6 % )     0:00:00.6 /  0:00:00.6    1.0
[02/14 12:54:56     89s] [ OptCommit              ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:56     89s] [ PostCommitDelayUpdate  ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:54:56     89s] [ IncrDelayCalc          ]      6   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.1
[02/14 12:54:56     89s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:56     89s] [ SetupOptGetWorkingSet  ]     20   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:54:56     89s] [ SetupOptGetActiveNode  ]     20   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:56     89s] [ SetupOptSlackGraph     ]      9   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:56     89s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:54:56     89s] [ TimingUpdate           ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:56     89s] [ IncrTimingUpdate       ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:56     89s] [ MISC                   ]          0:00:00.6  (  36.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/14 12:54:56     89s] ---------------------------------------------------------------------------------------------
[02/14 12:54:56     89s]  WnsOpt #1 TOTAL                    0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.7    1.0
[02/14 12:54:56     89s] ---------------------------------------------------------------------------------------------
[02/14 12:54:56     89s] **INFO: Skipping refine place as no non-legal commits were detected (2 dirty legal commits)
[02/14 12:54:56     89s] Begin: Collecting metrics
[02/14 12:54:56     89s] 
	GigaOpt Setup Optimization summary:
[02/14 12:54:56     89s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_wns_pass_0  |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:01  |        3089 |
	| wns_pass_0       |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:00  |        3116 |
	| end_setup_fixing |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:01  |        3116 |
	 ------------------------------------------------------------------------------------------------------- 
[02/14 12:54:56     89s] 
[02/14 12:54:56     89s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:04  |        3071 |    0 |   0 |
| ccopt_pro       |           |          |           |          |             | 0:00:02  |        3101 |      |     |
| drv_eco_fixing  |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:01  |        3088 |    0 |   0 |
| wns_fixing      |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:02  |        3116 |      |     |
 ------------------------------------------------------------------------------------------------------------------- 
[02/14 12:54:56     89s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3115.9M, current mem=3101.5M)

[02/14 12:54:56     89s] End: Collecting metrics
[02/14 12:54:56     89s] End: GigaOpt Optimization in WNS mode
[02/14 12:54:56     89s] Skipping post route harden opt
[02/14 12:54:56     89s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/14 12:54:56     89s] Deleting Lib Analyzer.
[02/14 12:54:56     89s] Begin: GigaOpt Optimization in TNS mode
[02/14 12:54:56     89s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.96 -numThreads 1 -nativePathGroupFlow -usefulSkew
[02/14 12:54:56     89s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.96 -numThreads 1 -nativePathGroupFlow -usefulSkew
[02/14 12:54:56     89s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:54:56     89s] End AAE Lib Interpolated Model. (MEM=3101.507812 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:54:56     89s] *** TnsOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:29.6/0:01:53.0 (0.8), mem = 3101.5M
[02/14 12:54:56     89s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.feAHljWyXo.3
[02/14 12:54:56     89s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:54:56     89s] 
[02/14 12:54:56     89s] Creating Lib Analyzer ...
[02/14 12:54:56     89s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:54:56     89s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:54:56     89s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:54:56     89s] 
[02/14 12:54:56     89s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:54:56     89s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:30 mem=3103.7M
[02/14 12:54:56     89s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:30 mem=3103.7M
[02/14 12:54:56     89s] Creating Lib Analyzer, finished. 
[02/14 12:54:56     89s] 
[02/14 12:54:56     89s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:54:56     89s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[02/14 12:54:56     89s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:30 mem=3103.7M
[02/14 12:54:56     89s] Memory usage before memory release/compaction is 3103.7
[02/14 12:54:56     89s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:54:56     89s] Memory usage at beginning of DPlace-Init is 3103.6M.
[02/14 12:54:56     89s] OPERPROF: Starting DPlace-Init at level 1, MEM:3103.6M, EPOCH TIME: 1771091696.672001
[02/14 12:54:56     89s] Processing tracks to init pin-track alignment.
[02/14 12:54:56     89s] z: 2, totalTracks: 1
[02/14 12:54:56     89s] z: 4, totalTracks: 1
[02/14 12:54:56     89s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:54:56     90s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3103.6M, EPOCH TIME: 1771091696.692734
[02/14 12:54:56     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:56     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:56     90s] 
[02/14 12:54:56     90s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:54:56     90s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:54:56     90s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.009, MEM:3103.6M, EPOCH TIME: 1771091696.702138
[02/14 12:54:56     90s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3103.6M, EPOCH TIME: 1771091696.702201
[02/14 12:54:56     90s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3103.7M, EPOCH TIME: 1771091696.702374
[02/14 12:54:56     90s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3103.7MB).
[02/14 12:54:56     90s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:3103.7M, EPOCH TIME: 1771091696.703018
[02/14 12:54:56     90s] [LDM::Info] SmallGridBinSize=20x20 TinyGridBinSize=10x10
[02/14 12:54:56     90s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:30 mem=3103.7M
[02/14 12:54:56     90s] [oiPhyDebug] optDemand 2624263200.00, spDemand 2624263200.00.
[02/14 12:54:56     90s] [LDM::Info] TotalInstCnt at InitDesignMc1: 184
[02/14 12:54:56     90s] ### Creating RouteCongInterface, started
[02/14 12:54:56     90s] ### Creating RouteCongInterface, finished
[02/14 12:54:56     90s] *info: 1 clock net excluded
[02/14 12:54:56     90s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.feAHljWyXo.2
[02/14 12:54:56     90s] PathGroup :  reg2reg  TargetSlack : 0 
[02/14 12:54:56     90s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[02/14 12:54:56     90s] ** GigaOpt Optimizer WNS Slack -0.092 TNS Slack -0.862 Density 0.22
[02/14 12:54:56     90s] Optimizer TNS Opt
[02/14 12:54:56     90s] OptDebug: Start of Optimizer TNS Pass:
[02/14 12:54:56     90s] +----------+------+------+
[02/14 12:54:56     90s] |Path Group|   WNS|   TNS|
[02/14 12:54:56     90s] +----------+------+------+
[02/14 12:54:56     90s] |default   | 0.075| 0.000|
[02/14 12:54:56     90s] |reg2reg   |-0.092|-0.862|
[02/14 12:54:56     90s] |HEPG      |-0.092|-0.862|
[02/14 12:54:56     90s] |All Paths |-0.092|-0.862|
[02/14 12:54:56     90s] +----------+------+------+
[02/14 12:54:56     90s] 
[02/14 12:54:57     90s] Active Path Group: reg2reg  
[02/14 12:54:57     90s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:54:57     90s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
[02/14 12:54:57     90s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:54:57     90s] |  -0.092|   -0.092|  -0.862|   -0.862|    0.22%|   0:00:00.0| 3103.8M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[11]/D  |
[02/14 12:54:57     90s] |  -0.092|   -0.092|  -0.862|   -0.862|    0.22%|   0:00:00.0| 3112.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[9]/D   |
[02/14 12:54:57     90s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:54:57     90s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:54:57     90s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
[02/14 12:54:57     90s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:54:57     90s] |  -0.092|   -0.092|  -0.862|   -0.862|    0.22%|   0:00:00.0| 3112.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[9]/D   |
[02/14 12:54:57     90s] |  -0.092|   -0.092|  -0.862|   -0.862|    0.22%|   0:00:00.0| 3112.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[10]/D  |
[02/14 12:54:57     90s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:54:57     90s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:54:57     90s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
[02/14 12:54:57     90s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:54:57     90s] |  -0.092|   -0.092|  -0.862|   -0.862|    0.22%|   0:00:00.0| 3112.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[10]/D  |
[02/14 12:54:57     90s] |  -0.092|   -0.092|  -0.862|   -0.862|    0.22%|   0:00:00.0| 3112.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[11]/D  |
[02/14 12:54:57     90s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:54:57     90s] 
[02/14 12:54:57     90s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=3112.3M) ***
[02/14 12:54:57     90s] 
[02/14 12:54:57     90s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=3112.3M) ***
[02/14 12:54:57     90s] OptDebug: End of Optimizer TNS Pass:
[02/14 12:54:57     90s] +----------+------+------+
[02/14 12:54:57     90s] |Path Group|   WNS|   TNS|
[02/14 12:54:57     90s] +----------+------+------+
[02/14 12:54:57     90s] |default   | 0.075| 0.000|
[02/14 12:54:57     90s] |reg2reg   |-0.092|-0.862|
[02/14 12:54:57     90s] |HEPG      |-0.092|-0.862|
[02/14 12:54:57     90s] |All Paths |-0.092|-0.862|
[02/14 12:54:57     90s] +----------+------+------+
[02/14 12:54:57     90s] 
[02/14 12:54:57     90s] Update Timing Windows (Threshold 0.038) ...
[02/14 12:54:57     90s] Re Calculate Delays on 0 Nets
[02/14 12:54:57     90s] OptDebug: End of Setup Fixing:
[02/14 12:54:57     90s] +----------+------+------+
[02/14 12:54:57     90s] |Path Group|   WNS|   TNS|
[02/14 12:54:57     90s] +----------+------+------+
[02/14 12:54:57     90s] |default   | 0.075| 0.000|
[02/14 12:54:57     90s] |reg2reg   |-0.092|-0.862|
[02/14 12:54:57     90s] |HEPG      |-0.092|-0.862|
[02/14 12:54:57     90s] |All Paths |-0.092|-0.862|
[02/14 12:54:57     90s] +----------+------+------+
[02/14 12:54:57     90s] 
[02/14 12:54:57     90s] Finished writing unified metrics of routing constraints.
[02/14 12:54:57     90s] Bottom Preferred Layer:
[02/14 12:54:57     90s] +-------------+------------+----------+
[02/14 12:54:57     90s] |    Layer    |    CLK     |   Rule   |
[02/14 12:54:57     90s] +-------------+------------+----------+
[02/14 12:54:57     90s] | met3 (z=3)  |          1 | default  |
[02/14 12:54:57     90s] +-------------+------------+----------+
[02/14 12:54:57     90s] Via Pillar Rule:
[02/14 12:54:57     90s]     None
[02/14 12:54:57     90s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.feAHljWyXo.2
[02/14 12:54:57     90s] 
[02/14 12:54:57     90s] *** Finish Post Route Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=3112.3M) ***
[02/14 12:54:57     90s] Total-nets :: 193, Stn-nets :: 3, ratio :: 1.5544 %, Total-len 19967, Stn-len 35.42
[02/14 12:54:57     90s] CSM is empty.
[02/14 12:54:57     90s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 184
[02/14 12:54:57     90s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3112.3M, EPOCH TIME: 1771091697.539055
[02/14 12:54:57     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:184).
[02/14 12:54:57     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:57     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:57     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:54:57     90s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:3102.4M, EPOCH TIME: 1771091697.542127
[02/14 12:54:57     90s] Memory usage before memory release/compaction is 3102.4
[02/14 12:54:57     90s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:54:57     90s] Memory usage at end of DPlace-Cleanup is 3102.4M.
[02/14 12:54:57     90s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.feAHljWyXo.3
[02/14 12:54:57     90s] *** TnsOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:01:30.9/0:01:54.3 (0.8), mem = 3102.4M
[02/14 12:54:57     90s] 
[02/14 12:54:57     90s] =============================================================================================
[02/14 12:54:57     90s]  Step TAT Report : TnsOpt #1 / opt_design #1                                    25.11-s102_1
[02/14 12:54:57     90s] =============================================================================================
[02/14 12:54:57     90s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:54:57     90s] ---------------------------------------------------------------------------------------------
[02/14 12:54:57     90s] [ SkewClock              ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.2
[02/14 12:54:57     90s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:57     90s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  17.5 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:54:57     90s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:54:57     90s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:54:57     90s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:57     90s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.3
[02/14 12:54:57     90s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:57     90s] [ BottleneckAnalyzerInit ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:57     90s] [ TransformInit          ]      1   0:00:00.1  (   8.8 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:54:57     90s] [ OptimizationStep       ]      1   0:00:00.0  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:54:57     90s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:54:57     90s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:57     90s] [ OptEval                ]      6   0:00:00.2  (  13.7 % )     0:00:00.2 /  0:00:00.2    1.1
[02/14 12:54:57     90s] [ OptCommit              ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:57     90s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:57     90s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:57     90s] [ SetupOptGetWorkingSet  ]      6   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:57     90s] [ SetupOptGetActiveNode  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:57     90s] [ SetupOptSlackGraph     ]      6   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:57     90s] [ TnsPass                ]      1   0:00:00.2  (  16.8 % )     0:00:00.5 /  0:00:00.5    1.0
[02/14 12:54:57     90s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:54:57     90s] [ TimingUpdate           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:57     90s] [ IncrTimingUpdate       ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:54:57     90s] [ MISC                   ]          0:00:00.4  (  30.2 % )     0:00:00.4 /  0:00:00.4    1.0
[02/14 12:54:57     90s] ---------------------------------------------------------------------------------------------
[02/14 12:54:57     90s]  TnsOpt #1 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[02/14 12:54:57     90s] ---------------------------------------------------------------------------------------------
[02/14 12:54:57     90s] **INFO: Skipping refine place as no non-legal commits were detected (2 dirty legal commits)
[02/14 12:54:57     90s] Begin: Collecting metrics
[02/14 12:54:57     90s] 
	GigaOpt Setup Optimization summary:
[02/14 12:54:57     90s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:00  |        3104 |
	| tns_pass_0       |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:01  |        3112 |
	| end_setup_fixing |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:00  |        3112 |
	 ------------------------------------------------------------------------------------------------------- 
[02/14 12:54:57     90s] 
[02/14 12:54:57     91s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:04  |        3071 |    0 |   0 |
| ccopt_pro       |           |          |           |          |             | 0:00:02  |        3101 |      |     |
| drv_eco_fixing  |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:01  |        3088 |    0 |   0 |
| wns_fixing      |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:02  |        3116 |      |     |
| tns_fixing      |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:01  |        3112 |      |     |
 ------------------------------------------------------------------------------------------------------------------- 
[02/14 12:54:57     91s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3112.3M, current mem=3101.8M)

[02/14 12:54:57     91s] End: Collecting metrics
[02/14 12:54:57     91s] End: GigaOpt Optimization in TNS mode
[02/14 12:54:57     91s]   Timing Snapshot: (REF)
[02/14 12:54:57     91s]      Weighted WNS: -0.092
[02/14 12:54:57     91s]       All  PG WNS: -0.092
[02/14 12:54:57     91s]       High PG WNS: -0.092
[02/14 12:54:57     91s]       All  PG TNS: -0.862
[02/14 12:54:57     91s]       High PG TNS: -0.862
[02/14 12:54:57     91s]       Low  PG TNS: 0.000
[02/14 12:54:57     91s]    Category Slack: { [L, -0.092] [H, -0.092] }
[02/14 12:54:57     91s] 
[02/14 12:54:57     91s] **INFO: flowCheckPoint #3 OptimizationHold
[02/14 12:54:57     91s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/14 12:54:57     91s] HoldOpt: Enabling setup slack weighting
[02/14 12:54:57     91s] 
[02/14 12:54:57     91s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:54:57     91s] Deleting Lib Analyzer.
[02/14 12:54:57     91s] 
[02/14 12:54:57     91s] TimeStamp Deleting Cell Server End ...
[02/14 12:54:57     91s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:54:57     91s] 
[02/14 12:54:57     91s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:54:57     91s] Summary for sequential cells identification: 
[02/14 12:54:57     91s]   Identified SBFF number: 16
[02/14 12:54:57     91s]   Identified MBFF number: 0
[02/14 12:54:57     91s]   Identified SB Latch number: 2
[02/14 12:54:57     91s]   Identified MB Latch number: 0
[02/14 12:54:57     91s]   Not identified SBFF number: 0
[02/14 12:54:57     91s]   Not identified MBFF number: 0
[02/14 12:54:57     91s]   Not identified SB Latch number: 0
[02/14 12:54:57     91s]   Not identified MB Latch number: 0
[02/14 12:54:57     91s]   Number of sequential cells which are not FFs: 1
[02/14 12:54:57     91s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:54:57     91s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:54:57     91s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:54:57     91s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:54:57     91s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:54:57     91s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:54:57     91s] TLC MultiMap info (StdDelay):
[02/14 12:54:57     91s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:54:57     91s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:54:57     91s]  Setting StdDelay to: 37.6ps
[02/14 12:54:57     91s] 
[02/14 12:54:57     91s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:54:57     91s] 
[02/14 12:54:57     91s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:54:57     91s] 
[02/14 12:54:57     91s] TimeStamp Deleting Cell Server End ...
[02/14 12:54:57     91s] GigaOpt Hold Optimizer is used
[02/14 12:54:57     91s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[02/14 12:54:57     91s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[02/14 12:54:57     91s] End AAE Lib Interpolated Model. (MEM=3101.816406 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:54:57     91s] 
[02/14 12:54:57     91s] Creating Lib Analyzer ...
[02/14 12:54:57     91s] 
[02/14 12:54:57     91s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:54:57     91s] Summary for sequential cells identification: 
[02/14 12:54:57     91s]   Identified SBFF number: 16
[02/14 12:54:57     91s]   Identified MBFF number: 0
[02/14 12:54:57     91s]   Identified SB Latch number: 2
[02/14 12:54:57     91s]   Identified MB Latch number: 0
[02/14 12:54:57     91s]   Not identified SBFF number: 0
[02/14 12:54:57     91s]   Not identified MBFF number: 0
[02/14 12:54:57     91s]   Not identified SB Latch number: 0
[02/14 12:54:57     91s]   Not identified MB Latch number: 0
[02/14 12:54:57     91s]   Number of sequential cells which are not FFs: 1
[02/14 12:54:57     91s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:54:57     91s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:54:57     91s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:54:57     91s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:54:57     91s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:54:57     91s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:54:57     91s] TLC MultiMap info (StdDelay):
[02/14 12:54:57     91s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:54:57     91s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:54:57     91s]  Setting StdDelay to: 37.6ps
[02/14 12:54:57     91s] 
[02/14 12:54:57     91s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:54:57     91s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:54:57     91s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:54:57     91s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:54:57     91s] 
[02/14 12:54:57     91s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:54:58     91s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:31 mem=3103.8M
[02/14 12:54:58     91s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:31 mem=3103.8M
[02/14 12:54:58     91s] Creating Lib Analyzer, finished. 
[02/14 12:54:58     91s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:31 mem=3103.8M ***
[02/14 12:54:58     91s] *** BuildHoldData #2 [begin] (opt_design #1) : totSession cpu/real = 0:01:31.3/0:01:54.8 (0.8), mem = 3103.8M
[02/14 12:54:58     91s] Saving timing graph ...
[02/14 12:54:58     91s] TG backup dir: /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/opt_timing_graph_2PTpdy
[02/14 12:54:58     91s] Disk Usage:
[02/14 12:54:58     91s] Filesystem                                          1K-blocks       Used Available Use% Mounted on
[02/14 12:54:58     91s] ecelinfile6:/export/array201/students2025/dkhalil8 3904343040 3632114688 272228352  94% /nethome/dkhalil8
[02/14 12:54:58     91s] Done save timing graph
[02/14 12:54:58     91s] Disk Usage:
[02/14 12:54:58     91s] Filesystem                                          1K-blocks       Used Available Use% Mounted on
[02/14 12:54:58     91s] ecelinfile6:/export/array201/students2025/dkhalil8 3904343040 3632111616 272231424  94% /nethome/dkhalil8
[02/14 12:54:58     91s] Latch borrow mode reset to max_borrow
[02/14 12:54:58     91s] 
[02/14 12:54:58     91s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:54:58     91s] Deleting Lib Analyzer.
[02/14 12:54:58     91s] 
[02/14 12:54:58     91s] TimeStamp Deleting Cell Server End ...
[02/14 12:54:58     91s] OPTC: user 20.0 (reset)
[02/14 12:54:58     91s] Starting delay calculation for Hold views
[02/14 12:54:58     91s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/14 12:54:58     91s] AAE_INFO: resetNetProps viewIdx 0 
[02/14 12:54:58     91s] Starting SI iteration 1 using Infinite Timing Windows
[02/14 12:54:58     91s] #################################################################################
[02/14 12:54:58     91s] # Design Stage: PostRoute
[02/14 12:54:58     91s] # Design Name: counter_16bit
[02/14 12:54:58     91s] # Design Mode: 130nm
[02/14 12:54:58     91s] # Analysis Mode: MMMC OCV 
[02/14 12:54:58     91s] # Parasitics Mode: SPEF/RCDB 
[02/14 12:54:58     91s] # Signoff Settings: SI On 
[02/14 12:54:58     91s] #################################################################################
[02/14 12:54:58     91s] Setting infinite Tws ...
[02/14 12:54:58     91s] AAE_INFO: 1 threads acquired from CTE.
[02/14 12:54:58     91s] First Iteration Infinite Tw... 
[02/14 12:54:58     91s] Calculate late delays in OCV mode...
[02/14 12:54:58     91s] Calculate early delays in OCV mode...
[02/14 12:54:58     91s] Topological Sorting (REAL = 0:00:00.0, MEM = 3134.3M, InitMEM = 3133.9M)
[02/14 12:54:58     91s] Start delay calculation (fullDC) (1 T). (MEM=3134.28)
[02/14 12:54:58     91s] End AAE Lib Interpolated Model. (MEM=3144.066406 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:54:58     91s] Total number of fetched objects 203
[02/14 12:54:58     91s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:54:58     91s] AAE_INFO-618: Total number of nets in the design is 205,  100.0 percent of the nets selected for SI analysis
[02/14 12:54:58     91s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:54:58     91s] End delay calculation. (MEM=3147.73 CPU=0:00:00.1 REAL=0:00:00.0)
[02/14 12:54:58     91s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3147.7M) ***
[02/14 12:54:58     91s] End delay calculation (fullDC). (MEM=3147.73 CPU=0:00:00.1 REAL=0:00:00.0)
[02/14 12:54:58     91s] Save waveform /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/.AAE_Z2NmvB/.AAE_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1/waveform.data...
[02/14 12:54:58     92s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3147.7M)
[02/14 12:54:58     92s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/14 12:54:58     92s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3147.7M)
[02/14 12:54:58     92s] 
[02/14 12:54:58     92s] Executing IPO callback for view pruning ..
[02/14 12:54:58     92s] 
[02/14 12:54:58     92s] Active hold views:
[02/14 12:54:58     92s]  tt_v1.8_25C_Nominal_25_func
[02/14 12:54:58     92s]   Dominating endpoints: 0
[02/14 12:54:58     92s]   Dominating TNS: -0.000
[02/14 12:54:58     92s] 
[02/14 12:54:58     92s] Starting SI iteration 2
[02/14 12:54:59     92s] Calculate late delays in OCV mode...
[02/14 12:54:59     92s] Calculate early delays in OCV mode...
[02/14 12:54:59     92s] Start delay calculation (fullDC) (1 T). (MEM=3098.82)
[02/14 12:54:59     92s] End AAE Lib Interpolated Model. (MEM=3098.824219 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:54:59     92s] Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 6. 
[02/14 12:54:59     92s] Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 203. 
[02/14 12:54:59     92s] Total number of fetched objects 203
[02/14 12:54:59     92s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:54:59     92s] AAE_INFO-618: Total number of nets in the design is 205,  0.0 percent of the nets selected for SI analysis
[02/14 12:54:59     92s] End delay calculation. (MEM=3100.9 CPU=0:00:00.0 REAL=0:00:00.0)
[02/14 12:54:59     92s] End delay calculation (fullDC). (MEM=3100.9 CPU=0:00:00.0 REAL=0:00:00.0)
[02/14 12:54:59     92s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3096.7M) ***
[02/14 12:54:59     92s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:32 mem=3100.6M)
[02/14 12:54:59     92s] Done building cte hold timing graph (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:01:32 mem=3100.6M ***
[02/14 12:54:59     92s] 
[02/14 12:54:59     92s] Creating Lib Analyzer ...
[02/14 12:54:59     92s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:54:59     92s] 
[02/14 12:54:59     92s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:54:59     92s] Summary for sequential cells identification: 
[02/14 12:54:59     92s]   Identified SBFF number: 16
[02/14 12:54:59     92s]   Identified MBFF number: 0
[02/14 12:54:59     92s]   Identified SB Latch number: 2
[02/14 12:54:59     92s]   Identified MB Latch number: 0
[02/14 12:54:59     92s]   Not identified SBFF number: 0
[02/14 12:54:59     92s]   Not identified MBFF number: 0
[02/14 12:54:59     92s]   Not identified SB Latch number: 0
[02/14 12:54:59     92s]   Not identified MB Latch number: 0
[02/14 12:54:59     92s]   Number of sequential cells which are not FFs: 1
[02/14 12:54:59     92s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:54:59     92s]    : PowerDomain = none : Weighted F : unweighted  = 30.20 (1.000) with rcCorner = 0
[02/14 12:54:59     92s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[02/14 12:54:59     92s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:54:59     92s]    : PowerDomain = none : Weighted F : unweighted  = 30.20 (1.000) with rcCorner = 0
[02/14 12:54:59     92s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[02/14 12:54:59     92s] TLC MultiMap info (StdDelay):
[02/14 12:54:59     92s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 30.2ps
[02/14 12:54:59     92s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 24.9ps
[02/14 12:54:59     92s]  Setting StdDelay to: 30.2ps
[02/14 12:54:59     92s] 
[02/14 12:54:59     92s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:54:59     92s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:54:59     92s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:54:59     92s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:54:59     92s] 
[02/14 12:54:59     92s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:54:59     92s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:33 mem=3106.7M
[02/14 12:54:59     92s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:33 mem=3106.7M
[02/14 12:54:59     92s] Creating Lib Analyzer, finished. 
[02/14 12:54:59     92s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:54:59     92s]    : PowerDomain = none : Weighted T : unweighted  = 30.20 (1.000) with rcCorner = 0
[02/14 12:54:59     92s]    : PowerDomain = none : Weighted T : unweighted  = 24.90 (1.000) with rcCorner = -1
[02/14 12:54:59     92s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:54:59     92s]    : PowerDomain = none : Weighted T : unweighted  = 30.20 (1.000) with rcCorner = 0
[02/14 12:54:59     92s]    : PowerDomain = none : Weighted T : unweighted  = 24.90 (1.000) with rcCorner = -1
[02/14 12:54:59     92s] TLC MultiMap info (StdDelay):
[02/14 12:54:59     92s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 30.2ps
[02/14 12:54:59     92s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 24.9ps
[02/14 12:54:59     92s]  Setting StdDelay to: 30.2ps
[02/14 12:54:59     92s] 
[02/14 12:54:59     92s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:54:59     92s] Done building hold timer [6 node(s), 5 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:01:33 mem=3106.9M ***
[02/14 12:54:59     92s] Deleting Lib Analyzer.
[02/14 12:54:59     92s] 
[02/14 12:54:59     92s] TimeStamp Deleting Cell Server End ...
[02/14 12:54:59     92s] OPTC: m4 20.0 50.0 [ 50.0 20.0 50.0 ]
[02/14 12:54:59     92s] OPTC: view 50.0 [ 0.0500 ]
[02/14 12:54:59     92s] Restoring timing graph ...
[02/14 12:55:00     93s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[02/14 12:55:00     93s] Done restore timing graph
[02/14 12:55:00     93s] Done building cte setup timing graph (fixHold) cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:01:33 mem=3418.7M ***
[02/14 12:55:00     93s] *info: category slack lower bound [L -92.0] default
[02/14 12:55:00     93s] *info: category slack lower bound [H -92.0] reg2reg 
[02/14 12:55:00     93s] --------------------------------------------------- 
[02/14 12:55:00     93s]    Setup Violation Summary with Target Slack (0.000 ns)
[02/14 12:55:00     93s] --------------------------------------------------- 
[02/14 12:55:00     93s]          WNS    reg2regWNS
[02/14 12:55:00     93s]    -0.092 ns     -0.092 ns
[02/14 12:55:00     93s] --------------------------------------------------- 
[02/14 12:55:00     93s] Setting latch borrow mode to budget during optimization.
[02/14 12:55:00     93s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/14 12:55:00     93s] 
[02/14 12:55:00     93s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:55:00     93s] Summary for sequential cells identification: 
[02/14 12:55:00     93s]   Identified SBFF number: 16
[02/14 12:55:00     93s]   Identified MBFF number: 0
[02/14 12:55:00     93s]   Identified SB Latch number: 2
[02/14 12:55:00     93s]   Identified MB Latch number: 0
[02/14 12:55:00     93s]   Not identified SBFF number: 0
[02/14 12:55:00     93s]   Not identified MBFF number: 0
[02/14 12:55:00     93s]   Not identified SB Latch number: 0
[02/14 12:55:00     93s]   Not identified MB Latch number: 0
[02/14 12:55:00     93s]   Number of sequential cells which are not FFs: 1
[02/14 12:55:00     93s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:55:00     93s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:55:00     93s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:55:00     93s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:55:00     93s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:55:00     93s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:55:00     93s] TLC MultiMap info (StdDelay):
[02/14 12:55:00     93s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:55:00     93s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:55:00     93s]  Setting StdDelay to: 37.6ps
[02/14 12:55:00     93s] 
[02/14 12:55:00     93s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:55:00     93s] 
[02/14 12:55:00     93s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:55:00     93s] 
[02/14 12:55:00     93s] TimeStamp Deleting Cell Server End ...
[02/14 12:55:00     93s] 
[02/14 12:55:00     93s] Creating Lib Analyzer ...
[02/14 12:55:00     93s] 
[02/14 12:55:00     93s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:55:00     93s] Summary for sequential cells identification: 
[02/14 12:55:00     93s]   Identified SBFF number: 16
[02/14 12:55:00     93s]   Identified MBFF number: 0
[02/14 12:55:00     93s]   Identified SB Latch number: 2
[02/14 12:55:00     93s]   Identified MB Latch number: 0
[02/14 12:55:00     93s]   Not identified SBFF number: 0
[02/14 12:55:00     93s]   Not identified MBFF number: 0
[02/14 12:55:00     93s]   Not identified SB Latch number: 0
[02/14 12:55:00     93s]   Not identified MB Latch number: 0
[02/14 12:55:00     93s]   Number of sequential cells which are not FFs: 1
[02/14 12:55:00     93s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:55:00     93s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:55:00     93s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:55:00     93s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:55:00     93s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:55:00     93s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:55:00     93s] TLC MultiMap info (StdDelay):
[02/14 12:55:00     93s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:55:00     93s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:55:00     93s]  Setting StdDelay to: 37.6ps
[02/14 12:55:00     93s] 
[02/14 12:55:00     93s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:55:00     93s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:55:00     93s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:55:00     93s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:55:00     93s] 
[02/14 12:55:00     93s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:55:00     93s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:34 mem=3452.5M
[02/14 12:55:00     93s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:34 mem=3452.5M
[02/14 12:55:00     93s] Creating Lib Analyzer, finished. 
[02/14 12:55:00     93s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:55:00     93s]    : PowerDomain = none : Weighted T : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:55:00     93s]    : PowerDomain = none : Weighted T : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:55:00     93s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:55:00     93s]    : PowerDomain = none : Weighted T : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:55:00     93s]    : PowerDomain = none : Weighted T : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:55:00     93s] TLC MultiMap info (StdDelay):
[02/14 12:55:00     93s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:55:00     93s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:55:00     93s]  Setting StdDelay to: 37.6ps
[02/14 12:55:00     93s] Footprint list for hold buffering (delay unit: ps)
[02/14 12:55:00     93s] =================================================================
[02/14 12:55:00     93s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[02/14 12:55:00     93s] ------------------------------------------------------------------
[02/14 12:55:00     93s] *Info:       81.5       1.00     19.03    5.0  18.61 CLKBUFX2 (A,Y)
[02/14 12:55:00     93s] *Info:       81.4       1.00     19.25    5.0  18.61 BUFX2 (A,Y)
[02/14 12:55:00     93s] *Info:       76.4       1.03     11.84    6.0   9.35 CLKBUFX4 (A,Y)
[02/14 12:55:00     93s] *Info:       75.6       1.06     12.05    6.0   9.38 BUFX4 (A,Y)
[02/14 12:55:00     93s] *Info:      176.2       1.00     35.74    8.0  35.89 DLY1X1 (A,Y)
[02/14 12:55:00     93s] *Info:      201.2       1.01     11.63   10.0   9.36 DLY1X4 (A,Y)
[02/14 12:55:00     93s] *Info:       77.5       1.05      6.77   11.0   4.71 CLKBUFX8 (A,Y)
[02/14 12:55:00     93s] 
[02/14 12:55:00     93s] *Info: minBufDelay = 78.5 ps, libStdDelay = 37.6 ps, minBufSize = 9522000 (5.0)
[02/14 12:55:00     93s] *Info: worst delay setup view: tt_v1.8_25C_Nominal_25_func
[02/14 12:55:00     93s] *Info:       78.4       1.05      6.77   11.0   4.71 BUFX8 (A,Y)
[02/14 12:55:00     93s] *Info:      350.7       1.00     11.63   15.0   9.34 DLY2X4 (A,Y)
[02/14 12:55:00     93s] *Info:       84.4       1.06      4.02   20.0   2.41 BUFX16 (A,Y)
[02/14 12:55:00     93s] *Info:      656.3       1.00     11.42   25.0   9.34 DLY4X4 (A,Y)
[02/14 12:55:00     93s] =================================================================
[02/14 12:55:00     93s] Hold Timer stdDelay = 37.6ps
[02/14 12:55:00     93s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:55:00     93s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:55:00     93s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:55:00     93s] Hold Timer stdDelay = 37.6ps (tt_v1.8_25C_Nominal_25_func)
[02/14 12:55:00     93s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3452.6M, EPOCH TIME: 1771091700.567095
[02/14 12:55:00     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:00     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:00     93s] 
[02/14 12:55:00     93s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:55:00     93s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:55:00     93s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.010, MEM:3452.9M, EPOCH TIME: 1771091700.577098
[02/14 12:55:00     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:00     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:00     93s] ** INFO: Initializing Glitch Interface
[02/14 12:55:00     93s] 
[02/14 12:55:00     93s] OptSummary:
[02/14 12:55:00     93s] 
[02/14 12:55:00     93s] ------------------------------------------------------------------
[02/14 12:55:00     93s]      Hold Opt Initial Summary
[02/14 12:55:00     93s] ------------------------------------------------------------------
[02/14 12:55:00     93s] 
[02/14 12:55:00     93s] Setup views included:
[02/14 12:55:00     93s]  tt_v1.8_25C_Nominal_25_func
[02/14 12:55:00     93s] Hold views included:
[02/14 12:55:00     93s]  tt_v1.8_25C_Nominal_25_func
[02/14 12:55:00     93s] 
[02/14 12:55:00     93s] +--------------------+---------+---------+---------+
[02/14 12:55:00     93s] |     Setup mode     |   all   | reg2reg | default [02/14 12:55:00     93s] 
|
[02/14 12:55:00     93s] +--------------------+---------+---------+---------+
[02/14 12:55:00     93s] |           WNS (ns):| -0.092  | -0.092  |  0.076  |
[02/14 12:55:00     93s] |           TNS (ns):| -0.862  | -0.862  |  0.000  |
[02/14 12:55:00     93s] |    Violating Paths:|   14    |   14    |    0    |
[02/14 12:55:00     93s] |          All Paths:|   32    |   16    |   32    |
[02/14 12:55:00     93s] +--------------------+---------+---------+---------+
[02/14 12:55:00     93s] 
[02/14 12:55:00     93s] +--------------------+---------+---------+---------+
[02/14 12:55:00     93s] |     Hold mode      |   all   | reg2reg | default |
[02/14 12:55:00     93s] +--------------------+---------+---------+---------+
[02/14 12:55:00     93s] |           WNS (ns):|  0.078  |  0.106  |  0.078  |
[02/14 12:55:00     93s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[02/14 12:55:00     93s] |    Violating Paths:|    0    |    0    |    0    |
[02/14 12:55:00     93s] |          All Paths:|   32    |   16    |   32    |
[02/14 12:55:00     93s] +--------------------+---------+---------+---------+
[02/14 12:55:00     93s] 
[02/14 12:55:00     93s] +----------------+-------------------------------+------------------+
[02/14 12:55:00     93s] |                |              Real             |       Total      |
[02/14 12:55:00     93s] |    DRVs        +------------------+------------+------------------|
[02/14 12:55:00     93s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/14 12:55:00     93s] +----------------+------------------+------------+------------------+
[02/14 12:55:00     93s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/14 12:55:00     93s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[02/14 12:55:00     93s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/14 12:55:00     93s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/14 12:55:00     93s] +----------------+------------------+------------+------------------+
[02/14 12:55:00     93s] 
[02/14 12:55:00     93s] Density: 0.219%
[02/14 12:55:00     93s] ------------------------------------------------------------------
[02/14 12:55:00     93s] **INFO: Optimization is fixing the slack violation with the following view based weighting factors
[02/14 12:55:00     93s] slack weights for setup views:
[02/14 12:55:00     93s]     tt_v1.8_25C_Nominal_25_func: 1.000
[02/14 12:55:00     93s] **opt_design ... cpu = 0:00:26, real = 0:00:48, mem = 3167.3M, totSessionCpu=0:01:34 **
[02/14 12:55:00     93s] Begin: Collecting metrics
[02/14 12:55:00     93s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:04  |        3071 |    0 |   0 |
| ccopt_pro         |           |          |           |          |             | 0:00:02  |        3101 |      |     |
| drv_eco_fixing    |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:01  |        3088 |    0 |   0 |
| wns_fixing        |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:02  |        3116 |      |     |
| tns_fixing        |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:01  |        3112 |      |     |
| initial_summary_2 |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:02  |        3167 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------- 
[02/14 12:55:00     93s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3457.7M, current mem=3167.3M)

[02/14 12:55:00     93s] End: Collecting metrics
[02/14 12:55:00     93s] *** BuildHoldData #2 [finish] (opt_design #1) : cpu/real = 0:00:02.6/0:00:02.8 (0.9), totSession cpu/real = 0:01:34.0/0:01:57.6 (0.8), mem = 3167.3M
[02/14 12:55:00     93s] 
[02/14 12:55:00     93s] =============================================================================================
[02/14 12:55:00     93s]  Step TAT Report : BuildHoldData #2 / opt_design #1                             25.11-s102_1
[02/14 12:55:00     93s] =============================================================================================
[02/14 12:55:00     93s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:55:00     93s] ---------------------------------------------------------------------------------------------
[02/14 12:55:00     93s] [ ViewPruning            ]      9   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:55:00     93s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.8
[02/14 12:55:00     93s] [ MetricReport           ]      1   0:00:00.2  (   7.9 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:55:00     93s] [ DrvReport              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[02/14 12:55:00     93s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:55:00     93s] [ CellServerInit         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[02/14 12:55:00     93s] [ LibAnalyzerInit        ]      2   0:00:00.5  (  16.3 % )     0:00:00.5 /  0:00:00.5    1.0
[02/14 12:55:00     93s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:55:00     93s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.3    1.0
[02/14 12:55:00     93s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:55:00     93s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:55:00     93s] [ UpdateTimingGraph      ]      5   0:00:00.6  (  19.9 % )     0:00:00.7 /  0:00:00.6    0.9
[02/14 12:55:00     93s] [ FullDelayCalc          ]      2   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:55:00     93s] [ TimingUpdate           ]      8   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.7
[02/14 12:55:00     93s] [ TimingReport           ]      2   0:00:00.2  (   6.8 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:55:00     93s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:55:00     93s] [ SaveTimingGraph        ]      1   0:00:00.2  (   7.2 % )     0:00:00.2 /  0:00:00.2    0.9
[02/14 12:55:00     93s] [ RestoreTimingGraph     ]      1   0:00:00.3  (  11.6 % )     0:00:00.3 /  0:00:00.3    1.0
[02/14 12:55:00     93s] [ MISC                   ]          0:00:00.6  (  20.5 % )     0:00:00.6 /  0:00:00.5    0.9
[02/14 12:55:00     93s] ---------------------------------------------------------------------------------------------
[02/14 12:55:00     93s]  BuildHoldData #2 TOTAL             0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.6    0.9
[02/14 12:55:00     93s] ---------------------------------------------------------------------------------------------
[02/14 12:55:00     93s] *** HoldOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:34.0/0:01:57.6 (0.8), mem = 3167.3M
[02/14 12:55:00     93s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.feAHljWyXo.4
[02/14 12:55:01     94s] 
[02/14 12:55:01     94s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:55:01     94s] HoldSingleBuffer minRootGain=19
[02/14 12:55:01     94s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 4140 dbu)
[02/14 12:55:01     94s] HoldSingleBuffer minRootGain=19
[02/14 12:55:01     94s] HoldSingleBuffer minRootGain=19
[02/14 12:55:01     94s] HoldSingleBuffer minRootGain=19
[02/14 12:55:01     94s] *info: Run opt_design holdfix with 1 thread.
[02/14 12:55:01     94s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:55:01     94s] --------------------------------------------------- 
[02/14 12:55:01     94s]    Hold Timing Summary  - Initial 
[02/14 12:55:01     94s] --------------------------------------------------- 
[02/14 12:55:01     94s]  Target slack:       0.0000 ns
[02/14 12:55:01     94s]  View: tt_v1.8_25C_Nominal_25_func 
[02/14 12:55:01     94s]    WNS:       0.0775
[02/14 12:55:01     94s]    TNS:       0.0000
[02/14 12:55:01     94s]    VP :            0
[02/14 12:55:01     94s]    Worst hold path end point: count_reg[2]/D 
[02/14 12:55:01     94s] --------------------------------------------------- 
[02/14 12:55:01     94s] *** Hold timing is met. Hold fixing is not needed 
[02/14 12:55:01     94s] **INFO: total 0 insts, 0 nets marked don't touch
[02/14 12:55:01     94s]    Hold Timing Snapshot:
[02/14 12:55:01     94s]              All PG WNS: 0.000
[02/14 12:55:01     94s]              All PG TNS: 0.000
[02/14 12:55:01     94s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[02/14 12:55:01     94s] **INFO: total 0 insts, 0 nets unmarked don't touch
[02/14 12:55:01     94s] Begin: Collecting metrics
[02/14 12:55:01     94s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:04  |        3071 |    0 |   0 |
| ccopt_pro         |           |          |           |          |             | 0:00:02  |        3101 |      |     |
| drv_eco_fixing    |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:01  |        3088 |    0 |   0 |
| wns_fixing        |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:02  |        3116 |      |     |
| tns_fixing        |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:01  |        3112 |      |     |
| initial_summary_2 |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:02  |        3167 |    0 |   0 |
| hold_fixing       |           |          |           |          |             | 0:00:01  |        3169 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[02/14 12:55:01     94s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3169.3M, current mem=3169.3M)

[02/14 12:55:01     94s] End: Collecting metrics
[02/14 12:55:01     94s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.feAHljWyXo.4
[02/14 12:55:01     94s] *** HoldOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:34.4/0:01:58.0 (0.8), mem = 3169.3M
[02/14 12:55:01     94s] 
[02/14 12:55:01     94s] =============================================================================================
[02/14 12:55:01     94s]  Step TAT Report : HoldOpt #1 / opt_design #1                                   25.11-s102_1
[02/14 12:55:01     94s] =============================================================================================
[02/14 12:55:01     94s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:55:01     94s] ---------------------------------------------------------------------------------------------
[02/14 12:55:01     94s] [ MetricReport           ]      1   0:00:00.2  (  54.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:55:01     94s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   5.4 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:55:01     94s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:55:01     94s] [ TimingUpdate           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:55:01     94s] [ MISC                   ]          0:00:00.2  (  40.6 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:55:01     94s] ---------------------------------------------------------------------------------------------
[02/14 12:55:01     94s]  HoldOpt #1 TOTAL                   0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[02/14 12:55:01     94s] ---------------------------------------------------------------------------------------------
[02/14 12:55:01     94s] 
[02/14 12:55:01     94s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:55:01     94s] Deleting Lib Analyzer.
[02/14 12:55:01     94s] 
[02/14 12:55:01     94s] TimeStamp Deleting Cell Server End ...
[02/14 12:55:01     94s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:55:01     94s] 
[02/14 12:55:01     94s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:55:01     94s] Summary for sequential cells identification: 
[02/14 12:55:01     94s]   Identified SBFF number: 16
[02/14 12:55:01     94s]   Identified MBFF number: 0
[02/14 12:55:01     94s]   Identified SB Latch number: 2
[02/14 12:55:01     94s]   Identified MB Latch number: 0
[02/14 12:55:01     94s]   Not identified SBFF number: 0
[02/14 12:55:01     94s]   Not identified MBFF number: 0
[02/14 12:55:01     94s]   Not identified SB Latch number: 0
[02/14 12:55:01     94s]   Not identified MB Latch number: 0
[02/14 12:55:01     94s]   Number of sequential cells which are not FFs: 1
[02/14 12:55:01     94s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:55:01     94s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:55:01     94s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:55:01     94s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:55:01     94s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:55:01     94s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:55:01     94s] TLC MultiMap info (StdDelay):
[02/14 12:55:01     94s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:55:01     94s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:55:01     94s]  Setting StdDelay to: 37.6ps
[02/14 12:55:01     94s] 
[02/14 12:55:01     94s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:55:01     94s] 
[02/14 12:55:01     94s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:55:01     94s] 
[02/14 12:55:01     94s] TimeStamp Deleting Cell Server End ...
[02/14 12:55:01     94s] **INFO: flowCheckPoint #4 OptimizationPreEco
[02/14 12:55:01     94s] Running postRoute recovery in preEcoRoute mode
[02/14 12:55:01     94s] **opt_design ... cpu = 0:00:27, real = 0:00:49, mem = 3165.2M, totSessionCpu=0:01:34 **
[02/14 12:55:01     94s] ** INFO: Initializing Glitch Interface
[02/14 12:55:01     94s]   DRV Snapshot: (TGT)
[02/14 12:55:01     94s]          Tran DRV: 0 (0)
[02/14 12:55:01     94s]           Cap DRV: 0 (0)
[02/14 12:55:01     94s]        Fanout DRV: 0 (0)
[02/14 12:55:01     94s]            Glitch: 0 (0)
[02/14 12:55:01     94s] 
[02/14 12:55:01     94s] Creating Lib Analyzer ...
[02/14 12:55:01     94s] 
[02/14 12:55:01     94s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:55:01     94s] Summary for sequential cells identification: 
[02/14 12:55:01     94s]   Identified SBFF number: 16
[02/14 12:55:01     94s]   Identified MBFF number: 0
[02/14 12:55:01     94s]   Identified SB Latch number: 2
[02/14 12:55:01     94s]   Identified MB Latch number: 0
[02/14 12:55:01     94s]   Not identified SBFF number: 0
[02/14 12:55:01     94s]   Not identified MBFF number: 0
[02/14 12:55:01     94s]   Not identified SB Latch number: 0
[02/14 12:55:01     94s]   Not identified MB Latch number: 0
[02/14 12:55:01     94s]   Number of sequential cells which are not FFs: 1
[02/14 12:55:01     94s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:55:01     94s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:55:01     94s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:55:01     94s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:55:01     94s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:55:01     94s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:55:01     94s] TLC MultiMap info (StdDelay):
[02/14 12:55:01     94s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:55:01     94s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:55:01     94s]  Setting StdDelay to: 37.6ps
[02/14 12:55:01     94s] 
[02/14 12:55:01     94s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:55:01     94s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:55:01     94s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:55:01     94s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:55:01     94s] 
[02/14 12:55:01     94s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:55:01     94s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:35 mem=3169.4M
[02/14 12:55:01     94s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:35 mem=3169.4M
[02/14 12:55:01     94s] Creating Lib Analyzer, finished. 
[02/14 12:55:01     94s] 
[02/14 12:55:01     94s] Recovery Manager:
[02/14 12:55:01     94s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/14 12:55:01     94s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/14 12:55:01     94s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/14 12:55:01     94s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[02/14 12:55:01     94s] 
[02/14 12:55:01     94s] Checking DRV degradation...
[02/14 12:55:01     94s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/14 12:55:01     94s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3169.24M, totSessionCpu=0:01:35).
[02/14 12:55:01     94s] **opt_design ... cpu = 0:00:27, real = 0:00:49, mem = 3169.2M, totSessionCpu=0:01:35 **
[02/14 12:55:01     94s] 
[02/14 12:55:01     94s] ** INFO: Initializing Glitch Interface
[02/14 12:55:01     94s]   DRV Snapshot: (REF)
[02/14 12:55:01     94s]          Tran DRV: 0 (0)
[02/14 12:55:01     94s]           Cap DRV: 0 (0)
[02/14 12:55:01     94s]        Fanout DRV: 0 (0)
[02/14 12:55:01     94s]            Glitch: 0 (0)
[02/14 12:55:01     94s] Skipping pre eco harden opt
[02/14 12:55:01     94s] GigaOpt Checkpoint: Internal prLA -highEffortPathGroups -force   -noNdrAssignment
[02/14 12:55:01     94s] GigaOpt Checkpoint: Internal prLA -highEffortPathGroups -force   -noNdrAssignment
[02/14 12:55:01     94s] {MMLU 0 1 203}
[02/14 12:55:01     94s] [oiLAM] Zs 5, 6
[02/14 12:55:01     94s] ### Creating LA Mngr. totSessionCpu=0:01:35 mem=3169.3M
[02/14 12:55:01     94s] ### Creating LA Mngr, finished. totSessionCpu=0:01:35 mem=3169.3M
[02/14 12:55:01     94s] Default Rule : ""
[02/14 12:55:01     94s] Non Default Rules :
[02/14 12:55:01     94s] Worst Slack : -0.092 ns
[02/14 12:55:01     94s] 
[02/14 12:55:01     94s] Start Layer Assignment ...
[02/14 12:55:01     94s] WNS(-0.092ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[02/14 12:55:01     94s] 
[02/14 12:55:01     94s] Selected 0 cadidates out of 205.
[02/14 12:55:01     94s] No critical nets selected. Skipped !
[02/14 12:55:01     94s] GigaOpt: setting up router preferences
[02/14 12:55:01     94s] GigaOpt: 0 nets assigned router directives
[02/14 12:55:01     94s] 
[02/14 12:55:01     94s] Start Assign Priority Nets ...
[02/14 12:55:01     94s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[02/14 12:55:01     94s] Existing Priority Nets 0 (0.0%)
[02/14 12:55:01     94s] Total Assign Priority Nets 7 (3.5%)
[02/14 12:55:01     94s] CSM is empty.
[02/14 12:55:01     94s] 
[02/14 12:55:01     94s] Set Prefer Layer Routing Effort ...
[02/14 12:55:01     94s] Total Net(203) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[02/14 12:55:01     94s] 
[02/14 12:55:01     94s] GigaOpt Checkpoint: Internal prLA  -force   -noNdrAssignment
[02/14 12:55:01     94s] GigaOpt Checkpoint: Internal prLA  -force   -noNdrAssignment
[02/14 12:55:01     94s] {MMLU 0 1 203}
[02/14 12:55:01     94s] [oiLAM] Zs 5, 6
[02/14 12:55:01     94s] ### Creating LA Mngr. totSessionCpu=0:01:35 mem=3169.6M
[02/14 12:55:01     94s] ### Creating LA Mngr, finished. totSessionCpu=0:01:35 mem=3169.6M
[02/14 12:55:01     94s] Default Rule : ""
[02/14 12:55:01     94s] Non Default Rules :
[02/14 12:55:01     94s] Worst Slack : -0.092 ns
[02/14 12:55:01     94s] 
[02/14 12:55:01     94s] Start Layer Assignment ...
[02/14 12:55:01     94s] WNS(-0.092ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[02/14 12:55:01     94s] 
[02/14 12:55:01     94s] Selected 0 cadidates out of 205.
[02/14 12:55:01     94s] No critical nets selected. Skipped !
[02/14 12:55:01     94s] GigaOpt: setting up router preferences
[02/14 12:55:01     94s] GigaOpt: 1 nets assigned router directives
[02/14 12:55:01     94s] 
[02/14 12:55:01     94s] Start Assign Priority Nets ...
[02/14 12:55:01     94s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[02/14 12:55:01     94s] Existing Priority Nets 0 (0.0%)
[02/14 12:55:01     94s] Total Assign Priority Nets 10 (5.0%)
[02/14 12:55:01     94s] CSM is empty.
[02/14 12:55:01     94s] Begin: Collecting metrics
[02/14 12:55:01     94s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:04  |        3071 |    0 |   0 |
| ccopt_pro         |           |          |           |          |             | 0:00:02  |        3101 |      |     |
| drv_eco_fixing    |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:01  |        3088 |    0 |   0 |
| wns_fixing        |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:02  |        3116 |      |     |
| tns_fixing        |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:01  |        3112 |      |     |
| initial_summary_2 |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:02  |        3167 |    0 |   0 |
| hold_fixing       |           |          |           |          |             | 0:00:01  |        3169 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        3169 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[02/14 12:55:01     94s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3169.5M, current mem=3169.5M)

[02/14 12:55:01     94s] End: Collecting metrics
[02/14 12:55:01     94s] Running refinePlace -preserveRouting true -hardFence false
[02/14 12:55:01     94s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3169.5M, EPOCH TIME: 1771091701.848692
[02/14 12:55:01     94s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3169.5M, EPOCH TIME: 1771091701.848792
[02/14 12:55:01     94s] Memory usage before memory release/compaction is 3169.5
[02/14 12:55:01     94s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:55:01     94s] Memory usage at beginning of DPlace-Init is 3169.5M.
[02/14 12:55:01     94s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3169.5M, EPOCH TIME: 1771091701.848929
[02/14 12:55:01     94s] Processing tracks to init pin-track alignment.
[02/14 12:55:01     94s] z: 2, totalTracks: 1
[02/14 12:55:01     94s] z: 4, totalTracks: 1
[02/14 12:55:01     94s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:55:01     94s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3169.7M, EPOCH TIME: 1771091701.872112
[02/14 12:55:01     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:01     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:01     94s] 
[02/14 12:55:01     94s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:55:01     94s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:55:01     94s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.009, REAL:0.010, MEM:3170.0M, EPOCH TIME: 1771091701.881708
[02/14 12:55:01     94s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3170.0M, EPOCH TIME: 1771091701.881770
[02/14 12:55:01     94s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3170.0M, EPOCH TIME: 1771091701.881869
[02/14 12:55:01     94s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3170.0MB).
[02/14 12:55:01     94s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.033, REAL:0.034, MEM:3170.0M, EPOCH TIME: 1771091701.882684
[02/14 12:55:01     94s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.033, REAL:0.034, MEM:3170.0M, EPOCH TIME: 1771091701.883124
[02/14 12:55:01     94s] TDRefine: refinePlace mode is spiral
[02/14 12:55:01     94s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.feAHljWyXo.1
[02/14 12:55:01     94s] OPERPROF:   Starting Refine-Place at level 2, MEM:3170.0M, EPOCH TIME: 1771091701.883575
[02/14 12:55:01     94s] *** Starting place_detail (0:01:35 mem=3170.0M) ***
[02/14 12:55:01     94s] Total net bbox length = 1.959e+04 (8.522e+03 1.106e+04) (ext = 1.068e+04)
[02/14 12:55:01     94s] 
[02/14 12:55:01     94s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:55:01     94s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:55:01     94s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3170.3M, EPOCH TIME: 1771091701.885729
[02/14 12:55:01     94s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3170.3M, EPOCH TIME: 1771091701.885800
[02/14 12:55:01     94s] Set min layer with design mode ( 1 )
[02/14 12:55:01     94s] Set max layer with design mode ( 5 )
[02/14 12:55:01     94s] Set min layer with design mode ( 1 )
[02/14 12:55:01     94s] Set max layer with design mode ( 5 )
[02/14 12:55:01     94s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3170.3M, EPOCH TIME: 1771091701.892700
[02/14 12:55:01     94s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3170.3M, EPOCH TIME: 1771091701.893121
[02/14 12:55:01     94s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3170.3M, EPOCH TIME: 1771091701.893542
[02/14 12:55:01     94s] Starting refinePlace ...
[02/14 12:55:01     95s] Set min layer with design mode ( 1 )
[02/14 12:55:01     95s] Set max layer with design mode ( 5 )
[02/14 12:55:01     95s] One DDP V2 for no tweak run.
[02/14 12:55:01     95s] Set min layer with design mode ( 1 )
[02/14 12:55:01     95s] Set max layer with design mode ( 5 )
[02/14 12:55:01     95s]   Spread Effort: high, post-route mode, useDDP on.
[02/14 12:55:01     95s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3171.2MB) @(0:01:35 - 0:01:35).
[02/14 12:55:01     95s] Move report: preRPlace moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/14 12:55:01     95s] wireLenOptFixPriorityInst 16 inst fixed
[02/14 12:55:01     95s] 
[02/14 12:55:01     95s]  === Spiral for Logical I: (movable: 184) ===
[02/14 12:55:01     95s] 
[02/14 12:55:01     95s] Running Spiral with 1 thread in Normal Mode  fetchWidth=165 
[02/14 12:55:01     95s] 
[02/14 12:55:01     95s]  Info: 0 filler has been deleted!
[02/14 12:55:01     95s] Move report: legalization moved 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/14 12:55:01     95s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/14 12:55:01     95s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/14 12:55:01     95s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3171.0MB) @(0:01:35 - 0:01:35).
[02/14 12:55:01     95s] Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/14 12:55:01     95s] Statistics of distance of Instance movement in refine placement:
[02/14 12:55:01     95s]   maximum (X+Y) =         0.00 um
[02/14 12:55:01     95s]   mean    (X+Y) =         0.00 um
[02/14 12:55:01     95s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3171.2MB
[02/14 12:55:01     95s] Summary Report:
[02/14 12:55:01     95s] Instances moved: 0 (out of 184 movable)
[02/14 12:55:01     95s] Instances flipped: 0
[02/14 12:55:01     95s] Mean displacement: 0.00 um
[02/14 12:55:01     95s] Max displacement: 0.00 um 
[02/14 12:55:01     95s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[02/14 12:55:01     95s] Total instances moved : 0
[02/14 12:55:01     95s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.025, REAL:0.026, MEM:3171.2M, EPOCH TIME: 1771091701.919443
[02/14 12:55:01     95s] Total net bbox length = 1.959e+04 (8.522e+03 1.106e+04) (ext = 1.068e+04)
[02/14 12:55:01     95s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3171.2MB) @(0:01:35 - 0:01:35).
[02/14 12:55:01     95s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3171.2MB
[02/14 12:55:01     95s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.feAHljWyXo.1
[02/14 12:55:01     95s] *** Finished place_detail (0:01:35 mem=3171.2M) ***
[02/14 12:55:01     95s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.032, REAL:0.036, MEM:3171.2M, EPOCH TIME: 1771091701.919828
[02/14 12:55:01     95s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3171.2M, EPOCH TIME: 1771091701.920198
[02/14 12:55:01     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:184).
[02/14 12:55:01     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:01     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:01     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:01     95s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.002, REAL:0.002, MEM:3171.3M, EPOCH TIME: 1771091701.922338
[02/14 12:55:01     95s] Memory usage before memory release/compaction is 3171.3
[02/14 12:55:01     95s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:55:01     95s] Memory usage at end of DPlace-Cleanup is 3171.3M.
[02/14 12:55:01     95s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.067, REAL:0.074, MEM:3171.3M, EPOCH TIME: 1771091701.922473
[02/14 12:55:01     95s] {MMLU 0 1 203}
[02/14 12:55:01     95s] [oiLAM] Zs 5, 6
[02/14 12:55:01     95s] ### Creating LA Mngr. totSessionCpu=0:01:35 mem=3171.3M
[02/14 12:55:01     95s] ### Creating LA Mngr, finished. totSessionCpu=0:01:35 mem=3171.3M
[02/14 12:55:01     95s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3171.3M, EPOCH TIME: 1771091701.947289
[02/14 12:55:01     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:01     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:01     95s] 
[02/14 12:55:01     95s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:55:01     95s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:55:01     95s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.009, REAL:0.010, MEM:3171.3M, EPOCH TIME: 1771091701.956928
[02/14 12:55:01     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:01     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:01     95s] ** INFO: Initializing Glitch Interface
[02/14 12:55:01     95s] 
[02/14 12:55:01     95s] OptSummary:
[02/14 12:55:01     95s] 
[02/14 12:55:01     95s] ------------------------------------------------------------------
[02/14 12:55:01     95s]         Pre-ecoRoute Summary
[02/14 12:55:01     95s] ------------------------------------------------------------------
[02/14 12:55:01     95s] 
[02/14 12:55:01     95s] Setup views included:
[02/14 12:55:01     95s]  tt_v1.8_25C_Nominal_25_func 
[02/14 12:55:01     95s] 
[02/14 12:55:01     95s] +--------------------+---------+---------+---------+
[02/14 12:55:01     95s] |     Setup mode     |   all   | reg2reg | default |
[02/14 12:55:01     95s] +--------------------+---------[02/14 12:55:01     95s] 
+---------+---------+
[02/14 12:55:01     95s] |           WNS (ns):| -0.092  | -0.092  |  0.076  |
[02/14 12:55:01     95s] |           TNS (ns):| -0.862  | -0.862  |  0.000  |
[02/14 12:55:01     95s] |    Violating Paths:|   14    |   14    |    0    |
[02/14 12:55:01     95s] |          All Paths:|   32    |   16    |   32    |
[02/14 12:55:01     95s] +--------------------+---------+---------+---------+
[02/14 12:55:01     95s] 
[02/14 12:55:01     95s] +----------------+-------------------------------+------------------+
[02/14 12:55:01     95s] |                |              Real             |       Total      |
[02/14 12:55:01     95s] |    DRVs        +------------------+------------+------------------|
[02/14 12:55:01     95s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/14 12:55:01     95s] +----------------+------------------+------------+------------------+
[02/14 12:55:01     95s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/14 12:55:01     95s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[02/14 12:55:01     95s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/14 12:55:01     95s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/14 12:55:01     95s] +----------------+------------------+------------+------------------+
[02/14 12:55:01     95s] 
[02/14 12:55:01     95s] Density: 0.219%
[02/14 12:55:01     95s] ------------------------------------------------------------------
[02/14 12:55:02     95s] **opt_design ... cpu = 0:00:27, real = 0:00:49, mem = 3170.9M, totSessionCpu=0:01:35 **
[02/14 12:55:02     95s] Begin: Collecting metrics
[02/14 12:55:02     95s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:04  |        3071 |    0 |   0 |
| ccopt_pro         |           |          |           |          |             | 0:00:02  |        3101 |      |     |
| drv_eco_fixing    |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:01  |        3088 |    0 |   0 |
| wns_fixing        |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:02  |        3116 |      |     |
| tns_fixing        |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:01  |        3112 |      |     |
| initial_summary_2 |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:02  |        3167 |    0 |   0 |
| hold_fixing       |           |          |           |          |             | 0:00:01  |        3169 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        3169 |      |     |
| pre_route_summary |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:01  |        3171 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------- 
[02/14 12:55:02     95s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3170.9M, current mem=3170.9M)

[02/14 12:55:02     95s] End: Collecting metrics
[02/14 12:55:02     95s] **INFO: flowCheckPoint #5 GlobalDetailRoute
[02/14 12:55:02     95s] ** INFO Cleaning up Glitch Interface
[02/14 12:55:02     95s] **Info: (IMPSP-2055): Transparent Filler Flow is ON !
[02/14 12:55:02     95s] 
[02/14 12:55:02     95s] **Info: (IMPSP-2075): Transparent Filler is finished (1)!
[02/14 12:55:02     95s] 
[02/14 12:55:02     95s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:3171.1M, EPOCH TIME: 1771091702.321763
[02/14 12:55:02     95s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:3171.1M, EPOCH TIME: 1771091702.321867
[02/14 12:55:02     95s] Memory usage before memory release/compaction is 3171.1
[02/14 12:55:02     95s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:55:02     95s] Memory usage at beginning of DPlace-Init is 3171.2M.
[02/14 12:55:02     95s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3171.2M, EPOCH TIME: 1771091702.322048
[02/14 12:55:02     95s] Processing tracks to init pin-track alignment.
[02/14 12:55:02     95s] z: 2, totalTracks: 1
[02/14 12:55:02     95s] z: 4, totalTracks: 1
[02/14 12:55:02     95s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:55:02     95s] Cell counter_16bit LLGs are deleted
[02/14 12:55:02     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:02     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:02     95s] OPERPROF:       Starting Placement-Cleanup-Reg-Wire-Search-Tree at level 4, MEM:3171.2M, EPOCH TIME: 1771091702.326226
[02/14 12:55:02     95s] OPERPROF:       Finished Placement-Cleanup-Reg-Wire-Search-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3171.2M, EPOCH TIME: 1771091702.326278
[02/14 12:55:02     95s] # Building counter_16bit llgBox search-tree.
[02/14 12:55:02     95s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3171.2M, EPOCH TIME: 1771091702.349206
[02/14 12:55:02     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:02     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:02     95s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3171.2M, EPOCH TIME: 1771091702.349874
[02/14 12:55:02     95s] Max number of tech site patterns supported in site array is 256.
[02/14 12:55:02     95s] Core basic site is CoreSite
[02/14 12:55:02     95s] After signature check, allow fast init is false, keep pre-filter is true.
[02/14 12:55:02     95s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/14 12:55:02     95s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[02/14 12:55:02     95s] SiteArray: use 3,457,024 bytes
[02/14 12:55:02     95s] SiteArray: current memory after site array memory allocation 3171.0M
[02/14 12:55:02     95s] SiteArray: FP blocked sites are writable
[02/14 12:55:02     95s] Keep-away cache is enable on metals: 1-5
[02/14 12:55:02     95s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/14 12:55:02     95s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:3171.0M, EPOCH TIME: 1771091702.370077
[02/14 12:55:02     95s] Process 21635 (called=268 computed=25) wires and vias for routing blockage analysis
[02/14 12:55:02     95s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.014, REAL:0.014, MEM:3171.0M, EPOCH TIME: 1771091702.384353
[02/14 12:55:02     95s] SiteArray: number of non floorplan blocked sites for llg default is 630000
[02/14 12:55:02     95s] Atter site array init, number of instance map data is 0.
[02/14 12:55:02     95s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.036, REAL:0.037, MEM:3171.0M, EPOCH TIME: 1771091702.386711
[02/14 12:55:02     95s] 
[02/14 12:55:02     95s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:55:02     95s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:55:02     95s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.046, REAL:0.047, MEM:3171.2M, EPOCH TIME: 1771091702.396142
[02/14 12:55:02     95s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3171.2M, EPOCH TIME: 1771091702.396224
[02/14 12:55:02     95s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3171.2M, EPOCH TIME: 1771091702.396371
[02/14 12:55:02     95s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3171.2MB).
[02/14 12:55:02     95s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.076, REAL:0.078, MEM:3171.2M, EPOCH TIME: 1771091702.400446
[02/14 12:55:02     95s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.077, REAL:0.079, MEM:3171.2M, EPOCH TIME: 1771091702.400877
[02/14 12:55:02     95s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3171.2M, EPOCH TIME: 1771091702.400939
[02/14 12:55:02     95s]   Signal wire search tree: 2096 elements. (cpu=0:00:00.0, mem=0.0M)
[02/14 12:55:02     95s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.001, REAL:0.001, MEM:3171.2M, EPOCH TIME: 1771091702.401801
[02/14 12:55:02     95s] 
[02/14 12:55:02     95s] Running CheckPlace using 1 thread in normal mode...
[02/14 12:55:02     95s] 
[02/14 12:55:02     95s] ...checkPlace normal is done!
[02/14 12:55:02     95s] 
[02/14 12:55:02     95s] Total 10667 restored filler insts, overlapped: 3, violated: 0,  3 are deleted!
[02/14 12:55:02     95s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:3171.6M, EPOCH TIME: 1771091702.763345
[02/14 12:55:02     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10848).
[02/14 12:55:02     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:02     95s] Cell counter_16bit LLGs are deleted
[02/14 12:55:02     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:02     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:02     95s] OPERPROF:     Starting Placement-Cleanup-Reg-Wire-Search-Tree at level 3, MEM:3168.6M, EPOCH TIME: 1771091702.766344
[02/14 12:55:02     95s] OPERPROF:     Finished Placement-Cleanup-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3168.6M, EPOCH TIME: 1771091702.766512
[02/14 12:55:02     95s] # Resetting pin-track-align track data.
[02/14 12:55:02     95s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.003, REAL:0.004, MEM:3168.6M, EPOCH TIME: 1771091702.767572
[02/14 12:55:02     95s] Memory usage before memory release/compaction is 3168.6
[02/14 12:55:02     95s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:55:02     95s] Memory usage at end of DPlace-Cleanup is 3168.6M.
[02/14 12:55:02     95s] 
[02/14 12:55:02     95s] TransFiller Info: Number of restored fillers: 10667
[02/14 12:55:02     95s]                   Number of being kept:       10664
[02/14 12:55:02     95s]                   Keeping Rate:               99.972%
[02/14 12:55:02     95s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:3168.6M, EPOCH TIME: 1771091702.768045
[02/14 12:55:02     95s] Memory usage before memory release/compaction is 3168.6
[02/14 12:55:02     95s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:55:02     95s] Memory usage at beginning of DPlace-Init is 3168.6M.
[02/14 12:55:02     95s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3168.6M, EPOCH TIME: 1771091702.768744
[02/14 12:55:02     95s] Processing tracks to init pin-track alignment.
[02/14 12:55:02     95s] z: 2, totalTracks: 1
[02/14 12:55:02     95s] z: 4, totalTracks: 1
[02/14 12:55:02     95s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:55:02     95s] Cell counter_16bit LLGs are deleted
[02/14 12:55:02     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:02     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:02     95s] OPERPROF:       Starting Placement-Cleanup-Reg-Wire-Search-Tree at level 4, MEM:3168.6M, EPOCH TIME: 1771091702.772492
[02/14 12:55:02     95s] OPERPROF:       Finished Placement-Cleanup-Reg-Wire-Search-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3168.6M, EPOCH TIME: 1771091702.772556
[02/14 12:55:02     95s] # Building counter_16bit llgBox search-tree.
[02/14 12:55:02     95s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3168.6M, EPOCH TIME: 1771091702.794535
[02/14 12:55:02     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:02     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:02     95s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3168.6M, EPOCH TIME: 1771091702.795143
[02/14 12:55:02     95s] Max number of tech site patterns supported in site array is 256.
[02/14 12:55:02     95s] Core basic site is CoreSite
[02/14 12:55:02     95s] After signature check, allow fast init is true, keep pre-filter is true.
[02/14 12:55:02     95s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/14 12:55:02     95s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[02/14 12:55:02     95s] SiteArray: use 3,457,024 bytes
[02/14 12:55:02     95s] SiteArray: current memory after site array memory allocation 3171.6M
[02/14 12:55:02     95s] SiteArray: FP blocked sites are writable
[02/14 12:55:02     95s] Keep-away cache is enable on metals: 1-5
[02/14 12:55:02     95s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/14 12:55:02     95s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:3171.6M, EPOCH TIME: 1771091702.808293
[02/14 12:55:02     95s] Process 21635 (called=268 computed=25) wires and vias for routing blockage analysis
[02/14 12:55:02     95s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.008, REAL:0.008, MEM:3171.6M, EPOCH TIME: 1771091702.816665
[02/14 12:55:02     95s] SiteArray: number of non floorplan blocked sites for llg default is 630000
[02/14 12:55:02     95s] Atter site array init, number of instance map data is 0.
[02/14 12:55:02     95s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.023, REAL:0.023, MEM:3171.6M, EPOCH TIME: 1771091702.818565
[02/14 12:55:02     95s] 
[02/14 12:55:02     95s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:55:02     95s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:55:02     95s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.030, REAL:0.030, MEM:3171.9M, EPOCH TIME: 1771091702.824839
[02/14 12:55:02     95s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3171.9M, EPOCH TIME: 1771091702.824901
[02/14 12:55:02     95s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3171.9M, EPOCH TIME: 1771091702.825024
[02/14 12:55:02     95s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3171.9MB).
[02/14 12:55:02     95s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.057, REAL:0.059, MEM:3171.9M, EPOCH TIME: 1771091702.827273
[02/14 12:55:02     95s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.057, REAL:0.059, MEM:3171.9M, EPOCH TIME: 1771091702.827308
[02/14 12:55:02     95s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:3171.9M, EPOCH TIME: 1771091702.827711
[02/14 12:55:02     95s]   Signal wire search tree: 2096 elements. (cpu=0:00:00.0, mem=0.0M)
[02/14 12:55:02     95s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3171.9M, EPOCH TIME: 1771091702.828185
[02/14 12:55:02     95s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:3171.9M, EPOCH TIME: 1771091702.850510
[02/14 12:55:02     95s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:3171.9M, EPOCH TIME: 1771091702.850581
[02/14 12:55:02     95s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:3171.9M, EPOCH TIME: 1771091702.850639
[02/14 12:55:02     95s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.001, MEM:3171.9M, EPOCH TIME: 1771091702.851225
[02/14 12:55:02     95s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:3171.9M, EPOCH TIME: 1771091702.851489
[02/14 12:55:02     95s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:3171.9M, EPOCH TIME: 1771091702.851543
[02/14 12:55:02     95s] AddFiller init all instances time CPU:0.001, REAL:0.001
[02/14 12:55:02     95s] AddFiller main function time CPU:0.006, REAL:0.017
[02/14 12:55:02     95s] Filler instance commit time CPU:0.000, REAL:0.000
[02/14 12:55:02     95s] *INFO: Adding fillers to top-module.
[02/14 12:55:02     95s] *INFO:   Added 1 filler inst  (cell FILL4 / prefix FILLER).
[02/14 12:55:02     95s] *INFO:   Added 2 filler insts (cell FILL2 / prefix FILLER).
[02/14 12:55:02     95s] *INFO:   Added 90 filler insts (cell FILL1 / prefix FILLER).
[02/14 12:55:02     95s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:0.021, REAL:0.019, MEM:3171.2M, EPOCH TIME: 1771091702.870738
[02/14 12:55:02     95s] *INFO: Total 93 filler insts added - prefix FILLER (CPU: 0:00:00.5).
[02/14 12:55:02     95s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:0.021, REAL:0.019, MEM:3171.2M, EPOCH TIME: 1771091702.870820
[02/14 12:55:02     95s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:3171.2M, EPOCH TIME: 1771091702.871197
[02/14 12:55:02     95s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.000, REAL:0.000, MEM:3171.2M, EPOCH TIME: 1771091702.871537
[02/14 12:55:02     95s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:0.022, REAL:0.021, MEM:3171.2M, EPOCH TIME: 1771091702.871582
[02/14 12:55:02     95s] For 93 new insts, 
[02/14 12:55:02     95s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:0.022, REAL:0.021, MEM:3171.2M, EPOCH TIME: 1771091702.871627
[02/14 12:55:02     95s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:3171.2M, EPOCH TIME: 1771091702.871675
[02/14 12:55:02     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10941).
[02/14 12:55:02     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:02     95s] Cell counter_16bit LLGs are deleted
[02/14 12:55:02     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:02     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:02     95s] OPERPROF:     Starting Placement-Cleanup-Reg-Wire-Search-Tree at level 3, MEM:3168.2M, EPOCH TIME: 1771091702.874229
[02/14 12:55:02     95s] OPERPROF:     Finished Placement-Cleanup-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3168.2M, EPOCH TIME: 1771091702.874452
[02/14 12:55:02     95s] # Resetting pin-track-align track data.
[02/14 12:55:02     95s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.003, REAL:0.004, MEM:3168.2M, EPOCH TIME: 1771091702.875197
[02/14 12:55:02     95s] Memory usage before memory release/compaction is 3168.2
[02/14 12:55:02     95s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:55:02     95s] Memory usage at end of DPlace-Cleanup is 3168.2M.
[02/14 12:55:02     95s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:0.546, REAL:0.554, MEM:3168.2M, EPOCH TIME: 1771091702.875396
[02/14 12:55:02     95s] Finished add_fillers (CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 3168.2MB)
[02/14 12:55:02     95s] -route_with_eco false                     # bool, default=false
[02/14 12:55:02     95s] -route_selected_net_only false            # bool, default=false
[02/14 12:55:02     95s] -route_with_timing_driven false           # bool, default=false
[02/14 12:55:02     95s] -route_with_si_driven false               # bool, default=false
[02/14 12:55:02     95s] Existing Dirty Nets : 3
[02/14 12:55:02     95s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[02/14 12:55:02     95s] Reset Dirty Nets : 3
[02/14 12:55:02     95s] *** EcoRoute #1 [begin] (opt_design #1) : totSession cpu/real = 0:01:36.0/0:01:59.6 (0.8), mem = 3168.2M
[02/14 12:55:02     95s] 
[02/14 12:55:02     95s] route_global_detail
[02/14 12:55:02     95s] 
[02/14 12:55:02     95s] #Start route_global_detail on Sat Feb 14 12:55:02 2026
[02/14 12:55:02     95s] #
[02/14 12:55:02     95s] ### Time Record (route_global_detail) is installed.
[02/14 12:55:02     95s] ### Time Record (Pre Callback) is installed.
[02/14 12:55:02     95s] Closing parasitic data file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/counter_16bit_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_7Uk9Oq.rcdb.d/counter_16bit.rcdb.d': 313 access done (mem: 3169.422M)
[02/14 12:55:02     95s] eee: RC Grid memory freed = 51480 (26 X 33 X 5 X 12b)
[02/14 12:55:02     95s] ### Time Record (Pre Callback) is uninstalled.
[02/14 12:55:02     95s] ### Time Record (DB Import) is installed.
[02/14 12:55:02     96s] ### Time Record (Timing Data Generation) is installed.
[02/14 12:55:02     96s] ### Time Record (Timing Data Generation) is uninstalled.
[02/14 12:55:02     96s] ### Net info: total nets: 205
[02/14 12:55:02     96s] ### Net info: dirty nets: 0
[02/14 12:55:02     96s] ### Net info: marked as disconnected nets: 0
[02/14 12:55:02     96s] ### Net info: fully routed nets: 193
[02/14 12:55:02     96s] ### Net info: trivial (< 2 pins) nets: 12
[02/14 12:55:02     96s] ### Net info: unrouted nets: 0
[02/14 12:55:02     96s] ### Net info: re-extraction nets: 0
[02/14 12:55:02     96s] ### Net info: ignored nets: 0
[02/14 12:55:02     96s] ### Net info: skip routing nets: 0
[02/14 12:55:02     96s] ### import design signature (5): route=1773271438 fixed_route=888368893 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1788571811 dirty_area=0 del_dirty_area=0 cell=502474709 placement=1622142651 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=888368893 sns=888368893 ppa_info=1828087692
[02/14 12:55:02     96s] ### Time Record (DB Import) is uninstalled.
[02/14 12:55:02     96s] #NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
[02/14 12:55:02     96s] #Skip comparing routing design signature in db-snapshot flow
[02/14 12:55:02     96s] ### Time Record (Data Preparation) is installed.
[02/14 12:55:02     96s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:55:02     96s] ### Time Record (Global Routing) is installed.
[02/14 12:55:02     96s] ### Time Record (Global Routing) is uninstalled.
[02/14 12:55:02     96s] #Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
[02/14 12:55:02     96s] #Total number of routable nets = 193.
[02/14 12:55:02     96s] #Total number of nets in the design = 205.
[02/14 12:55:02     96s] #3 routable nets do not have any wires.
[02/14 12:55:02     96s] #190 routable nets have routed wires.
[02/14 12:55:02     96s] #3 nets will be global routed.
[02/14 12:55:02     96s] #5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/14 12:55:02     96s] ### Time Record (Data Preparation) is installed.
[02/14 12:55:02     96s] #Start routing data preparation on Sat Feb 14 12:55:02 2026
[02/14 12:55:02     96s] #
[02/14 12:55:02     96s] ### Time Record (Cell Pin Access) is installed.
[02/14 12:55:02     96s] #Rebuild pin access data for design.
[02/14 12:55:02     96s] #WARNING (NRDB-1028) Some option affecting pin access calculation is set by the user. Pin access is to be recalculated. This incurs runtime.
[02/14 12:55:02     96s] #Initial pin access analysis.
[02/14 12:55:03     96s] #Detail pin access analysis.
[02/14 12:55:03     96s] ### Time Record (Cell Pin Access) is uninstalled.
[02/14 12:55:03     96s] #Done pin access analysis.
[02/14 12:55:03     96s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[02/14 12:55:03     96s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[02/14 12:55:03     96s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[02/14 12:55:03     96s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[02/14 12:55:03     96s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[02/14 12:55:03     96s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
[02/14 12:55:03     96s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[02/14 12:55:03     96s] #pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
[02/14 12:55:03     96s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[02/14 12:55:03     96s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[02/14 12:55:03     96s] #Processed 10/0 dirty instances, 2/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(7 insts marked dirty, reset pre-exisiting dirty flag on 2 insts, 0 nets marked need extraction)
[02/14 12:55:03     96s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3179.66 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] #Regenerating Ggrids automatically.
[02/14 12:55:03     96s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[02/14 12:55:03     96s] #Using automatically generated G-grids.
[02/14 12:55:03     96s] #Done routing data preparation.
[02/14 12:55:03     96s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3189.44 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] #Found 0 nets for post-route si or timing fixing.
[02/14 12:55:03     96s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:55:03     96s] ### Time Record (Global Routing) is installed.
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #Finished routing data preparation on Sat Feb 14 12:55:03 2026
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #Cpu time = 00:00:00
[02/14 12:55:03     96s] #Elapsed time = 00:00:00
[02/14 12:55:03     96s] #Increased memory = 18.21 (MB)
[02/14 12:55:03     96s] #Total memory = 3189.44 (MB)
[02/14 12:55:03     96s] #Peak memory = 3457.74 (MB)
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #Start global routing on Sat Feb 14 12:55:03 2026
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #Start global routing initialization on Sat Feb 14 12:55:03 2026
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #Number of eco nets is 3
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #Start global routing data preparation on Sat Feb 14 12:55:03 2026
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] ### build_merged_routing_blockage_rect_list starts on Sat Feb 14 12:55:03 2026 with memory = 3189.56 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] #Start routing resource analysis on Sat Feb 14 12:55:03 2026
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] ### init_is_bin_blocked starts on Sat Feb 14 12:55:03 2026 with memory = 3189.56 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Feb 14 12:55:03 2026 with memory = 3190.68 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] ### adjust_flow_cap starts on Sat Feb 14 12:55:03 2026 with memory = 3190.91 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] ### adjust_flow_per_partial_route_obs starts on Sat Feb 14 12:55:03 2026 with memory = 3190.91 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] ### set_via_blocked starts on Sat Feb 14 12:55:03 2026 with memory = 3190.91 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] ### copy_flow starts on Sat Feb 14 12:55:03 2026 with memory = 3190.91 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] ### report_flow_cap starts on Sat Feb 14 12:55:03 2026 with memory = 3190.91 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] #Routing resource analysis is done on Sat Feb 14 12:55:03 2026
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #  Resource Analysis:
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/14 12:55:03     96s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/14 12:55:03     96s] #  --------------------------------------------------------------
[02/14 12:55:03     96s] #  met1           H        2521         308       15651     0.05%
[02/14 12:55:03     96s] #  met2           V        1893         336       15651     0.00%
[02/14 12:55:03     96s] #  met3           H        1947         170       15651     0.00%
[02/14 12:55:03     96s] #  met4           V        1388         280       15651     0.00%
[02/14 12:55:03     96s] #  met5           H         234         121       15651    12.40%
[02/14 12:55:03     96s] #  --------------------------------------------------------------
[02/14 12:55:03     96s] #  Total                   7984      16.96%       78255     2.49%
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #  5 nets (2.44%) with 1 preferred extra spacing.
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] ### analyze_m2_tracks starts on Sat Feb 14 12:55:03 2026 with memory = 3190.91 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] ### report_initial_resource starts on Sat Feb 14 12:55:03 2026 with memory = 3190.91 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] ### mark_pg_pins_accessibility starts on Sat Feb 14 12:55:03 2026 with memory = 3190.91 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] ### set_net_region starts on Sat Feb 14 12:55:03 2026 with memory = 3190.91 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #Global routing data preparation is done on Sat Feb 14 12:55:03 2026
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3190.91 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] ### prepare_level starts on Sat Feb 14 12:55:03 2026 with memory = 3190.91 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### init level 1 starts on Sat Feb 14 12:55:03 2026 with memory = 3190.91 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] ### Level 1 hgrid = 111 X 141
[02/14 12:55:03     96s] ### prepare_level_flow starts on Sat Feb 14 12:55:03 2026 with memory = 3190.91 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #Global routing initialization is done on Sat Feb 14 12:55:03 2026
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3190.91 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #start global routing iteration 1...
[02/14 12:55:03     96s] ### init_flow_edge starts on Sat Feb 14 12:55:03 2026 with memory = 3190.91 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] ### routing at level 1 (topmost level) iter 0
[02/14 12:55:03     96s] ### measure_qor starts on Sat Feb 14 12:55:03 2026 with memory = 3192.49 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### measure_congestion starts on Sat Feb 14 12:55:03 2026 with memory = 3192.49 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3192.49 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #start global routing iteration 2...
[02/14 12:55:03     96s] ### routing at level 1 (topmost level) iter 1
[02/14 12:55:03     96s] ### measure_qor starts on Sat Feb 14 12:55:03 2026 with memory = 3192.49 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### measure_congestion starts on Sat Feb 14 12:55:03 2026 with memory = 3192.49 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3192.49 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] ### route_end starts on Sat Feb 14 12:55:03 2026 with memory = 3192.49 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### adjust_flow_per_partial_route_obs starts on Sat Feb 14 12:55:03 2026 with memory = 3192.49 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
[02/14 12:55:03     96s] #Total number of routable nets = 193.
[02/14 12:55:03     96s] #Total number of nets in the design = 205.
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #193 routable nets have routed wires.
[02/14 12:55:03     96s] #5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #Routed nets constraints summary:
[02/14 12:55:03     96s] #-----------------------------
[02/14 12:55:03     96s] #        Rules   Unconstrained  
[02/14 12:55:03     96s] #-----------------------------
[02/14 12:55:03     96s] #      Default               3  
[02/14 12:55:03     96s] #-----------------------------
[02/14 12:55:03     96s] #        Total               3  
[02/14 12:55:03     96s] #-----------------------------
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #Routing constraints summary of the whole design:
[02/14 12:55:03     96s] #------------------------------------------------
[02/14 12:55:03     96s] #        Rules   Pref Extra Space   Unconstrained  
[02/14 12:55:03     96s] #------------------------------------------------
[02/14 12:55:03     96s] #      Default                  5             188  
[02/14 12:55:03     96s] #------------------------------------------------
[02/14 12:55:03     96s] #        Total                  5             188  
[02/14 12:55:03     96s] #------------------------------------------------
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] ### cal_base_flow starts on Sat Feb 14 12:55:03 2026 with memory = 3192.49 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### init_flow_edge starts on Sat Feb 14 12:55:03 2026 with memory = 3192.49 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] ### cal_flow starts on Sat Feb 14 12:55:03 2026 with memory = 3192.49 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] ### report_overcon starts on Sat Feb 14 12:55:03 2026 with memory = 3192.49 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #                 OverCon          
[02/14 12:55:03     96s] #                  #Gcell    %Gcell
[02/14 12:55:03     96s] #     Layer           (1)   OverCon  Flow/Cap
[02/14 12:55:03     96s] #  ----------------------------------------------
[02/14 12:55:03     96s] #  met1          0(0.00%)   (0.00%)     0.11  
[02/14 12:55:03     96s] #  met2          0(0.00%)   (0.00%)     0.15  
[02/14 12:55:03     96s] #  met3          0(0.00%)   (0.00%)     0.08  
[02/14 12:55:03     96s] #  met4          0(0.00%)   (0.00%)     0.00  
[02/14 12:55:03     96s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] #  met5          0(0.00%)   (0.00%)     0.00  
[02/14 12:55:03     96s] #  ----------------------------------------------
[02/14 12:55:03     96s] #     Total      0(0.00%)   (0.00%)
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/14 12:55:03     96s] #  Overflow after GR: 0.00% H + 0.00% V
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] ### cal_base_flow starts on Sat Feb 14 12:55:03 2026 with memory = 3192.49 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### init_flow_edge starts on Sat Feb 14 12:55:03 2026 with memory = 3192.49 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] ### cal_flow starts on Sat Feb 14 12:55:03 2026 with memory = 3192.49 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] ### generate_cong_map_content starts on Sat Feb 14 12:55:03 2026 with memory = 3192.49 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] ### update starts on Sat Feb 14 12:55:03 2026 with memory = 3192.77 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] #Complete Global Routing.
[02/14 12:55:03     96s] #Total number of nets with non-default rule or having extra spacing = 5
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #  Routing Statistics
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #-------------+-----------+-----+
[02/14 12:55:03     96s] #  Layer      | Length(um)| Vias|
[02/14 12:55:03     96s] #-------------+-----------+-----+
[02/14 12:55:03     96s] #  poly ( 0H) |          0|    0|
[02/14 12:55:03     96s] #  met1 ( 1H) |       5604|  516|
[02/14 12:55:03     96s] #  met2 ( 2V) |      10766|  191|
[02/14 12:55:03     96s] #  met3 ( 3H) |       3092|   32|
[02/14 12:55:03     96s] #  met4 ( 4V) |        450|    4|
[02/14 12:55:03     96s] #  met5 ( 5H) |         53|    0|
[02/14 12:55:03     96s] #-------------+-----------+-----+
[02/14 12:55:03     96s] #  Total      |      19966|  743|
[02/14 12:55:03     96s] #-------------+-----------+-----+
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] # Total half perimeter of net bounding box: 20135 um.
[02/14 12:55:03     96s] ### update cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] ### report_overcon starts on Sat Feb 14 12:55:03 2026 with memory = 3192.83 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] ### report_overcon starts on Sat Feb 14 12:55:03 2026 with memory = 3192.83 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] #Max overcon = 0 track.
[02/14 12:55:03     96s] #Total overcon = 0.00%.
[02/14 12:55:03     96s] #Worst layer Gcell overcon rate = 0.00%.
[02/14 12:55:03     96s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] ### global_route design signature (8): route=1922999045 net_attr=2137697171
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #Global routing statistics:
[02/14 12:55:03     96s] #Cpu time = 00:00:00
[02/14 12:55:03     96s] #Elapsed time = 00:00:00
[02/14 12:55:03     96s] #Increased memory = 3.39 (MB)
[02/14 12:55:03     96s] #Total memory = 3192.83 (MB)
[02/14 12:55:03     96s] #Peak memory = 3457.74 (MB)
[02/14 12:55:03     96s] ### Time Record (Global Routing) is uninstalled.
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #Finished global routing on Sat Feb 14 12:55:03 2026
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] ### Time Record (Data Preparation) is installed.
[02/14 12:55:03     96s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:55:03     96s] ### track-assign external-init starts on Sat Feb 14 12:55:03 2026 with memory = 3191.56 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### Time Record (Track Assignment) is installed.
[02/14 12:55:03     96s] ### Time Record (Data Preparation) is installed.
[02/14 12:55:03     96s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:55:03     96s] ### Time Record (Track Assignment) is uninstalled.
[02/14 12:55:03     96s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3191.56 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### track-assign engine-init starts on Sat Feb 14 12:55:03 2026 with memory = 3191.56 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### Time Record (Track Assignment) is installed.
[02/14 12:55:03     96s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] ### track-assign core-engine starts on Sat Feb 14 12:55:03 2026 with memory = 3191.56 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] #Start Track Assignment.
[02/14 12:55:03     96s] #Done with 0 horizontal wires in 5 hboxes and 0 vertical wires in 4 hboxes.
[02/14 12:55:03     96s] #Done with 0 horizontal wires in 5 hboxes and 0 vertical wires in 4 hboxes.
[02/14 12:55:03     96s] #Complete Track Assignment.
[02/14 12:55:03     96s] #Total number of nets with non-default rule or having extra spacing = 5
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #  Routing Statistics
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] ### track_assign design signature (11): route=293043984
[02/14 12:55:03     96s] #-------------+-----------+-----+
[02/14 12:55:03     96s] #  Layer      | Length(um)| Vias|
[02/14 12:55:03     96s] #-------------+-----------+-----+
[02/14 12:55:03     96s] #  poly ( 0H) |          0|    0|
[02/14 12:55:03     96s] #  met1 ( 1H) |       5604|  516|
[02/14 12:55:03     96s] #  met2 ( 2V) |      10766|  191|
[02/14 12:55:03     96s] #  met3 ( 3H) |       3092|   32|
[02/14 12:55:03     96s] #  met4 ( 4V) |        450|    4|
[02/14 12:55:03     96s] #  met5 ( 5H) |         53|    0|
[02/14 12:55:03     96s] #-------------+-----------+-----+
[02/14 12:55:03     96s] #  Total      |      19966|  743|
[02/14 12:55:03     96s] #-------------+-----------+-----+
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] # Total half perimeter of net bounding box: 20135 um.
[02/14 12:55:03     96s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] ### Time Record (Track Assignment) is uninstalled.
[02/14 12:55:03     96s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3191.74 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #number of short segments in preferred routing layers
[02/14 12:55:03     96s] #	
[02/14 12:55:03     96s] #	
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/14 12:55:03     96s] #Cpu time = 00:00:00
[02/14 12:55:03     96s] #Elapsed time = 00:00:00
[02/14 12:55:03     96s] #Increased memory = 20.51 (MB)
[02/14 12:55:03     96s] #Total memory = 3191.74 (MB)
[02/14 12:55:03     96s] #Peak memory = 3457.74 (MB)
[02/14 12:55:03     96s] ### Time Record (Detail Routing) is installed.
[02/14 12:55:03     96s] ### Time Record (Data Preparation) is installed.
[02/14 12:55:03     96s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:55:03     96s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #Start Detail Routing..
[02/14 12:55:03     96s] #start initial detail routing ...
[02/14 12:55:03     96s] ### Design has 0 dirty nets, 16 dirty-areas)
[02/14 12:55:03     96s] # ECO: 0.00% of the total area was rechecked for DRC, and 0.24% required routing.
[02/14 12:55:03     96s] #   number of violations = 0
[02/14 12:55:03     96s] #7 out of 10941 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
[02/14 12:55:03     96s] #0.00% of the total area is being checked for drcs
[02/14 12:55:03     96s] #0.0% of the total area was checked
[02/14 12:55:03     96s] ### Gcell dirty-map stats: routing = 0.31%, dirty-area = 0.03%
[02/14 12:55:03     96s] ### Gcell ext dirty-map stats: fill = 520[3.32%] (met1 = 170[1.09%], met2 = 373[2.38%], met3 = 176[1.12%], met4 = 30[0.19%], met5 = 13[0.08%]), total gcell = 15651
[02/14 12:55:03     96s] #   number of violations = 0
[02/14 12:55:03     96s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3197.58 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] #Complete Detail Routing.
[02/14 12:55:03     96s] #Total number of nets with non-default rule or having extra spacing = 5
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #  Routing Statistics
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #-------------+-----------+-----+
[02/14 12:55:03     96s] #  Layer      | Length(um)| Vias|
[02/14 12:55:03     96s] #-------------+-----------+-----+
[02/14 12:55:03     96s] #  poly ( 0H) |          0|    0|
[02/14 12:55:03     96s] #  met1 ( 1H) |       5595|  518|
[02/14 12:55:03     96s] #  met2 ( 2V) |      10765|  194|
[02/14 12:55:03     96s] #  met3 ( 3H) |       3100|   32|
[02/14 12:55:03     96s] #  met4 ( 4V) |        450|    4|
[02/14 12:55:03     96s] #  met5 ( 5H) |         53|    0|
[02/14 12:55:03     96s] #-------------+-----------+-----+
[02/14 12:55:03     96s] #  Total      |      19965|  748|
[02/14 12:55:03     96s] #-------------+-----------+-----+
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] # Total half perimeter of net bounding box: 20135 um.
[02/14 12:55:03     96s] #Total number of DRC violations = 0
[02/14 12:55:03     96s] #Total number of process antenna violations = 0
[02/14 12:55:03     96s] #Total number of net violated process antenna rule = 0
[02/14 12:55:03     96s] ### Time Record (Detail Routing) is uninstalled.
[02/14 12:55:03     96s] ### Time Record (Antenna Fixing) is installed.
[02/14 12:55:03     96s] #Cpu time = 00:00:00
[02/14 12:55:03     96s] #Elapsed time = 00:00:00
[02/14 12:55:03     96s] #Increased memory = 6.25 (MB)
[02/14 12:55:03     96s] #Total memory = 3197.99 (MB)
[02/14 12:55:03     96s] #Peak memory = 3457.74 (MB)
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #start routing for process antenna violation fix ...
[02/14 12:55:03     96s] ### Time Record (Data Preparation) is installed.
[02/14 12:55:03     96s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:55:03     96s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[02/14 12:55:03     96s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3197.99 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #Total number of nets with non-default rule or having extra spacing = 5
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #  Routing Statistics
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #-------------+-----------+-----+
[02/14 12:55:03     96s] #  Layer      | Length(um)| Vias|
[02/14 12:55:03     96s] #-------------+-----------+-----+
[02/14 12:55:03     96s] #  poly ( 0H) |          0|    0|
[02/14 12:55:03     96s] #  met1 ( 1H) |       5595|  518|
[02/14 12:55:03     96s] #  met2 ( 2V) |      10765|  194|
[02/14 12:55:03     96s] #  met3 ( 3H) |       3100|   32|
[02/14 12:55:03     96s] #  met4 ( 4V) |        450|    4|
[02/14 12:55:03     96s] #  met5 ( 5H) |         53|    0|
[02/14 12:55:03     96s] #-------------+-----------+-----+
[02/14 12:55:03     96s] #  Total      |      19965|  748|
[02/14 12:55:03     96s] #-------------+-----------+-----+
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] # Total half perimeter of net bounding box: 20135 um.
[02/14 12:55:03     96s] #Total number of DRC violations = 0
[02/14 12:55:03     96s] #Total number of process antenna violations = 0
[02/14 12:55:03     96s] #Total number of net violated process antenna rule = 0
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #Total number of nets with non-default rule or having extra spacing = 5
[02/14 12:55:03     96s] ### Gcell dirty-map stats: routing = 0.31%, dirty-area = 0.03%
[02/14 12:55:03     96s] ### Gcell ext dirty-map stats: fill = 520[3.32%] (met1 = 170[1.09%], met2 = 373[2.38%], met3 = 176[1.12%], met4 = 30[0.19%], met5 = 13[0.08%]), total gcell = 15651
[02/14 12:55:03     96s] ### Time Record (Antenna Fixing) is uninstalled.
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #  Routing Statistics
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #-------------+-----------+-----+
[02/14 12:55:03     96s] #  Layer      | Length(um)| Vias|
[02/14 12:55:03     96s] #-------------+-----------+-----+
[02/14 12:55:03     96s] #  poly ( 0H) |          0|    0|
[02/14 12:55:03     96s] #  met1 ( 1H) |       5595|  518|
[02/14 12:55:03     96s] #  met2 ( 2V) |      10765|  194|
[02/14 12:55:03     96s] #  met3 ( 3H) |       3100|   32|
[02/14 12:55:03     96s] #  met4 ( 4V) |        450|    4|
[02/14 12:55:03     96s] #  met5 ( 5H) |         53|    0|
[02/14 12:55:03     96s] #-------------+-----------+-----+
[02/14 12:55:03     96s] #  Total      |      19965|  748|
[02/14 12:55:03     96s] #-------------+-----------+-----+
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] # Total half perimeter of net bounding box: 20135 um.
[02/14 12:55:03     96s] #Total number of DRC violations = 0
[02/14 12:55:03     96s] #Total number of process antenna violations = 0
[02/14 12:55:03     96s] #Total number of net violated process antenna rule = 0
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] ### Time Record (Data Preparation) is installed.
[02/14 12:55:03     96s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:55:03     96s] ### Time Record (Post Route Wire Spreading) is installed.
[02/14 12:55:03     96s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #Start Post Route wire spreading..
[02/14 12:55:03     96s] ### Time Record (Data Preparation) is installed.
[02/14 12:55:03     96s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #Start data preparation for wire spreading...
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #Data preparation is done on Sat Feb 14 12:55:03 2026
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] ### track-assign engine-init starts on Sat Feb 14 12:55:03 2026 with memory = 3198.24 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.4 GB
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #Start Post Route Wire Spread.
[02/14 12:55:03     96s] #Done with 2 horizontal wires in 9 hboxes and 9 vertical wires in 7 hboxes.
[02/14 12:55:03     96s] #Complete Post Route Wire Spread.
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #Total number of nets with non-default rule or having extra spacing = 5
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #  Routing Statistics
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #-------------+-----------+-----+
[02/14 12:55:03     96s] #  Layer      | Length(um)| Vias|
[02/14 12:55:03     96s] #-------------+-----------+-----+
[02/14 12:55:03     96s] #  poly ( 0H) |          0|    0|
[02/14 12:55:03     96s] #  met1 ( 1H) |       5595|  518|
[02/14 12:55:03     96s] #  met2 ( 2V) |      10766|  194|
[02/14 12:55:03     96s] #  met3 ( 3H) |       3100|   32|
[02/14 12:55:03     96s] #  met4 ( 4V) |        450|    4|
[02/14 12:55:03     96s] #  met5 ( 5H) |         53|    0|
[02/14 12:55:03     96s] #-------------+-----------+-----+
[02/14 12:55:03     96s] #  Total      |      19966|  748|
[02/14 12:55:03     96s] #-------------+-----------+-----+
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] # Total half perimeter of net bounding box: 20135 um.
[02/14 12:55:03     96s] #   number of violations = 0
[02/14 12:55:03     96s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3198.22 (MB), peak = 3457.74 (MB)
[02/14 12:55:03     96s] #CELL_VIEW counter_16bit,init has no DRC violation.
[02/14 12:55:03     96s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[02/14 12:55:03     96s] #Total number of DRC violations = 0
[02/14 12:55:03     96s] #Total number of process antenna violations = 0
[02/14 12:55:03     96s] #Total number of net violated process antenna rule = 0
[02/14 12:55:03     96s] #Post Route wire spread is done.
[02/14 12:55:03     96s] #Total number of nets with non-default rule or having extra spacing = 5
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #  Routing Statistics
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #-------------+-----------+-----+
[02/14 12:55:03     96s] #  Layer      | Length(um)| Vias|
[02/14 12:55:03     96s] #-------------+-----------+-----+
[02/14 12:55:03     96s] #  poly ( 0H) |          0|    0|
[02/14 12:55:03     96s] #  met1 ( 1H) |       5595|  518|
[02/14 12:55:03     96s] #  met2 ( 2V) |      10766|  194|
[02/14 12:55:03     96s] #  met3 ( 3H) |       3100|   32|
[02/14 12:55:03     96s] #  met4 ( 4V) |        450|    4|
[02/14 12:55:03     96s] #  met5 ( 5H) |         53|    0|
[02/14 12:55:03     96s] #-------------+-----------+-----+
[02/14 12:55:03     96s] #  Total      |      19966|  748|
[02/14 12:55:03     96s] #-------------+-----------+-----+
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] # Total half perimeter of net bounding box: 20135 um.
[02/14 12:55:03     96s] #route_detail Statistics:
[02/14 12:55:03     96s] ### global_detail_route design signature (24): route=2073780295 flt_obj=0 vio=1905142130 shield_wire=1
[02/14 12:55:03     96s] #Cpu time = 00:00:00
[02/14 12:55:03     96s] #Elapsed time = 00:00:00
[02/14 12:55:03     96s] #Increased memory = 6.48 (MB)
[02/14 12:55:03     96s] #Total memory = 3198.22 (MB)
[02/14 12:55:03     96s] #Peak memory = 3457.74 (MB)
[02/14 12:55:03     96s] ### Time Record (DB Export) is installed.
[02/14 12:55:03     96s] ### export design design signature (25): route=2073780295 fixed_route=888368893 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1450521350 dirty_area=0 del_dirty_area=0 cell=502474709 placement=1622142139 pin_access=2047909104 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=888368893 sns=888368893 ppa_info=1828087692
[02/14 12:55:03     96s] ### Time Record (DB Export) is uninstalled.
[02/14 12:55:03     96s] ### Time Record (Post Callback) is installed.
[02/14 12:55:03     96s] ### Time Record (Post Callback) is uninstalled.
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #route_global_detail statistics:
[02/14 12:55:03     96s] #Cpu time = 00:00:01
[02/14 12:55:03     96s] #Elapsed time = 00:00:01
[02/14 12:55:03     96s] #Increased memory = -33.71 (MB)
[02/14 12:55:03     96s] #Total memory = 3135.07 (MB)
[02/14 12:55:03     96s] #Peak memory = 3457.74 (MB)
[02/14 12:55:03     96s] #Number of warnings = 1
[02/14 12:55:03     96s] #Total number of warnings = 14
[02/14 12:55:03     96s] #Number of fails = 0
[02/14 12:55:03     96s] #Total number of fails = 0
[02/14 12:55:03     96s] #Complete route_global_detail on Sat Feb 14 12:55:03 2026
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] ### Time Record (route_global_detail) is uninstalled.
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #  Scalability Statistics
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] #----------------------------+---------+-------------+------------+
[02/14 12:55:03     96s] #  route_global_detail       | cpu time| elapsed time| scalability|
[02/14 12:55:03     96s] #----------------------------+---------+-------------+------------+
[02/14 12:55:03     96s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[02/14 12:55:03     96s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[02/14 12:55:03     96s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[02/14 12:55:03     96s] #  DB Import                 | 00:00:00|     00:00:00|         1.0|
[02/14 12:55:03     96s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[02/14 12:55:03     96s] #  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
[02/14 12:55:03     96s] #  Data Preparation          | 00:00:00|     00:00:00|         1.0|
[02/14 12:55:03     96s] #  Global Routing            | 00:00:00|     00:00:00|         1.0|
[02/14 12:55:03     96s] #  Track Assignment          | 00:00:00|     00:00:00|         1.0|
[02/14 12:55:03     96s] #  Detail Routing            | 00:00:00|     00:00:00|         1.0|
[02/14 12:55:03     96s] #  Antenna Fixing            | 00:00:00|     00:00:00|         1.0|
[02/14 12:55:03     96s] #  Post Route Wire Spreading | 00:00:00|     00:00:00|         1.0|
[02/14 12:55:03     96s] #  Entire Command            | 00:00:01|     00:00:01|         1.0|
[02/14 12:55:03     96s] #----------------------------+---------+-------------+------------+
[02/14 12:55:03     96s] #
[02/14 12:55:03     96s] *** EcoRoute #1 [finish] (opt_design #1) : cpu/real = 0:00:00.8/0:00:00.9 (1.0), totSession cpu/real = 0:01:36.8/0:02:00.5 (0.8), mem = 3136.0M
[02/14 12:55:03     96s] 
[02/14 12:55:03     96s] =============================================================================================
[02/14 12:55:03     96s]  Step TAT Report : EcoRoute #1 / opt_design #1                                  25.11-s102_1
[02/14 12:55:03     96s] =============================================================================================
[02/14 12:55:03     96s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:55:03     96s] ---------------------------------------------------------------------------------------------
[02/14 12:55:03     96s] [ GlobalRoute            ]      1   0:00:00.1  (  14.1 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:55:03     96s] [ DetailRoute            ]      1   0:00:00.1  (  12.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:55:03     96s] [ MISC                   ]          0:00:00.6  (  73.6 % )     0:00:00.6 /  0:00:00.6    1.0
[02/14 12:55:03     96s] ---------------------------------------------------------------------------------------------
[02/14 12:55:03     96s]  EcoRoute #1 TOTAL                  0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.8    1.0
[02/14 12:55:03     96s] ---------------------------------------------------------------------------------------------
[02/14 12:55:03     96s] **opt_design ... cpu = 0:00:29, real = 0:00:51, mem = 3135.3M, totSessionCpu=0:01:37 **
[02/14 12:55:03     96s] New Signature Flow (restoreNanoRouteOptions) ....
[02/14 12:55:03     96s] Begin: Collecting metrics
[02/14 12:55:03     97s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:04  |        3071 |    0 |   0 |
| ccopt_pro         |           |          |           |          |             | 0:00:02  |        3101 |      |     |
| drv_eco_fixing    |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:01  |        3088 |    0 |   0 |
| wns_fixing        |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:02  |        3116 |      |     |
| tns_fixing        |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:01  |        3112 |      |     |
| initial_summary_2 |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:02  |        3167 |    0 |   0 |
| hold_fixing       |           |          |           |          |             | 0:00:01  |        3169 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        3169 |      |     |
| pre_route_summary |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:01  |        3171 |    0 |   0 |
| eco_route         |           |          |           |          |             | 0:00:01  |        3135 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[02/14 12:55:04     97s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3170.9M, current mem=3135.3M)

[02/14 12:55:04     97s] End: Collecting metrics
[02/14 12:55:04     97s] **INFO: flowCheckPoint #6 PostEcoSummary
[02/14 12:55:04     97s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[02/14 12:55:04     97s] ### Net info: total nets: 205
[02/14 12:55:04     97s] ### Net info: dirty nets: 0
[02/14 12:55:04     97s] ### Net info: marked as disconnected nets: 0
[02/14 12:55:04     97s] ### Net info: fully routed nets: 193
[02/14 12:55:04     97s] ### Net info: trivial (< 2 pins) nets: 12
[02/14 12:55:04     97s] ### Net info: unrouted nets: 0
[02/14 12:55:04     97s] ### Net info: re-extraction nets: 0
[02/14 12:55:04     97s] ### Net info: ignored nets: 0
[02/14 12:55:04     97s] ### Net info: skip routing nets: 0
[02/14 12:55:04     97s] ### import design signature (26): route=1860941406 fixed_route=1860941406 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1301348454 dirty_area=0 del_dirty_area=0 cell=502474709 placement=1622142139 pin_access=2047909104 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=888368893 sns=888368893 ppa_info=1828087692
[02/14 12:55:04     97s] #Extract in post route mode
[02/14 12:55:04     97s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[02/14 12:55:04     97s] #Fast data preparation for tQuantus.
[02/14 12:55:04     97s] #Start routing data preparation on Sat Feb 14 12:55:04 2026
[02/14 12:55:04     97s] #
[02/14 12:55:04     97s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[02/14 12:55:04     97s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[02/14 12:55:04     97s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[02/14 12:55:04     97s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[02/14 12:55:04     97s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[02/14 12:55:04     97s] #Regenerating Ggrids automatically.
[02/14 12:55:04     97s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[02/14 12:55:04     97s] #Using automatically generated G-grids.
[02/14 12:55:04     97s] #Done routing data preparation.
[02/14 12:55:04     97s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3140.52 (MB), peak = 3457.74 (MB)
[02/14 12:55:04     97s] #Start routing data preparation on Sat Feb 14 12:55:04 2026
[02/14 12:55:04     97s] #
[02/14 12:55:04     97s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
[02/14 12:55:04     97s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[02/14 12:55:04     97s] #pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
[02/14 12:55:04     97s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[02/14 12:55:04     97s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[02/14 12:55:04     97s] #Regenerating Ggrids automatically.
[02/14 12:55:04     97s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[02/14 12:55:04     97s] #Using automatically generated G-grids.
[02/14 12:55:04     97s] #Done routing data preparation.
[02/14 12:55:04     97s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3154.05 (MB), peak = 3457.74 (MB)
[02/14 12:55:04     97s] #
[02/14 12:55:04     97s] #Start tQuantus RC extraction...
[02/14 12:55:04     97s] #Start building rc corner(s)...
[02/14 12:55:04     97s] #Number of RC Corner = 1
[02/14 12:55:04     97s] #Corner Nominal_25C /nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile 25.000000 (real) 
[02/14 12:55:04     97s] #(i=5, n=5 1000)
[02/14 12:55:04     97s] #metal1 -> met1 (1)
[02/14 12:55:04     97s] #metal2 -> met2 (2)
[02/14 12:55:04     97s] #metal3 -> met3 (3)
[02/14 12:55:04     97s] #metal4 -> met4 (4)
[02/14 12:55:04     97s] #metal5 -> met5 (5)
[02/14 12:55:04     97s] #SADV-On
[02/14 12:55:04     97s] # Corner(s) : 
[02/14 12:55:04     97s] #Nominal_25C [25.00]
[02/14 12:55:04     97s] # Corner id: 0
[02/14 12:55:04     97s] # Layout Scale: 1.000000
[02/14 12:55:04     97s] # Has Metal Fill model: yes
[02/14 12:55:04     97s] # Temperature was set
[02/14 12:55:04     97s] # Temperature : 25.000000
[02/14 12:55:04     97s] # Ref. Temp   : 25.000000
[02/14 12:55:04     97s] #SADV-Off
[02/14 12:55:04     97s] #
[02/14 12:55:04     97s] #layer[5] tech width 1600 != ict width 800.0
[02/14 12:55:04     97s] #
[02/14 12:55:04     97s] #layer[5] tech spc 1600 != ict spc 800.0
[02/14 12:55:04     97s] #total pattern=35 [5, 90]
[02/14 12:55:04     97s] #Reading previously stored rc_model file ( /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/libs/misc/rc_model.bin ) ...
[02/14 12:55:04     97s] #found CAPMODEL /nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile by matching corner name
[02/14 12:55:04     97s] #found RESMODEL /nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile 25.000000 by matching corner name
[02/14 12:55:04     97s] #CCE Version read = IQuantus/TQuantus 24.1.0-s290
[02/14 12:55:04     97s] #number model r/c [1,1] [5,90] read
[02/14 12:55:04     97s] #0 rcmodel(s) requires rebuild
[02/14 12:55:04     97s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3155.02 (MB), peak = 3457.74 (MB)
[02/14 12:55:04     97s] #Finish check_net_pin_list step Enter extract
[02/14 12:55:04     97s] #Start init net ripin tree building
[02/14 12:55:04     97s] #Finish init net ripin tree building
[02/14 12:55:04     97s] #Cpu time = 00:00:00
[02/14 12:55:04     97s] #Elapsed time = 00:00:00
[02/14 12:55:04     97s] #Increased memory = 0.00 (MB)
[02/14 12:55:04     97s] #Total memory = 3155.02 (MB)
[02/14 12:55:04     97s] #Peak memory = 3457.74 (MB)
[02/14 12:55:04     97s] #begin processing metal fill model file
[02/14 12:55:04     97s] #end processing metal fill model file
[02/14 12:55:04     97s] #Length limit = 200 pitches
[02/14 12:55:04     97s] #opt mode = 2
[02/14 12:55:04     97s] #Finish check_net_pin_list step Fix net pin list
[02/14 12:55:04     97s] #Start generate extraction boxes.
[02/14 12:55:04     97s] #
[02/14 12:55:04     97s] #Extract using 30 x 30 Hboxes
[02/14 12:55:04     97s] #5x6 initial hboxes
[02/14 12:55:04     97s] #Use area based hbox pruning.
[02/14 12:55:04     97s] #0/0 hboxes pruned.
[02/14 12:55:04     97s] #Complete generating extraction boxes.
[02/14 12:55:04     97s] #Extract 18 hboxes with single thread on machine with  Xeon 2.80GHz 56320KB Cache 88CPU...
[02/14 12:55:04     97s] #Process 0 special clock nets for rc extraction
[02/14 12:55:04     97s] #Total 193 nets were built. 144 nodes added to break long wires. 0 net(s) have incomplete routes.
[02/14 12:55:04     97s] #Start inst blockage merging.
[02/14 12:55:09    102s] #Run Statistics for Extraction:
[02/14 12:55:09    102s] #   Cpu time = 00:00:05, elapsed time = 00:00:05 .
[02/14 12:55:09    102s] #   Increased memory =    66.41 (MB), total memory =  3221.42 (MB), peak memory =  3457.74 (MB)
[02/14 12:55:09    102s] #Register nets and terms for rcdb /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1hEpRY5.rcdb.d
[02/14 12:55:09    102s] #Finish registering nets and terms for rcdb.
[02/14 12:55:09    102s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3162.34 (MB), peak = 3457.74 (MB)
[02/14 12:55:09    102s] #RC Statistics: 853 Res, 515 Ground Cap, 93 XCap (Edge to Edge)
[02/14 12:55:09    102s] #WARNING (NREX-102) Net UNCONNECTED8 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:55:09    102s] #WARNING (NREX-102) Net UNCONNECTED3 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:55:09    102s] #WARNING (NREX-102) Net UNCONNECTED6 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:55:09    102s] #WARNING (NREX-102) Net UNCONNECTED7 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:55:09    102s] #WARNING (NREX-102) Net UNCONNECTED is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:55:09    102s] #WARNING (NREX-102) Net UNCONNECTED2 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:55:09    102s] #WARNING (NREX-102) Net UNCONNECTED5 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:55:09    102s] #WARNING (NREX-102) Net UNCONNECTED0 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:55:09    102s] #WARNING (NREX-102) Net UNCONNECTED1 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:55:09    102s] #WARNING (NREX-102) Net UNCONNECTED4 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:55:09    102s] #WARNING (NREX-102) Net VDD is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:55:09    102s] #WARNING (NREX-102) Net VSS is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:55:09    102s] #RC V/H edge ratio: 0.74, Avg V/H Edge Length: 14556.78 (498), Avg L-Edge Length: 10514.07 (238)
[02/14 12:55:09    102s] #Nets and terms are pre-registered for rcdb /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1hEpRY5.rcdb.d.
[02/14 12:55:09    102s] #Start writing RC data.
[02/14 12:55:09    102s] #Finish writing RC data
[02/14 12:55:09    102s] #Finish writing rcdb with 1056 nodes, 863 edges, and 206 xcaps
[02/14 12:55:09    102s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3160.27 (MB), peak = 3457.74 (MB)
[02/14 12:55:09    102s] Restoring parasitic data from file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1hEpRY5.rcdb.d' ...
[02/14 12:55:09    102s] Opening parasitic data file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1hEpRY5.rcdb.d' for reading (mem: 3160.270M)
[02/14 12:55:09    102s] Reading RCDB with compressed RC data.
[02/14 12:55:09    102s] Opening parasitic data file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1hEpRY5.rcdb.d' for content verification (mem: 3160.270M)
[02/14 12:55:09    102s] Closing parasitic data file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1hEpRY5.rcdb.d': 0 access done (mem: 3160.270M)
[02/14 12:55:09    102s] Closing parasitic data file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1hEpRY5.rcdb.d': 0 access done (mem: 3160.270M)
[02/14 12:55:09    102s] Reading RCDB with compressed RC data.
[02/14 12:55:09    102s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3160.340M)
[02/14 12:55:09    102s] Following multi-corner parasitics specified:
[02/14 12:55:09    102s] 	/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1hEpRY5.rcdb.d (rcdb)
[02/14 12:55:09    102s] Opening parasitic data file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1hEpRY5.rcdb.d' for reading (mem: 3160.340M)
[02/14 12:55:09    102s] Reading RCDB with compressed RC data.
[02/14 12:55:09    102s] 		Cell counter_16bit has rcdb /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1hEpRY5.rcdb.d specified
[02/14 12:55:09    102s] Cell counter_16bit, hinst 
[02/14 12:55:09    102s] processing rcdb (/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1hEpRY5.rcdb.d) for hinst (top) of cell (counter_16bit);
[02/14 12:55:09    102s] Closing parasitic data file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/nr0_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1hEpRY5.rcdb.d': 0 access done (mem: 3160.348M)
[02/14 12:55:09    102s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3160.297M)
[02/14 12:55:09    102s] Opening parasitic data file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/counter_16bit_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_Lf2dQu.rcdb.d/counter_16bit.rcdb.d' for reading (mem: 3160.297M)
[02/14 12:55:09    102s] Reading RCDB with compressed RC data.
[02/14 12:55:09    102s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=3160.324M)
[02/14 12:55:09    102s] Closing parasitic data file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/counter_16bit_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_Lf2dQu.rcdb.d/counter_16bit.rcdb.d': 0 access done (mem: 3160.312M)
[02/14 12:55:09    102s] Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3160.312M)
[02/14 12:55:09    102s] #
[02/14 12:55:09    102s] #Restore RCDB.
[02/14 12:55:09    102s] #
[02/14 12:55:09    102s] #Complete tQuantus RC extraction.
[02/14 12:55:09    102s] #Cpu time = 00:00:05
[02/14 12:55:09    102s] #Elapsed time = 00:00:06
[02/14 12:55:09    102s] #Increased memory = 6.25 (MB)
[02/14 12:55:09    102s] #Total memory = 3160.31 (MB)
[02/14 12:55:09    102s] #Peak memory = 3457.74 (MB)
[02/14 12:55:09    102s] #
[02/14 12:55:09    102s] #144 inserted nodes are removed
[02/14 12:55:09    102s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[02/14 12:55:09    102s] ### export design design signature (28): route=1443635556 fixed_route=1443635556 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2008144057 dirty_area=0 del_dirty_area=0 cell=502474709 placement=1622142139 pin_access=2047909104 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=888368893 sns=888368893 ppa_info=1828087692
[02/14 12:55:09    102s] #Start Design Signature (0)
[02/14 12:55:09    102s] #Finish Inst Signature in MT(1226745)
[02/14 12:55:09    102s] #Finish Net Signature in MT(59626910)
[02/14 12:55:09    102s] #Finish SNet Signature in MT (109225989)
[02/14 12:55:09    102s] #Run time and memory report for RC extraction:
[02/14 12:55:09    102s] #RC extraction running on  Xeon 2.80GHz 56320KB Cache 88CPU.
[02/14 12:55:09    102s] #Run Statistics for snet signature:
[02/14 12:55:09    102s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[02/14 12:55:09    102s] #   Increased memory =     0.00 (MB), total memory =  3142.70 (MB), peak memory =  3457.74 (MB)
[02/14 12:55:09    102s] #Run Statistics for Net Final Signature:
[02/14 12:55:09    102s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[02/14 12:55:09    102s] #   Increased memory =     0.00 (MB), total memory =  3142.70 (MB), peak memory =  3457.74 (MB)
[02/14 12:55:09    102s] #Run Statistics for Net launch:
[02/14 12:55:09    102s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[02/14 12:55:09    102s] #   Increased memory =     0.00 (MB), total memory =  3142.70 (MB), peak memory =  3457.74 (MB)
[02/14 12:55:09    102s] #Run Statistics for Net init_dbsNet_slist:
[02/14 12:55:09    102s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[02/14 12:55:09    102s] #   Increased memory =     0.00 (MB), total memory =  3142.70 (MB), peak memory =  3457.74 (MB)
[02/14 12:55:09    102s] #Run Statistics for net signature:
[02/14 12:55:09    102s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[02/14 12:55:09    102s] #   Increased memory =     0.00 (MB), total memory =  3142.70 (MB), peak memory =  3457.74 (MB)
[02/14 12:55:09    102s] #Run Statistics for inst signature:
[02/14 12:55:09    102s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[02/14 12:55:09    102s] #   Increased memory =    -0.72 (MB), total memory =  3142.70 (MB), peak memory =  3457.74 (MB)
[02/14 12:55:09    102s] **opt_design ... cpu = 0:00:35, real = 0:00:57, mem = 3142.7M, totSessionCpu=0:01:43 **
[02/14 12:55:09    102s] Starting delay calculation for Setup views
[02/14 12:55:09    102s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/14 12:55:09    102s] AAE_INFO: resetNetProps viewIdx 0 
[02/14 12:55:09    102s] Starting SI iteration 1 using Infinite Timing Windows
[02/14 12:55:10    102s] #################################################################################
[02/14 12:55:10    102s] # Design Stage: PostRoute
[02/14 12:55:10    102s] # Design Name: counter_16bit
[02/14 12:55:10    102s] # Design Mode: 130nm
[02/14 12:55:10    102s] # Analysis Mode: MMMC OCV 
[02/14 12:55:10    102s] # Parasitics Mode: SPEF/RCDB 
[02/14 12:55:10    102s] # Signoff Settings: SI On 
[02/14 12:55:10    102s] #################################################################################
[02/14 12:55:10    102s] Setting infinite Tws ...
[02/14 12:55:10    102s] AAE_INFO: 1 threads acquired from CTE.
[02/14 12:55:10    102s] First Iteration Infinite Tw... 
[02/14 12:55:10    102s] Calculate early delays in OCV mode...
[02/14 12:55:10    102s] Calculate late delays in OCV mode...
[02/14 12:55:10    102s] Topological Sorting (REAL = 0:00:00.0, MEM = 3122.7M, InitMEM = 3122.7M)
[02/14 12:55:10    102s] eee: escapedRCCornerName (Nominal_25C)
[02/14 12:55:10    102s] Start delay calculation (fullDC) (1 T). (MEM=3122.7)
[02/14 12:55:10    102s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[02/14 12:55:10    102s] eee: pegSigSF=1.070000
[02/14 12:55:10    102s] Initializing multi-corner resistance tables ...
[02/14 12:55:10    102s] eee: Grid unit RC data computation started
[02/14 12:55:10    102s] eee: Grid unit RC data computation completed
[02/14 12:55:10    102s] eee: l=1 avDens=0.103474 usedTrk=7375.632826 availTrk=71280.000000 sigTrk=7375.632826
[02/14 12:55:10    102s] eee: l=2 avDens=0.018643 usedTrk=261.747923 availTrk=14040.000000 sigTrk=261.747923
[02/14 12:55:10    102s] eee: l=3 avDens=0.022717 usedTrk=80.172415 availTrk=3529.180328 sigTrk=80.172415
[02/14 12:55:10    102s] eee: l=4 avDens=0.026266 usedTrk=1409.192440 availTrk=53651.707317 sigTrk=1409.192440
[02/14 12:55:10    102s] eee: l=5 avDens=0.157333 usedTrk=1423.738115 availTrk=9049.180328 sigTrk=1423.738115
[02/14 12:55:10    102s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[02/14 12:55:10    102s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.268675 uaWl=1.000000 uaWlH=0.020300 aWlH=0.000000 lMod=0 pMax=0.821400 pMod=82 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/14 12:55:10    102s] eee: NetCapCache creation started. (Current Mem: 3122.711M) 
[02/14 12:55:10    102s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3122.871M) 
[02/14 12:55:10    102s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[02/14 12:55:10    102s] eee: Metal Layers Info:
[02/14 12:55:10    102s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:55:10    102s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/14 12:55:10    102s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:55:10    102s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[02/14 12:55:10    102s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[02/14 12:55:10    102s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[02/14 12:55:10    102s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[02/14 12:55:10    102s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[02/14 12:55:10    102s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:55:10    102s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[02/14 12:55:10    102s] eee: +-----------------------NDR Info-----------------------+
[02/14 12:55:10    102s] eee: NDR Count = 0, Fake NDR = 0
[02/14 12:55:10    102s] End AAE Lib Interpolated Model. (MEM=3132.648438 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:55:10    102s] Opening parasitic data file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/counter_16bit_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_Lf2dQu.rcdb.d/counter_16bit.rcdb.d' for reading (mem: 3132.648M)
[02/14 12:55:10    102s] Reading RCDB with compressed RC data.
[02/14 12:55:10    102s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3132.8M)
[02/14 12:55:10    103s] Total number of fetched objects 203
[02/14 12:55:10    103s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:55:10    103s] AAE_INFO-618: Total number of nets in the design is 205,  100.0 percent of the nets selected for SI analysis
[02/14 12:55:10    103s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:55:10    103s] End delay calculation. (MEM=3136.77 CPU=0:00:00.1 REAL=0:00:00.0)
[02/14 12:55:10    103s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3136.7M) ***
[02/14 12:55:10    103s] End delay calculation (fullDC). (MEM=3136.77 CPU=0:00:00.2 REAL=0:00:00.0)
[02/14 12:55:10    103s] Save waveform /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/.AAE_Z2NmvB/.AAE_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1/waveform.data...
[02/14 12:55:10    103s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3136.7M)
[02/14 12:55:10    103s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/14 12:55:10    103s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3136.7M)
[02/14 12:55:10    103s] Starting SI iteration 2
[02/14 12:55:10    103s] Calculate early delays in OCV mode...
[02/14 12:55:10    103s] Calculate late delays in OCV mode...
[02/14 12:55:10    103s] Start delay calculation (fullDC) (1 T). (MEM=3139.06)
[02/14 12:55:10    103s] End AAE Lib Interpolated Model. (MEM=3139.062500 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:55:10    103s] Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 6. 
[02/14 12:55:10    103s] Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 203. 
[02/14 12:55:10    103s] Total number of fetched objects 203
[02/14 12:55:10    103s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:55:10    103s] AAE_INFO-618: Total number of nets in the design is 205,  7.8 percent of the nets selected for SI analysis
[02/14 12:55:10    103s] End delay calculation. (MEM=3140.98 CPU=0:00:00.0 REAL=0:00:00.0)
[02/14 12:55:10    103s] End delay calculation (fullDC). (MEM=3140.98 CPU=0:00:00.0 REAL=0:00:00.0)
[02/14 12:55:10    103s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3137.1M) ***
[02/14 12:55:10    103s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:43 mem=3140.4M)
[02/14 12:55:10    103s] End AAE Lib Interpolated Model. (MEM=3141.417969 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:55:10    103s] Cell counter_16bit LLGs are deleted
[02/14 12:55:10    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:10    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:10    103s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3141.6M, EPOCH TIME: 1771091710.627002
[02/14 12:55:10    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:10    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:10    103s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3141.6M, EPOCH TIME: 1771091710.627708
[02/14 12:55:10    103s] Max number of tech site patterns supported in site array is 256.
[02/14 12:55:10    103s] Core basic site is CoreSite
[02/14 12:55:10    103s] After signature check, allow fast init is false, keep pre-filter is true.
[02/14 12:55:10    103s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/14 12:55:10    103s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[02/14 12:55:10    103s] SiteArray: use 3,457,024 bytes
[02/14 12:55:10    103s] SiteArray: current memory after site array memory allocation 3145.1M
[02/14 12:55:10    103s] SiteArray: FP blocked sites are writable
[02/14 12:55:10    103s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3145.1M, EPOCH TIME: 1771091710.641657
[02/14 12:55:10    103s] Process 19651 (called=268 computed=25) wires and vias for routing blockage analysis
[02/14 12:55:10    103s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.008, REAL:0.008, MEM:3145.1M, EPOCH TIME: 1771091710.649901
[02/14 12:55:10    103s] SiteArray: number of non floorplan blocked sites for llg default is 630000
[02/14 12:55:10    103s] Atter site array init, number of instance map data is 0.
[02/14 12:55:10    103s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.023, REAL:0.024, MEM:3145.1M, EPOCH TIME: 1771091710.651877
[02/14 12:55:10    103s] 
[02/14 12:55:10    103s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:55:10    103s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:55:10    103s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.030, REAL:0.031, MEM:3145.3M, EPOCH TIME: 1771091710.658352
[02/14 12:55:10    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:10    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:10    103s] ** INFO: Initializing Glitch Interface
[02/14 12:55:10    103s] 
[02/14 12:55:10    103s] OptSummary:
[02/14 12:55:10    103s] 
[02/14 12:55:10    103s] ------------------------------------------------------------------
[02/14 12:55:10    103s]        Post-ecoRoute Summary
[02/14 12:55:10    103s] ------------------------------------------------------------------
[02/14 12:55:10    103s] 
[02/14 12:55:10    103s] Setup views included:
[02/14 12:55:10    103s]  tt_v1.8_25C_Nominal_25_func 
[02/14 12:55:10    103s] 
[02/14 12:55:10    103s] +--------------------+---------+---------+---------+
[02/14 12:55:10    103s] |     Setup mode     |   all   | reg2reg | default |
[02/14 12:55:10    103s] +--------------------+---------+---------+---------+[02/14 12:55:10    103s] 

[02/14 12:55:10    103s] |           WNS (ns):| -0.092  | -0.092  |  0.076  |
[02/14 12:55:10    103s] |           TNS (ns):| -0.862  | -0.862  |  0.000  |
[02/14 12:55:10    103s] |    Violating Paths:|   14    |   14    |    0    |
[02/14 12:55:10    103s] |          All Paths:|   32    |   16    |   32    |
[02/14 12:55:10    103s] +--------------------+---------+---------+---------+
[02/14 12:55:10    103s] 
[02/14 12:55:10    103s] +----------------+-------------------------------+------------------+
[02/14 12:55:10    103s] |                |              Real             |       Total      |
[02/14 12:55:10    103s] |    DRVs        +------------------+------------+------------------|
[02/14 12:55:10    103s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/14 12:55:10    103s] +----------------+------------------+------------+------------------+
[02/14 12:55:10    103s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/14 12:55:10    103s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[02/14 12:55:10    103s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/14 12:55:10    103s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/14 12:55:10    103s] +----------------+------------------+------------+------------------+
[02/14 12:55:10    103s] 
[02/14 12:55:10    103s] Density: 0.219%
[02/14 12:55:10    103s]        (100.000% with Fillers)
[02/14 12:55:10    103s] ------------------------------------------------------------------
[02/14 12:55:10    103s] Begin: Collecting metrics
[02/14 12:55:10    103s] **opt_design ... cpu = 0:00:36, real = 0:00:58, mem = 3142.7M, totSessionCpu=0:01:44 **
[02/14 12:55:10    103s] 
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:04  |        3071 |    0 |   0 |
| ccopt_pro          |           |          |           |          |             | 0:00:02  |        3101 |      |     |
| drv_eco_fixing     |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:01  |        3088 |    0 |   0 |
| wns_fixing         |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:02  |        3116 |      |     |
| tns_fixing         |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:01  |        3112 |      |     |
| initial_summary_2  |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:02  |        3167 |    0 |   0 |
| hold_fixing        |           |          |           |          |             | 0:00:01  |        3169 |      |     |
| route_type_fixing  |           |          |           |          |             | 0:00:00  |        3169 |      |     |
| pre_route_summary  |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:01  |        3171 |    0 |   0 |
| eco_route          |           |          |           |          |             | 0:00:01  |        3135 |      |     |
| post_route_summary |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:01  |        3143 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
[02/14 12:55:10    103s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3142.7M, current mem=3142.7M)

[02/14 12:55:10    103s] End: Collecting metrics
[02/14 12:55:10    103s] Executing marking Critical Nets1
[02/14 12:55:10    103s] ** INFO: Initializing Glitch Interface
[02/14 12:55:10    103s] ** INFO: Initializing Glitch Cache
[02/14 12:55:10    103s] **INFO: flowCheckPoint #7 OptimizationRecovery
[02/14 12:55:10    103s] *** Timing NOT met, worst failing slack is -0.092
[02/14 12:55:10    103s] *** Check timing (0:00:00.0)
[02/14 12:55:10    103s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[02/14 12:55:10    103s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[02/14 12:55:10    103s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[02/14 12:55:10    103s] End AAE Lib Interpolated Model. (MEM=3142.691406 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:55:10    103s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:55:10    103s] *** TnsOpt #2 [begin] (opt_design #1) : totSession cpu/real = 0:01:43.8/0:02:07.7 (0.8), mem = 3142.7M
[02/14 12:55:10    103s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.feAHljWyXo.5
[02/14 12:55:10    103s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:55:11    103s] 
[02/14 12:55:11    103s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:55:11    103s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[02/14 12:55:11    103s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:44 mem=3142.7M
[02/14 12:55:11    103s] Memory usage before memory release/compaction is 3142.7
[02/14 12:55:11    103s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:55:11    103s] Memory usage at beginning of DPlace-Init is 3142.7M.
[02/14 12:55:11    103s] OPERPROF: Starting DPlace-Init at level 1, MEM:3142.7M, EPOCH TIME: 1771091711.148909
[02/14 12:55:11    103s] Processing tracks to init pin-track alignment.
[02/14 12:55:11    103s] z: 2, totalTracks: 1
[02/14 12:55:11    103s] z: 4, totalTracks: 1
[02/14 12:55:11    103s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:55:11    103s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3142.7M, EPOCH TIME: 1771091711.177779
[02/14 12:55:11    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:11    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:11    103s] 
[02/14 12:55:11    103s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:55:11    103s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:55:11    103s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:3142.7M, EPOCH TIME: 1771091711.190205
[02/14 12:55:11    103s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3142.7M, EPOCH TIME: 1771091711.190271
[02/14 12:55:11    103s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3142.7M, EPOCH TIME: 1771091711.190406
[02/14 12:55:11    103s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3142.7MB).
[02/14 12:55:11    103s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.044, MEM:3142.7M, EPOCH TIME: 1771091711.192997
[02/14 12:55:11    104s] [LDM::Info] SmallGridBinSize=20x20 TinyGridBinSize=10x10
[02/14 12:55:11    104s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:44 mem=3143.0M
[02/14 12:55:11    104s] [oiPhyDebug] optDemand 1199772000000.00, spDemand 2624263200.00.
[02/14 12:55:11    104s] InstCnt mismatch: prevInstCnt = 184, ttlInstCnt = 10941
[02/14 12:55:11    104s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10941
[02/14 12:55:11    104s] ### Creating RouteCongInterface, started
[02/14 12:55:11    104s] ### Creating RouteCongInterface, finished
[02/14 12:55:11    104s] *info: 1 clock net excluded
[02/14 12:55:11    104s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.feAHljWyXo.3
[02/14 12:55:11    104s] PathGroup :  reg2reg  TargetSlack : 0 
[02/14 12:55:11    104s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[02/14 12:55:11    104s] ** GigaOpt Optimizer WNS Slack -0.092 TNS Slack -0.862 Density 100.00
[02/14 12:55:11    104s] Optimizer TNS Opt
[02/14 12:55:11    104s] OptDebug: Start of Optimizer TNS Pass:
[02/14 12:55:11    104s] +----------+------+------+
[02/14 12:55:11    104s] |Path Group|   WNS|   TNS|
[02/14 12:55:11    104s] +----------+------+------+
[02/14 12:55:11    104s] |default   | 0.076| 0.000|
[02/14 12:55:11    104s] |reg2reg   |-0.092|-0.862|
[02/14 12:55:11    104s] |HEPG      |-0.092|-0.862|
[02/14 12:55:11    104s] |All Paths |-0.092|-0.862|
[02/14 12:55:11    104s] +----------+------+------+
[02/14 12:55:11    104s] 
[02/14 12:55:11    104s] Active Path Group: reg2reg  
[02/14 12:55:11    104s]   Timing Snapshot: (TGT)
[02/14 12:55:11    104s]      Weighted WNS: -0.092
[02/14 12:55:11    104s]       All  PG WNS: -0.092
[02/14 12:55:11    104s]       High PG WNS: -0.092
[02/14 12:55:11    104s]       All  PG TNS: -0.862
[02/14 12:55:11    104s]       High PG TNS: -0.862
[02/14 12:55:11    104s]       Low  PG TNS: 0.000
[02/14 12:55:11    104s]    Category Slack: { [L, -0.092] [H, -0.092] }
[02/14 12:55:11    104s] 
[02/14 12:55:11    104s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:55:11    104s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
[02/14 12:55:11    104s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:55:11    104s] |  -0.092|   -0.092|  -0.862|   -0.862|  100.00%|   0:00:00.0| 3147.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[15]/D  |
[02/14 12:55:11    104s] |  -0.092|   -0.092|  -0.862|   -0.862|  100.00%|   0:00:00.0| 3148.8M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[15]/D  |
[02/14 12:55:11    104s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:55:11    104s] 
[02/14 12:55:11    104s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=3148.8M) ***
[02/14 12:55:11    104s] **INFO: Triggering setup slack recovery due to forced setting
[02/14 12:55:11    104s] 
[02/14 12:55:11    104s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=3148.8M) ***
[02/14 12:55:11    104s] OptDebug: End of Optimizer TNS Pass:
[02/14 12:55:11    104s] +----------+------+------+
[02/14 12:55:11    104s] |Path Group|   WNS|   TNS|
[02/14 12:55:11    104s] +----------+------+------+
[02/14 12:55:11    104s] |default   | 0.076| 0.000|
[02/14 12:55:11    104s] |reg2reg   |-0.092|-0.862|
[02/14 12:55:11    104s] |HEPG      |-0.092|-0.862|
[02/14 12:55:11    104s] |All Paths |-0.092|-0.862|
[02/14 12:55:11    104s] +----------+------+------+
[02/14 12:55:11    104s] 
[02/14 12:55:11    104s] OptDebug: End of Setup Fixing:
[02/14 12:55:11    104s] +----------+------+------+
[02/14 12:55:11    104s] |Path Group|   WNS|   TNS|
[02/14 12:55:11    104s] +----------+------+------+
[02/14 12:55:11    104s] |default   | 0.076| 0.000|
[02/14 12:55:11    104s] |reg2reg   |-0.092|-0.862|
[02/14 12:55:11    104s] |HEPG      |-0.092|-0.862|
[02/14 12:55:11    104s] |All Paths |-0.092|-0.862|
[02/14 12:55:11    104s] +----------+------+------+
[02/14 12:55:11    104s] 
[02/14 12:55:11    104s] Finished writing unified metrics of routing constraints.
[02/14 12:55:11    104s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.feAHljWyXo.3
[02/14 12:55:11    104s] Total-nets :: 193, Stn-nets :: 0, ratio :: 0 %, Total-len 19965.6, Stn-len 0
[02/14 12:55:11    104s] Bottom Preferred Layer:
[02/14 12:55:11    104s] +-------------+------------+----------+
[02/14 12:55:11    104s] |    Layer    |    CLK     |   Rule   |
[02/14 12:55:11    104s] +-------------+------------+----------+
[02/14 12:55:11    104s] | met3 (z=3)  |          1 | default  |
[02/14 12:55:11    104s] +-------------+------------+----------+
[02/14 12:55:11    104s] Via Pillar Rule:
[02/14 12:55:11    104s]     None
[02/14 12:55:11    104s] CSM is empty.
[02/14 12:55:11    104s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10941
[02/14 12:55:11    104s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3148.8M, EPOCH TIME: 1771091711.940372
[02/14 12:55:11    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10941).
[02/14 12:55:11    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:11    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:11    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:11    104s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:3139.3M, EPOCH TIME: 1771091711.945762
[02/14 12:55:11    104s] Memory usage before memory release/compaction is 3139.3
[02/14 12:55:11    104s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:55:11    104s] Memory usage at end of DPlace-Cleanup is 3139.3M.
[02/14 12:55:11    104s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.feAHljWyXo.5
[02/14 12:55:11    104s] 
[02/14 12:55:11    104s] =============================================================================================
[02/14 12:55:11    104s]  Step TAT Report : TnsOpt #2 / opt_design #1                                    25.11-s102_1
[02/14 12:55:11    104s] =============================================================================================
[02/14 12:55:11    104s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:55:11    104s] ---------------------------------------------------------------------------------------------
[02/14 12:55:11    104s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:55:11    104s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.8
[02/14 12:55:11    104s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.8 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:55:11    104s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:55:11    104s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.6
[02/14 12:55:11    104s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:55:11    104s] [ BottleneckAnalyzerInit ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:55:11    104s] [ TransformInit          ]      1   0:00:00.1  (  13.6 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:55:11    104s] [ OptimizationStep       ]      1   0:00:00.0  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.1
[02/14 12:55:11    104s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[02/14 12:55:11    104s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:55:11    104s] [ OptEval                ]      3   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    1.3
[02/14 12:55:11    104s] [ OptCommit              ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:55:11    104s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:55:11    104s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:55:11    104s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:55:11    104s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:55:11    104s] [ TnsPass                ]      1   0:00:00.1  (  10.8 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:55:11    104s] [ DetailPlaceInit        ]      1   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:55:11    104s] [ TimingUpdate           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:55:11    104s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:55:11    104s] [ MISC                   ]          0:00:00.5  (  47.9 % )     0:00:00.5 /  0:00:00.4    1.0
[02/14 12:55:11    104s] ---------------------------------------------------------------------------------------------
[02/14 12:55:11    104s]  TnsOpt #2 TOTAL                    0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[02/14 12:55:11    104s] ---------------------------------------------------------------------------------------------
[02/14 12:55:11    104s] Begin: Collecting metrics
[02/14 12:55:11    104s] 
	GigaOpt Setup Optimization summary:
[02/14 12:55:11    104s] 
[02/14 12:55:11    104s] *** Finish Post Route Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=3148.8M) ***
[02/14 12:55:11    104s] *** TnsOpt #2 [finish] (opt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:01:44.7/0:02:08.7 (0.8), mem = 3139.3M
[02/14 12:55:11    104s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |    -0.092 |   -0.092 |        -1 |       -1 |      100.00 | 0:00:01  |        3145 |
	| end_setup_fixing |    -0.092 |   -0.092 |        -1 |       -1 |      100.00 | 0:00:00  |        3149 |
	 ------------------------------------------------------------------------------------------------------- 
[02/14 12:55:11    104s] 
[02/14 12:55:12    104s] 
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:04  |        3071 |    0 |   0 |
| ccopt_pro          |           |          |           |          |             | 0:00:02  |        3101 |      |     |
| drv_eco_fixing     |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:01  |        3088 |    0 |   0 |
| wns_fixing         |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:02  |        3116 |      |     |
| tns_fixing         |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:01  |        3112 |      |     |
| initial_summary_2  |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:02  |        3167 |    0 |   0 |
| hold_fixing        |           |          |           |          |             | 0:00:01  |        3169 |      |     |
| route_type_fixing  |           |          |           |          |             | 0:00:00  |        3169 |      |     |
| pre_route_summary  |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:01  |        3171 |    0 |   0 |
| eco_route          |           |          |           |          |             | 0:00:01  |        3135 |      |     |
| post_route_summary |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:01  |        3143 |    0 |   0 |
| tns_eco_fixing     |    -0.092 |   -0.092 |        -1 |       -1 |      100.00 | 0:00:02  |        3149 |      |     |
 ---------------------------------------------------------------------------------------------------------------------- 
[02/14 12:55:12    104s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3148.8M, current mem=3139.3M)

[02/14 12:55:12    104s] End: Collecting metrics
[02/14 12:55:12    104s] End: GigaOpt Optimization in post-eco TNS mode
[02/14 12:55:12    105s] Running postRoute recovery in postEcoRoute mode
[02/14 12:55:12    105s] **opt_design ... cpu = 0:00:37, real = 0:01:00, mem = 3139.3M, totSessionCpu=0:01:45 **
[02/14 12:55:12    105s] ** INFO: Initializing Glitch Interface
[02/14 12:55:12    105s]   Timing/DRV Snapshot: (TGT)
[02/14 12:55:12    105s]      Weighted WNS: -0.092
[02/14 12:55:12    105s]       All  PG WNS: -0.092
[02/14 12:55:12    105s]       High PG WNS: -0.092
[02/14 12:55:12    105s]       All  PG TNS: -0.862
[02/14 12:55:12    105s]       High PG TNS: -0.862
[02/14 12:55:12    105s]       Low  PG TNS: 0.000
[02/14 12:55:12    105s]          Tran DRV: 0 (0)
[02/14 12:55:12    105s]           Cap DRV: 0 (0)
[02/14 12:55:12    105s]        Fanout DRV: 0 (0)
[02/14 12:55:12    105s]            Glitch: 0 (0)
[02/14 12:55:12    105s]    Category Slack: { [L, -0.092] [H, -0.092] }
[02/14 12:55:12    105s] 
[02/14 12:55:12    105s] 
[02/14 12:55:12    105s] Recovery Manager:
[02/14 12:55:12    105s]   Low  Effort WNS Jump: 0.000 (REF: -0.092, TGT: -0.092, Threshold: 0.150) - Skip
[02/14 12:55:12    105s]   High Effort WNS Jump: 0.000 (REF: -0.092, TGT: -0.092, Threshold: 0.075) - Skip
[02/14 12:55:12    105s] Checking setup slack degradation ...
[02/14 12:55:12    105s]   Low  Effort TNS Jump: 0.001 (REF: -0.862, TGT: -0.862, Threshold: 50.000) - Skip
[02/14 12:55:12    105s]   High Effort TNS Jump: 0.001 (REF: -0.862, TGT: -0.862, Threshold: 25.000) - Skip
[02/14 12:55:12    105s] 
[02/14 12:55:12    105s] 
[02/14 12:55:12    105s] Recovery Manager:
[02/14 12:55:12    105s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/14 12:55:12    105s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/14 12:55:12    105s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/14 12:55:12    105s] Checking DRV degradation...
[02/14 12:55:12    105s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[02/14 12:55:12    105s] 
[02/14 12:55:12    105s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/14 12:55:12    105s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/14 12:55:12    105s] 
[02/14 12:55:12    105s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:55:12    105s] Deleting Lib Analyzer.
[02/14 12:55:12    105s] 
[02/14 12:55:12    105s] TimeStamp Deleting Cell Server End ...
[02/14 12:55:12    105s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:55:12    105s] 
[02/14 12:55:12    105s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:55:12    105s] Summary for sequential cells identification: 
[02/14 12:55:12    105s]   Identified SBFF number: 16
[02/14 12:55:12    105s]   Identified MBFF number: 0
[02/14 12:55:12    105s]   Identified SB Latch number: 2
[02/14 12:55:12    105s]   Identified MB Latch number: 0
[02/14 12:55:12    105s]   Not identified SBFF number: 0
[02/14 12:55:12    105s]   Not identified MBFF number: 0
[02/14 12:55:12    105s]   Not identified SB Latch number: 0
[02/14 12:55:12    105s]   Not identified MB Latch number: 0
[02/14 12:55:12    105s]   Number of sequential cells which are not FFs: 1
[02/14 12:55:12    105s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:55:12    105s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:55:12    105s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:55:12    105s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:55:12    105s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:55:12    105s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:55:12    105s] TLC MultiMap info (StdDelay):
[02/14 12:55:12    105s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:55:12    105s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:55:12    105s]  Setting StdDelay to: 37.6ps
[02/14 12:55:12    105s] 
[02/14 12:55:12    105s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:55:12    105s] 
[02/14 12:55:12    105s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:55:12    105s] 
[02/14 12:55:12    105s] TimeStamp Deleting Cell Server End ...
[02/14 12:55:12    105s] GigaOpt Hold Optimizer is used
[02/14 12:55:12    105s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -recovery -evaluateHoldTiming
[02/14 12:55:12    105s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -recovery -evaluateHoldTiming
[02/14 12:55:12    105s] End AAE Lib Interpolated Model. (MEM=3139.472656 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:55:12    105s] 
[02/14 12:55:12    105s] Creating Lib Analyzer ...
[02/14 12:55:12    105s] 
[02/14 12:55:12    105s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:55:12    105s] Summary for sequential cells identification: 
[02/14 12:55:12    105s]   Identified SBFF number: 16
[02/14 12:55:12    105s]   Identified MBFF number: 0
[02/14 12:55:12    105s]   Identified SB Latch number: 2
[02/14 12:55:12    105s]   Identified MB Latch number: 0
[02/14 12:55:12    105s]   Not identified SBFF number: 0
[02/14 12:55:12    105s]   Not identified MBFF number: 0
[02/14 12:55:12    105s]   Not identified SB Latch number: 0
[02/14 12:55:12    105s]   Not identified MB Latch number: 0
[02/14 12:55:12    105s]   Number of sequential cells which are not FFs: 1
[02/14 12:55:12    105s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:55:12    105s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:55:12    105s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:55:12    105s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:55:12    105s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:55:12    105s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:55:12    105s] TLC MultiMap info (StdDelay):
[02/14 12:55:12    105s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:55:12    105s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:55:12    105s]  Setting StdDelay to: 37.6ps
[02/14 12:55:12    105s] 
[02/14 12:55:12    105s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:55:12    105s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:55:12    105s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:55:12    105s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:55:12    105s] 
[02/14 12:55:12    105s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:55:12    105s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:45 mem=3143.5M
[02/14 12:55:12    105s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:45 mem=3143.5M
[02/14 12:55:12    105s] Creating Lib Analyzer, finished. 
[02/14 12:55:12    105s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:45 mem=3143.5M ***
[02/14 12:55:12    105s] *** BuildHoldData #3 [begin] (opt_design #1) : totSession cpu/real = 0:01:45.3/0:02:09.4 (0.8), mem = 3143.5M
[02/14 12:55:12    105s] Saving timing graph ...
[02/14 12:55:12    105s] TG backup dir: /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/opt_timing_graph_8EkYu7
[02/14 12:55:12    105s] Disk Usage:
[02/14 12:55:12    105s] Filesystem                                          1K-blocks       Used Available Use% Mounted on
[02/14 12:55:12    105s] ecelinfile6:/export/array201/students2025/dkhalil8 3904343040 3632185344 272157696  94% /nethome/dkhalil8
[02/14 12:55:12    105s] Done save timing graph
[02/14 12:55:12    105s] Disk Usage:
[02/14 12:55:12    105s] Filesystem                                          1K-blocks       Used Available Use% Mounted on
[02/14 12:55:12    105s] ecelinfile6:/export/array201/students2025/dkhalil8 3904343040 3632189440 272153600  94% /nethome/dkhalil8
[02/14 12:55:12    105s] Latch borrow mode reset to max_borrow
[02/14 12:55:12    105s] 
[02/14 12:55:12    105s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:55:12    105s] Deleting Lib Analyzer.
[02/14 12:55:12    105s] 
[02/14 12:55:12    105s] TimeStamp Deleting Cell Server End ...
[02/14 12:55:12    105s] OPTC: user 20.0 (reset)
[02/14 12:55:12    105s] Starting delay calculation for Hold views
[02/14 12:55:13    105s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/14 12:55:13    105s] AAE_INFO: resetNetProps viewIdx 0 
[02/14 12:55:13    105s] Starting SI iteration 1 using Infinite Timing Windows
[02/14 12:55:13    105s] #################################################################################
[02/14 12:55:13    105s] # Design Stage: PostRoute
[02/14 12:55:13    105s] # Design Name: counter_16bit
[02/14 12:55:13    105s] # Design Mode: 130nm
[02/14 12:55:13    105s] # Analysis Mode: MMMC OCV 
[02/14 12:55:13    105s] # Parasitics Mode: SPEF/RCDB 
[02/14 12:55:13    105s] # Signoff Settings: SI On 
[02/14 12:55:13    105s] #################################################################################
[02/14 12:55:13    105s] Setting infinite Tws ...
[02/14 12:55:13    105s] AAE_INFO: 1 threads acquired from CTE.
[02/14 12:55:13    105s] First Iteration Infinite Tw... 
[02/14 12:55:13    105s] Calculate late delays in OCV mode...
[02/14 12:55:13    105s] Calculate early delays in OCV mode...
[02/14 12:55:13    105s] Topological Sorting (REAL = 0:00:00.0, MEM = 3162.9M, InitMEM = 3162.4M)
[02/14 12:55:13    105s] Start delay calculation (fullDC) (1 T). (MEM=3162.86)
[02/14 12:55:13    105s] End AAE Lib Interpolated Model. (MEM=3172.656250 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:55:13    105s] Total number of fetched objects 203
[02/14 12:55:13    105s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:55:13    105s] AAE_INFO-618: Total number of nets in the design is 205,  100.0 percent of the nets selected for SI analysis
[02/14 12:55:13    105s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:55:13    105s] End delay calculation. (MEM=3177.74 CPU=0:00:00.1 REAL=0:00:00.0)
[02/14 12:55:13    105s] End delay calculation (fullDC). (MEM=3177.74 CPU=0:00:00.1 REAL=0:00:00.0)
[02/14 12:55:13    105s] Save waveform /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/.AAE_Z2NmvB/.AAE_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1/waveform.data...
[02/14 12:55:13    105s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3177.7M) ***
[02/14 12:55:13    106s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3177.7M)
[02/14 12:55:13    106s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/14 12:55:13    106s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3177.7M)
[02/14 12:55:13    106s] 
[02/14 12:55:13    106s] Executing IPO callback for view pruning ..
[02/14 12:55:13    106s] Starting SI iteration 2
[02/14 12:55:13    106s] Calculate late delays in OCV mode...
[02/14 12:55:13    106s] Calculate early delays in OCV mode...
[02/14 12:55:13    106s] Start delay calculation (fullDC) (1 T). (MEM=3146.83)
[02/14 12:55:13    106s] End AAE Lib Interpolated Model. (MEM=3146.828125 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:55:13    106s] Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 6. 
[02/14 12:55:13    106s] Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 203. 
[02/14 12:55:13    106s] Total number of fetched objects 203
[02/14 12:55:13    106s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:55:13    106s] AAE_INFO-618: Total number of nets in the design is 205,  0.0 percent of the nets selected for SI analysis
[02/14 12:55:13    106s] End delay calculation. (MEM=3148.61 CPU=0:00:00.0 REAL=0:00:00.0)
[02/14 12:55:13    106s] End delay calculation (fullDC). (MEM=3148.61 CPU=0:00:00.0 REAL=0:00:00.0)
[02/14 12:55:13    106s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3139.7M) ***
[02/14 12:55:13    106s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:46 mem=3143.8M)
[02/14 12:55:13    106s] Done building cte hold timing graph (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:01:46 mem=3143.8M ***
[02/14 12:55:13    106s] 
[02/14 12:55:13    106s] Capturing TGT timing for hold recovery ...
[02/14 12:55:13    106s]    Hold Timing Snapshot:
[02/14 12:55:13    106s]              All PG WNS: 0.078
[02/14 12:55:13    106s]              All PG TNS: 0.000
[02/14 12:55:13    106s] 
[02/14 12:55:13    106s] Recovery Manager:
[02/14 12:55:13    106s]   Hold WNS Jump: 0.000 (REF:0.000, TGT:0.078, Threshold: 0.100) - Skip
[02/14 12:55:13    106s]   Hold TNS Jump: 0.000 (REF:0.000, TGT:0.000, Threshold: 5.000) - Skip
[02/14 12:55:13    106s] 
[02/14 12:55:13    106s] Creating Lib Analyzer ...
[02/14 12:55:13    106s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:55:13    106s] 
[02/14 12:55:13    106s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:55:13    106s] Summary for sequential cells identification: 
[02/14 12:55:13    106s]   Identified SBFF number: 16
[02/14 12:55:13    106s]   Identified MBFF number: 0
[02/14 12:55:13    106s]   Identified SB Latch number: 2
[02/14 12:55:13    106s]   Identified MB Latch number: 0
[02/14 12:55:13    106s]   Not identified SBFF number: 0
[02/14 12:55:13    106s]   Not identified MBFF number: 0
[02/14 12:55:13    106s]   Not identified SB Latch number: 0
[02/14 12:55:13    106s]   Not identified MB Latch number: 0
[02/14 12:55:13    106s]   Number of sequential cells which are not FFs: 1
[02/14 12:55:13    106s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:55:13    106s]    : PowerDomain = none : Weighted F : unweighted  = 30.20 (1.000) with rcCorner = 0
[02/14 12:55:13    106s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[02/14 12:55:13    106s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:55:13    106s]    : PowerDomain = none : Weighted F : unweighted  = 30.20 (1.000) with rcCorner = 0
[02/14 12:55:13    106s]    : PowerDomain = none : Weighted F : unweighted  = 24.90 (1.000) with rcCorner = -1
[02/14 12:55:13    106s] TLC MultiMap info (StdDelay):
[02/14 12:55:13    106s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 30.2ps
[02/14 12:55:13    106s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 24.9ps
[02/14 12:55:13    106s]  Setting StdDelay to: 30.2ps
[02/14 12:55:13    106s] 
[02/14 12:55:13    106s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:55:13    106s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:55:13    106s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:55:13    106s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:55:13    106s] 
[02/14 12:55:13    106s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:55:13    106s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:47 mem=3149.6M
[02/14 12:55:13    106s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:47 mem=3149.6M
[02/14 12:55:13    106s] Creating Lib Analyzer, finished. 
[02/14 12:55:13    106s] 
[02/14 12:55:13    106s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:55:13    106s] Deleting Lib Analyzer.
[02/14 12:55:13    106s] 
[02/14 12:55:13    106s] TimeStamp Deleting Cell Server End ...
[02/14 12:55:14    106s] OPTC: m4 20.0 50.0 [ 50.0 20.0 50.0 ]
[02/14 12:55:14    106s] OPTC: view 50.0 [ 0.0500 ]
[02/14 12:55:14    106s] Restoring timing graph ...
[02/14 12:55:14    107s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[02/14 12:55:14    107s] Done restore timing graph
[02/14 12:55:14    107s] Done building cte setup timing graph (fixHold) cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:01:47 mem=3265.3M ***
[02/14 12:55:14    107s] *info: category slack lower bound [L -91.8] default
[02/14 12:55:14    107s] *info: category slack lower bound [H -91.8] reg2reg 
[02/14 12:55:14    107s] --------------------------------------------------- 
[02/14 12:55:14    107s]    Setup Violation Summary with Target Slack (0.000 ns)
[02/14 12:55:14    107s] --------------------------------------------------- 
[02/14 12:55:14    107s]          WNS    reg2regWNS
[02/14 12:55:14    107s]    -0.092 ns     -0.092 ns
[02/14 12:55:14    107s] --------------------------------------------------- 
[02/14 12:55:14    107s] Setting latch borrow mode to budget during optimization.
[02/14 12:55:14    107s] **INFO: total 0 insts, 0 nets marked don't touch
[02/14 12:55:14    107s] **INFO: total 0 insts, 0 nets marked don't touch
[02/14 12:55:14    107s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[02/14 12:55:14    107s] **INFO: total 0 insts, 0 nets unmarked don't touch
[02/14 12:55:14    107s] Begin: Collecting metrics
[02/14 12:55:14    107s] 
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:04  |        3071 |    0 |   0 |
| ccopt_pro          |           |          |           |          |             | 0:00:02  |        3101 |      |     |
| drv_eco_fixing     |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:01  |        3088 |    0 |   0 |
| wns_fixing         |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:02  |        3116 |      |     |
| tns_fixing         |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:01  |        3112 |      |     |
| initial_summary_2  |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:02  |        3167 |    0 |   0 |
| hold_fixing        |           |          |           |          |             | 0:00:01  |        3169 |      |     |
| route_type_fixing  |           |          |           |          |             | 0:00:00  |        3169 |      |     |
| pre_route_summary  |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:01  |        3171 |    0 |   0 |
| eco_route          |           |          |           |          |             | 0:00:01  |        3135 |      |     |
| post_route_summary |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:01  |        3143 |    0 |   0 |
| tns_eco_fixing     |    -0.092 |   -0.092 |        -1 |       -1 |      100.00 | 0:00:02  |        3149 |      |     |
| initial_summary_3  |    -0.092 |   -0.092 |           |       -1 |             | 0:00:02  |        3190 |      |     |
 ---------------------------------------------------------------------------------------------------------------------- 
[02/14 12:55:14    107s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3190.3M, current mem=3190.3M)

[02/14 12:55:14    107s] End: Collecting metrics
[02/14 12:55:14    107s] 
[02/14 12:55:14    107s] =============================================================================================
[02/14 12:55:14    107s]  Step TAT Report : BuildHoldData #3 / opt_design #1                             25.11-s102_1
[02/14 12:55:14    107s] =============================================================================================
[02/14 12:55:14    107s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:55:14    107s] ---------------------------------------------------------------------------------------------
[02/14 12:55:14    107s] [ ViewPruning            ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:55:14    107s] [ MetricReport           ]      1   0:00:00.3  (  11.5 % )     0:00:00.3 /  0:00:00.3    1.0
[02/14 12:55:14    107s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:55:14    107s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:55:14    107s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  10.7 % )     0:00:00.3 /  0:00:00.3    1.0
[02/14 12:55:14    107s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:55:14    107s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[02/14 12:55:14    107s] [ UpdateTimingGraph      ]      5   0:00:00.6  (  23.8 % )     0:00:00.7 /  0:00:00.7    0.9
[02/14 12:55:14    107s] [ FullDelayCalc          ]      2   0:00:00.2  (   6.4 % )     0:00:00.2 /  0:00:00.1    0.9
[02/14 12:55:14    107s] [ TimingUpdate           ]      7   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.3
[02/14 12:55:14    107s] [ TimingReport           ]      2   0:00:00.2  (   7.5 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:55:14    107s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:55:14    107s] [ SaveTimingGraph        ]      1   0:00:00.2  (   8.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:55:14    107s] [ RestoreTimingGraph     ]      1   0:00:00.2  (  10.3 % )     0:00:00.2 /  0:00:00.3    1.0
[02/14 12:55:14    107s] [ MISC                   ]          0:00:00.4  (  18.9 % )     0:00:00.4 /  0:00:00.4    0.9
[02/14 12:55:14    107s] ---------------------------------------------------------------------------------------------
[02/14 12:55:14    107s]  BuildHoldData #3 TOTAL             0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.2    0.9
[02/14 12:55:14    107s] ---------------------------------------------------------------------------------------------
[02/14 12:55:14    107s] *** BuildHoldData #3 [finish] (opt_design #1) : cpu/real = 0:00:02.2/0:00:02.4 (0.9), totSession cpu/real = 0:01:47.5/0:02:11.7 (0.8), mem = 3190.3M
[02/14 12:55:14    107s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/14 12:55:14    107s] 
[02/14 12:55:14    107s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:55:14    107s] Summary for sequential cells identification: 
[02/14 12:55:14    107s]   Identified SBFF number: 16
[02/14 12:55:14    107s]   Identified MBFF number: 0
[02/14 12:55:14    107s]   Identified SB Latch number: 2
[02/14 12:55:14    107s]   Identified MB Latch number: 0
[02/14 12:55:14    107s]   Not identified SBFF number: 0
[02/14 12:55:14    107s]   Not identified MBFF number: 0
[02/14 12:55:14    107s]   Not identified SB Latch number: 0
[02/14 12:55:14    107s]   Not identified MB Latch number: 0
[02/14 12:55:14    107s]   Number of sequential cells which are not FFs: 1
[02/14 12:55:14    107s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:55:14    107s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:55:14    107s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:55:14    107s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:55:14    107s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:55:14    107s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:55:14    107s] TLC MultiMap info (StdDelay):
[02/14 12:55:14    107s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:55:14    107s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:55:14    107s]  Setting StdDelay to: 37.6ps
[02/14 12:55:14    107s] 
[02/14 12:55:14    107s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:55:14    107s] 
[02/14 12:55:14    107s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:55:14    107s] 
[02/14 12:55:14    107s] TimeStamp Deleting Cell Server End ...
[02/14 12:55:15    107s] ** INFO Cleaning up Glitch Interface
[02/14 12:55:15    107s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:03, real=0:00:03, mem=3190.56M, totSessionCpu=0:01:48).
[02/14 12:55:15    107s] **opt_design ... cpu = 0:00:40, real = 0:01:03, mem = 3190.6M, totSessionCpu=0:01:48 **
[02/14 12:55:15    107s] 
[02/14 12:55:15    107s] Latch borrow mode reset to max_borrow
[02/14 12:55:15    107s] **INFO: flowCheckPoint #8 FinalSummary
[02/14 12:55:15    107s] OPTC: user 20.0 (reset)
[02/14 12:55:15    107s] Effort level <high> specified for reg2reg path_group
[02/14 12:55:15    107s] Reported timing to dir debug
[02/14 12:55:15    107s] **opt_design ... cpu = 0:00:40, real = 0:01:03, mem = 3195.8M, totSessionCpu=0:01:48 **
[02/14 12:55:15    107s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3196.0M, EPOCH TIME: 1771091715.249073
[02/14 12:55:15    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:15    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:15    107s] 
[02/14 12:55:15    107s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:55:15    107s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:55:15    107s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.012, MEM:3196.0M, EPOCH TIME: 1771091715.261286
[02/14 12:55:15    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:15    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:15    107s] Saving timing graph ...
[02/14 12:55:15    107s] TG backup dir: /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/opt_timing_graph_1whE2l
[02/14 12:55:15    107s] Disk Usage:
[02/14 12:55:15    107s] Filesystem                                          1K-blocks       Used Available Use% Mounted on
[02/14 12:55:15    107s] ecelinfile6:/export/array201/students2025/dkhalil8 3904343040 3632176128 272166912  94% /nethome/dkhalil8
[02/14 12:55:15    107s] Done save timing graph
[02/14 12:55:15    107s] Disk Usage:
[02/14 12:55:15    107s] Filesystem                                          1K-blocks       Used Available Use% Mounted on
[02/14 12:55:15    107s] ecelinfile6:/export/array201/students2025/dkhalil8 3904343040 3632180224 272162816  94% /nethome/dkhalil8
[02/14 12:55:15    108s] Starting delay calculation for Hold views
[02/14 12:55:15    108s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/14 12:55:15    108s] AAE_INFO: resetNetProps viewIdx 0 
[02/14 12:55:15    108s] Starting SI iteration 1 using Infinite Timing Windows
[02/14 12:55:15    108s] #################################################################################
[02/14 12:55:15    108s] # Design Stage: PostRoute
[02/14 12:55:15    108s] # Design Name: counter_16bit
[02/14 12:55:15    108s] # Design Mode: 130nm
[02/14 12:55:15    108s] # Analysis Mode: MMMC OCV 
[02/14 12:55:15    108s] # Parasitics Mode: SPEF/RCDB 
[02/14 12:55:15    108s] # Signoff Settings: SI On 
[02/14 12:55:15    108s] #################################################################################
[02/14 12:55:15    108s] Setting infinite Tws ...
[02/14 12:55:15    108s] AAE_INFO: 1 threads acquired from CTE.
[02/14 12:55:15    108s] First Iteration Infinite Tw... 
[02/14 12:55:15    108s] Calculate late delays in OCV mode...
[02/14 12:55:15    108s] Calculate early delays in OCV mode...
[02/14 12:55:15    108s] Topological Sorting (REAL = 0:00:00.0, MEM = 3176.4M, InitMEM = 3176.0M)
[02/14 12:55:15    108s] Start delay calculation (fullDC) (1 T). (MEM=3176.39)
[02/14 12:55:15    108s] End AAE Lib Interpolated Model. (MEM=3186.136719 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:55:15    108s] Total number of fetched objects 203
[02/14 12:55:15    108s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:55:15    108s] AAE_INFO-618: Total number of nets in the design is 205,  100.0 percent of the nets selected for SI analysis
[02/14 12:55:16    108s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[02/14 12:55:16    108s] End delay calculation. (MEM=3191.19 CPU=0:00:00.1 REAL=0:00:01.0)
[02/14 12:55:16    108s] End delay calculation (fullDC). (MEM=3191.19 CPU=0:00:00.1 REAL=0:00:01.0)
[02/14 12:55:16    108s] Save waveform /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/.AAE_Z2NmvB/.AAE_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1/waveform.data...
[02/14 12:55:16    108s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 3191.1M) ***
[02/14 12:55:16    108s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3191.1M)
[02/14 12:55:16    108s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/14 12:55:16    108s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3191.1M)
[02/14 12:55:16    108s] Starting SI iteration 2
[02/14 12:55:16    108s] Calculate late delays in OCV mode...
[02/14 12:55:16    108s] Calculate early delays in OCV mode...
[02/14 12:55:16    108s] Start delay calculation (fullDC) (1 T). (MEM=3149.61)
[02/14 12:55:16    108s] End AAE Lib Interpolated Model. (MEM=3149.613281 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:55:16    108s] Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 6. 
[02/14 12:55:16    108s] Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 203. 
[02/14 12:55:16    108s] Total number of fetched objects 203
[02/14 12:55:16    108s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:55:16    108s] AAE_INFO-618: Total number of nets in the design is 205,  0.0 percent of the nets selected for SI analysis
[02/14 12:55:16    108s] End delay calculation. (MEM=3151.67 CPU=0:00:00.0 REAL=0:00:00.0)
[02/14 12:55:16    108s] End delay calculation (fullDC). (MEM=3151.67 CPU=0:00:00.0 REAL=0:00:00.0)
[02/14 12:55:16    108s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3148.1M) ***
[02/14 12:55:16    108s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:49 mem=3148.1M)
[02/14 12:55:16    108s] Restoring timing graph ...
[02/14 12:55:17    109s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[02/14 12:55:17    109s] Done restore timing graph
[02/14 12:55:17    109s] ** INFO: Initializing Glitch Interface
[02/14 12:55:17    109s] ** INFO: Initializing Glitch Interface
[02/14 12:55:18    109s] 
[02/14 12:55:18    109s] OptSummary:
[02/14 12:55:18    109s] 
[02/14 12:55:18    109s] ------------------------------------------------------------------
[02/14 12:55:18    109s]      opt_design Final SI Timing Summary
[02/14 12:55:18    109s] ------------------------------------------------------------------
[02/14 12:55:18    109s] 
[02/14 12:55:18    109s] Setup views included:
[02/14 12:55:18    109s]  tt_v1.8_25C_Nominal_25_func 
[02/14 12:55:18    109s] Hold views included:
[02/14 12:55:18    109s]  tt_v1.8_25C_Nominal_25_func
[02/14 12:55:18    109s] 
[02/14 12:55:18    109s] +--------------------+---------+---------+---------+
[02/14 12:55:18    109s] |     Setup mode     |   all   | reg2reg | default |
[02/14 12:55:18    109s] +--------------------+---------+---------+---------+
[02/14 12:55:18    109s] |           WNS (ns):| -0.092  | -0.092  |  0.076  |
[02/14 12:55:18    109s] |           TNS (ns):| -0.862  | -0.862  |  0.000  |
[02/14 12:55:18    109s] |    Violating Paths:|   14    |   14    |    0    |
[02/14 12:55:18    109s] |          All Paths:|   32    |   16    |   32    |
[02/14 12:55:18    109s] +--------------------+---------+---------+---------+
[02/14 12:55:18    109s] 
[02/14 12:55:18    109s] +--------------------+---------+---------+---------+
[02/14 12:55:18    109s] |     Hold mode      |   all   | reg2reg | default |
[02/14 12:55:18    109s] +--------------------+---------+---------+---------+
[02/14 12:55:18    109s] |           WNS (ns):|  0.078  |  0.106  |  0.078  |
[02/14 12:55:18    109s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[02/14 12:55:18    109s] |    Violating Paths:|    0    |    0    |    0    |
[02/14 12:55:18    109s] |          All Paths:|   32    |   16    |   32    |
[02/14 12:55:18    109s] +--------------------+---------+---------+---------+
[02/14 12:55:18    109s] 
[02/14 12:55:18    109s] +----------------+-------------------------------+------------------+
[02/14 12:55:18    109s] |                |              Real             |       Total      |
[02/14 12:55:18    109s] |    DRVs        +------------------+------------+------------------|
[02/14 12:55:18    109s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/14 12:55:18    109s] +----------------+------------------+------------+------------------+
[02/14 12:55:18    109s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/14 12:55:18    109s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[02/14 12:55:18    109s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/14 12:55:18    109s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/14 12:55:18    109s] +----------------+------------------+------------+------------------+
[02/14 12:55:18    109s] 
[02/14 12:55:18    109s] Density: 0.219%
[02/14 12:55:18    109s]        (100.000% with Fillers)
[02/14 12:55:18    109s] ------------------------------------------------------------------
[02/14 12:55:18    109s] 
[02/14 12:55:18    109s] *** Final Summary (holdfix) CPU=0:00:01.9, REAL=0:00:03.0, MEM=3192.4M
[02/14 12:55:18    109s] Begin: Collecting metrics
[02/14 12:55:18    109s]  
[02/14 12:55:19      0s] 
[02/14 12:55:19      0s] =============================================================================================
[02/14 12:55:19      0s]  Step TAT Report : QThreadWorker #1 / opt_design #1                             25.11-s102_1
[02/14 12:55:19      0s] =============================================================================================
[02/14 12:55:19      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:55:19      0s] ---------------------------------------------------------------------------------------------
[02/14 12:55:19      0s] [ MISC                   ]          0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[02/14 12:55:19      0s] ---------------------------------------------------------------------------------------------
[02/14 12:55:19      0s]  QThreadWorker #1 TOTAL             0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[02/14 12:55:19      0s] ---------------------------------------------------------------------------------------------

 
[02/14 12:55:20    109s]  ---------------------------------------------------------------------------------------------------------------------- 
[02/14 12:55:20    109s] | Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
[02/14 12:55:20    109s] |                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
[02/14 12:55:20    109s] |--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
[02/14 12:55:20    109s] | initial_summary    |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:04  |        3071 |    0 |   0 |
[02/14 12:55:20    109s] | ccopt_pro          |           |          |           |          |             | 0:00:02  |        3101 |      |     |
[02/14 12:55:20    109s] | drv_eco_fixing     |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:01  |        3088 |    0 |   0 |
[02/14 12:55:20    109s] | wns_fixing         |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:02  |        3116 |      |     |
[02/14 12:55:20    109s] | tns_fixing         |    -0.092 |   -0.092 |        -1 |       -1 |        0.22 | 0:00:01  |        3112 |      |     |
[02/14 12:55:20    109s] | initial_summary_2  |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:02  |        3167 |    0 |   0 |
[02/14 12:55:20    109s] | hold_fixing        |           |          |           |          |             | 0:00:01  |        3169 |      |     |
[02/14 12:55:20    109s] | route_type_fixing  |           |          |           |          |             | 0:00:00  |        3169 |      |     |
[02/14 12:55:20    109s] | pre_route_summary  |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:01  |        3171 |    0 |   0 |
[02/14 12:55:20    109s] | eco_route          |           |          |           |          |             | 0:00:01  |        3135 |      |     |
[02/14 12:55:20    109s] | post_route_summary |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:01  |        3143 |    0 |   0 |
[02/14 12:55:20    109s] | tns_eco_fixing     |    -0.092 |   -0.092 |        -1 |       -1 |      100.00 | 0:00:02  |        3149 |      |     |
[02/14 12:55:20    109s] | initial_summary_3  |    -0.092 |   -0.092 |           |       -1 |             | 0:00:02  |        3190 |      |     |
[02/14 12:55:20    109s] | final_summary      |    -0.092 |   -0.092 |           |       -1 |        0.22 | 0:00:05  |        3193 |    0 |   0 |
[02/14 12:55:20    109s]  ---------------------------------------------------------------------------------------------------------------------- 
Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:02.0, peak res=3192.7M, current mem=3192.7M)

[02/14 12:55:20    110s] End: Collecting metrics
[02/14 12:55:20    110s] **opt_design ... cpu = 0:00:42, real = 0:01:08, mem = 3192.7M, totSessionCpu=0:01:50 **
[02/14 12:55:20    110s]  ReSet Options after AAE Based Opt flow 
[02/14 12:55:20    110s] *** Finished opt_design ***
[02/14 12:55:20    110s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:55:20    110s] UM:*                                                                   final
[02/14 12:55:20    110s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:55:20    110s] UM:*                                                                   opt_design_postroute
[02/14 12:55:27    110s] Info: final physical memory for 2 CRR processes is 1067.54MB.
[02/14 12:55:29    110s] Info: Summary of CRR changes:
[02/14 12:55:29    110s]       - Timing transform commits:       0
[02/14 12:55:29    110s] 
[02/14 12:55:29    110s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:55:29    110s] Summary for sequential cells identification: 
[02/14 12:55:29    110s]   Identified SBFF number: 16
[02/14 12:55:29    110s]   Identified MBFF number: 0
[02/14 12:55:29    110s]   Identified SB Latch number: 2
[02/14 12:55:29    110s]   Identified MB Latch number: 0
[02/14 12:55:29    110s]   Not identified SBFF number: 0
[02/14 12:55:29    110s]   Not identified MBFF number: 0
[02/14 12:55:29    110s]   Not identified SB Latch number: 0
[02/14 12:55:29    110s]   Not identified MB Latch number: 0
[02/14 12:55:29    110s]   Number of sequential cells which are not FFs: 1
[02/14 12:55:29    110s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:55:29    110s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:55:29    110s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:55:29    110s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:55:29    110s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:55:29    110s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:55:29    110s] TLC MultiMap info (StdDelay):
[02/14 12:55:29    110s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:55:29    110s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:55:29    110s]  Setting StdDelay to: 37.6ps
[02/14 12:55:29    110s] 
[02/14 12:55:29    110s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:55:29    110s] Info: Destroy the CCOpt slew target map.
[02/14 12:55:29    110s] 
[02/14 12:55:29    110s] *** Summary of all messages that are not suppressed in this session:
[02/14 12:55:29    110s] Severity  ID               Count  Summary                                  
[02/14 12:55:29    110s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[02/14 12:55:29    110s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[02/14 12:55:29    110s] WARNING   IMPCCOPT-2427        2  The cts_target_maximum_transition_time %...
[02/14 12:55:29    110s] WARNING   NREX-102            12  Net %s is not extracted due to %s. The r...
[02/14 12:55:29    110s] *** Message Summary: 16 warning(s), 0 error(s)
[02/14 12:55:29    110s] 
[02/14 12:55:29    110s] clean pInstBBox. size 0
[02/14 12:55:29    110s] Cell counter_16bit LLGs are deleted
[02/14 12:55:29    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:29    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:55:29    110s] Info: pop threads available for lower-level modules during optimization.
[02/14 12:55:29    110s] *** opt_design #1 [finish] () : cpu/real = 0:00:42.7/0:01:16.3 (0.6), totSession cpu/real = 0:01:50.4/0:02:25.9 (0.8), mem = 3193.4M
[02/14 12:55:29    110s] 
[02/14 12:55:29    110s] =============================================================================================
[02/14 12:55:29    110s]  Final TAT Report : opt_design #1                                               25.11-s102_1
[02/14 12:55:29    110s] =============================================================================================
[02/14 12:55:29    110s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:55:29    110s] ---------------------------------------------------------------------------------------------
[02/14 12:55:29    110s] [ InitOpt                ]      1   0:00:28.5  (  37.4 % )     0:00:28.8 /  0:00:01.8    0.1
[02/14 12:55:29    110s] [ WnsOpt                 ]      1   0:00:01.7  (   2.3 % )     0:00:01.8 /  0:00:01.7    1.0
[02/14 12:55:29    110s] [ TnsOpt                 ]      2   0:00:02.2  (   2.9 % )     0:00:02.3 /  0:00:02.2    1.0
[02/14 12:55:29    110s] [ DrvOpt                 ]      1   0:00:00.7  (   1.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/14 12:55:29    110s] [ HoldOpt                ]      1   0:00:00.2  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[02/14 12:55:29    110s] [ SkewClock              ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:55:29    110s] [ ViewPruning            ]     31   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    0.9
[02/14 12:55:29    110s] [ LayerAssignment        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[02/14 12:55:29    110s] [ BuildHoldData          ]      3   0:00:03.3  (   4.3 % )     0:00:08.8 /  0:00:14.4    1.6
[02/14 12:55:29    110s] [ OptSummaryReport       ]      6   0:00:01.2  (   1.6 % )     0:00:03.6 /  0:00:02.3    0.6
[02/14 12:55:29    110s] [ MetricReport           ]     14   0:00:04.8  (   6.3 % )     0:00:04.8 /  0:00:03.3    0.7
[02/14 12:55:29    110s] [ DrvReport              ]     10   0:00:01.3  (   1.7 % )     0:00:01.3 /  0:00:00.1    0.1
[02/14 12:55:29    110s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:55:29    110s] [ CellServerInit         ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.7
[02/14 12:55:29    110s] [ LibAnalyzerInit        ]      3   0:00:00.7  (   0.9 % )     0:00:00.7 /  0:00:00.7    1.0
[02/14 12:55:29    110s] [ CheckPlace             ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[02/14 12:55:29    110s] [ RefinePlace            ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:55:29    110s] [ AddFiller              ]      1   0:00:00.6  (   0.7 % )     0:00:00.6 /  0:00:00.6    1.0
[02/14 12:55:29    110s] [ DeleteFiller           ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:55:29    110s] [ ClockDrv               ]      1   0:00:01.3  (   1.7 % )     0:00:01.3 /  0:00:01.3    1.0
[02/14 12:55:29    110s] [ EcoRoute               ]      1   0:00:00.9  (   1.1 % )     0:00:00.9 /  0:00:00.8    1.0
[02/14 12:55:29    110s] [ ExtractRC              ]      2   0:00:11.7  (  15.3 % )     0:00:11.7 /  0:00:11.3    1.0
[02/14 12:55:29    110s] [ UpdateTimingGraph      ]     25   0:00:03.3  (   4.3 % )     0:00:06.2 /  0:00:11.7    1.9
[02/14 12:55:29    110s] [ FullDelayCalc          ]     11   0:00:02.4  (   3.2 % )     0:00:02.4 /  0:00:08.4    3.5
[02/14 12:55:29    110s] [ TimingUpdate           ]     57   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    0.8
[02/14 12:55:29    110s] [ TimingReport           ]     10   0:00:00.6  (   0.8 % )     0:00:00.6 /  0:00:00.6    1.0
[02/14 12:55:29    110s] [ GenerateReports        ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:55:29    110s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:55:29    110s] [ MISC                   ]          0:00:09.5  (  12.5 % )     0:00:09.5 /  0:00:00.9    0.1
[02/14 12:55:29    110s] ---------------------------------------------------------------------------------------------
[02/14 12:55:29    110s]  opt_design #1 TOTAL                0:01:16.3  ( 100.0 % )     0:01:16.3 /  0:00:42.7    0.6
[02/14 12:55:29    110s] ---------------------------------------------------------------------------------------------
[02/14 12:55:29    110s] 
[02/14 12:55:29    110s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:55:29    110s] 
[02/14 12:55:29    110s] TimeStamp Deleting Cell Server End ...
[02/14 12:55:29    110s] #@ End verbose flow_step implementation.postroute.run_opt_postroute
[02/14 12:55:31    112s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:55:31    112s] UM:          50.51             84         -0.862 ns         -0.092 ns  run_opt_postroute
[02/14 12:55:37    118s] #@ Begin verbose flow_step implementation.postroute.remove_blockages_halos
[02/14 12:55:37    118s] @flow 2: apply {{} {
[02/14 12:55:37    118s]     delete_place_halo -all_blocks
[02/14 12:55:37    118s]     delete_obj [get_db place_blockages]
[02/14 12:55:37    118s]     delete_route_blockages -type all
[02/14 12:55:37    118s]     delete_route_halo -all_blocks
[02/14 12:55:37    118s]   }}
[02/14 12:55:37    118s] **WARN: (IMPFP-6001):	NO matching routing blockage found. Nothing deleted. 
[02/14 12:55:37    118s] #@ End verbose flow_step implementation.postroute.remove_blockages_halos
[02/14 12:55:39    120s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:55:39    120s] UM:           8.16              7                                      remove_blockages_halos
[02/14 12:55:45    126s] #@ Begin verbose flow_step implementation.postroute.fix_antenna
[02/14 12:55:45    126s] @flow 2: apply {{} {
[02/14 12:55:45    126s]     delete_markers
[02/14 12:55:45    126s]     check_antenna
[02/14 12:55:45    126s]     set antennaMList [get_db markers]
[02/14 12:55:45    126s]     set antenna_iter 0
[02/14 12:55:45    126s]     set max_antenna_iter 4
[02/14 12:55:45    126s]     while { ([llength $antennaMList] > 0) && ($antenna_iter < $max_antenna_iter) } {
[02/14 12:55:45    126s]       puts "Found [llength $antennaMList] antenna markers. Starting route_eco to fix antennas (iteration $antenna_iter)"
[02/14 12:55:45    126s]       route_global_detail
[02/14 12:55:45    126s]       delete_markers
[02/14 12:55:45    126s]       check_antenna
[02/14 12:55:45    126s]       set antennaMList [get_db markers]
[02/14 12:55:45    126s]       incr antenna_iter
[02/14 12:55:45    126s]     }
[02/14 12:55:45    126s]     puts "Antenna fixing completed after $antenna_iter iterations. Remaining antennas are [llength $antennaMList]."
[02/14 12:55:45    126s]   }}
[02/14 12:55:45    126s] Deleted 0 marker(s)
[02/14 12:55:45    126s]  *** Starting Verify Antenna (MEM: 3278.2) ***
[02/14 12:55:45    126s] 
[02/14 12:55:45    126s] Report File: counter_16bit.verify_antenna.rpt
[02/14 12:55:45    126s]   VERIFY Antenna ...... Starting Verification
[02/14 12:55:45    126s] ### import design signature (29): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2047909104 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1 sns=1 ppa_info=1
[02/14 12:55:45    126s]   VERIFY Antenna ...... Using new threading
[02/14 12:55:45    126s] Verification Complete: 0 Violations
[02/14 12:55:45    126s]  *** End Verify Antenna (CPU: 0:00:00.0  ELAPSED TIME: 0:00:00.0  MEM: -36.9M) ***
[02/14 12:55:45    126s] 
[02/14 12:55:45    126s] ******* DONE VERIFY ANTENNA ********
[02/14 12:55:45    126s] Antenna fixing completed after 0 iterations. Remaining antennas are 0.
[02/14 12:55:45    126s] #@ End verbose flow_step implementation.postroute.fix_antenna
[02/14 12:55:47    128s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:55:47    128s] UM:           8.21              8                                      fix_antenna
[02/14 12:55:54    134s] #@ Begin verbose flow_step implementation.postroute.fix_drc
[02/14 12:55:54    134s] @flow 2: apply {{} {
[02/14 12:55:54    134s]     delete_markers
[02/14 12:55:54    134s]     check_drc -limit 100000
[02/14 12:55:54    134s]     set drcMList [get_db markers]
[02/14 12:55:54    134s]     set drc_iter 0
[02/14 12:55:54    134s]     set max_drc_iter 4
[02/14 12:55:54    134s]     while { ([llength $drcMList] > 0) && ($drc_iter < $max_drc_iter) } {
[02/14 12:55:54    134s]       puts "Found [llength $drcMList] DRC markers. Starting route_eco to fix DRCs (iteration $drc_iter)"
[02/14 12:55:54    134s]       route_eco -fix_drc
[02/14 12:55:54    134s]       delete_markers
[02/14 12:55:54    134s]       check_drc -limit 100000
[02/14 12:55:54    134s]       set drcMList [get_db markers]
[02/14 12:55:54    134s]       incr drc_iter
[02/14 12:55:54    134s]     }
[02/14 12:55:54    134s]     puts "DRC fixing completed after $drc_iter iterations. Remaining DRCs are [llength $drcMList]."
[02/14 12:55:54    134s]     if { ([llength $drcMList] > 0) } {
[02/14 12:55:54    134s]       delete_routes -regular_wire_with_drc
[02/14 12:55:54    134s]       route_global_detail
[02/14 12:55:54    134s]       check_drc -limit 100000
[02/14 12:55:54    134s]       set drcMList [get_db markers]
[02/14 12:55:54    134s]       puts "Last round of DRC fixing completed after $drc_iter iterations. Remaining DRCs are [llength $drcMList]."
[02/14 12:55:54    134s]     }
[02/14 12:55:54    134s]   }}
[02/14 12:55:54    134s] Deleted 0 marker(s)
[02/14 12:55:54    134s] #-limit 100000                           # int, default=100000, user setting
[02/14 12:55:54    134s] #-check_same_via_cell true               # bool, default=false, user setting
[02/14 12:55:54    134s]  *** Starting Verify DRC (MEM: 3281.7) ***
[02/14 12:55:54    134s] 
[02/14 12:55:54    134s]   VERIFY DRC ...... Starting Verification
[02/14 12:55:54    134s]   VERIFY DRC ...... Initializing
[02/14 12:55:54    134s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 172.480 188.160} 1 of 42
[02/14 12:55:55    134s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[02/14 12:55:55    134s]   VERIFY DRC ...... Sub-Area: {172.480 0.000 344.960 188.160} 2 of 42
[02/14 12:55:55    134s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[02/14 12:55:55    134s]   VERIFY DRC ...... Sub-Area: {344.960 0.000 517.440 188.160} 3 of 42
[02/14 12:55:55    134s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[02/14 12:55:55    134s]   VERIFY DRC ...... Sub-Area: {517.440 0.000 689.920 188.160} 4 of 42
[02/14 12:55:55    134s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[02/14 12:55:55    134s]   VERIFY DRC ...... Sub-Area: {689.920 0.000 862.400 188.160} 5 of 42
[02/14 12:55:55    134s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[02/14 12:55:55    134s]   VERIFY DRC ...... Sub-Area: {862.400 0.000 1025.800 188.160} 6 of 42
[02/14 12:55:55    134s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[02/14 12:55:55    134s]   VERIFY DRC ...... Sub-Area: {0.000 188.160 172.480 376.320} 7 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {172.480 188.160 344.960 376.320} 8 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {344.960 188.160 517.440 376.320} 9 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {517.440 188.160 689.920 376.320} 10 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {689.920 188.160 862.400 376.320} 11 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {862.400 188.160 1025.800 376.320} 12 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {0.000 376.320 172.480 564.480} 13 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {172.480 376.320 344.960 564.480} 14 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {344.960 376.320 517.440 564.480} 15 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {517.440 376.320 689.920 564.480} 16 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {689.920 376.320 862.400 564.480} 17 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {862.400 376.320 1025.800 564.480} 18 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {0.000 564.480 172.480 752.640} 19 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {172.480 564.480 344.960 752.640} 20 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {344.960 564.480 517.440 752.640} 21 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {517.440 564.480 689.920 752.640} 22 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {689.920 564.480 862.400 752.640} 23 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {862.400 564.480 1025.800 752.640} 24 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {0.000 752.640 172.480 940.800} 25 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {172.480 752.640 344.960 940.800} 26 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {344.960 752.640 517.440 940.800} 27 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {517.440 752.640 689.920 940.800} 28 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {689.920 752.640 862.400 940.800} 29 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {862.400 752.640 1025.800 940.800} 30 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {0.000 940.800 172.480 1128.960} 31 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {172.480 940.800 344.960 1128.960} 32 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {344.960 940.800 517.440 1128.960} 33 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {517.440 940.800 689.920 1128.960} 34 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {689.920 940.800 862.400 1128.960} 35 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {862.400 940.800 1025.800 1128.960} 36 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {0.000 1128.960 172.480 1301.800} 37 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {172.480 1128.960 344.960 1301.800} 38 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {344.960 1128.960 517.440 1301.800} 39 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {517.440 1128.960 689.920 1301.800} 40 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {689.920 1128.960 862.400 1301.800} 41 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area: {862.400 1128.960 1025.800 1301.800} 42 of 42
[02/14 12:55:55    135s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[02/14 12:55:55    135s] 
[02/14 12:55:55    135s]   Verification Complete : 0 Viols.
[02/14 12:55:55    135s] 
[02/14 12:55:55    135s]  *** End Verify DRC (CPU TIME: 0:00:00.5  ELAPSED TIME: 0:00:01.0  MEM: 0.7M) ***
[02/14 12:55:55    135s] 
[02/14 12:55:55    135s] DRC fixing completed after 0 iterations. Remaining DRCs are 0.
[02/14 12:55:55    135s] #@ End verbose flow_step implementation.postroute.fix_drc
[02/14 12:55:57    137s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:55:57    137s] UM:            8.7              9                                      fix_drc
[02/14 12:56:03    143s] #@ Begin verbose flow_step implementation.postroute.block_finish
[02/14 12:56:03    143s] @flow 2: apply {{} {
[02/14 12:56:03    143s]     #- Make sure flow_report_name is reset from any reports executed during the flow
[02/14 12:56:03    143s]     set_db flow_report_name [get_db [lindex [get_db flow_hier_path] end] .name]
[02/14 12:56:03    143s]     #- Set DB for handoff to Innovus
[02/14 12:56:03    143s]     if {[is_flow -inside flow:syn_opt]} {
[02/14 12:56:03    143s]       set_db flow_write_db_common true
[02/14 12:56:03    143s]     }
[02/14 12:56:03    143s]   
[02/14 12:56:03    143s]     #- Set value for SPEF output file generation
[02/14 12:56:03    143s]     if {[get_db flow_branch] ne ""} {
[02/14 12:56:03    143s]       set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
[02/14 12:56:03    143s]     } else {
[02/14 12:56:03    143s]       set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
[02/14 12:56:03    143s]     }
[02/14 12:56:03    143s]     set_db flow_spef_directory $out_dir
[02/14 12:56:03    143s]   
[02/14 12:56:03    143s]     #- Store non-default root attributes to metrics
[02/14 12:56:03    143s]     catch {report_obj -tcl} flow_root_config
[02/14 12:56:03    143s]     if {[dict exists $flow_root_config root:/]} {
[02/14 12:56:03    143s]       set flow_root_config [dict get $flow_root_config root:/]
[02/14 12:56:03    143s]     } elseif {[dict exists $flow_root_config root:]} {
[02/14 12:56:03    143s]       set flow_root_config [dict get $flow_root_config root:]
[02/14 12:56:03    143s]     } else {
[02/14 12:56:03    143s]     }
[02/14 12:56:03    143s]     foreach key [dict keys $flow_root_config] {
[02/14 12:56:03    143s]       if {[string length [dict get $flow_root_config $key]] > 200} {
[02/14 12:56:03    143s]         dict set flow_root_config $key "\[long value truncated\]"
[02/14 12:56:03    143s]       }
[02/14 12:56:03    143s]     }
[02/14 12:56:03    143s]     set_metric -name flow.root_config -value $flow_root_config
[02/14 12:56:03    143s]   }}
[02/14 12:56:03    143s] #@ End verbose flow_step implementation.postroute.block_finish
[02/14 12:56:06    145s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:56:06    145s] UM:           8.37              8                                      block_finish
[02/14 12:56:06    145s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/14 12:56:06    145s] The in-memory database contained RC information but was not saved. To save 
[02/14 12:56:06    145s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[02/14 12:56:06    145s] so it should only be saved when it is really desired.
[02/14 12:56:06    145s] #% Begin save design ... (date=02/14 12:56:06, mem=3261.9M)
[02/14 12:56:06    145s] % Begin Save ccopt configuration ... (date=02/14 12:56:06, mem=3261.9M)
[02/14 12:56:06    146s] % End Save ccopt configuration ... (date=02/14 12:56:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=3262.4M, current mem=3262.4M)
[02/14 12:56:06    146s] % Begin Save netlist data ... (date=02/14 12:56:06, mem=3262.4M)
[02/14 12:56:06    146s] Writing Binary DB to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/counter_16bit.v.bin in single-threaded mode...
[02/14 12:56:06    146s] % End Save netlist data ... (date=02/14 12:56:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=3262.4M, current mem=3262.4M)
[02/14 12:56:06    146s] Saving symbol-table file ...
[02/14 12:56:06    146s] Saving congestion map file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/counter_16bit.route.congmap.gz ...
[02/14 12:56:06    146s] % Begin Save AAE data ... (date=02/14 12:56:06, mem=3262.9M)
[02/14 12:56:06    146s] Saving AAE Data ...
[02/14 12:56:06    146s] % End Save AAE data ... (date=02/14 12:56:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=3262.9M, current mem=3262.9M)
[02/14 12:56:06    146s] Saving /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/scheduling_file.cts in /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3.dat/scheduling_file.cts
[02/14 12:56:06    146s] Saving preference file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/gui.pref.tcl ...
[02/14 12:56:07    146s] Saving mode setting ...
[02/14 12:56:07    146s] Saving root attributes to be loaded post write_db ...
[02/14 12:56:07    147s] **WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
[02/14 12:56:07    147s] Saving global file ...
[02/14 12:56:07    147s] Saving root attributes to be loaded previous write_db ...
[02/14 12:56:08    148s] % Begin Save floorplan data ... (date=02/14 12:56:08, mem=3259.7M)
[02/14 12:56:08    148s] Saving floorplan file ...
[02/14 12:56:08    148s] Convert 0 swires and 0 svias from compressed groups
[02/14 12:56:09    148s] % End Save floorplan data ... (date=02/14 12:56:08, total cpu=0:00:00.1, real=0:00:01.0, peak res=3260.3M, current mem=3260.3M)
[02/14 12:56:09    148s] Saving PG file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/counter_16bit.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:56:09 2026)
[02/14 12:56:09    148s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3260.3M) ***
[02/14 12:56:09    148s] *info - save blackBox cells to lef file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/counter_16bit.bbox.lef
[02/14 12:56:09    148s] Saving Drc markers ...
[02/14 12:56:09    148s] ... No Drc file written since there is no markers found.
[02/14 12:56:09    148s] % Begin Save placement data ... (date=02/14 12:56:09, mem=3260.3M)
[02/14 12:56:09    148s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/14 12:56:09    148s] Save Adaptive View Pruning View Names to Binary file
[02/14 12:56:09    148s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3261.1M) ***
[02/14 12:56:09    148s] % End Save placement data ... (date=02/14 12:56:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=3260.9M, current mem=3260.9M)
[02/14 12:56:09    148s] % Begin Save routing data ... (date=02/14 12:56:09, mem=3260.9M)
[02/14 12:56:09    148s] Saving route file ...
[02/14 12:56:09    148s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3261.9M) ***
[02/14 12:56:09    148s] % End Save routing data ... (date=02/14 12:56:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=3261.0M, current mem=3261.0M)
[02/14 12:56:09    148s] Saving property file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/counter_16bit.prop
[02/14 12:56:09    148s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3264.2M) ***
[02/14 12:56:09    148s] #Saving pin access data to file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/counter_16bit.apa ...
[02/14 12:56:09    148s] #
[02/14 12:56:09    148s] Saving preRoute extracted patterns in file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/counter_16bit.techData.gz' ...
[02/14 12:56:09    148s] Saving preRoute extraction data in directory '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postroute.enc_3/extraction/' ...
[02/14 12:56:09    148s] eee: Checksum of RC Grid density data=60
[02/14 12:56:10    148s] % Begin Save power constraints data ... (date=02/14 12:56:10, mem=3264.2M)
[02/14 12:56:10    148s] % End Save power constraints data ... (date=02/14 12:56:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=3264.2M, current mem=3264.2M)
[02/14 12:56:10    149s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[02/14 12:56:10    149s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[02/14 12:56:10    149s] Generated self-contained design postroute.enc_3
[02/14 12:56:10    149s] #% End save design ... (date=02/14 12:56:10, total cpu=0:00:03.4, real=0:00:04.0, peak res=3264.9M, current mem=3264.9M)
[02/14 12:56:10    149s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/14 12:56:10    149s] 
[02/14 12:56:10    149s] *** Summary of all messages that are not suppressed in this session:
[02/14 12:56:10    149s] Severity  ID               Count  Summary                                  
[02/14 12:56:10    149s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[02/14 12:56:10    149s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[02/14 12:56:10    149s] *** Message Summary: 3 warning(s), 0 error(s)
[02/14 12:56:10    149s] 
[02/14 12:56:11    149s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:56:11    149s] UM:*                                                                   write_db
[02/14 12:56:17    156s] #@ Begin verbose flow_step implementation.postroute.write_output_files
[02/14 12:56:17    156s] @@flow 2: write_stream -merge [get_flow_config std_cells]/gds/sky130_scl_9T.gds ./output/[get_db designs .name].gds
[02/14 12:56:17    156s] Parse flat map file 'streamOut.map'
[02/14 12:56:17    156s] Merge file: ../SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/gds/sky130_scl_9T.gds has version number: 5
[02/14 12:56:17    156s] Writing GDSII file ...
[02/14 12:56:17    156s] 	****** db unit per micron = 1000 ******
[02/14 12:56:17    156s] 	****** output gds2 file unit per micron = 1000 ******
[02/14 12:56:17    156s] 	****** unit scaling factor = 1 ******
[02/14 12:56:17    156s] Output for instance
[02/14 12:56:17    156s] Output for bump
[02/14 12:56:17    156s] Convert 0 swires and 0 svias from compressed groups
[02/14 12:56:17    156s] Convert 0 swires and 0 svias from compressed groups
[02/14 12:56:17    156s] Scanning GDS file ../SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/gds/sky130_scl_9T.gds to register cell name ......
[02/14 12:56:17    156s] Output for physical terminals
[02/14 12:56:17    156s] Output for logical terminals
[02/14 12:56:17    156s] Output for regular nets
[02/14 12:56:17    156s] Output for special nets and metal fills
[02/14 12:56:17    156s] Output for via structure generation total number 22
[02/14 12:56:17    156s] Statistics for GDS generated (version 5)
[02/14 12:56:17    156s] ----------------------------------------
[02/14 12:56:17    156s] Stream Out Layer Mapping Information:
[02/14 12:56:17    156s] GDS Layer Number          GDS Layer Name
[02/14 12:56:17    156s] ----------------------------------------
[02/14 12:56:17    156s]     107                             COMP
[02/14 12:56:17    156s]     108                          DIEAREA
[02/14 12:56:17    156s]     100                             met5
[02/14 12:56:17    156s]     98                              met5
[02/14 12:56:17    156s]     97                              met5
[02/14 12:56:17    156s]     95                              met5
[02/14 12:56:17    156s]     94                              met5
[02/14 12:56:17    156s]     93                              met5
[02/14 12:56:17    156s]     92                              met5
[02/14 12:56:17    156s]     91                              via4
[02/14 12:56:17    156s]     90                              via4
[02/14 12:56:17    156s]     99                              met5
[02/14 12:56:17    156s]     89                              via4
[02/14 12:56:17    156s]     88                              via4
[02/14 12:56:17    156s]     101                             met5
[02/14 12:56:17    156s]     87                              via4
[02/14 12:56:17    156s]     96                              met5
[02/14 12:56:17    156s]     86                              via4
[02/14 12:56:17    156s]     85                              via4
[02/14 12:56:17    156s]     79                              met4
[02/14 12:56:17    156s]     77                              met4
[02/14 12:56:17    156s]     76                              met4
[02/14 12:56:17    156s]     74                              met4
[02/14 12:56:17    156s]     73                              met4
[02/14 12:56:17    156s]     72                              met4
[02/14 12:56:17    156s]     32                              met2
[02/14 12:56:17    156s]     31                              met2
[02/14 12:56:17    156s]     58                              met3
[02/14 12:56:17    156s]     30                              met2
[02/14 12:56:17    156s]     29                              met2
[02/14 12:56:17    156s]     55                              met3
[02/14 12:56:17    156s]     28                               via
[02/14 12:56:17    156s]     1                               mcon
[02/14 12:56:17    156s]     27                               via
[02/14 12:56:17    156s]     25                               via
[02/14 12:56:17    156s]     16                              met1
[02/14 12:56:17    156s]     33                              met2
[02/14 12:56:17    156s]     23                               via
[02/14 12:56:17    156s]     14                              met1
[02/14 12:56:17    156s]     17                              met1
[02/14 12:56:17    156s]     3                               mcon
[02/14 12:56:17    156s]     53                              met3
[02/14 12:56:17    156s]     4                               mcon
[02/14 12:56:17    156s]     15                              met1
[02/14 12:56:17    156s]     5                               mcon
[02/14 12:56:17    156s]     51                              met3
[02/14 12:56:17    156s]     2                               mcon
[02/14 12:56:17    156s]     12                              met1
[02/14 12:56:17    156s]     6                               mcon
[02/14 12:56:17    156s]     56                              met3
[02/14 12:56:17    156s]     7                               mcon
[02/14 12:56:17    156s]     8                               met1
[02/14 12:56:17    156s]     34                              met2
[02/14 12:56:17    156s]     9                               met1
[02/14 12:56:17    156s]     26                               via
[02/14 12:56:17    156s]     36                              met2
[02/14 12:56:17    156s]     10                              met1
[02/14 12:56:17    156s]     37                              met2
[02/14 12:56:17    156s]     11                              met1
[02/14 12:56:17    156s]     24                               via
[02/14 12:56:17    156s]     38                              met2
[02/14 12:56:17    156s]     22                               via
[02/14 12:56:17    156s]     49                              via2
[02/14 12:56:17    156s]     13                              met1
[02/14 12:56:17    156s]     35                              met2
[02/14 12:56:17    156s]     43                              via2
[02/14 12:56:17    156s]     70                              via3
[02/14 12:56:17    156s]     59                              met3
[02/14 12:56:17    156s]     45                              via2
[02/14 12:56:17    156s]     46                              via2
[02/14 12:56:17    156s]     57                              met3
[02/14 12:56:17    156s]     47                              via2
[02/14 12:56:17    156s]     48                              via2
[02/14 12:56:17    156s]     50                              met3
[02/14 12:56:17    156s]     52                              met3
[02/14 12:56:17    156s]     44                              via2
[02/14 12:56:17    156s]     54                              met3
[02/14 12:56:17    156s]     64                              via3
[02/14 12:56:17    156s]     75                              met4
[02/14 12:56:17    156s]     65                              via3
[02/14 12:56:17    156s]     80                              met4
[02/14 12:56:17    156s]     66                              via3
[02/14 12:56:17    156s]     67                              via3
[02/14 12:56:17    156s]     78                              met4
[02/14 12:56:17    156s]     68                              via3
[02/14 12:56:17    156s]     69                              via3
[02/14 12:56:17    156s]     71                              met4
[02/14 12:56:17    156s]     105                             met5
[02/14 12:56:17    156s]     104                             met5
[02/14 12:56:17    156s]     103                             met5
[02/14 12:56:17    156s]     102                             met5
[02/14 12:56:17    156s]     84                              met4
[02/14 12:56:17    156s]     83                              met4
[02/14 12:56:17    156s]     82                              met4
[02/14 12:56:17    156s]     42                              met2
[02/14 12:56:17    156s]     41                              met2
[02/14 12:56:17    156s]     40                              met2
[02/14 12:56:17    156s]     39                              met2
[02/14 12:56:17    156s]     63                              met3
[02/14 12:56:17    156s]     61                              met3
[02/14 12:56:17    156s]     18                              met1
[02/14 12:56:17    156s]     19                              met1
[02/14 12:56:17    156s]     20                              met1
[02/14 12:56:17    156s]     21                              met1
[02/14 12:56:17    156s]     60                              met3
[02/14 12:56:17    156s]     62                              met3
[02/14 12:56:17    156s]     81                              met4
[02/14 12:56:17    156s] 
[02/14 12:56:17    156s] 
[02/14 12:56:17    156s] Stream Out Information Processed for GDS version 5:
[02/14 12:56:17    156s] Units: 1000 DBU
[02/14 12:56:17    156s] 
[02/14 12:56:17    156s] Object                             Count
[02/14 12:56:17    156s] ----------------------------------------
[02/14 12:56:17    156s] Instances                          10941
[02/14 12:56:17    156s] 
[02/14 12:56:17    156s] Ports/Pins                            19
[02/14 12:56:17    156s]     metal layer met2                   6
[02/14 12:56:17    156s]     metal layer met3                   5
[02/14 12:56:17    156s]     metal layer met4                   4
[02/14 12:56:17    156s]     metal layer met5                   4
[02/14 12:56:17    156s] 
[02/14 12:56:17    156s] Nets                                1358
[02/14 12:56:17    156s]     metal layer met1                 371
[02/14 12:56:17    156s]     metal layer met2                 742
[02/14 12:56:17    156s]     metal layer met3                 209
[02/14 12:56:17    156s]     metal layer met4                  32
[02/14 12:56:17    156s]     metal layer met5                   4
[02/14 12:56:17    156s] 
[02/14 12:56:17    156s]     Via Instances                    748
[02/14 12:56:17    156s] 
[02/14 12:56:17    156s] Special Nets                        1020
[02/14 12:56:17    156s]     metal layer met1                 903
[02/14 12:56:17    156s]     metal layer met4                  53
[02/14 12:56:17    156s]     metal layer met5                  64
[02/14 12:56:17    156s] 
[02/14 12:56:17    156s]     Via Instances                  20617
[02/14 12:56:17    156s] 
[02/14 12:56:17    156s] Metal Fills                            0
[02/14 12:56:17    156s] 
[02/14 12:56:17    156s]     Via Instances                      0
[02/14 12:56:17    156s] 
[02/14 12:56:17    156s] Metal FillOPCs                         0
[02/14 12:56:17    156s] 
[02/14 12:56:17    156s]     Via Instances                      0
[02/14 12:56:17    156s] 
[02/14 12:56:17    156s] Metal FillDRCs                         0
[02/14 12:56:17    156s] 
[02/14 12:56:17    156s]     Via Instances                      0
[02/14 12:56:17    156s] 
[02/14 12:56:17    156s] Text                                 214
[02/14 12:56:17    156s]     metal layer met1                  80
[02/14 12:56:17    156s]     metal layer met2                  99
[02/14 12:56:17    156s]     metal layer met3                  20
[02/14 12:56:17    156s]     metal layer met4                   7
[02/14 12:56:17    156s]     metal layer met5                   8
[02/14 12:56:17    156s] 
[02/14 12:56:17    156s] 
[02/14 12:56:17    156s] Blockages                              0
[02/14 12:56:17    156s] 
[02/14 12:56:17    156s] 
[02/14 12:56:17    156s] Custom Text                            0
[02/14 12:56:17    156s] 
[02/14 12:56:17    156s] 
[02/14 12:56:17    156s] Custom Box                             0
[02/14 12:56:17    156s] 
[02/14 12:56:17    156s] Trim Metal                             0
[02/14 12:56:17    156s] 
[02/14 12:56:17    156s] Merging GDS file ../SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/gds/sky130_scl_9T.gds ......
[02/14 12:56:17    156s] 	****** Merge file: ../SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/gds/sky130_scl_9T.gds has version number: 5.
[02/14 12:56:17    156s] 	****** Merge file: ../SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/gds/sky130_scl_9T.gds has units: 1000 per micron.
[02/14 12:56:17    156s] 	****** unit scaling factor = 1 ******
[02/14 12:56:17    156s] ######Streamout is finished!
[02/14 12:56:17    156s] @@flow 3: write_lef_abstract ./output/[get_db designs .name].lef
[02/14 12:56:17    156s] @@flow 4: redirect -variable views {report_analysis_views}
[02/14 12:56:17    156s] @flow 5: foreach {-> view} [regexp -all -inline {Analysis View:\s+(\S+)} $views] {
[02/14 12:56:17    156s]         set_analysis_view -dynamic $view -leakage $view -setup $view -hold $view
[02/14 12:56:17    156s]         write_timing_model ./output/[get_db designs .name]__${view}.lib -view $view -post_check
[02/14 12:56:17    156s]     }
[02/14 12:56:17    156s] The system is switching to MMMC mode. Existing timing, extraction and delay/sdf information from single mode will be reset. Please respecify spef for specific RC corners and/or sdf information for specific views.
[02/14 12:56:18    156s] Extraction setup Started for TopCell counter_16bit 
[02/14 12:56:18    156s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[02/14 12:56:18    156s] eee: __QRC_SADV_USE_LE__ is set 0
[02/14 12:56:18    156s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[02/14 12:56:18    156s] eee: Save / Restore of RC patterns enabled 
[02/14 12:56:18    156s] eee: Pattern data restore completed
[02/14 12:56:18    156s] Completed (cpu: 0:00:00.0 real: 0:00:00.0)
[02/14 12:56:18    156s] Set Shrink Factor to 1.00000
[02/14 12:56:18    156s] Summary of Active RC-Corners : 
[02/14 12:56:18    156s]  
[02/14 12:56:18    156s]  Analysis View: tt_v1.8_25C_Nominal_25_func
[02/14 12:56:18    156s]     RC-Corner Name        : Nominal_25C
[02/14 12:56:18    156s]     RC-Corner Index       : 0
[02/14 12:56:18    156s]     RC-Corner Temperature : 25 Celsius
[02/14 12:56:18    156s]     RC-Corner Cap Table   : ''
[02/14 12:56:18    156s]     RC-Corner PreRoute Res Factor         : 1
[02/14 12:56:18    156s]     RC-Corner PreRoute Cap Factor         : 1
[02/14 12:56:18    156s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/14 12:56:18    156s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/14 12:56:18    156s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/14 12:56:18    156s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/14 12:56:18    156s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/14 12:56:18    156s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[02/14 12:56:18    156s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[02/14 12:56:18    156s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[02/14 12:56:18    156s]     RC-Corner Technology file: '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/libs/mmmc/Nominal_25C/qrcTechFile'
[02/14 12:56:18    156s] Closing parasitic data file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/counter_16bit_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_Lf2dQu.rcdb.d/counter_16bit.rcdb.d': 193 access done (mem: 3208.785M)
[02/14 12:56:18    156s] set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
[02/14 12:56:18    156s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3271.7M, current mem=2887.8M)
[02/14 12:56:19    157s] Reading timing constraints file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/.mmmcvjKFBm/modes/func/func.sdc' ...
[02/14 12:56:19    157s] Current (total cpu=0:02:37, real=0:03:18, peak res=3457.7M, current mem=3190.8M)
[02/14 12:56:19    157s] counter_16bit
[02/14 12:56:19    157s] INFO (CTE): Constraints read successfully.
[02/14 12:56:19    157s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3202.2M, current mem=3202.2M)
[02/14 12:56:19    157s] Current (total cpu=0:02:37, real=0:03:18, peak res=3457.7M, current mem=3202.2M)
[02/14 12:56:19    157s] Reading latency file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/.mmmcvjKFBm/views/tt_v1.8_25C_Nominal_25_func/latency.sdc' ...
[02/14 12:56:19    157s] 
[02/14 12:56:19    157s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[02/14 12:56:19    157s] Summary for sequential cells identification: 
[02/14 12:56:19    157s]   Identified SBFF number: 16
[02/14 12:56:19    157s]   Identified MBFF number: 0
[02/14 12:56:19    157s]   Identified SB Latch number: 2
[02/14 12:56:19    157s]   Identified MB Latch number: 0
[02/14 12:56:19    157s]   Not identified SBFF number: 0
[02/14 12:56:19    157s]   Not identified MBFF number: 0
[02/14 12:56:19    157s]   Not identified SB Latch number: 0
[02/14 12:56:19    157s]   Not identified MB Latch number: 0
[02/14 12:56:19    157s]   Number of sequential cells which are not FFs: 1
[02/14 12:56:19    157s] Total number of combinational cells: 87
[02/14 12:56:19    157s] Total number of sequential cells: 19
[02/14 12:56:19    157s] Total number of tristate cells: 3
[02/14 12:56:19    157s] Total number of level shifter cells: 0
[02/14 12:56:19    157s] Total number of power gating cells: 0
[02/14 12:56:19    157s] Total number of isolation cells: 0
[02/14 12:56:19    157s] Total number of power switch cells: 0
[02/14 12:56:19    157s] Total number of pulse generator cells: 0
[02/14 12:56:19    157s] Total number of always on buffers: 0
[02/14 12:56:19    157s] Total number of retention cells: 0
[02/14 12:56:19    157s] Total number of physical cells: 0
[02/14 12:56:19    157s] List of usable buffers: CLKBUFX2 BUFX2[02/14 12:56:19    157s] 
[02/14 12:56:19    157s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
[02/14 12:56:19    157s] Total number of usable buffers: 7
[02/14 12:56:19    157s] List of unusable buffers:
[02/14 12:56:19    157s] Total number of unusable buffers: 0
[02/14 12:56:19    157s] List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
[02/14 12:56:19    157s] Total number of usable inverters: 9
[02/14 12:56:19    157s] List of unusable inverters:
[02/14 12:56:19    157s] Total number of unusable inverters: 0
[02/14 12:56:19    157s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
[02/14 12:56:19    157s] Total number of identified usable delay cells: 4
[02/14 12:56:19    157s] List of identified unusable delay cells:
[02/14 12:56:19    157s] Total number of identified unusable delay cells: 0
[02/14 12:56:19    157s] 
[02/14 12:56:19    157s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:56:19    157s] 
[02/14 12:56:19    157s] TimeStamp Deleting Cell Server End ...
[02/14 12:56:19    157s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=3202.6M, current mem=3202.6M)
[02/14 12:56:19    157s] 
[02/14 12:56:19    157s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:56:19    157s] Summary for sequential cells identification: 
[02/14 12:56:19    157s]   Identified SBFF number: 16
[02/14 12:56:19    157s]   Identified MBFF number: 0
[02/14 12:56:19    157s]   Identified SB Latch number: 2
[02/14 12:56:19    157s]   Identified MB Latch number: 0
[02/14 12:56:19    157s]   Not identified SBFF number: 0
[02/14 12:56:19    157s]   Not identified MBFF number: 0
[02/14 12:56:19    157s]   Not identified SB Latch number: 0
[02/14 12:56:19    157s]   Not identified MB Latch number: 0
[02/14 12:56:19    157s]   Number of sequential cells which are not FFs: 1
[02/14 12:56:19    157s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:56:19    157s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:56:19    157s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:56:19    157s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:56:19    157s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:56:19    157s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:56:19    157s] TLC MultiMap info (StdDelay):
[02/14 12:56:19    157s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:56:19    157s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:56:19    157s]  Setting StdDelay to: 37.6ps
[02/14 12:56:19    157s] 
[02/14 12:56:19    157s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:56:19    157s] 
[02/14 12:56:19    157s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:56:19    157s] 
[02/14 12:56:19    157s] TimeStamp Deleting Cell Server End ...
[02/14 12:56:20    158s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/14 12:56:20    158s] AAE_INFO: resetNetProps viewIdx 0 
[02/14 12:56:20    158s] Starting SI iteration 1 using Infinite Timing Windows
[02/14 12:56:20    158s] #################################################################################
[02/14 12:56:20    158s] # Design Stage: PostRoute
[02/14 12:56:20    158s] # Design Name: counter_16bit
[02/14 12:56:20    158s] # Design Mode: 130nm
[02/14 12:56:20    158s] # Analysis Mode: MMMC OCV 
[02/14 12:56:20    158s] # Parasitics Mode: SPEF/RCDB 
[02/14 12:56:20    158s] # Signoff Settings: SI On 
[02/14 12:56:20    158s] #################################################################################
[02/14 12:56:20    158s] Setting infinite Tws ...
[02/14 12:56:20    158s] AAE_INFO: 1 threads acquired from CTE.
[02/14 12:56:20    158s] First Iteration Infinite Tw... 
[02/14 12:56:20    158s] Topological Sorting (REAL = 0:00:00.0, MEM = 3204.0M, InitMEM = 3203.8M)
[02/14 12:56:20    158s] Start delay calculation (fullDC) (1 T). (MEM=3203.96)
[02/14 12:56:20    158s] End AAE Lib Interpolated Model. (MEM=3211.949219 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:56:20    158s] Total number of fetched objects 203
[02/14 12:56:20    158s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:56:20    158s] AAE_INFO-618: Total number of nets in the design is 205,  100.0 percent of the nets selected for SI analysis
[02/14 12:56:20    158s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:56:20    158s] End delay calculation. (MEM=3218.78 CPU=0:00:00.1 REAL=0:00:00.0)
[02/14 12:56:20    158s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3218.7M) ***
[02/14 12:56:20    158s] End delay calculation (fullDC). (MEM=3218.78 CPU=0:00:00.1 REAL=0:00:00.0)
[02/14 12:56:20    158s] Save waveform /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1_ece-rschsrv.ece.gatech.edu_dkhalil8_WclwlI/.AAE_OS3KtD/.AAE_93627_bef74e88-62f4-4e2c-82ab-ab076ab004c1/waveform.data...
[02/14 12:56:21    158s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3218.7M)
[02/14 12:56:21    158s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/14 12:56:21    158s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3218.7M)
[02/14 12:56:21    158s] Starting SI iteration 2
[02/14 12:56:21    158s] Start delay calculation (fullDC) (1 T). (MEM=3209.95)
[02/14 12:56:21    158s] End AAE Lib Interpolated Model. (MEM=3209.949219 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:56:21    158s] Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Skipped = 6. 
[02/14 12:56:21    158s] Glitch Analysis: View tt_v1.8_25C_Nominal_25_func -- Total Number of Nets Analyzed = 203. 
[02/14 12:56:21    158s] Total number of fetched objects 203
[02/14 12:56:21    158s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:56:21    158s] AAE_INFO-618: Total number of nets in the design is 205,  7.8 percent of the nets selected for SI analysis
[02/14 12:56:21    158s] End delay calculation. (MEM=3212.69 CPU=0:00:00.0 REAL=0:00:00.0)
[02/14 12:56:21    158s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3208.7M) ***
[02/14 12:56:21    158s] End delay calculation (fullDC). (MEM=3212.69 CPU=0:00:00.0 REAL=0:00:00.0)
[02/14 12:56:24    161s] ***********************************************************
[02/14 12:56:24    161s] * Valus version 25.11-s013_1                              *
[02/14 12:56:24    161s] * Copyright (c) Cadence Design Systems, Inc. 1996 - 2015. *
[02/14 12:56:24    161s] * All rights reserved.                                    *
[02/14 12:56:24    161s] ***********************************************************
[02/14 12:56:24    161s] 
[02/14 12:56:24    161s] Validating ./output/counter_16bit__tt_v1.8_25C_Nominal_25_func.lib ... 
[02/14 12:56:24    161s] 
[02/14 12:56:24    161s] 
[02/14 12:56:24    161s] 
[02/14 12:56:24    161s]  Info
[02/14 12:56:24    161s]         Number of Error Messages: 0
[02/14 12:56:24    161s]         Number of Warning Messages: 0
[02/14 12:56:24    161s] 
[02/14 12:56:24    161s] --- Ending "Valus Library Validation Solution" ---
[02/14 12:56:24    161s] TAMODEL Cpu User Time =    2.2 sec
[02/14 12:56:24    161s] TAMODEL Memory Usage  =    0.0 MB
[02/14 12:56:24    161s] Ending "etm_extraction" (total cpu=0:00:02.8, real=0:00:04.0, peak res=3210.8M, current mem=3210.8M)
[02/14 12:56:24    161s] Ending "etm_generation" (total cpu=0:00:03.9, real=0:00:05.0, peak res=3210.8M, current mem=3184.4M)
[02/14 12:56:24    161s] #@ End verbose flow_step implementation.postroute.write_output_files
[02/14 12:56:26    163s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:56:26    163s] UM:          12.84             15                                      write_output_files
[02/14 12:56:33    169s] #@ Begin verbose flow_step implementation.postroute.write_output_screenshot
[02/14 12:56:33    169s] @flow 2: set inputstring [get_db flow_starting_db]
[02/14 12:56:33    169s] @flow 3: set stepname [lindex $inputstring [expr {[llength stepname]}]]
[02/14 12:56:33    169s] @flow 4: set filename [file tail $stepname]
[02/14 12:56:33    169s] @flow 5: set rootname [file rootname $filename]
[02/14 12:56:33    169s] @flow 6: set outfile "./output/screenshots/${rootname}.gif"
[02/14 12:56:33    169s] @flow 7: # Define the directory name
[02/14 12:56:33    169s] @flow 8: set dirName "output/screenshots"
[02/14 12:56:33    169s] @flow 10: # Check if the directory exists
[02/14 12:56:33    169s] @flow 11: if {![file exists $dirName]} {...
[02/14 12:56:33    169s] @flow 15: } else {
[02/14 12:56:33    169s] @flow 16: puts "Directory '$dirName' already exists."
[02/14 12:56:33    169s] Directory 'output/screenshots' already exists.
[02/14 12:56:33    169s] @flow 17: }
[02/14 12:56:33    170s] @@flow 18: write_to_gif $outfile
[02/14 12:56:33    170s] #@ End verbose flow_step implementation.postroute.write_output_screenshot
[02/14 12:56:35    172s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:56:35    172s] UM:           8.72              8                                      write_output_screenshot
[02/14 12:56:41    178s] #@ Begin verbose flow_step implementation.postroute.schedule_postroute_report_postroute
[02/14 12:56:41    178s] @@flow 2: schedule_flow -flow report_postroute -include_in_metrics
[02/14 12:56:41    178s] #@ End verbose flow_step implementation.postroute.schedule_postroute_report_postroute
[02/14 12:56:48    185s] #@ Begin verbose flow_step implementation.postroute.innovus_to_tempus
[02/14 12:56:48    185s] @flow 2: apply {{} {
[02/14 12:56:48    185s]     #- initialize sta analysis_views
[02/14 12:56:48    185s]     if {([get_feature -obj flow:sta setup_views] ne "") || ([get_feature -obj flow:sta hold_views] ne "")} {
[02/14 12:56:48    185s]       set cmd "set_analysis_view"
[02/14 12:56:48    185s]       if {[get_feature -obj flow:sta setup_views] ne ""} {
[02/14 12:56:48    185s]         set cmd "$cmd -setup [list [get_db analysis_views [get_feature -obj flow:sta setup_views]]]"
[02/14 12:56:48    185s]       } else {
[02/14 12:56:48    185s]         set cmd "$cmd -setup [list [get_db analysis_views -if .is_setup]]"
[02/14 12:56:48    185s]       }
[02/14 12:56:48    185s]       if {[get_feature -obj flow:sta hold_views] ne ""} {
[02/14 12:56:48    185s]         set cmd "$cmd -hold [list [get_db analysis_views [get_feature -obj flow:sta hold_views]]]"
[02/14 12:56:48    185s]       } else {
[02/14 12:56:48    185s]         set cmd "$cmd -hold [list [get_db analysis_views -if .is_hold]]"
[02/14 12:56:48    185s]       }
[02/14 12:56:48    185s]       eval "$cmd -leakage [get_db analysis_views -if .is_leakage] -dynamic [get_db analysis_views -if .is_dynamic]"
[02/14 12:56:48    185s]     }
[02/14 12:56:48    185s]     #- write design and library information
[02/14 12:56:48    185s]     if {[get_db flow_branch] ne ""} {
[02/14 12:56:48    185s]       set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
[02/14 12:56:48    185s]     } else {
[02/14 12:56:48    185s]       set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
[02/14 12:56:48    185s]     }
[02/14 12:56:48    185s]     if {[llength [get_db -u rc_corners .cap_table_file]] > 0} {
[02/14 12:56:48    185s]       write_design -tempus -signoff_eco $out_dir
[02/14 12:56:48    185s]     } else {
[02/14 12:56:48    185s]       write_design -tempus $out_dir
[02/14 12:56:48    185s]     }
[02/14 12:56:48    185s]   
[02/14 12:56:48    185s]     #- write init_design sequence for STA flow
[02/14 12:56:48    185s]     set FH [open [file join $out_dir init_sta.tcl] w]
[02/14 12:56:48    185s]     puts $FH {#dataVar is dir where this script is found}
[02/14 12:56:48    185s]     puts $FH {set dataVar [file dirname [file normalize [info script]]]}
[02/14 12:56:48    185s]     if {![string is space [get_flow_config -quiet init_physical_files oa_ref_libs]]} {
[02/14 12:56:48    185s]       puts $FH "cd [get_db flow_startup_directory]"
[02/14 12:56:48    185s]     }
[02/14 12:56:48    185s]     puts $FH "source -quiet [file join  \$dataVar [get_db current_design .name].tempus_setup.tcl]"
[02/14 12:56:48    185s]     if {![string is space [get_flow_config -quiet init_physical_files oa_ref_libs]]} {
[02/14 12:56:48    185s]       puts $FH "cd \[get_db flow_working_directory\]"
[02/14 12:56:48    185s]     }
[02/14 12:56:48    185s]     puts $FH "set_db flow_report_name [get_db flow_report_name]"
[02/14 12:56:48    185s]     puts $FH "set_db flow_spef_directory [get_db flow_spef_directory]"
[02/14 12:56:48    185s]     close $FH
[02/14 12:56:48    185s]   }}
[02/14 12:56:48    185s] Writing Netlist "dbs/postroute/counter_16bit.v.gz" ...
[02/14 12:56:49    185s] No power domain defined, nothing done.
[02/14 12:56:50    186s] #@ End verbose flow_step implementation.postroute.innovus_to_tempus
[02/14 12:56:51    187s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:56:51    187s] UM:          15.34             15                                      innovus_to_tempus
[02/14 12:56:57    193s] #@ Begin verbose flow_step implementation.postroute.innovus_to_quantus
[02/14 12:56:57    193s] @flow 2: apply {{} {
[02/14 12:56:57    193s]     #- determine required rc_corners
[02/14 12:56:57    193s]     set setup_views {}
[02/14 12:56:57    193s]     set hold_views {}
[02/14 12:56:57    193s]     set leakage_views {}
[02/14 12:56:57    193s]     set dynamic_views {}
[02/14 12:56:57    193s]   
[02/14 12:56:57    193s]     if {([get_feature -obj flow:sta setup_views] ne "")} {
[02/14 12:56:57    193s]       lappend setup_views [get_feature -obj flow:sta setup_views]
[02/14 12:56:57    193s]     } else {
[02/14 12:56:57    193s]       lappend setup_views [get_db [get_db analysis_views -if .is_setup] .name]
[02/14 12:56:57    193s]     }
[02/14 12:56:57    193s]     if {([get_feature -obj flow:sta hold_views] ne "")} {
[02/14 12:56:57    193s]       lappend hold_views [get_feature -obj flow:sta hold_views]
[02/14 12:56:57    193s]     } else {
[02/14 12:56:57    193s]       lappend hold_views [get_db [get_db analysis_views -if .is_hold] .name]
[02/14 12:56:57    193s]     }
[02/14 12:56:57    193s]     if {([get_feature -obj flow:sta leakage_view] ne "")} {
[02/14 12:56:57    193s]       lappend leakage_views [get_feature -obj flow:sta leakage_view]
[02/14 12:56:57    193s]     } else {
[02/14 12:56:57    193s]       lappend leakage_views [get_db [get_db analysis_views -if .is_leakage] .name]
[02/14 12:56:57    193s]     }
[02/14 12:56:57    193s]     if {([get_feature -obj flow:sta dynamic_view] ne "")} {
[02/14 12:56:57    193s]       lappend dynamic_views [get_feature -obj flow:sta dynamic_view]
[02/14 12:56:57    193s]     } else {
[02/14 12:56:57    193s]       lappend dynamic_views [get_db [get_db analysis_views -if .is_dynamic] .name]
[02/14 12:56:57    193s]     }
[02/14 12:56:57    193s]   if {[get_feature report_static_ir]} {
[02/14 12:56:57    193s]       if {([get_feature -obj flow:ir_static setup_views] ne "")} {
[02/14 12:56:57    193s]         lappend setup_views [get_feature -obj flow:ir_static setup_views]
[02/14 12:56:57    193s]       } else {
[02/14 12:56:57    193s]         lappend setup_views [get_db [get_db analysis_views -if .is_setup] .name]
[02/14 12:56:57    193s]       }
[02/14 12:56:57    193s]       if {([get_feature -obj flow:ir_static hold_views] ne "")} {
[02/14 12:56:57    193s]         lappend hold_views [get_feature -obj flow:ir_static hold_views]
[02/14 12:56:57    193s]       } else {
[02/14 12:56:57    193s]         lappend hold_views [get_db [get_db analysis_views -if .is_hold] .name]
[02/14 12:56:57    193s]       }
[02/14 12:56:57    193s]       if {([get_feature -obj flow:ir_static leakage_view] ne "")} {
[02/14 12:56:57    193s]         lappend leakage_views [get_feature -obj flow:ir_static leakage_view]
[02/14 12:56:57    193s]       } else {
[02/14 12:56:57    193s]         lappend leakage_views [get_db [get_db analysis_views -if .is_leakage] .name]
[02/14 12:56:57    193s]       }
[02/14 12:56:57    193s]       if {([get_feature -obj flow:ir_static dynamic_view] ne "")} {
[02/14 12:56:57    193s]         lappend dynamic_views [get_feature -obj flow:ir_static dynamic_view]
[02/14 12:56:57    193s]       } else {
[02/14 12:56:57    193s]         lappend dynamic_views [get_db [get_db analysis_views -if .is_dynamic] .name]
[02/14 12:56:57    193s]       }
[02/14 12:56:57    193s]   }
[02/14 12:56:57    193s]   if {[get_feature report_dynamic_ir]} {
[02/14 12:56:57    193s]       if {([get_feature -obj flow:ir_dynamic setup_views] ne "")} {
[02/14 12:56:57    193s]         lappend setup_views [get_feature -obj flow:ir_dynamic setup_views]
[02/14 12:56:57    193s]       } else {
[02/14 12:56:57    193s]         lappend setup_views [get_db [get_db analysis_views -if .is_setup] .name]
[02/14 12:56:57    193s]       }
[02/14 12:56:57    193s]       if {([get_feature -obj flow:ir_dynamic hold_views] ne "")} {
[02/14 12:56:57    193s]         lappend hold_views [get_feature -obj flow:ir_dynamic hold_views]
[02/14 12:56:57    193s]       } else {
[02/14 12:56:57    193s]         lappend hold_views [get_db [get_db analysis_views -if .is_hold] .name]
[02/14 12:56:57    193s]       }
[02/14 12:56:57    193s]       if {([get_feature -obj flow:ir_dynamic leakage_view] ne "")} {
[02/14 12:56:57    193s]         lappend leakage_views [get_feature -obj flow:ir_dynamic leakage_view]
[02/14 12:56:57    193s]       } else {
[02/14 12:56:57    193s]         lappend leakage_views [get_db [get_db analysis_views -if .is_leakage] .name]
[02/14 12:56:57    193s]       }
[02/14 12:56:57    193s]       if {([get_feature -obj flow:ir_dynamic dynamic_view] ne "")} {
[02/14 12:56:57    193s]         lappend dynamic_views [get_feature -obj flow:ir_dynamic dynamic_view]
[02/14 12:56:57    193s]       } else {
[02/14 12:56:57    193s]         lappend dynamic_views [get_db [get_db analysis_views -if .is_dynamic] .name]
[02/14 12:56:57    193s]       }
[02/14 12:56:57    193s]   }
[02/14 12:56:57    193s]   
[02/14 12:56:57    193s]     #- create output location
[02/14 12:56:57    193s]     if {![file exists [get_db flow_spef_directory]]} {
[02/14 12:56:57    193s]       file mkdir [get_db flow_spef_directory]
[02/14 12:56:57    193s]     }
[02/14 12:56:57    193s]   
[02/14 12:56:57    193s]     #- write extraction command file
[02/14 12:56:57    193s]     set views [get_db -u analysis_views [join "$setup_views $hold_views $leakage_views $dynamic_views"]]
[02/14 12:56:57    193s]     set corners [lsort -u [concat [get_db -u $views .delay_corner.late_rc_corner]  [get_db -u $views .delay_corner.early_rc_corner]]]
[02/14 12:56:57    193s]   
[02/14 12:56:57    193s]     if {$corners ne ""} {
[02/14 12:56:57    193s]       write_extraction_spec -out_dir [get_db flow_spef_directory] -rc_corners $corners
[02/14 12:56:57    193s]     } else {
[02/14 12:56:57    193s]       write_extraction_spec -out_dir [get_db flow_spef_directory]
[02/14 12:56:57    193s]     }
[02/14 12:56:57    193s]     if {[get_db extract_rc_qrc_run_mode] eq "sequential"} {
[02/14 12:56:57    193s]       foreach file [glob -directory . qrc.cmd*] {
[02/14 12:56:57    193s]         file rename -force $file [file join [get_db flow_spef_directory] $file]
[02/14 12:56:57    193s]       }
[02/14 12:56:57    193s]     } else {
[02/14 12:56:57    193s]       file rename -force qrc.cmd [file join [get_db flow_spef_directory] qrc.cmd]
[02/14 12:56:57    193s]     }
[02/14 12:56:57    193s]   }}
[02/14 12:56:58    193s] Command file qrc.cmd for Quantus QRC extraction is generated in current directory.
[02/14 12:56:58    193s] #@ End verbose flow_step implementation.postroute.innovus_to_quantus
[02/14 12:57:00    195s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:57:00    195s] UM:           8.21              8                                      innovus_to_quantus
[02/14 12:57:07    202s] 
[02/14 12:57:07    202s] Program version = 25.11-s102_1
[02/14 12:57:07    202s] Working directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design
[02/14 12:57:07    202s] Databases directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs
[02/14 12:57:07    202s] Starting time = Feb 14, 2026 12:53:47
[02/14 12:57:07    202s] Ending time = Feb 14, 2026 12:57:07
[02/14 12:57:07    202s] 
[02/14 12:57:07    202s] Run Flow Summary
[02/14 12:57:07    202s] ---------------------
[02/14 12:57:07    202s] 
[02/14 12:57:07    202s] Steps run:  implementation.postroute.block_start implementation.postroute.init_innovus.init_innovus_yaml implementation.postroute.init_innovus.init_innovus_user implementation.postroute.run_opt_postroute implementation.postroute.remove_blockages_halos implementation.postroute.fix_antenna implementation.postroute.fix_drc implementation.postroute.block_finish implementation.postroute.write_output_files implementation.postroute.write_output_screenshot implementation.postroute.schedule_postroute_report_postroute implementation.postroute.innovus_to_tempus implementation.postroute.innovus_to_quantus
[02/14 12:57:07    202s] 
[02/14 12:57:07    202s] Step status:
[02/14 12:57:07    202s]      implementation.postroute.block_start                                 success
[02/14 12:57:07    202s]      implementation.postroute.init_innovus.init_innovus_yaml              success
[02/14 12:57:07    202s]      implementation.postroute.init_innovus.init_innovus_user              success
[02/14 12:57:07    202s]      implementation.postroute.run_opt_postroute                           success
[02/14 12:57:07    202s]      implementation.postroute.remove_blockages_halos                      success
[02/14 12:57:07    202s]      implementation.postroute.fix_antenna                                 success
[02/14 12:57:07    202s]      implementation.postroute.fix_drc                                     success
[02/14 12:57:07    202s]      implementation.postroute.block_finish                                success
[02/14 12:57:07    202s]      implementation.postroute.write_output_files                          success
[02/14 12:57:07    202s]      implementation.postroute.write_output_screenshot                     success
[02/14 12:57:07    202s]      implementation.postroute.schedule_postroute_report_postroute         success
[02/14 12:57:07    202s]      implementation.postroute.innovus_to_tempus                           success
[02/14 12:57:07    202s]      implementation.postroute.innovus_to_quantus                          success
[02/14 12:57:07    202s] 
[02/14 12:57:07    202s]  ---------------------------------------------------------------------------------------------------- 
[02/14 12:57:07    202s] | Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
[02/14 12:57:07    202s] |-------------+------------------+-------------------+-----------------------+-----------------------|
[02/14 12:57:07    202s] | syn_generic | 0:02:19          | 0:02:35           |                    -5 |                -0.413 |
[02/14 12:57:07    202s] | syn_map     | 0:01:50          | 0:02:01           |                    -4 |                -0.297 |
[02/14 12:57:07    202s] | syn_opt     | 0:02:07          | 0:02:17           |                    -3 |                -0.233 |
[02/14 12:57:07    202s] | floorplan   | 0:02:25          | 0:02:31           |                       |                       |
[02/14 12:57:07    202s] | prects      | 0:03:54          | 0:04:44           |                    -1 |                -0.086 |
[02/14 12:57:07    202s] | cts         | 0:03:47          | 0:04:31           |                    -1 |                -0.098 |
[02/14 12:57:07    202s] | postcts     | 0:01:29          | 0:01:33           |                    -1 |                -0.095 |
[02/14 12:57:07    202s] | route       | 0:01:51          | 0:01:52           |                       |                       |
[02/14 12:57:07    202s] | postroute   | 0:03:10          | 0:03:47           |                    -1 |                -0.092 |
[02/14 12:57:07    202s]  ---------------------------------------------------------------------------------------------------- 
[02/14 12:57:07    202s] 
[02/14 12:57:07    202s] *** Summary of all messages that are not suppressed in this session:
[02/14 12:57:07    202s] Severity  ID               Count  Summary                                  
[02/14 12:57:07    202s] WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/14 12:57:07    202s] WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
[02/14 12:57:07    202s] WARNING   IMPFP-6001           1  NO matching routing blockage found. Noth...
[02/14 12:57:07    202s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[02/14 12:57:07    202s] WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
[02/14 12:57:07    202s] WARNING   IMPDB-6501           3  "set_db design_process_node" will be obs...
[02/14 12:57:07    202s] WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
[02/14 12:57:07    202s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[02/14 12:57:07    202s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[02/14 12:57:07    202s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[02/14 12:57:07    202s] WARNING   IMPCCOPT-2427        2  The cts_target_maximum_transition_time %...
[02/14 12:57:07    202s] WARNING   NREX-102            12  Net %s is not extracted due to %s. The r...
[02/14 12:57:07    202s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[02/14 12:57:07    202s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[02/14 12:57:07    202s] WARNING   TCLCMD-578           1  '%s' option may significantly degrade mo...
[02/14 12:57:07    202s] WARNING   TCLCMD-579           1  '%s' option is obsolete. Use '%s' option 
[02/14 12:57:07    202s] *** Message Summary: 170 warning(s), 0 error(s)
[02/14 12:57:07    202s] 
[02/14 12:57:07    202s] 
[02/14 12:57:07    202s] *** Memory Usage v#1 (Current mem = 3393.961M, initial mem = 944.594M) ***
[02/14 12:57:07    202s] --- Ending "Innovus" (totcpu=0:03:23, real=0:04:06, mem=3394.0M) ---
