{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 18 16:37:11 2015 " "Info: Processing started: Wed Nov 18 16:37:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off GreenScreen -c GreenScreen --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off GreenScreen -c GreenScreen --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "iCLK_50 " "Info: Assuming node \"iCLK_50\" is an undefined clock" {  } { { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 179 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "iCLK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 register vga_controller:vga\|V_Cont\[11\] register vga_controller:vga\|outVGA_R\[0\] 4.473 ns " "Info: Slack time is 4.473 ns for clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" between source register \"vga_controller:vga\|V_Cont\[11\]\" and destination register \"vga_controller:vga\|outVGA_R\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "208.94 MHz 4.786 ns " "Info: Fmax is 208.94 MHz (period= 4.786 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.116 ns + Largest register register " "Info: + Largest register to register requirement is 9.116 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "9.259 ns + " "Info: + Setup relationship between source and destination is 9.259 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.631 ns " "Info: + Latch edge is 6.631 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_pll:u6\|altpll:altpll_component\|_clk0 9.259 ns -2.628 ns  50 " "Info: Clock period of Destination clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.628 ns " "Info: - Launch edge is -2.628 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_pll:u6\|altpll:altpll_component\|_clk0 9.259 ns -2.628 ns  50 " "Info: Clock period of Source clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.071 ns + Largest " "Info: + Largest clock skew is 0.071 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 destination 2.821 ns + Shortest register " "Info: + Shortest clock path from clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" to destination register is 2.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.000 ns) 1.038 ns vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 52 " "Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 52; COMB Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.537 ns) 2.821 ns vga_controller:vga\|outVGA_R\[0\] 3 REG LCFF_X57_Y50_N17 1 " "Info: 3: + IC(1.246 ns) + CELL(0.537 ns) = 2.821 ns; Loc. = LCFF_X57_Y50_N17; Fanout = 1; REG Node = 'vga_controller:vga\|outVGA_R\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|outVGA_R[0] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.04 % ) " "Info: Total cell delay = 0.537 ns ( 19.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.284 ns ( 80.96 % ) " "Info: Total interconnect delay = 2.284 ns ( 80.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|outVGA_R[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.821 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|outVGA_R[0] {} } { 0.000ns 1.038ns 1.246ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 source 2.750 ns - Longest register " "Info: - Longest clock path from clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" to source register is 2.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.000 ns) 1.038 ns vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 52 " "Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 52; COMB Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.537 ns) 2.750 ns vga_controller:vga\|V_Cont\[11\] 3 REG LCFF_X60_Y37_N27 5 " "Info: 3: + IC(1.175 ns) + CELL(0.537 ns) = 2.750 ns; Loc. = LCFF_X60_Y37_N27; Fanout = 5; REG Node = 'vga_controller:vga\|V_Cont\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|V_Cont[11] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.53 % ) " "Info: Total cell delay = 0.537 ns ( 19.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.213 ns ( 80.47 % ) " "Info: Total interconnect delay = 2.213 ns ( 80.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|V_Cont[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|V_Cont[11] {} } { 0.000ns 1.038ns 1.175ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|outVGA_R[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.821 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|outVGA_R[0] {} } { 0.000ns 1.038ns 1.246ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|V_Cont[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|V_Cont[11] {} } { 0.000ns 1.038ns 1.175ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 147 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 85 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|outVGA_R[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.821 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|outVGA_R[0] {} } { 0.000ns 1.038ns 1.246ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|V_Cont[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|V_Cont[11] {} } { 0.000ns 1.038ns 1.175ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.643 ns - Longest register register " "Info: - Longest register to register delay is 4.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_controller:vga\|V_Cont\[11\] 1 REG LCFF_X60_Y37_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y37_N27; Fanout = 5; REG Node = 'vga_controller:vga\|V_Cont\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_controller:vga|V_Cont[11] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.398 ns) 1.200 ns vga_controller:vga\|mVGA_R~1 2 COMB LCCOMB_X63_Y37_N16 1 " "Info: 2: + IC(0.802 ns) + CELL(0.398 ns) = 1.200 ns; Loc. = LCCOMB_X63_Y37_N16; Fanout = 1; COMB Node = 'vga_controller:vga\|mVGA_R~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { vga_controller:vga|V_Cont[11] vga_controller:vga|mVGA_R~1 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.410 ns) 2.836 ns vga_controller:vga\|mVGA_R~3 3 COMB LCCOMB_X61_Y37_N0 20 " "Info: 3: + IC(1.226 ns) + CELL(0.410 ns) = 2.836 ns; Loc. = LCCOMB_X61_Y37_N0; Fanout = 20; COMB Node = 'vga_controller:vga\|mVGA_R~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { vga_controller:vga|mVGA_R~1 vga_controller:vga|mVGA_R~3 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.149 ns) 4.559 ns vga_controller:vga\|outVGA_R\[0\]~feeder 4 COMB LCCOMB_X57_Y50_N16 1 " "Info: 4: + IC(1.574 ns) + CELL(0.149 ns) = 4.559 ns; Loc. = LCCOMB_X57_Y50_N16; Fanout = 1; COMB Node = 'vga_controller:vga\|outVGA_R\[0\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { vga_controller:vga|mVGA_R~3 vga_controller:vga|outVGA_R[0]~feeder } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.643 ns vga_controller:vga\|outVGA_R\[0\] 5 REG LCFF_X57_Y50_N17 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 4.643 ns; Loc. = LCFF_X57_Y50_N17; Fanout = 1; REG Node = 'vga_controller:vga\|outVGA_R\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_controller:vga|outVGA_R[0]~feeder vga_controller:vga|outVGA_R[0] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.041 ns ( 22.42 % ) " "Info: Total cell delay = 1.041 ns ( 22.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.602 ns ( 77.58 % ) " "Info: Total interconnect delay = 3.602 ns ( 77.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.643 ns" { vga_controller:vga|V_Cont[11] vga_controller:vga|mVGA_R~1 vga_controller:vga|mVGA_R~3 vga_controller:vga|outVGA_R[0]~feeder vga_controller:vga|outVGA_R[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.643 ns" { vga_controller:vga|V_Cont[11] {} vga_controller:vga|mVGA_R~1 {} vga_controller:vga|mVGA_R~3 {} vga_controller:vga|outVGA_R[0]~feeder {} vga_controller:vga|outVGA_R[0] {} } { 0.000ns 0.802ns 1.226ns 1.574ns 0.000ns } { 0.000ns 0.398ns 0.410ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|outVGA_R[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.821 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|outVGA_R[0] {} } { 0.000ns 1.038ns 1.246ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|V_Cont[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|V_Cont[11] {} } { 0.000ns 1.038ns 1.175ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.643 ns" { vga_controller:vga|V_Cont[11] vga_controller:vga|mVGA_R~1 vga_controller:vga|mVGA_R~3 vga_controller:vga|outVGA_R[0]~feeder vga_controller:vga|outVGA_R[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.643 ns" { vga_controller:vga|V_Cont[11] {} vga_controller:vga|mVGA_R~1 {} vga_controller:vga|mVGA_R~3 {} vga_controller:vga|outVGA_R[0]~feeder {} vga_controller:vga|outVGA_R[0] {} } { 0.000ns 0.802ns 1.226ns 1.574ns 0.000ns } { 0.000ns 0.398ns 0.410ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "iTD1_CLK27 " "Info: No valid register-to-register data paths exist for clock \"iTD1_CLK27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "iCLK_50 register ResetDelay:u2\|Cont\[4\] register ResetDelay:u2\|Cont\[14\] 240.1 MHz 4.165 ns Internal " "Info: Clock \"iCLK_50\" has Internal fmax of 240.1 MHz between source register \"ResetDelay:u2\|Cont\[4\]\" and destination register \"ResetDelay:u2\|Cont\[14\]\" (period= 4.165 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.951 ns + Longest register register " "Info: + Longest register to register delay is 3.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ResetDelay:u2\|Cont\[4\] 1 REG LCFF_X41_Y23_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y23_N9; Fanout = 3; REG Node = 'ResetDelay:u2\|Cont\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ResetDelay:u2|Cont[4] } "NODE_NAME" } } { "verilog/ResetDelay.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/ResetDelay.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.393 ns) 1.108 ns ResetDelay:u2\|Equal0~5 2 COMB LCCOMB_X42_Y23_N2 1 " "Info: 2: + IC(0.715 ns) + CELL(0.393 ns) = 1.108 ns; Loc. = LCCOMB_X42_Y23_N2; Fanout = 1; COMB Node = 'ResetDelay:u2\|Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { ResetDelay:u2|Cont[4] ResetDelay:u2|Equal0~5 } "NODE_NAME" } } { "verilog/ResetDelay.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/ResetDelay.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.275 ns) 1.821 ns ResetDelay:u2\|Equal0~8 3 COMB LCCOMB_X42_Y23_N16 4 " "Info: 3: + IC(0.438 ns) + CELL(0.275 ns) = 1.821 ns; Loc. = LCCOMB_X42_Y23_N16; Fanout = 4; COMB Node = 'ResetDelay:u2\|Equal0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.713 ns" { ResetDelay:u2|Equal0~5 ResetDelay:u2|Equal0~8 } "NODE_NAME" } } { "verilog/ResetDelay.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/ResetDelay.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.275 ns) 2.573 ns ResetDelay:u2\|Equal0~12 4 COMB LCCOMB_X42_Y22_N16 32 " "Info: 4: + IC(0.477 ns) + CELL(0.275 ns) = 2.573 ns; Loc. = LCCOMB_X42_Y22_N16; Fanout = 32; COMB Node = 'ResetDelay:u2\|Equal0~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { ResetDelay:u2|Equal0~8 ResetDelay:u2|Equal0~12 } "NODE_NAME" } } { "verilog/ResetDelay.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/ResetDelay.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.660 ns) 3.951 ns ResetDelay:u2\|Cont\[14\] 5 REG LCFF_X41_Y23_N29 3 " "Info: 5: + IC(0.718 ns) + CELL(0.660 ns) = 3.951 ns; Loc. = LCFF_X41_Y23_N29; Fanout = 3; REG Node = 'ResetDelay:u2\|Cont\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { ResetDelay:u2|Equal0~12 ResetDelay:u2|Cont[14] } "NODE_NAME" } } { "verilog/ResetDelay.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/ResetDelay.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.603 ns ( 40.57 % ) " "Info: Total cell delay = 1.603 ns ( 40.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.348 ns ( 59.43 % ) " "Info: Total interconnect delay = 2.348 ns ( 59.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.951 ns" { ResetDelay:u2|Cont[4] ResetDelay:u2|Equal0~5 ResetDelay:u2|Equal0~8 ResetDelay:u2|Equal0~12 ResetDelay:u2|Cont[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.951 ns" { ResetDelay:u2|Cont[4] {} ResetDelay:u2|Equal0~5 {} ResetDelay:u2|Equal0~8 {} ResetDelay:u2|Equal0~12 {} ResetDelay:u2|Cont[14] {} } { 0.000ns 0.715ns 0.438ns 0.477ns 0.718ns } { 0.000ns 0.393ns 0.275ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 destination 2.836 ns + Shortest register " "Info: + Shortest clock path from clock \"iCLK_50\" to destination register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'iCLK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 35 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 35; COMB Node = 'iCLK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.537 ns) 2.836 ns ResetDelay:u2\|Cont\[14\] 3 REG LCFF_X41_Y23_N29 3 " "Info: 3: + IC(1.228 ns) + CELL(0.537 ns) = 2.836 ns; Loc. = LCFF_X41_Y23_N29; Fanout = 3; REG Node = 'ResetDelay:u2\|Cont\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.765 ns" { iCLK_50~clkctrl ResetDelay:u2|Cont[14] } "NODE_NAME" } } { "verilog/ResetDelay.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/ResetDelay.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.75 % ) " "Info: Total cell delay = 1.496 ns ( 52.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.340 ns ( 47.25 % ) " "Info: Total interconnect delay = 1.340 ns ( 47.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { iCLK_50 iCLK_50~clkctrl ResetDelay:u2|Cont[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} ResetDelay:u2|Cont[14] {} } { 0.000ns 0.000ns 0.112ns 1.228ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 2.836 ns - Longest register " "Info: - Longest clock path from clock \"iCLK_50\" to source register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'iCLK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 35 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 35; COMB Node = 'iCLK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.537 ns) 2.836 ns ResetDelay:u2\|Cont\[4\] 3 REG LCFF_X41_Y23_N9 3 " "Info: 3: + IC(1.228 ns) + CELL(0.537 ns) = 2.836 ns; Loc. = LCFF_X41_Y23_N9; Fanout = 3; REG Node = 'ResetDelay:u2\|Cont\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.765 ns" { iCLK_50~clkctrl ResetDelay:u2|Cont[4] } "NODE_NAME" } } { "verilog/ResetDelay.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/ResetDelay.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.75 % ) " "Info: Total cell delay = 1.496 ns ( 52.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.340 ns ( 47.25 % ) " "Info: Total interconnect delay = 1.340 ns ( 47.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { iCLK_50 iCLK_50~clkctrl ResetDelay:u2|Cont[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} ResetDelay:u2|Cont[4] {} } { 0.000ns 0.000ns 0.112ns 1.228ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { iCLK_50 iCLK_50~clkctrl ResetDelay:u2|Cont[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} ResetDelay:u2|Cont[14] {} } { 0.000ns 0.000ns 0.112ns 1.228ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { iCLK_50 iCLK_50~clkctrl ResetDelay:u2|Cont[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} ResetDelay:u2|Cont[4] {} } { 0.000ns 0.000ns 0.112ns 1.228ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "verilog/ResetDelay.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/ResetDelay.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "verilog/ResetDelay.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/ResetDelay.v" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.951 ns" { ResetDelay:u2|Cont[4] ResetDelay:u2|Equal0~5 ResetDelay:u2|Equal0~8 ResetDelay:u2|Equal0~12 ResetDelay:u2|Cont[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.951 ns" { ResetDelay:u2|Cont[4] {} ResetDelay:u2|Equal0~5 {} ResetDelay:u2|Equal0~8 {} ResetDelay:u2|Equal0~12 {} ResetDelay:u2|Cont[14] {} } { 0.000ns 0.715ns 0.438ns 0.477ns 0.718ns } { 0.000ns 0.393ns 0.275ns 0.275ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { iCLK_50 iCLK_50~clkctrl ResetDelay:u2|Cont[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} ResetDelay:u2|Cont[14] {} } { 0.000ns 0.000ns 0.112ns 1.228ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { iCLK_50 iCLK_50~clkctrl ResetDelay:u2|Cont[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} ResetDelay:u2|Cont[4] {} } { 0.000ns 0.000ns 0.112ns 1.228ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 register vga_controller:vga\|mVGA_V_SYNC register vga_controller:vga\|mVGA_V_SYNC 391 ps " "Info: Minimum slack time is 391 ps for clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" between source register \"vga_controller:vga\|mVGA_V_SYNC\" and destination register \"vga_controller:vga\|mVGA_V_SYNC\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_controller:vga\|mVGA_V_SYNC 1 REG LCFF_X61_Y37_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y37_N27; Fanout = 3; REG Node = 'vga_controller:vga\|mVGA_V_SYNC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns vga_controller:vga\|mVGA_V_SYNC~0 2 COMB LCCOMB_X61_Y37_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X61_Y37_N26; Fanout = 1; COMB Node = 'vga_controller:vga\|mVGA_V_SYNC~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { vga_controller:vga|mVGA_V_SYNC vga_controller:vga|mVGA_V_SYNC~0 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns vga_controller:vga\|mVGA_V_SYNC 3 REG LCFF_X61_Y37_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X61_Y37_N27; Fanout = 3; REG Node = 'vga_controller:vga\|mVGA_V_SYNC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_controller:vga|mVGA_V_SYNC~0 vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_controller:vga|mVGA_V_SYNC vga_controller:vga|mVGA_V_SYNC~0 vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { vga_controller:vga|mVGA_V_SYNC {} vga_controller:vga|mVGA_V_SYNC~0 {} vga_controller:vga|mVGA_V_SYNC {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.628 ns " "Info: + Latch edge is -2.628 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_pll:u6\|altpll:altpll_component\|_clk0 9.259 ns -2.628 ns  50 " "Info: Clock period of Destination clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.628 ns " "Info: - Launch edge is -2.628 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_pll:u6\|altpll:altpll_component\|_clk0 9.259 ns -2.628 ns  50 " "Info: Clock period of Source clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 destination 2.751 ns + Longest register " "Info: + Longest clock path from clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" to destination register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.000 ns) 1.038 ns vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 52 " "Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 52; COMB Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.537 ns) 2.751 ns vga_controller:vga\|mVGA_V_SYNC 3 REG LCFF_X61_Y37_N27 3 " "Info: 3: + IC(1.176 ns) + CELL(0.537 ns) = 2.751 ns; Loc. = LCFF_X61_Y37_N27; Fanout = 3; REG Node = 'vga_controller:vga\|mVGA_V_SYNC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.52 % ) " "Info: Total cell delay = 0.537 ns ( 19.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 80.48 % ) " "Info: Total interconnect delay = 2.214 ns ( 80.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.176ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 source 2.751 ns - Shortest register " "Info: - Shortest clock path from clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" to source register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.000 ns) 1.038 ns vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 52 " "Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 52; COMB Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.537 ns) 2.751 ns vga_controller:vga\|mVGA_V_SYNC 3 REG LCFF_X61_Y37_N27 3 " "Info: 3: + IC(1.176 ns) + CELL(0.537 ns) = 2.751 ns; Loc. = LCFF_X61_Y37_N27; Fanout = 3; REG Node = 'vga_controller:vga\|mVGA_V_SYNC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.52 % ) " "Info: Total cell delay = 0.537 ns ( 19.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 80.48 % ) " "Info: Total interconnect delay = 2.214 ns ( 80.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.176ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.176ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.176ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 43 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.176ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.176ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_controller:vga|mVGA_V_SYNC vga_controller:vga|mVGA_V_SYNC~0 vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { vga_controller:vga|mVGA_V_SYNC {} vga_controller:vga|mVGA_V_SYNC~0 {} vga_controller:vga|mVGA_V_SYNC {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.176ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.176ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iCLK_50 GPIO_1\[14\] ResetDelay:u2\|oRST_1 8.810 ns register " "Info: tco from clock \"iCLK_50\" to destination pin \"GPIO_1\[14\]\" through register \"ResetDelay:u2\|oRST_1\" is 8.810 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 2.833 ns + Longest register " "Info: + Longest clock path from clock \"iCLK_50\" to source register is 2.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'iCLK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 35 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 35; COMB Node = 'iCLK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.225 ns) + CELL(0.537 ns) 2.833 ns ResetDelay:u2\|oRST_1 3 REG LCFF_X42_Y22_N29 2 " "Info: 3: + IC(1.225 ns) + CELL(0.537 ns) = 2.833 ns; Loc. = LCFF_X42_Y22_N29; Fanout = 2; REG Node = 'ResetDelay:u2\|oRST_1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.762 ns" { iCLK_50~clkctrl ResetDelay:u2|oRST_1 } "NODE_NAME" } } { "verilog/ResetDelay.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/ResetDelay.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.81 % ) " "Info: Total cell delay = 1.496 ns ( 52.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.337 ns ( 47.19 % ) " "Info: Total interconnect delay = 1.337 ns ( 47.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { iCLK_50 iCLK_50~clkctrl ResetDelay:u2|oRST_1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} ResetDelay:u2|oRST_1 {} } { 0.000ns 0.000ns 0.112ns 1.225ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "verilog/ResetDelay.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/ResetDelay.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.727 ns + Longest register pin " "Info: + Longest register to pin delay is 5.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ResetDelay:u2\|oRST_1 1 REG LCFF_X42_Y22_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y22_N29; Fanout = 2; REG Node = 'ResetDelay:u2\|oRST_1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ResetDelay:u2|oRST_1 } "NODE_NAME" } } { "verilog/ResetDelay.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/ResetDelay.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.075 ns) + CELL(2.652 ns) 5.727 ns GPIO_1\[14\] 2 PIN PIN_L29 0 " "Info: 2: + IC(3.075 ns) + CELL(2.652 ns) = 5.727 ns; Loc. = PIN_L29; Fanout = 0; PIN Node = 'GPIO_1\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.727 ns" { ResetDelay:u2|oRST_1 GPIO_1[14] } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 342 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 46.31 % ) " "Info: Total cell delay = 2.652 ns ( 46.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.075 ns ( 53.69 % ) " "Info: Total interconnect delay = 3.075 ns ( 53.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.727 ns" { ResetDelay:u2|oRST_1 GPIO_1[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.727 ns" { ResetDelay:u2|oRST_1 {} GPIO_1[14] {} } { 0.000ns 3.075ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { iCLK_50 iCLK_50~clkctrl ResetDelay:u2|oRST_1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} ResetDelay:u2|oRST_1 {} } { 0.000ns 0.000ns 0.112ns 1.225ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.727 ns" { ResetDelay:u2|oRST_1 GPIO_1[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.727 ns" { ResetDelay:u2|oRST_1 {} GPIO_1[14] {} } { 0.000ns 3.075ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "iSW\[3\] oLEDR\[3\] 10.585 ns Longest " "Info: Longest tpd from source pin \"iSW\[3\]\" to destination pin \"oLEDR\[3\]\" is 10.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns iSW\[3\] 1 PIN PIN_AC27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC27; Fanout = 1; PIN Node = 'iSW\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSW[3] } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 187 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.915 ns) + CELL(2.818 ns) 10.585 ns oLEDR\[3\] 2 PIN PIN_AJ4 0 " "Info: 2: + IC(6.915 ns) + CELL(2.818 ns) = 10.585 ns; Loc. = PIN_AJ4; Fanout = 0; PIN Node = 'oLEDR\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.733 ns" { iSW[3] oLEDR[3] } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.670 ns ( 34.67 % ) " "Info: Total cell delay = 3.670 ns ( 34.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.915 ns ( 65.33 % ) " "Info: Total interconnect delay = 6.915 ns ( 65.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.585 ns" { iSW[3] oLEDR[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.585 ns" { iSW[3] {} iSW[3]~combout {} oLEDR[3] {} } { 0.000ns 0.000ns 6.915ns } { 0.000ns 0.852ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 18 16:37:12 2015 " "Info: Processing ended: Wed Nov 18 16:37:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
