Simulator report for elec_clock
Sun Mar 27 13:29:08 2022
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 1457 nodes   ;
; Simulation Coverage         ;      19.90 % ;
; Total Number of Transitions ; 3132         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; MAX7000S     ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      19.90 % ;
; Total nodes checked                                 ; 1457         ;
; Total output ports checked                          ; 1457         ;
; Total output ports with complete 1/0-value coverage ; 290          ;
; Total output ports with no 1/0-value coverage       ; 1099         ;
; Total output ports with no 1-value coverage         ; 1144         ;
; Total output ports with no 0-value coverage         ; 1122         ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                  ; Output Port Name                                                                                           ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; |elec_clock|CLK_0                                                                                          ; |elec_clock|CLK_0                                                                                          ; out              ;
; |elec_clock|LED_1[0]                                                                                       ; |elec_clock|LED_1[0]                                                                                       ; pin_out          ;
; |elec_clock|LED_1[1]                                                                                       ; |elec_clock|LED_1[1]                                                                                       ; pin_out          ;
; |elec_clock|LED_1[2]                                                                                       ; |elec_clock|LED_1[2]                                                                                       ; pin_out          ;
; |elec_clock|MUSIC                                                                                          ; |elec_clock|MUSIC                                                                                          ; pin_out          ;
; |elec_clock|musicins:T6|MUSIC~0                                                                            ; |elec_clock|musicins:T6|MUSIC~0                                                                            ; out0             ;
; |elec_clock|musicins:T6|MUSIC                                                                              ; |elec_clock|musicins:T6|MUSIC                                                                              ; out0             ;
; |elec_clock|musicins:T6|la_count_6:T4|counter[0]                                                           ; |elec_clock|musicins:T6|la_count_6:T4|counter[0]                                                           ; regout           ;
; |elec_clock|musicins:T6|la_count_6:T4|counter~4                                                            ; |elec_clock|musicins:T6|la_count_6:T4|counter~4                                                            ; out              ;
; |elec_clock|musicins:T6|la_count_6:T4|counter~5                                                            ; |elec_clock|musicins:T6|la_count_6:T4|counter~5                                                            ; out              ;
; |elec_clock|musicins:T6|la_count_6:T4|temp~1                                                               ; |elec_clock|musicins:T6|la_count_6:T4|temp~1                                                               ; out              ;
; |elec_clock|musicins:T6|la_count_6:T4|temp                                                                 ; |elec_clock|musicins:T6|la_count_6:T4|temp                                                                 ; regout           ;
; |elec_clock|musicins:T6|la_count_6:T4|counter[1]                                                           ; |elec_clock|musicins:T6|la_count_6:T4|counter[1]                                                           ; regout           ;
; |elec_clock|musicins:T6|la_count_6:T4|counter[0]~2                                                         ; |elec_clock|musicins:T6|la_count_6:T4|counter[0]~2                                                         ; out              ;
; |elec_clock|musicins:T6|la_count_6:T4|counter[1]~3                                                         ; |elec_clock|musicins:T6|la_count_6:T4|counter[1]~3                                                         ; out              ;
; |elec_clock|musicins:T6|fa_count_7:T3|temp2                                                                ; |elec_clock|musicins:T6|fa_count_7:T3|temp2                                                                ; regout           ;
; |elec_clock|musicins:T6|fa_count_7:T3|counter~6                                                            ; |elec_clock|musicins:T6|fa_count_7:T3|counter~6                                                            ; out              ;
; |elec_clock|musicins:T6|fa_count_7:T3|counter~7                                                            ; |elec_clock|musicins:T6|fa_count_7:T3|counter~7                                                            ; out              ;
; |elec_clock|musicins:T6|fa_count_7:T3|counter~8                                                            ; |elec_clock|musicins:T6|fa_count_7:T3|counter~8                                                            ; out              ;
; |elec_clock|musicins:T6|fa_count_7:T3|temp1~1                                                              ; |elec_clock|musicins:T6|fa_count_7:T3|temp1~1                                                              ; out              ;
; |elec_clock|musicins:T6|fa_count_7:T3|temp1                                                                ; |elec_clock|musicins:T6|fa_count_7:T3|temp1                                                                ; regout           ;
; |elec_clock|musicins:T6|fa_count_7:T3|counter[2]                                                           ; |elec_clock|musicins:T6|fa_count_7:T3|counter[2]                                                           ; regout           ;
; |elec_clock|musicins:T6|fa_count_7:T3|counter[1]                                                           ; |elec_clock|musicins:T6|fa_count_7:T3|counter[1]                                                           ; regout           ;
; |elec_clock|musicins:T6|fa_count_7:T3|temp2~2                                                              ; |elec_clock|musicins:T6|fa_count_7:T3|temp2~2                                                              ; out              ;
; |elec_clock|musicins:T6|fa_count_7:T3|counter[0]                                                           ; |elec_clock|musicins:T6|fa_count_7:T3|counter[0]                                                           ; regout           ;
; |elec_clock|musicins:T6|fa_count_7:T3|counter[0]~3                                                         ; |elec_clock|musicins:T6|fa_count_7:T3|counter[0]~3                                                         ; out              ;
; |elec_clock|musicins:T6|fa_count_7:T3|output                                                               ; |elec_clock|musicins:T6|fa_count_7:T3|output                                                               ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|counter[1]~4                                                         ; |elec_clock|musicins:T6|fa_count_7:T3|counter[1]~4                                                         ; out              ;
; |elec_clock|musicins:T6|fa_count_7:T3|counter[2]~5                                                         ; |elec_clock|musicins:T6|fa_count_7:T3|counter[2]~5                                                         ; out              ;
; |elec_clock|musicins:T6|do_count_10:T2|counter[0]                                                          ; |elec_clock|musicins:T6|do_count_10:T2|counter[0]                                                          ; regout           ;
; |elec_clock|musicins:T6|do_count_10:T2|counter~6                                                           ; |elec_clock|musicins:T6|do_count_10:T2|counter~6                                                           ; out              ;
; |elec_clock|musicins:T6|do_count_10:T2|counter~7                                                           ; |elec_clock|musicins:T6|do_count_10:T2|counter~7                                                           ; out              ;
; |elec_clock|musicins:T6|do_count_10:T2|counter~8                                                           ; |elec_clock|musicins:T6|do_count_10:T2|counter~8                                                           ; out              ;
; |elec_clock|musicins:T6|do_count_10:T2|temp~1                                                              ; |elec_clock|musicins:T6|do_count_10:T2|temp~1                                                              ; out              ;
; |elec_clock|musicins:T6|do_count_10:T2|temp                                                                ; |elec_clock|musicins:T6|do_count_10:T2|temp                                                                ; regout           ;
; |elec_clock|musicins:T6|do_count_10:T2|counter[2]                                                          ; |elec_clock|musicins:T6|do_count_10:T2|counter[2]                                                          ; regout           ;
; |elec_clock|musicins:T6|do_count_10:T2|counter[1]                                                          ; |elec_clock|musicins:T6|do_count_10:T2|counter[1]                                                          ; regout           ;
; |elec_clock|musicins:T6|do_count_10:T2|counter[0]~3                                                        ; |elec_clock|musicins:T6|do_count_10:T2|counter[0]~3                                                        ; out              ;
; |elec_clock|musicins:T6|do_count_10:T2|counter[1]~4                                                        ; |elec_clock|musicins:T6|do_count_10:T2|counter[1]~4                                                        ; out              ;
; |elec_clock|musicins:T6|do_count_10:T2|counter[2]~5                                                        ; |elec_clock|musicins:T6|do_count_10:T2|counter[2]~5                                                        ; out              ;
; |elec_clock|musicins:T6|control:T1|counter~4                                                               ; |elec_clock|musicins:T6|control:T1|counter~4                                                               ; out              ;
; |elec_clock|musicins:T6|control:T1|counter~5                                                               ; |elec_clock|musicins:T6|control:T1|counter~5                                                               ; out              ;
; |elec_clock|musicins:T6|control:T1|counter~6                                                               ; |elec_clock|musicins:T6|control:T1|counter~6                                                               ; out              ;
; |elec_clock|musicins:T6|control:T1|counter~7                                                               ; |elec_clock|musicins:T6|control:T1|counter~7                                                               ; out              ;
; |elec_clock|musicins:T6|control:T1|counter[1]                                                              ; |elec_clock|musicins:T6|control:T1|counter[1]                                                              ; regout           ;
; |elec_clock|musicins:T6|control:T1|counter[0]                                                              ; |elec_clock|musicins:T6|control:T1|counter[0]                                                              ; regout           ;
; |elec_clock|config:T5|two2four:T3|output[3]                                                                ; |elec_clock|config:T5|two2four:T3|output[3]                                                                ; out              ;
; |elec_clock|config:T5|two2four:T3|output[2]                                                                ; |elec_clock|config:T5|two2four:T3|output[2]                                                                ; out              ;
; |elec_clock|config:T5|two2four:T3|output[1]                                                                ; |elec_clock|config:T5|two2four:T3|output[1]                                                                ; out              ;
; |elec_clock|sec_count:T2|LED_1[0]                                                                          ; |elec_clock|sec_count:T2|LED_1[0]                                                                          ; out              ;
; |elec_clock|sec_count:T2|LED_1[1]                                                                          ; |elec_clock|sec_count:T2|LED_1[1]                                                                          ; out              ;
; |elec_clock|sec_count:T2|LED_1[2]                                                                          ; |elec_clock|sec_count:T2|LED_1[2]                                                                          ; out              ;
; |elec_clock|sec_count:T2|count_10:T1|temp~4                                                                ; |elec_clock|sec_count:T2|count_10:T1|temp~4                                                                ; out              ;
; |elec_clock|sec_count:T2|count_10:T1|temp~5                                                                ; |elec_clock|sec_count:T2|count_10:T1|temp~5                                                                ; out              ;
; |elec_clock|sec_count:T2|count_10:T1|temp~6                                                                ; |elec_clock|sec_count:T2|count_10:T1|temp~6                                                                ; out              ;
; |elec_clock|sec_count:T2|count_10:T1|temp~7                                                                ; |elec_clock|sec_count:T2|count_10:T1|temp~7                                                                ; out              ;
; |elec_clock|sec_count:T2|count_10:T1|temp[1]                                                               ; |elec_clock|sec_count:T2|count_10:T1|temp[1]                                                               ; regout           ;
; |elec_clock|sec_count:T2|count_10:T1|temp[0]                                                               ; |elec_clock|sec_count:T2|count_10:T1|temp[0]                                                               ; regout           ;
; |elec_clock|time_trans:T1|CLK_1                                                                            ; |elec_clock|time_trans:T1|CLK_1                                                                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|temp[2]                                                            ; |elec_clock|time_trans:T1|count_2500:T1|temp[2]                                                            ; regout           ;
; |elec_clock|time_trans:T1|count_2500:T1|temp[1]                                                            ; |elec_clock|time_trans:T1|count_2500:T1|temp[1]                                                            ; regout           ;
; |elec_clock|time_trans:T1|count_2500:T1|qout                                                               ; |elec_clock|time_trans:T1|count_2500:T1|qout                                                               ; regout           ;
; |elec_clock|time_trans:T1|count_2500:T1|temp~20                                                            ; |elec_clock|time_trans:T1|count_2500:T1|temp~20                                                            ; out              ;
; |elec_clock|time_trans:T1|count_2500:T1|temp~21                                                            ; |elec_clock|time_trans:T1|count_2500:T1|temp~21                                                            ; out              ;
; |elec_clock|time_trans:T1|count_2500:T1|temp~22                                                            ; |elec_clock|time_trans:T1|count_2500:T1|temp~22                                                            ; out              ;
; |elec_clock|time_trans:T1|count_2500:T1|temp~23                                                            ; |elec_clock|time_trans:T1|count_2500:T1|temp~23                                                            ; out              ;
; |elec_clock|time_trans:T1|count_2500:T1|temp[0]                                                            ; |elec_clock|time_trans:T1|count_2500:T1|temp[0]                                                            ; regout           ;
; |elec_clock|time_trans:T1|count_2500:T1|CLK_1                                                              ; |elec_clock|time_trans:T1|count_2500:T1|CLK_1                                                              ; out              ;
; |elec_clock|musicins:T6|la_count_6:T4|Equal0~0                                                             ; |elec_clock|musicins:T6|la_count_6:T4|Equal0~0                                                             ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|Equal0~0                                                             ; |elec_clock|musicins:T6|fa_count_7:T3|Equal0~0                                                             ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|Equal1~0                                                             ; |elec_clock|musicins:T6|fa_count_7:T3|Equal1~0                                                             ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|Equal0~0                                                            ; |elec_clock|musicins:T6|do_count_10:T2|Equal0~0                                                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|Equal0~0                                                           ; |elec_clock|time_trans:T1|count_2500:T1|Equal0~0                                                           ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[0]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[0]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|ps[1]~1                          ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|ps[1]~1                          ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|psi[1]                           ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|psi[1]                           ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|ps[2]~2                          ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|ps[2]~2                          ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|psi[2]                           ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|psi[2]                           ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gc[0]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gc[0]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gc[1]~0                          ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gc[1]~0                          ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gc[1]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gc[1]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gc[2]~1                          ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gc[2]~1                          ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gc[2]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gc[2]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[0]                  ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[0]                  ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[1]                  ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[1]                  ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[2]                  ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[2]                  ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~1                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~1                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_result[0]~0                ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_result[0]~0                ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[1]~0              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[1]~0              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[1]                ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[1]                ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[2]~1              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[2]~1              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[2]                ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[2]                ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[3]                ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[3]                ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~16                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~16                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|prop_node[0]~0                   ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|prop_node[0]~0                   ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~19                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~19                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~20                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~20                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~21                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~21                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|genr_node[0]~0                   ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|genr_node[0]~0                   ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~23                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~23                             ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                 ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                 ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1               ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1               ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                 ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                 ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0               ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0               ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                 ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                 ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1               ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1               ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                 ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                 ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]       ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]       ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]       ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]       ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]       ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]       ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                   ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                   ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0     ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0     ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0   ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0   ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]     ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]     ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]     ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]     ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]     ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]     ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~5                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~5                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~6                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~6                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~8                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~8                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~1                  ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~1                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node                    ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node                    ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~0                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~0                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~2                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~2                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~3                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~3                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~0                  ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~0                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~6                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~6                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~7                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~7                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~1                  ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~1                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~0                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~0                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~2                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~2                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~3                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~3                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~0                  ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~0                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~6                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~6                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~7                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~7                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~1                  ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~1                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~0                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~0                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~2                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~2                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~3                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~3                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~0                  ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~0                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~6                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~6                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~7                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~7                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~8                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~8                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~1                  ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~1                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node                    ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node                    ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~0                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~0                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~1                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~1                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~2                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~2                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~3                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~3                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~0                  ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~0                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~6                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~6                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~7                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~7                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~1                  ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~1                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node                    ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node                    ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~5                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~5                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~6                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~6                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~8                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~8                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~1                  ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~1                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node                    ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node                    ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~0                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~0                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~2                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~2                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~3                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~3                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~0                  ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~0                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~6                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~6                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~7                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~7                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~1                  ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~1                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~0                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~0                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~2                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~2                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~3                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~3                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~0                  ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~0                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~5                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~5                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~6                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~6                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~7                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~7                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~8                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~8                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node                    ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node                    ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~0                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~0                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~1                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~1                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~2                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~2                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~3                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~3                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~0                  ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~0                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~5                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~5                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~6                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~6                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~7                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~7                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~1                  ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~1                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node                    ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node                    ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~0                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~0                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~2                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~2                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~3                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~3                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~0                  ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~0                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~5                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~5                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~6                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~6                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~7                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~7                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~1                  ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~1                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node                    ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node                    ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~8                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~8                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~1                  ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~1                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node                    ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node                    ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~0                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~0                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~2                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~2                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~3                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~3                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node~0                  ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node~0                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~6                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~6                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~7                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~7                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node~1                  ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node~1                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~0                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~0                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~2                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~2                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~3                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~3                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~0                  ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~0                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~6                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~6                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~7                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~7                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1                  ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~0                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~0                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~2                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~2                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~3                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~3                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~4                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~4                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~0                  ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~0                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~6                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~6                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~7                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~7                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~1                  ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~1                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node                    ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node                    ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~0                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~0                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~2                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~2                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~3                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~3                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~4                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~4                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~0                  ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~0                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~6                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~6                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~7                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~7                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8                            ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8                            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~1                  ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~1                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node                    ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node                    ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                   ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                   ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                 ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                 ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                  ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                   ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                   ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                 ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                 ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                   ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                   ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1                 ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1                 ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                   ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                   ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]         ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]         ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]         ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]         ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]         ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]         ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                     ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                     ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0       ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0       ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0     ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0     ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]       ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]       ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]       ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]       ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]       ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]       ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2             ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]              ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0             ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]               ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1              ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1              ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]               ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]               ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                 ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                 ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                   ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                   ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0              ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0              ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1              ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1              ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]      ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]      ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]      ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]      ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0  ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0  ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]    ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]    ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                  ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                  ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1  ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1  ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]    ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]    ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]    ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]    ; out0             ;
; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                ; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                ; out0             ;
; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1              ; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1              ; out0             ;
; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]               ; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]               ; out0             ;
; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                ; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                ; out0             ;
; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]      ; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]      ; out0             ;
; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                  ; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                  ; out0             ;
; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0    ; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0    ; out0             ;
; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0  ; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0  ; out0             ;
; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]    ; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]    ; out0             ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                   ; Output Port Name                                                                                            ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; |elec_clock|CLR                                                                                             ; |elec_clock|CLR                                                                                             ; out              ;
; |elec_clock|Button1                                                                                         ; |elec_clock|Button1                                                                                         ; out              ;
; |elec_clock|Button2                                                                                         ; |elec_clock|Button2                                                                                         ; out              ;
; |elec_clock|LED_1[3]                                                                                        ; |elec_clock|LED_1[3]                                                                                        ; pin_out          ;
; |elec_clock|LED_2[0]                                                                                        ; |elec_clock|LED_2[0]                                                                                        ; pin_out          ;
; |elec_clock|LED_2[1]                                                                                        ; |elec_clock|LED_2[1]                                                                                        ; pin_out          ;
; |elec_clock|LED_2[2]                                                                                        ; |elec_clock|LED_2[2]                                                                                        ; pin_out          ;
; |elec_clock|LED_2[3]                                                                                        ; |elec_clock|LED_2[3]                                                                                        ; pin_out          ;
; |elec_clock|LED_3[0]                                                                                        ; |elec_clock|LED_3[0]                                                                                        ; pin_out          ;
; |elec_clock|LED_3[1]                                                                                        ; |elec_clock|LED_3[1]                                                                                        ; pin_out          ;
; |elec_clock|LED_3[2]                                                                                        ; |elec_clock|LED_3[2]                                                                                        ; pin_out          ;
; |elec_clock|LED_3[3]                                                                                        ; |elec_clock|LED_3[3]                                                                                        ; pin_out          ;
; |elec_clock|LED_4[0]                                                                                        ; |elec_clock|LED_4[0]                                                                                        ; pin_out          ;
; |elec_clock|LED_4[1]                                                                                        ; |elec_clock|LED_4[1]                                                                                        ; pin_out          ;
; |elec_clock|LED_4[2]                                                                                        ; |elec_clock|LED_4[2]                                                                                        ; pin_out          ;
; |elec_clock|LED_4[3]                                                                                        ; |elec_clock|LED_4[3]                                                                                        ; pin_out          ;
; |elec_clock|LED_5[0]                                                                                        ; |elec_clock|LED_5[0]                                                                                        ; pin_out          ;
; |elec_clock|LED_5[1]                                                                                        ; |elec_clock|LED_5[1]                                                                                        ; pin_out          ;
; |elec_clock|LED_5[2]                                                                                        ; |elec_clock|LED_5[2]                                                                                        ; pin_out          ;
; |elec_clock|LED_5[3]                                                                                        ; |elec_clock|LED_5[3]                                                                                        ; pin_out          ;
; |elec_clock|LED_6[0]                                                                                        ; |elec_clock|LED_6[0]                                                                                        ; pin_out          ;
; |elec_clock|musicins:T6|control:T1|counter[3]                                                               ; |elec_clock|musicins:T6|control:T1|counter[3]                                                               ; regout           ;
; |elec_clock|config:T5|two2four:T2|output[3]                                                                 ; |elec_clock|config:T5|two2four:T2|output[3]                                                                 ; out              ;
; |elec_clock|config:T5|two2four:T2|output[2]                                                                 ; |elec_clock|config:T5|two2four:T2|output[2]                                                                 ; out              ;
; |elec_clock|config:T5|two2four:T2|output[1]                                                                 ; |elec_clock|config:T5|two2four:T2|output[1]                                                                 ; out              ;
; |elec_clock|config:T5|count_4:T1|temp[1]                                                                    ; |elec_clock|config:T5|count_4:T1|temp[1]                                                                    ; regout           ;
; |elec_clock|config:T5|count_4:T1|temp[0]                                                                    ; |elec_clock|config:T5|count_4:T1|temp[0]                                                                    ; regout           ;
; |elec_clock|config:T5|count_4:T1|temp~2                                                                     ; |elec_clock|config:T5|count_4:T1|temp~2                                                                     ; out              ;
; |elec_clock|config:T5|count_4:T1|temp~3                                                                     ; |elec_clock|config:T5|count_4:T1|temp~3                                                                     ; out              ;
; |elec_clock|hour_count:T4|LED_6[0]                                                                          ; |elec_clock|hour_count:T4|LED_6[0]                                                                          ; out              ;
; |elec_clock|hour_count:T4|enter                                                                             ; |elec_clock|hour_count:T4|enter                                                                             ; out0             ;
; |elec_clock|hour_count:T4|LED_5[0]                                                                          ; |elec_clock|hour_count:T4|LED_5[0]                                                                          ; out              ;
; |elec_clock|hour_count:T4|LED_5[1]                                                                          ; |elec_clock|hour_count:T4|LED_5[1]                                                                          ; out              ;
; |elec_clock|hour_count:T4|LED_5[2]                                                                          ; |elec_clock|hour_count:T4|LED_5[2]                                                                          ; out              ;
; |elec_clock|hour_count:T4|LED_5[3]                                                                          ; |elec_clock|hour_count:T4|LED_5[3]                                                                          ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt1[0]                                                               ; |elec_clock|hour_count:T4|count_24:T1|cnt1[0]                                                               ; regout           ;
; |elec_clock|hour_count:T4|count_24:T1|process_0~0                                                           ; |elec_clock|hour_count:T4|count_24:T1|process_0~0                                                           ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|cnt0~4                                                                ; |elec_clock|hour_count:T4|count_24:T1|cnt0~4                                                                ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt0~5                                                                ; |elec_clock|hour_count:T4|count_24:T1|cnt0~5                                                                ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt0~6                                                                ; |elec_clock|hour_count:T4|count_24:T1|cnt0~6                                                                ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt0~7                                                                ; |elec_clock|hour_count:T4|count_24:T1|cnt0~7                                                                ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt0~8                                                                ; |elec_clock|hour_count:T4|count_24:T1|cnt0~8                                                                ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt0~9                                                                ; |elec_clock|hour_count:T4|count_24:T1|cnt0~9                                                                ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt0~10                                                               ; |elec_clock|hour_count:T4|count_24:T1|cnt0~10                                                               ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt0~11                                                               ; |elec_clock|hour_count:T4|count_24:T1|cnt0~11                                                               ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt1~4                                                                ; |elec_clock|hour_count:T4|count_24:T1|cnt1~4                                                                ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt1~5                                                                ; |elec_clock|hour_count:T4|count_24:T1|cnt1~5                                                                ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt1~6                                                                ; |elec_clock|hour_count:T4|count_24:T1|cnt1~6                                                                ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt1~7                                                                ; |elec_clock|hour_count:T4|count_24:T1|cnt1~7                                                                ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt1~8                                                                ; |elec_clock|hour_count:T4|count_24:T1|cnt1~8                                                                ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt1~9                                                                ; |elec_clock|hour_count:T4|count_24:T1|cnt1~9                                                                ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt1~10                                                               ; |elec_clock|hour_count:T4|count_24:T1|cnt1~10                                                               ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt1~11                                                               ; |elec_clock|hour_count:T4|count_24:T1|cnt1~11                                                               ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt0[3]                                                               ; |elec_clock|hour_count:T4|count_24:T1|cnt0[3]                                                               ; regout           ;
; |elec_clock|hour_count:T4|count_24:T1|cnt0[2]                                                               ; |elec_clock|hour_count:T4|count_24:T1|cnt0[2]                                                               ; regout           ;
; |elec_clock|hour_count:T4|count_24:T1|cnt0[1]                                                               ; |elec_clock|hour_count:T4|count_24:T1|cnt0[1]                                                               ; regout           ;
; |elec_clock|hour_count:T4|count_24:T1|cnt0[0]                                                               ; |elec_clock|hour_count:T4|count_24:T1|cnt0[0]                                                               ; regout           ;
; |elec_clock|hour_count:T4|count_24:T1|cnt1[3]                                                               ; |elec_clock|hour_count:T4|count_24:T1|cnt1[3]                                                               ; regout           ;
; |elec_clock|hour_count:T4|count_24:T1|cnt1[2]                                                               ; |elec_clock|hour_count:T4|count_24:T1|cnt1[2]                                                               ; regout           ;
; |elec_clock|hour_count:T4|count_24:T1|cnt1[1]                                                               ; |elec_clock|hour_count:T4|count_24:T1|cnt1[1]                                                               ; regout           ;
; |elec_clock|minute_count:T3|LED_4[0]                                                                        ; |elec_clock|minute_count:T3|LED_4[0]                                                                        ; out              ;
; |elec_clock|minute_count:T3|enter                                                                           ; |elec_clock|minute_count:T3|enter                                                                           ; out0             ;
; |elec_clock|minute_count:T3|LED_4[1]                                                                        ; |elec_clock|minute_count:T3|LED_4[1]                                                                        ; out              ;
; |elec_clock|minute_count:T3|LED_4[2]                                                                        ; |elec_clock|minute_count:T3|LED_4[2]                                                                        ; out              ;
; |elec_clock|minute_count:T3|LED_4[3]                                                                        ; |elec_clock|minute_count:T3|LED_4[3]                                                                        ; out              ;
; |elec_clock|minute_count:T3|LED_3[0]                                                                        ; |elec_clock|minute_count:T3|LED_3[0]                                                                        ; out              ;
; |elec_clock|minute_count:T3|LED_3[1]                                                                        ; |elec_clock|minute_count:T3|LED_3[1]                                                                        ; out              ;
; |elec_clock|minute_count:T3|LED_3[2]                                                                        ; |elec_clock|minute_count:T3|LED_3[2]                                                                        ; out              ;
; |elec_clock|minute_count:T3|LED_3[3]                                                                        ; |elec_clock|minute_count:T3|LED_3[3]                                                                        ; out              ;
; |elec_clock|minute_count:T3|count_6:T2|Cout1~0                                                              ; |elec_clock|minute_count:T3|count_6:T2|Cout1~0                                                              ; out              ;
; |elec_clock|minute_count:T3|count_6:T2|Cout1                                                                ; |elec_clock|minute_count:T3|count_6:T2|Cout1                                                                ; regout           ;
; |elec_clock|minute_count:T3|count_6:T2|temp1~4                                                              ; |elec_clock|minute_count:T3|count_6:T2|temp1~4                                                              ; out              ;
; |elec_clock|minute_count:T3|count_6:T2|temp1~5                                                              ; |elec_clock|minute_count:T3|count_6:T2|temp1~5                                                              ; out              ;
; |elec_clock|minute_count:T3|count_6:T2|temp1~6                                                              ; |elec_clock|minute_count:T3|count_6:T2|temp1~6                                                              ; out              ;
; |elec_clock|minute_count:T3|count_6:T2|temp1~7                                                              ; |elec_clock|minute_count:T3|count_6:T2|temp1~7                                                              ; out              ;
; |elec_clock|minute_count:T3|count_6:T2|temp1[3]                                                             ; |elec_clock|minute_count:T3|count_6:T2|temp1[3]                                                             ; regout           ;
; |elec_clock|minute_count:T3|count_6:T2|temp1[2]                                                             ; |elec_clock|minute_count:T3|count_6:T2|temp1[2]                                                             ; regout           ;
; |elec_clock|minute_count:T3|count_6:T2|temp1[1]                                                             ; |elec_clock|minute_count:T3|count_6:T2|temp1[1]                                                             ; regout           ;
; |elec_clock|minute_count:T3|count_6:T2|temp1[0]                                                             ; |elec_clock|minute_count:T3|count_6:T2|temp1[0]                                                             ; regout           ;
; |elec_clock|minute_count:T3|count_10:T1|Cout1~0                                                             ; |elec_clock|minute_count:T3|count_10:T1|Cout1~0                                                             ; out              ;
; |elec_clock|minute_count:T3|count_10:T1|Cout1                                                               ; |elec_clock|minute_count:T3|count_10:T1|Cout1                                                               ; regout           ;
; |elec_clock|minute_count:T3|count_10:T1|temp~4                                                              ; |elec_clock|minute_count:T3|count_10:T1|temp~4                                                              ; out              ;
; |elec_clock|minute_count:T3|count_10:T1|temp~5                                                              ; |elec_clock|minute_count:T3|count_10:T1|temp~5                                                              ; out              ;
; |elec_clock|minute_count:T3|count_10:T1|temp~6                                                              ; |elec_clock|minute_count:T3|count_10:T1|temp~6                                                              ; out              ;
; |elec_clock|minute_count:T3|count_10:T1|temp~7                                                              ; |elec_clock|minute_count:T3|count_10:T1|temp~7                                                              ; out              ;
; |elec_clock|minute_count:T3|count_10:T1|temp[3]                                                             ; |elec_clock|minute_count:T3|count_10:T1|temp[3]                                                             ; regout           ;
; |elec_clock|minute_count:T3|count_10:T1|temp[2]                                                             ; |elec_clock|minute_count:T3|count_10:T1|temp[2]                                                             ; regout           ;
; |elec_clock|minute_count:T3|count_10:T1|temp[1]                                                             ; |elec_clock|minute_count:T3|count_10:T1|temp[1]                                                             ; regout           ;
; |elec_clock|minute_count:T3|count_10:T1|temp[0]                                                             ; |elec_clock|minute_count:T3|count_10:T1|temp[0]                                                             ; regout           ;
; |elec_clock|sec_count:T2|LED_2[0]                                                                           ; |elec_clock|sec_count:T2|LED_2[0]                                                                           ; out              ;
; |elec_clock|sec_count:T2|LED_2[1]                                                                           ; |elec_clock|sec_count:T2|LED_2[1]                                                                           ; out              ;
; |elec_clock|sec_count:T2|LED_2[2]                                                                           ; |elec_clock|sec_count:T2|LED_2[2]                                                                           ; out              ;
; |elec_clock|sec_count:T2|LED_2[3]                                                                           ; |elec_clock|sec_count:T2|LED_2[3]                                                                           ; out              ;
; |elec_clock|sec_count:T2|LED_1[3]                                                                           ; |elec_clock|sec_count:T2|LED_1[3]                                                                           ; out              ;
; |elec_clock|sec_count:T2|count_6:T2|Cout1~0                                                                 ; |elec_clock|sec_count:T2|count_6:T2|Cout1~0                                                                 ; out              ;
; |elec_clock|sec_count:T2|count_6:T2|Cout1                                                                   ; |elec_clock|sec_count:T2|count_6:T2|Cout1                                                                   ; regout           ;
; |elec_clock|sec_count:T2|count_6:T2|temp1~4                                                                 ; |elec_clock|sec_count:T2|count_6:T2|temp1~4                                                                 ; out              ;
; |elec_clock|sec_count:T2|count_6:T2|temp1~5                                                                 ; |elec_clock|sec_count:T2|count_6:T2|temp1~5                                                                 ; out              ;
; |elec_clock|sec_count:T2|count_6:T2|temp1~6                                                                 ; |elec_clock|sec_count:T2|count_6:T2|temp1~6                                                                 ; out              ;
; |elec_clock|sec_count:T2|count_6:T2|temp1~7                                                                 ; |elec_clock|sec_count:T2|count_6:T2|temp1~7                                                                 ; out              ;
; |elec_clock|sec_count:T2|count_6:T2|temp1[3]                                                                ; |elec_clock|sec_count:T2|count_6:T2|temp1[3]                                                                ; regout           ;
; |elec_clock|sec_count:T2|count_6:T2|temp1[2]                                                                ; |elec_clock|sec_count:T2|count_6:T2|temp1[2]                                                                ; regout           ;
; |elec_clock|sec_count:T2|count_6:T2|temp1[1]                                                                ; |elec_clock|sec_count:T2|count_6:T2|temp1[1]                                                                ; regout           ;
; |elec_clock|sec_count:T2|count_6:T2|temp1[0]                                                                ; |elec_clock|sec_count:T2|count_6:T2|temp1[0]                                                                ; regout           ;
; |elec_clock|sec_count:T2|count_10:T1|Cout1~0                                                                ; |elec_clock|sec_count:T2|count_10:T1|Cout1~0                                                                ; out              ;
; |elec_clock|sec_count:T2|count_10:T1|Cout1                                                                  ; |elec_clock|sec_count:T2|count_10:T1|Cout1                                                                  ; regout           ;
; |elec_clock|sec_count:T2|count_10:T1|temp[3]                                                                ; |elec_clock|sec_count:T2|count_10:T1|temp[3]                                                                ; regout           ;
; |elec_clock|time_trans:T1|count_2500:T1|temp[3]                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp[3]                                                             ; regout           ;
; |elec_clock|time_trans:T1|count_2500:T1|temp~12                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp~12                                                             ; out              ;
; |elec_clock|time_trans:T1|count_2500:T1|temp~13                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp~13                                                             ; out              ;
; |elec_clock|time_trans:T1|count_2500:T1|temp~14                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp~14                                                             ; out              ;
; |elec_clock|time_trans:T1|count_2500:T1|temp~15                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp~15                                                             ; out              ;
; |elec_clock|time_trans:T1|count_2500:T1|temp~16                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp~16                                                             ; out              ;
; |elec_clock|time_trans:T1|count_2500:T1|temp~17                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp~17                                                             ; out              ;
; |elec_clock|time_trans:T1|count_2500:T1|temp~18                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp~18                                                             ; out              ;
; |elec_clock|time_trans:T1|count_2500:T1|temp~19                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp~19                                                             ; out              ;
; |elec_clock|time_trans:T1|count_2500:T1|temp[4]                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp[4]                                                             ; regout           ;
; |elec_clock|time_trans:T1|count_2500:T1|temp[5]                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp[5]                                                             ; regout           ;
; |elec_clock|time_trans:T1|count_2500:T1|temp[6]                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp[6]                                                             ; regout           ;
; |elec_clock|time_trans:T1|count_2500:T1|temp[7]                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp[7]                                                             ; regout           ;
; |elec_clock|time_trans:T1|count_2500:T1|temp[8]                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp[8]                                                             ; regout           ;
; |elec_clock|time_trans:T1|count_2500:T1|temp[9]                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp[9]                                                             ; regout           ;
; |elec_clock|time_trans:T1|count_2500:T1|temp[10]                                                            ; |elec_clock|time_trans:T1|count_2500:T1|temp[10]                                                            ; regout           ;
; |elec_clock|time_trans:T1|count_2500:T1|temp[11]                                                            ; |elec_clock|time_trans:T1|count_2500:T1|temp[11]                                                            ; regout           ;
; |elec_clock|hour_count:T4|count_24:T1|LessThan0~0                                                           ; |elec_clock|hour_count:T4|count_24:T1|LessThan0~0                                                           ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|LessThan0~1                                                           ; |elec_clock|hour_count:T4|count_24:T1|LessThan0~1                                                           ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|LessThan0~2                                                           ; |elec_clock|hour_count:T4|count_24:T1|LessThan0~2                                                           ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|LessThan0~3                                                           ; |elec_clock|hour_count:T4|count_24:T1|LessThan0~3                                                           ; out0             ;
; |elec_clock|musicins:T6|control:T1|Equal0~0                                                                 ; |elec_clock|musicins:T6|control:T1|Equal0~0                                                                 ; out0             ;
; |elec_clock|config:T5|count_4:T1|Equal0~0                                                                   ; |elec_clock|config:T5|count_4:T1|Equal0~0                                                                   ; out0             ;
; |elec_clock|config:T5|count_4:T1|Equal1~0                                                                   ; |elec_clock|config:T5|count_4:T1|Equal1~0                                                                   ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|Equal0~0                                                              ; |elec_clock|hour_count:T4|count_24:T1|Equal0~0                                                              ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|Equal1~0                                                              ; |elec_clock|hour_count:T4|count_24:T1|Equal1~0                                                              ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|Equal0~0                                                             ; |elec_clock|minute_count:T3|count_6:T2|Equal0~0                                                             ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|Equal0~0                                                            ; |elec_clock|minute_count:T3|count_10:T1|Equal0~0                                                            ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|Equal0~0                                                                ; |elec_clock|sec_count:T2|count_6:T2|Equal0~0                                                                ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|Equal0~0                                                               ; |elec_clock|sec_count:T2|count_10:T1|Equal0~0                                                               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|look_add:look_ahead_unit|_~0                       ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|look_add:look_ahead_unit|_~0                       ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|look_add:look_ahead_unit|cout[1]~0                 ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|look_add:look_ahead_unit|cout[1]~0                 ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[7]~0                   ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[7]~0                   ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[7]                     ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[7]                     ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[6]                     ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[6]                     ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[5]                     ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[5]                     ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[4]                     ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[4]                     ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[3]                     ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[3]                     ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[2]                     ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[2]                     ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[1]                     ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[1]                     ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[0]                     ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[0]                     ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|ps[0]~0                           ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|ps[0]~0                           ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|psi[0]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|psi[0]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[1]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[1]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[2]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[2]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|ps[3]~3                           ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|ps[3]~3                           ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|psi[3]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|psi[3]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[3]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[3]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|ps[4]~4                           ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|ps[4]~4                           ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|psi[4]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|psi[4]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[4]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[4]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|ps[5]~5                           ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|ps[5]~5                           ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|psi[5]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|psi[5]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[5]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[5]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|ps[6]~6                           ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|ps[6]~6                           ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|psi[6]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|psi[6]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[6]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[6]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|ps[7]~7                           ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|ps[7]~7                           ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|psi[7]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|psi[7]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[7]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[7]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|pc[0]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|pc[0]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|pc[1]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|pc[1]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|pc[2]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|pc[2]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|pc[3]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|pc[3]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|pc[4]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|pc[4]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|pc[5]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|pc[5]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|pc[6]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|pc[6]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|g3~0                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|g3~0                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|g3                                ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|g3                                ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~0                               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~0                               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|g4~0                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|g4~0                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|p2c[0]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|p2c[0]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|p2c[1]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|p2c[1]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|p2c[2]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|p2c[2]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|g2c[1]~0                          ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|g2c[1]~0                          ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|g2c[1]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|g2c[1]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|g2c[2]~1                          ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|g2c[2]~1                          ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|g2c[2]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|g2c[2]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[3]                   ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[3]                   ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[4]~0                 ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[4]~0                 ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[4]                   ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[4]                   ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[5]~1                 ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[5]~1                 ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[5]                   ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[5]                   ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[6]~2                 ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[6]~2                 ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[6]                   ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[6]                   ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~2                               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~2                               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~3                               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~3                               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~4                               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~4                               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[4]~2               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[4]~2               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[4]                 ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[4]                 ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~5                               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~5                               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[5]~3               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[5]~3               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[5]                 ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[5]                 ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~6                               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~6                               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[6]~4               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[6]~4               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[6]                 ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[6]                 ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~7                               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~7                               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[7]~5               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[7]~5               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[7]                 ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[7]                 ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~17                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~17                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~18                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~18                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~22                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~22                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|prop_node[1]~1                    ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|prop_node[1]~1                    ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~24                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~24                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~25                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~25                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~26                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~26                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~27                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~27                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|genr_node[1]~1                    ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|genr_node[1]~1                    ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~28                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~28                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~29                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~29                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|prop_node[2]~2                    ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|prop_node[2]~2                    ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~30                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~30                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~31                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~31                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~32                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~32                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~33                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~33                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|genr_node[2]~2                    ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|genr_node[2]~2                    ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~34                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~34                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~35                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~35                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|prop_node[3]~3                    ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|prop_node[3]~3                    ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~36                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~36                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~37                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~37                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~38                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~38                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~39                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~39                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|genr_node[3]~3                    ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|genr_node[3]~3                    ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~40                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~40                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gp0~0                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gp0~0                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gp0                               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gp0                               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~41                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~41                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~42                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~42                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|bg_out~0                          ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|bg_out~0                          ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~43                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~43                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~44                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~44                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|bp_out~0                          ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|bp_out~0                          ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|datab_node[7]~0                   ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|datab_node[7]~0                   ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|datab_node[3]                     ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|datab_node[3]                     ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|datab_node[2]                     ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|datab_node[2]                     ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|datab_node[1]                     ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|datab_node[1]                     ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|datab_node[0]                     ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|datab_node[0]                     ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|ps[0]~0                           ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|ps[0]~0                           ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|psi[0]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|psi[0]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gn[0]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gn[0]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|ps[1]~1                           ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|ps[1]~1                           ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|psi[1]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|psi[1]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gn[1]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gn[1]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|ps[2]~2                           ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|ps[2]~2                           ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|psi[2]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|psi[2]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gn[2]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gn[2]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|ps[3]~3                           ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|ps[3]~3                           ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|psi[3]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|psi[3]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gn[3]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gn[3]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|pc[0]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|pc[0]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|pc[1]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|pc[1]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|pc[2]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|pc[2]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|g3~0                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|g3~0                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|g3                                ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|g3                                ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gc[0]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gc[0]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gc[1]~0                           ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gc[1]~0                           ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gc[1]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gc[1]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gc[2]~1                           ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gc[2]~1                           ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gc[2]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gc[2]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|tot_cin_node[0]                   ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|tot_cin_node[0]                   ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|tot_cin_node[1]                   ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|tot_cin_node[1]                   ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|tot_cin_node[2]                   ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|tot_cin_node[2]                   ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|_~1                               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|_~1                               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|unreg_result[0]~0                 ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|unreg_result[0]~0                 ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|_~2                               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|_~2                               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|unreg_res_node[1]~0               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|unreg_res_node[1]~0               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|unreg_res_node[1]                 ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|unreg_res_node[1]                 ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|_~3                               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|_~3                               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|unreg_res_node[2]~1               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|unreg_res_node[2]~1               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|unreg_res_node[2]                 ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|unreg_res_node[2]                 ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|unreg_res_node[3]                 ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|unreg_res_node[3]                 ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]          ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]          ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]          ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]          ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]          ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]          ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]          ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]          ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                 ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                 ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                  ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                  ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                  ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                  ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3                ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3                ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                 ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                 ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                  ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                  ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                  ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                  ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                  ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                  ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                  ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                  ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                   ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                   ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                     ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                     ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                    ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                    ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                    ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                    ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0         ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0         ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]           ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]           ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]           ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]           ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]           ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]           ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]           ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]           ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                 ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                 ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                  ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                  ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                   ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                   ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                 ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                 ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                  ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                  ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                   ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                   ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                 ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                 ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                  ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                  ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                   ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                   ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3                 ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3                 ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                  ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                  ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                   ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                   ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                   ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                   ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                   ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                   ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                   ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                   ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                    ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                    ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                      ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                      ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                   ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                   ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                 ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                 ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                   ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                   ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1                 ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1                 ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                   ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                   ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]         ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]         ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]         ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]         ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]         ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]         ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                     ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                     ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0       ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0       ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                     ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                     ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0     ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0     ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]       ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]       ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                     ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                     ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1     ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1     ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]       ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]       ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]       ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]       ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]       ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]       ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]       ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]       ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]       ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0             ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]              ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]               ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2             ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]              ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]               ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3             ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3             ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]              ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]              ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]               ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]               ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]               ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]               ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]               ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]               ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                  ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                  ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0             ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]               ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1             ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1             ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]               ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]               ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                 ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                 ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0      ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0      ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]        ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]        ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]        ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]        ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]        ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]        ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]        ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]        ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0              ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0              ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]               ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]               ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1              ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1              ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]               ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]               ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2              ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2              ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]               ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]               ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3              ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3              ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]               ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]               ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                 ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                 ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                   ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                   ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0              ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0              ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1              ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1              ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]      ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]      ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]      ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]      ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]      ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]      ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                  ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                  ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0    ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0    ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                  ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                  ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0  ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0  ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]    ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]    ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                  ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                  ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1  ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1  ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]    ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]    ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]    ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]    ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0       ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0       ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]         ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]         ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]         ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]         ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]         ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]         ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]         ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]         ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0               ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0               ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1               ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1               ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]                ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]                ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2               ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2               ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]                ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]                ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3               ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3               ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]                ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]                ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                  ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                  ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                    ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                    ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0               ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0               ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1               ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1               ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]       ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]       ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]       ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]       ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]       ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]       ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                   ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                   ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0     ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0     ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                   ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                   ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0   ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0   ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]     ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]     ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                   ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                   ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1   ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1   ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]     ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]     ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]     ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]     ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0       ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0       ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]         ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]         ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]         ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]         ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]         ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]         ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]         ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]         ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0               ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0               ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1               ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1               ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2               ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2               ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3               ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3               ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                  ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                  ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                    ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                    ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0               ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0               ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1               ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1               ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]       ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]       ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]       ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]       ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]       ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]       ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                   ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                   ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0     ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0     ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                   ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                   ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0   ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0   ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]     ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]     ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                   ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                   ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1   ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1   ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]     ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]     ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]     ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]     ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|sel_node[2]                                            ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|sel_node[2]                                            ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|sel_node[3]                                            ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|sel_node[3]                                            ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|sel_node[2]                                            ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|sel_node[2]                                            ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|sel_node[3]                                            ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|sel_node[3]                                            ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|sel_node[2]                                            ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|sel_node[2]                                            ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|sel_node[3]                                            ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|sel_node[3]                                            ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|sel_node[2]                                            ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|sel_node[2]                                            ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|sel_node[3]                                            ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|sel_node[3]                                            ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|sel_node[2]                                            ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|sel_node[2]                                            ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|sel_node[3]                                            ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|sel_node[3]                                            ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|sel_node[2]                                            ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|sel_node[2]                                            ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|sel_node[3]                                            ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|sel_node[3]                                            ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|sel_node[2]                                            ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|sel_node[2]                                            ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|sel_node[3]                                            ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|sel_node[3]                                            ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0            ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0            ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]              ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]              ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]              ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]              ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                    ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                    ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                     ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                     ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                      ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                      ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                    ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                    ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                     ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                     ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                      ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                      ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                      ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                      ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                      ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                      ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]            ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]            ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                        ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                        ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0          ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0          ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                        ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                        ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0        ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0        ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]          ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]          ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~0                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~0                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~1                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~1                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~2                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~2                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~3                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~3                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~4                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~4                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|result_node~0                                  ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|result_node~0                                  ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~5                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~5                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~6                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~6                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~7                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~7                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~8                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~8                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|result_node~1                                  ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|result_node~1                                  ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|result_node                                    ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|result_node                                    ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~0                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~0                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~1                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~1                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~2                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~2                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~3                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~3                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~4                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~4                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|result_node~0                                  ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|result_node~0                                  ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~5                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~5                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~6                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~6                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~7                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~7                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~8                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~8                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|result_node~1                                  ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|result_node~1                                  ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|result_node                                    ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|result_node                                    ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~0                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~0                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~1                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~1                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~2                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~2                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~3                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~3                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~4                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~4                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|result_node~0                                  ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|result_node~0                                  ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~5                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~5                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~6                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~6                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~7                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~7                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~8                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~8                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|result_node~1                                  ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|result_node~1                                  ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|result_node                                    ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|result_node                                    ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~0                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~0                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~1                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~1                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~2                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~2                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~3                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~3                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~4                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~4                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|result_node~0                                  ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|result_node~0                                  ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~5                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~5                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~6                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~6                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~7                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~7                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~8                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~8                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|result_node~1                                  ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|result_node~1                                  ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|result_node                                    ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|result_node                                    ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~0                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~0                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~1                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~1                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~2                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~2                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~3                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~3                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~4                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~4                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|result_node~0                                  ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|result_node~0                                  ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~5                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~5                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~6                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~6                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~7                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~7                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~8                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~8                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|result_node~1                                  ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|result_node~1                                  ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|result_node                                    ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|result_node                                    ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~0                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~0                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~1                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~1                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~2                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~2                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~3                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~3                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~4                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~4                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|result_node~0                                  ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|result_node~0                                  ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~5                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~5                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~6                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~6                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~7                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~7                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~8                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~8                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|result_node~1                                  ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|result_node~1                                  ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|result_node                                    ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|result_node                                    ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|sel_node[3]                                                 ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|sel_node[3]                                                 ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~0                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~0                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~1                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~1                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~2                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~2                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~3                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~3                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~4                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~4                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~0                   ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~0                   ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~7                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~7                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~1                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~1                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~4                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~4                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~5                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~5                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~8                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~8                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node                     ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node                     ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~1                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~1                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~4                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~4                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~5                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~5                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~8                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~8                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node                     ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node                     ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~1                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~1                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~4                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~4                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~5                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~5                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~4                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~4                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~5                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~5                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~8                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~8                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|sel_node[3]                                                 ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|sel_node[3]                                                 ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~0                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~0                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~1                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~1                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~2                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~2                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~3                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~3                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~4                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~4                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~0                   ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~0                   ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~7                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~7                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~1                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~1                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~4                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~4                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~5                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~5                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~8                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~8                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node                     ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node                     ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~1                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~1                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~4                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~4                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1                   ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1                   ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~4                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~4                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~8                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~8                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~8                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~8                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|sel_node[3]                                                 ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|sel_node[3]                                                 ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~0                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~0                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~1                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~1                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~2                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~2                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~3                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~3                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~4                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~4                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~0                   ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~0                   ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~7                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~7                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~1                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~1                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~4                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~4                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~5                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~5                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~8                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~8                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node                     ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node                     ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~1                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~1                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~4                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~4                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~5                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~5                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~8                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~8                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node                     ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node                     ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~1                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~1                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0          ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0          ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]            ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]            ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]            ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]            ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                  ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                   ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                   ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                    ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                    ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                  ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                    ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                    ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3                  ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                   ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                   ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                    ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                    ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                    ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                    ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                    ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                    ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                    ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                    ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                     ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                     ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                       ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                       ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                      ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                      ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                      ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                      ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0      ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0      ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]        ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]        ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]        ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]        ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]        ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]        ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0              ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0              ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]               ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]               ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                  ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                  ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                  ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                  ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0       ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0       ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]         ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]         ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]         ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]         ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]         ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]         ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]         ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]         ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0               ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0               ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                 ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                 ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                 ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                 ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2               ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2               ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3               ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3               ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                 ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                 ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                 ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                 ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                 ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                 ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                 ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                 ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]       ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]       ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                   ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                   ; out0             ;
; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0       ; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0       ; out0             ;
; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]         ; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]         ; out0             ;
; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]         ; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]         ; out0             ;
; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0               ; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0               ; out0             ;
; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                ; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                ; out0             ;
; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                 ; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                 ; out0             ;
; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                 ; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                 ; out0             ;
; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                   ; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                   ; out0             ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                   ; Output Port Name                                                                                            ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; |elec_clock|CLR                                                                                             ; |elec_clock|CLR                                                                                             ; out              ;
; |elec_clock|Button1                                                                                         ; |elec_clock|Button1                                                                                         ; out              ;
; |elec_clock|Button2                                                                                         ; |elec_clock|Button2                                                                                         ; out              ;
; |elec_clock|LED_6[1]                                                                                        ; |elec_clock|LED_6[1]                                                                                        ; pin_out          ;
; |elec_clock|LED_6[2]                                                                                        ; |elec_clock|LED_6[2]                                                                                        ; pin_out          ;
; |elec_clock|LED_6[3]                                                                                        ; |elec_clock|LED_6[3]                                                                                        ; pin_out          ;
; |elec_clock|LED_6[4]                                                                                        ; |elec_clock|LED_6[4]                                                                                        ; pin_out          ;
; |elec_clock|LED_6[5]                                                                                        ; |elec_clock|LED_6[5]                                                                                        ; pin_out          ;
; |elec_clock|LED_6[6]                                                                                        ; |elec_clock|LED_6[6]                                                                                        ; pin_out          ;
; |elec_clock|musicins:T6|control:T1|counter[3]                                                               ; |elec_clock|musicins:T6|control:T1|counter[3]                                                               ; regout           ;
; |elec_clock|musicins:T6|control:T1|counter[2]                                                               ; |elec_clock|musicins:T6|control:T1|counter[2]                                                               ; regout           ;
; |elec_clock|config:T5|two2four:T2|output[3]                                                                 ; |elec_clock|config:T5|two2four:T2|output[3]                                                                 ; out              ;
; |elec_clock|config:T5|two2four:T2|output[2]                                                                 ; |elec_clock|config:T5|two2four:T2|output[2]                                                                 ; out              ;
; |elec_clock|config:T5|two2four:T2|output[1]                                                                 ; |elec_clock|config:T5|two2four:T2|output[1]                                                                 ; out              ;
; |elec_clock|config:T5|count_4:T1|temp[1]                                                                    ; |elec_clock|config:T5|count_4:T1|temp[1]                                                                    ; regout           ;
; |elec_clock|config:T5|count_4:T1|temp[0]                                                                    ; |elec_clock|config:T5|count_4:T1|temp[0]                                                                    ; regout           ;
; |elec_clock|config:T5|count_4:T1|temp~2                                                                     ; |elec_clock|config:T5|count_4:T1|temp~2                                                                     ; out              ;
; |elec_clock|config:T5|count_4:T1|temp~3                                                                     ; |elec_clock|config:T5|count_4:T1|temp~3                                                                     ; out              ;
; |elec_clock|hour_count:T4|enter                                                                             ; |elec_clock|hour_count:T4|enter                                                                             ; out0             ;
; |elec_clock|hour_count:T4|LED_6[1]                                                                          ; |elec_clock|hour_count:T4|LED_6[1]                                                                          ; out              ;
; |elec_clock|hour_count:T4|LED_6[2]                                                                          ; |elec_clock|hour_count:T4|LED_6[2]                                                                          ; out              ;
; |elec_clock|hour_count:T4|LED_6[3]                                                                          ; |elec_clock|hour_count:T4|LED_6[3]                                                                          ; out              ;
; |elec_clock|hour_count:T4|LED_6[4]                                                                          ; |elec_clock|hour_count:T4|LED_6[4]                                                                          ; out              ;
; |elec_clock|hour_count:T4|LED_6[5]                                                                          ; |elec_clock|hour_count:T4|LED_6[5]                                                                          ; out              ;
; |elec_clock|hour_count:T4|LED_6[6]                                                                          ; |elec_clock|hour_count:T4|LED_6[6]                                                                          ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt1[0]                                                               ; |elec_clock|hour_count:T4|count_24:T1|cnt1[0]                                                               ; regout           ;
; |elec_clock|hour_count:T4|count_24:T1|process_0~0                                                           ; |elec_clock|hour_count:T4|count_24:T1|process_0~0                                                           ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|cnt0~4                                                                ; |elec_clock|hour_count:T4|count_24:T1|cnt0~4                                                                ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt0~5                                                                ; |elec_clock|hour_count:T4|count_24:T1|cnt0~5                                                                ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt0~6                                                                ; |elec_clock|hour_count:T4|count_24:T1|cnt0~6                                                                ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt0~7                                                                ; |elec_clock|hour_count:T4|count_24:T1|cnt0~7                                                                ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt0~8                                                                ; |elec_clock|hour_count:T4|count_24:T1|cnt0~8                                                                ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt0~9                                                                ; |elec_clock|hour_count:T4|count_24:T1|cnt0~9                                                                ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt0~10                                                               ; |elec_clock|hour_count:T4|count_24:T1|cnt0~10                                                               ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt0~11                                                               ; |elec_clock|hour_count:T4|count_24:T1|cnt0~11                                                               ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt1~4                                                                ; |elec_clock|hour_count:T4|count_24:T1|cnt1~4                                                                ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt1~5                                                                ; |elec_clock|hour_count:T4|count_24:T1|cnt1~5                                                                ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt1~6                                                                ; |elec_clock|hour_count:T4|count_24:T1|cnt1~6                                                                ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt1~7                                                                ; |elec_clock|hour_count:T4|count_24:T1|cnt1~7                                                                ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt1~8                                                                ; |elec_clock|hour_count:T4|count_24:T1|cnt1~8                                                                ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt1~9                                                                ; |elec_clock|hour_count:T4|count_24:T1|cnt1~9                                                                ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt1~10                                                               ; |elec_clock|hour_count:T4|count_24:T1|cnt1~10                                                               ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt1~11                                                               ; |elec_clock|hour_count:T4|count_24:T1|cnt1~11                                                               ; out              ;
; |elec_clock|hour_count:T4|count_24:T1|cnt0[3]                                                               ; |elec_clock|hour_count:T4|count_24:T1|cnt0[3]                                                               ; regout           ;
; |elec_clock|hour_count:T4|count_24:T1|cnt0[2]                                                               ; |elec_clock|hour_count:T4|count_24:T1|cnt0[2]                                                               ; regout           ;
; |elec_clock|hour_count:T4|count_24:T1|cnt0[1]                                                               ; |elec_clock|hour_count:T4|count_24:T1|cnt0[1]                                                               ; regout           ;
; |elec_clock|hour_count:T4|count_24:T1|cnt0[0]                                                               ; |elec_clock|hour_count:T4|count_24:T1|cnt0[0]                                                               ; regout           ;
; |elec_clock|hour_count:T4|count_24:T1|cnt1[3]                                                               ; |elec_clock|hour_count:T4|count_24:T1|cnt1[3]                                                               ; regout           ;
; |elec_clock|hour_count:T4|count_24:T1|cnt1[2]                                                               ; |elec_clock|hour_count:T4|count_24:T1|cnt1[2]                                                               ; regout           ;
; |elec_clock|hour_count:T4|count_24:T1|cnt1[1]                                                               ; |elec_clock|hour_count:T4|count_24:T1|cnt1[1]                                                               ; regout           ;
; |elec_clock|minute_count:T3|enter                                                                           ; |elec_clock|minute_count:T3|enter                                                                           ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|Cout1~0                                                              ; |elec_clock|minute_count:T3|count_6:T2|Cout1~0                                                              ; out              ;
; |elec_clock|minute_count:T3|count_6:T2|Cout1                                                                ; |elec_clock|minute_count:T3|count_6:T2|Cout1                                                                ; regout           ;
; |elec_clock|minute_count:T3|count_6:T2|temp1~4                                                              ; |elec_clock|minute_count:T3|count_6:T2|temp1~4                                                              ; out              ;
; |elec_clock|minute_count:T3|count_6:T2|temp1~5                                                              ; |elec_clock|minute_count:T3|count_6:T2|temp1~5                                                              ; out              ;
; |elec_clock|minute_count:T3|count_6:T2|temp1~6                                                              ; |elec_clock|minute_count:T3|count_6:T2|temp1~6                                                              ; out              ;
; |elec_clock|minute_count:T3|count_6:T2|temp1~7                                                              ; |elec_clock|minute_count:T3|count_6:T2|temp1~7                                                              ; out              ;
; |elec_clock|minute_count:T3|count_6:T2|temp1[3]                                                             ; |elec_clock|minute_count:T3|count_6:T2|temp1[3]                                                             ; regout           ;
; |elec_clock|minute_count:T3|count_6:T2|temp1[2]                                                             ; |elec_clock|minute_count:T3|count_6:T2|temp1[2]                                                             ; regout           ;
; |elec_clock|minute_count:T3|count_6:T2|temp1[1]                                                             ; |elec_clock|minute_count:T3|count_6:T2|temp1[1]                                                             ; regout           ;
; |elec_clock|minute_count:T3|count_6:T2|temp1[0]                                                             ; |elec_clock|minute_count:T3|count_6:T2|temp1[0]                                                             ; regout           ;
; |elec_clock|minute_count:T3|count_10:T1|Cout1~0                                                             ; |elec_clock|minute_count:T3|count_10:T1|Cout1~0                                                             ; out              ;
; |elec_clock|minute_count:T3|count_10:T1|Cout1                                                               ; |elec_clock|minute_count:T3|count_10:T1|Cout1                                                               ; regout           ;
; |elec_clock|minute_count:T3|count_10:T1|temp~4                                                              ; |elec_clock|minute_count:T3|count_10:T1|temp~4                                                              ; out              ;
; |elec_clock|minute_count:T3|count_10:T1|temp~5                                                              ; |elec_clock|minute_count:T3|count_10:T1|temp~5                                                              ; out              ;
; |elec_clock|minute_count:T3|count_10:T1|temp~6                                                              ; |elec_clock|minute_count:T3|count_10:T1|temp~6                                                              ; out              ;
; |elec_clock|minute_count:T3|count_10:T1|temp~7                                                              ; |elec_clock|minute_count:T3|count_10:T1|temp~7                                                              ; out              ;
; |elec_clock|minute_count:T3|count_10:T1|temp[3]                                                             ; |elec_clock|minute_count:T3|count_10:T1|temp[3]                                                             ; regout           ;
; |elec_clock|minute_count:T3|count_10:T1|temp[2]                                                             ; |elec_clock|minute_count:T3|count_10:T1|temp[2]                                                             ; regout           ;
; |elec_clock|minute_count:T3|count_10:T1|temp[1]                                                             ; |elec_clock|minute_count:T3|count_10:T1|temp[1]                                                             ; regout           ;
; |elec_clock|minute_count:T3|count_10:T1|temp[0]                                                             ; |elec_clock|minute_count:T3|count_10:T1|temp[0]                                                             ; regout           ;
; |elec_clock|sec_count:T2|count_6:T2|Cout1~0                                                                 ; |elec_clock|sec_count:T2|count_6:T2|Cout1~0                                                                 ; out              ;
; |elec_clock|sec_count:T2|count_6:T2|Cout1                                                                   ; |elec_clock|sec_count:T2|count_6:T2|Cout1                                                                   ; regout           ;
; |elec_clock|sec_count:T2|count_6:T2|temp1~4                                                                 ; |elec_clock|sec_count:T2|count_6:T2|temp1~4                                                                 ; out              ;
; |elec_clock|sec_count:T2|count_6:T2|temp1~5                                                                 ; |elec_clock|sec_count:T2|count_6:T2|temp1~5                                                                 ; out              ;
; |elec_clock|sec_count:T2|count_6:T2|temp1~6                                                                 ; |elec_clock|sec_count:T2|count_6:T2|temp1~6                                                                 ; out              ;
; |elec_clock|sec_count:T2|count_6:T2|temp1~7                                                                 ; |elec_clock|sec_count:T2|count_6:T2|temp1~7                                                                 ; out              ;
; |elec_clock|sec_count:T2|count_6:T2|temp1[3]                                                                ; |elec_clock|sec_count:T2|count_6:T2|temp1[3]                                                                ; regout           ;
; |elec_clock|sec_count:T2|count_6:T2|temp1[2]                                                                ; |elec_clock|sec_count:T2|count_6:T2|temp1[2]                                                                ; regout           ;
; |elec_clock|sec_count:T2|count_6:T2|temp1[1]                                                                ; |elec_clock|sec_count:T2|count_6:T2|temp1[1]                                                                ; regout           ;
; |elec_clock|sec_count:T2|count_6:T2|temp1[0]                                                                ; |elec_clock|sec_count:T2|count_6:T2|temp1[0]                                                                ; regout           ;
; |elec_clock|sec_count:T2|count_10:T1|Cout1~0                                                                ; |elec_clock|sec_count:T2|count_10:T1|Cout1~0                                                                ; out              ;
; |elec_clock|sec_count:T2|count_10:T1|Cout1                                                                  ; |elec_clock|sec_count:T2|count_10:T1|Cout1                                                                  ; regout           ;
; |elec_clock|sec_count:T2|count_10:T1|temp[3]                                                                ; |elec_clock|sec_count:T2|count_10:T1|temp[3]                                                                ; regout           ;
; |elec_clock|sec_count:T2|count_10:T1|temp[2]                                                                ; |elec_clock|sec_count:T2|count_10:T1|temp[2]                                                                ; regout           ;
; |elec_clock|time_trans:T1|count_2500:T1|temp[3]                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp[3]                                                             ; regout           ;
; |elec_clock|time_trans:T1|count_2500:T1|temp~12                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp~12                                                             ; out              ;
; |elec_clock|time_trans:T1|count_2500:T1|temp~13                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp~13                                                             ; out              ;
; |elec_clock|time_trans:T1|count_2500:T1|temp~14                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp~14                                                             ; out              ;
; |elec_clock|time_trans:T1|count_2500:T1|temp~15                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp~15                                                             ; out              ;
; |elec_clock|time_trans:T1|count_2500:T1|temp~16                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp~16                                                             ; out              ;
; |elec_clock|time_trans:T1|count_2500:T1|temp~17                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp~17                                                             ; out              ;
; |elec_clock|time_trans:T1|count_2500:T1|temp~18                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp~18                                                             ; out              ;
; |elec_clock|time_trans:T1|count_2500:T1|temp~19                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp~19                                                             ; out              ;
; |elec_clock|time_trans:T1|count_2500:T1|temp[4]                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp[4]                                                             ; regout           ;
; |elec_clock|time_trans:T1|count_2500:T1|temp[5]                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp[5]                                                             ; regout           ;
; |elec_clock|time_trans:T1|count_2500:T1|temp[6]                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp[6]                                                             ; regout           ;
; |elec_clock|time_trans:T1|count_2500:T1|temp[7]                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp[7]                                                             ; regout           ;
; |elec_clock|time_trans:T1|count_2500:T1|temp[8]                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp[8]                                                             ; regout           ;
; |elec_clock|time_trans:T1|count_2500:T1|temp[9]                                                             ; |elec_clock|time_trans:T1|count_2500:T1|temp[9]                                                             ; regout           ;
; |elec_clock|time_trans:T1|count_2500:T1|temp[10]                                                            ; |elec_clock|time_trans:T1|count_2500:T1|temp[10]                                                            ; regout           ;
; |elec_clock|time_trans:T1|count_2500:T1|temp[11]                                                            ; |elec_clock|time_trans:T1|count_2500:T1|temp[11]                                                            ; regout           ;
; |elec_clock|hour_count:T4|count_24:T1|LessThan0~0                                                           ; |elec_clock|hour_count:T4|count_24:T1|LessThan0~0                                                           ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|LessThan0~1                                                           ; |elec_clock|hour_count:T4|count_24:T1|LessThan0~1                                                           ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|LessThan0~2                                                           ; |elec_clock|hour_count:T4|count_24:T1|LessThan0~2                                                           ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|LessThan0~3                                                           ; |elec_clock|hour_count:T4|count_24:T1|LessThan0~3                                                           ; out0             ;
; |elec_clock|musicins:T6|control:T1|Equal0~0                                                                 ; |elec_clock|musicins:T6|control:T1|Equal0~0                                                                 ; out0             ;
; |elec_clock|config:T5|count_4:T1|Equal0~0                                                                   ; |elec_clock|config:T5|count_4:T1|Equal0~0                                                                   ; out0             ;
; |elec_clock|config:T5|count_4:T1|Equal1~0                                                                   ; |elec_clock|config:T5|count_4:T1|Equal1~0                                                                   ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|Equal0~0                                                              ; |elec_clock|hour_count:T4|count_24:T1|Equal0~0                                                              ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|Equal1~0                                                              ; |elec_clock|hour_count:T4|count_24:T1|Equal1~0                                                              ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|Equal0~0                                                             ; |elec_clock|minute_count:T3|count_6:T2|Equal0~0                                                             ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|Equal0~0                                                            ; |elec_clock|minute_count:T3|count_10:T1|Equal0~0                                                            ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|Equal0~0                                                                ; |elec_clock|sec_count:T2|count_6:T2|Equal0~0                                                                ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|Equal0~0                                                               ; |elec_clock|sec_count:T2|count_10:T1|Equal0~0                                                               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|look_add:look_ahead_unit|_~0                       ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|look_add:look_ahead_unit|_~0                       ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|look_add:look_ahead_unit|cout[1]~0                 ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|look_add:look_ahead_unit|cout[1]~0                 ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[7]~0                   ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[7]~0                   ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[7]                     ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[7]                     ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[6]                     ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[6]                     ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[5]                     ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[5]                     ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[4]                     ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[4]                     ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[3]                     ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[3]                     ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[2]                     ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[2]                     ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[1]                     ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[1]                     ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[0]                     ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|datab_node[0]                     ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|ps[0]~0                           ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|ps[0]~0                           ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|psi[0]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|psi[0]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[1]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[1]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[2]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[2]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|ps[3]~3                           ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|ps[3]~3                           ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|psi[3]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|psi[3]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[3]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[3]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|ps[4]~4                           ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|ps[4]~4                           ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|psi[4]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|psi[4]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[4]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[4]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|ps[5]~5                           ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|ps[5]~5                           ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|psi[5]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|psi[5]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[5]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[5]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|ps[6]~6                           ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|ps[6]~6                           ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|psi[6]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|psi[6]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[6]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[6]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|ps[7]~7                           ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|ps[7]~7                           ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|psi[7]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|psi[7]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[7]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gn[7]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|pc[0]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|pc[0]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|pc[1]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|pc[1]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|pc[2]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|pc[2]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|pc[3]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|pc[3]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|pc[4]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|pc[4]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|pc[5]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|pc[5]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|pc[6]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|pc[6]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|g3~0                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|g3~0                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|g3                                ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|g3                                ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~0                               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~0                               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|g4~0                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|g4~0                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|p2c[0]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|p2c[0]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|p2c[1]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|p2c[1]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|p2c[2]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|p2c[2]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|g2c[1]~0                          ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|g2c[1]~0                          ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|g2c[1]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|g2c[1]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|g2c[2]~1                          ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|g2c[2]~1                          ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|g2c[2]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|g2c[2]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[3]                   ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[3]                   ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[4]~0                 ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[4]~0                 ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[4]                   ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[4]                   ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[5]~1                 ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[5]~1                 ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[5]                   ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[5]                   ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[6]~2                 ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[6]~2                 ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[6]                   ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|tot_cin_node[6]                   ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~2                               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~2                               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~3                               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~3                               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~4                               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~4                               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[4]~2               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[4]~2               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[4]                 ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[4]                 ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~5                               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~5                               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[5]~3               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[5]~3               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[5]                 ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[5]                 ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~6                               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~6                               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[6]~4               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[6]~4               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[6]                 ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[6]                 ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~7                               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~7                               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[7]~5               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[7]~5               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[7]                 ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[7]                 ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~17                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~17                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~18                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~18                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~22                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~22                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|prop_node[1]~1                    ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|prop_node[1]~1                    ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~24                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~24                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~25                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~25                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~26                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~26                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~27                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~27                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|genr_node[1]~1                    ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|genr_node[1]~1                    ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~28                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~28                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~29                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~29                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|prop_node[2]~2                    ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|prop_node[2]~2                    ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~30                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~30                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~31                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~31                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~32                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~32                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~33                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~33                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|genr_node[2]~2                    ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|genr_node[2]~2                    ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~34                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~34                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~35                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~35                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|prop_node[3]~3                    ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|prop_node[3]~3                    ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~36                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~36                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~37                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~37                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~38                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~38                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~39                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~39                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|genr_node[3]~3                    ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|genr_node[3]~3                    ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~40                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~40                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gp0~0                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gp0~0                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gp0                               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|gp0                               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~41                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~41                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~42                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~42                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|bg_out~0                          ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|bg_out~0                          ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~43                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~43                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~44                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|_~44                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|bp_out~0                          ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[0]|bp_out~0                          ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|datab_node[7]~0                   ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|datab_node[7]~0                   ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|datab_node[3]                     ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|datab_node[3]                     ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|datab_node[2]                     ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|datab_node[2]                     ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|datab_node[1]                     ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|datab_node[1]                     ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|datab_node[0]                     ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|datab_node[0]                     ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|ps[0]~0                           ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|ps[0]~0                           ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|psi[0]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|psi[0]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gn[0]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gn[0]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|ps[1]~1                           ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|ps[1]~1                           ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|psi[1]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|psi[1]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gn[1]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gn[1]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|ps[2]~2                           ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|ps[2]~2                           ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|psi[2]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|psi[2]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gn[2]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gn[2]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|ps[3]~3                           ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|ps[3]~3                           ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|psi[3]                            ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|psi[3]                            ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gn[3]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gn[3]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|pc[0]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|pc[0]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|pc[1]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|pc[1]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|pc[2]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|pc[2]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|g3~0                              ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|g3~0                              ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|g3                                ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|g3                                ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gc[0]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gc[0]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gc[1]~0                           ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gc[1]~0                           ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gc[1]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gc[1]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gc[2]~1                           ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gc[2]~1                           ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gc[2]                             ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|gc[2]                             ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|tot_cin_node[0]                   ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|tot_cin_node[0]                   ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|tot_cin_node[1]                   ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|tot_cin_node[1]                   ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|tot_cin_node[2]                   ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|tot_cin_node[2]                   ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|_~1                               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|_~1                               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|unreg_result[0]~0                 ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|unreg_result[0]~0                 ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|_~2                               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|_~2                               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|unreg_res_node[1]~0               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|unreg_res_node[1]~0               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|unreg_res_node[1]                 ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|unreg_res_node[1]                 ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|_~3                               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|_~3                               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|unreg_res_node[2]~1               ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|unreg_res_node[2]~1               ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|unreg_res_node[2]                 ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|unreg_res_node[2]                 ; out0             ;
; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|unreg_res_node[3]                 ; |elec_clock|time_trans:T1|count_2500:T1|lpm_add_sub:Add0|addcore:adder[1]|unreg_res_node[3]                 ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]          ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]          ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]          ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]          ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]          ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]          ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]          ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]          ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                 ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                 ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                  ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                  ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                 ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                 ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                  ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                  ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3                ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3                ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                 ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                 ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                  ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                  ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                  ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                  ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                  ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                  ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                  ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                  ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                   ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                   ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                     ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                     ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                    ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                    ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                    ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                    ; out0             ;
; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1    ; |elec_clock|sec_count:T2|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1    ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0         ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0         ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]           ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]           ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]           ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]           ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]           ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]           ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]           ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]           ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                 ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                 ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                  ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                  ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                   ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                   ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                 ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                 ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                  ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                  ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                   ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                   ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                 ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                 ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                  ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                  ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                   ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                   ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3                 ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3                 ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                  ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                  ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                   ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                   ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                   ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                   ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                   ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                   ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                   ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                   ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                    ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                    ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                      ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                      ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                   ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                   ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                 ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                 ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                   ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                   ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1                 ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1                 ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                   ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                   ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]         ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]         ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]         ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]         ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]         ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]         ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                     ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                     ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0       ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0       ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                     ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                     ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0     ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0     ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]       ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]       ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                     ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                     ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1     ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1     ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]       ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]       ; out0             ;
; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]       ; |elec_clock|sec_count:T2|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]       ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]       ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]       ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]       ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]       ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]       ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0             ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]              ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]               ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2             ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]              ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]               ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3             ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3             ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]              ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]              ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]               ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]               ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]               ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]               ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]               ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]               ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                  ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                  ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0             ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]               ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1             ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1             ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]               ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]               ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                 ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                 ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; |elec_clock|minute_count:T3|count_10:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0      ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0      ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]        ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]        ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]        ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]        ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]        ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]        ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]        ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]        ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0              ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0              ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]               ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]               ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1              ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1              ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]               ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]               ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2              ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2              ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]               ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]               ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3              ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3              ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]               ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]               ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                 ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                 ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                   ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                   ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0              ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0              ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1              ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1              ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]      ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]      ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]      ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]      ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]      ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]      ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                  ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                  ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0    ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0    ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                  ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                  ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0  ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0  ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]    ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]    ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                  ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                  ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1  ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1  ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]    ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]    ; out0             ;
; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]    ; |elec_clock|minute_count:T3|count_6:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]    ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0       ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0       ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]         ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]         ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]         ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]         ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]         ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]         ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]         ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]         ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0               ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0               ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1               ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1               ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]                ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]                ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2               ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2               ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]                ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]                ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3               ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3               ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]                ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]                ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                  ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                  ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                    ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                    ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0               ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0               ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1               ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1               ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]       ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]       ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]       ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]       ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]       ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]       ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                   ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                   ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0     ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0     ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                   ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                   ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0   ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0   ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]     ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]     ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                   ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                   ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1   ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1   ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]     ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]     ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]     ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]     ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0       ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0       ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]         ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]         ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]         ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]         ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]         ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]         ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]         ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]         ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0               ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0               ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1               ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1               ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2               ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2               ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3               ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3               ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                  ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                  ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                    ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                    ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0               ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0               ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1               ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1               ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                 ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                 ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]       ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]       ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]       ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]       ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]       ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]       ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                   ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                   ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0     ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0     ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                   ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                   ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0   ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0   ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]     ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]     ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                   ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                   ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1   ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1   ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]     ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]     ; out0             ;
; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]     ; |elec_clock|hour_count:T4|count_24:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]     ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|sel_node[2]                                            ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|sel_node[2]                                            ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|sel_node[3]                                            ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|sel_node[3]                                            ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|sel_node[2]                                            ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|sel_node[2]                                            ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|sel_node[3]                                            ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|sel_node[3]                                            ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|sel_node[2]                                            ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|sel_node[2]                                            ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|sel_node[3]                                            ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|sel_node[3]                                            ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|sel_node[2]                                            ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|sel_node[2]                                            ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|sel_node[3]                                            ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|sel_node[3]                                            ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|sel_node[2]                                            ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|sel_node[2]                                            ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|sel_node[3]                                            ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|sel_node[3]                                            ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|sel_node[2]                                            ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|sel_node[2]                                            ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|sel_node[3]                                            ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|sel_node[3]                                            ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|sel_node[2]                                            ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|sel_node[2]                                            ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|sel_node[3]                                            ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|sel_node[3]                                            ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~0                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~1                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~2                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~3                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~4                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~0              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~6                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~7                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8                        ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~1              ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node                ; |elec_clock|hour_count:T4|four2seven:T2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0            ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0            ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]              ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]              ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]              ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]              ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                    ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                    ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                     ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                     ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                      ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                      ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                    ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                    ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                     ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                     ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                      ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                      ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                      ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                      ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                      ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                      ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]            ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]            ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                        ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                        ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0          ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0          ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                        ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                        ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0        ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0        ; out0             ;
; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]          ; |elec_clock|config:T5|count_4:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]          ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~0                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~0                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~1                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~1                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~2                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~2                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~3                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~3                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~4                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~4                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|result_node~0                                  ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|result_node~0                                  ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~5                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~5                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~6                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~6                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~7                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~7                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~8                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|_~8                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|result_node~1                                  ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|result_node~1                                  ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|result_node                                    ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux2|muxlut:$00009|result_node                                    ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~0                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~0                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~1                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~1                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~2                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~2                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~3                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~3                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~4                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~4                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|result_node~0                                  ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|result_node~0                                  ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~5                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~5                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~6                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~6                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~7                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~7                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~8                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|_~8                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|result_node~1                                  ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|result_node~1                                  ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|result_node                                    ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux1|muxlut:$00009|result_node                                    ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~0                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~0                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~1                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~1                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~2                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~2                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~3                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~3                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~4                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~4                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|result_node~0                                  ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|result_node~0                                  ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~5                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~5                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~6                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~6                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~7                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~7                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~8                                            ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|_~8                                            ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|result_node~1                                  ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|result_node~1                                  ; out0             ;
; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|result_node                                    ; |elec_clock|config:T5|two2four:T2|lpm_mux:Mux0|muxlut:$00009|result_node                                    ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~0                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~0                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~1                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~1                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~2                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~2                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~3                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~3                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~4                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~4                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|result_node~0                                  ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|result_node~0                                  ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~5                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~5                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~6                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~6                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~7                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~7                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~8                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|_~8                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|result_node~1                                  ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|result_node~1                                  ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|result_node                                    ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux2|muxlut:$00009|result_node                                    ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~0                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~0                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~1                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~1                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~2                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~2                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~3                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~3                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~4                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~4                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|result_node~0                                  ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|result_node~0                                  ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~5                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~5                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~6                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~6                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~7                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~7                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~8                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|_~8                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|result_node~1                                  ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|result_node~1                                  ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|result_node                                    ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux1|muxlut:$00009|result_node                                    ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~0                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~0                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~1                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~1                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~2                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~2                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~3                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~3                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~4                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~4                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|result_node~0                                  ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|result_node~0                                  ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~5                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~5                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~6                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~6                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~7                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~7                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~8                                            ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|_~8                                            ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|result_node~1                                  ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|result_node~1                                  ; out0             ;
; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|result_node                                    ; |elec_clock|config:T5|two2four:T3|lpm_mux:Mux0|muxlut:$00009|result_node                                    ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|sel_node[2]                                                 ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|sel_node[2]                                                 ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|sel_node[3]                                                 ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|sel_node[3]                                                 ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~0                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~0                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~1                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~1                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~2                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~2                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~4                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~4                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~0                   ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~0                   ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~1                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~1                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~4                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~4                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~5                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~5                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~8                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~8                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node                     ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node                     ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~1                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~1                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~4                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~4                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~5                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~5                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~8                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~8                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node                     ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node                     ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~1                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~1                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~4                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~4                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~5                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~5                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~4                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~4                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~5                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~5                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~8                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~8                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|sel_node[2]                                                 ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|sel_node[2]                                                 ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|sel_node[3]                                                 ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|sel_node[3]                                                 ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~0                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~0                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~1                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~1                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~2                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~2                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~0                   ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~0                   ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~1                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~1                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~4                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~4                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~5                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~5                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~8                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~8                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node                     ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node                     ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~1                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~1                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~4                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~4                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1                   ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1                   ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~4                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~4                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~8                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~8                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~8                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~8                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|sel_node[2]                                                 ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|sel_node[2]                                                 ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|sel_node[3]                                                 ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|sel_node[3]                                                 ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~0                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~0                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~1                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~1                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~2                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~2                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~4                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~4                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~0                   ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~0                   ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~5                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~5                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~6                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~6                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~1                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~1                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~4                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~4                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~5                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~5                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~8                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~8                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node                     ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node                     ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~1                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~1                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~4                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~4                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~5                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~5                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~8                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~8                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node                     ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node                     ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~1                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~1                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5                             ; |elec_clock|musicins:T6|control:T1|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5                             ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0          ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0          ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]            ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]            ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]            ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]            ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]            ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                  ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                   ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                   ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                    ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                    ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                   ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                   ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                    ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                    ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3                  ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3                  ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                   ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                   ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                    ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                    ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                    ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                    ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                    ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                    ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                    ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                    ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                     ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                     ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                       ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                       ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                      ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                      ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                      ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                      ; out0             ;
; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1      ; |elec_clock|musicins:T6|control:T1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1      ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0      ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0      ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]        ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]        ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]        ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]        ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]        ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]        ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0              ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0              ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]               ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]               ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                  ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                  ; out0             ;
; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                  ; |elec_clock|musicins:T6|do_count_10:T2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                  ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0       ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0       ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]         ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]         ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]         ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]         ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]         ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]         ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]         ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]         ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0               ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0               ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                 ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                 ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                 ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                 ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2               ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2               ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3               ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3               ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                 ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                 ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                 ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                 ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                 ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                 ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                 ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                 ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]       ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]       ; out0             ;
; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                   ; |elec_clock|musicins:T6|fa_count_7:T3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                   ; out0             ;
; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0       ; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0       ; out0             ;
; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]         ; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]         ; out0             ;
; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]         ; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]         ; out0             ;
; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0               ; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0               ; out0             ;
; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                ; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                ; out0             ;
; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                 ; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                 ; out0             ;
; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                 ; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                 ; out0             ;
; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                   ; |elec_clock|musicins:T6|la_count_6:T4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                   ; out0             ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Mar 27 13:29:07 2022
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off elec_clock -c elec_clock
Info: Using vector source file "C:/Users/hp/Desktop//shudian_elec-clock/elec_clock.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      19.90 %
Info: Number of transitions in simulation is 3132
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 164 megabytes
    Info: Processing ended: Sun Mar 27 13:29:08 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


