{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695447423426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695447423428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 23 12:37:03 2023 " "Processing started: Sat Sep 23 12:37:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695447423428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447423428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MATMUL -c MATMUL " "Command: quartus_map --read_settings_files=on --write_settings_files=off MATMUL -c MATMUL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447423430 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695447424056 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695447424056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roma_128x128.v 1 1 " "Found 1 design units, including 1 entities, in source file roma_128x128.v" { { "Info" "ISGN_ENTITY_NAME" "1 romA_128x128 " "Found entity 1: romA_128x128" {  } { { "romA_128x128.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romA_128x128.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romb_128x1.v 1 1 " "Found 1 design units, including 1 entities, in source file romb_128x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 romB_128x1 " "Found entity 1: romB_128x1" {  } { { "romB_128x1.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romB_128x1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romc_128x1.v 1 1 " "Found 1 design units, including 1 entities, in source file romc_128x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 romC_128x1 " "Found entity 1: romC_128x1" {  } { { "romC_128x1.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romC_128x1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_8816.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_8816.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_8816 " "Found entity 1: multiplier_8816" {  } { { "multiplier_8816.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/multiplier_8816.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dfff.sv 1 1 " "Found 1 design units, including 1 entities, in source file dfff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFFF " "Found entity 1: DFFF" {  } { { "DFFF.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/DFFF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_enforcer.sv 1 1 " "Found 1 design units, including 1 entities, in source file edge_enforcer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edge_enforcer " "Found entity 1: edge_enforcer" {  } { { "edge_enforcer.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/edge_enforcer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_for_a.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_for_a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_for_A " "Found entity 1: counter_for_A" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_for_b.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_for_b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_for_B " "Found entity 1: counter_for_B" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_for_c.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_for_c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_for_C " "Found entity 1: counter_for_C" {  } { { "counter_for_C.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_C.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romc_128x1_t.sv 1 1 " "Found 1 design units, including 1 entities, in source file romc_128x1_t.sv" { { "Info" "ISGN_ENTITY_NAME" "1 romC_128x1_T " "Found entity 1: romC_128x1_T" {  } { { "romC_128x1_T.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romC_128x1_T.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch16.sv 1 1 " "Found 1 design units, including 1 entities, in source file switch16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switch16 " "Found entity 1: switch16" {  } { { "switch16.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/switch16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder16 " "Found entity 1: adder16" {  } { { "adder16.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/adder16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder17.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder17.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder17 " "Found entity 1: adder17" {  } { { "adder17.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/adder17.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder18.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder18.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder18 " "Found entity 1: adder18" {  } { { "adder18.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/adder18.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder32 " "Found entity 1: adder32" {  } { { "adder32.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/adder32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/reg16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg17.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg17.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg17 " "Found entity 1: reg17" {  } { { "reg17.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/reg17.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg18.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg18.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg18 " "Found entity 1: reg18" {  } { { "reg18.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/reg18.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg19.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg19.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg19 " "Found entity 1: reg19" {  } { { "reg19.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/reg19.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/reg32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file mul_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUL_BLOCK " "Found entity 1: MUL_BLOCK" {  } { { "MUL_BLOCK.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MUL_BLOCK.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc32.sv 1 1 " "Found 1 design units, including 1 entities, in source file acc32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acc32 " "Found entity 1: acc32" {  } { { "acc32.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/acc32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binto7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file binto7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binto7seg " "Found entity 1: binto7seg" {  } { { "binto7seg.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/binto7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segsel.sv 1 1 " "Found 1 design units, including 1 entities, in source file segsel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segsel " "Found entity 1: segsel" {  } { { "segsel.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/segsel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segssel.sv 1 1 " "Found 1 design units, including 1 entities, in source file segssel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segssel " "Found entity 1: segssel" {  } { { "segssel.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/segssel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labtwo.sv 1 1 " "Found 1 design units, including 1 entities, in source file labtwo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LABTWO " "Found entity 1: LABTWO" {  } { { "LABTWO.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB " "Found entity 1: TB" {  } { { "TB.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matmul.sv 1 1 " "Found 1 design units, including 1 entities, in source file matmul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MATMUL " "Found entity 1: MATMUL" {  } { { "MATMUL.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MATMUL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434260 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MATMUL " "Elaborating entity \"MATMUL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695447434312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LABTWO LABTWO:main " "Elaborating entity \"LABTWO\" for hierarchy \"LABTWO:main\"" {  } { { "MATMUL.sv" "main" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MATMUL.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447434353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_enforcer LABTWO:main\|edge_enforcer:b2v_inst " "Elaborating entity \"edge_enforcer\" for hierarchy \"LABTWO:main\|edge_enforcer:b2v_inst\"" {  } { { "LABTWO.sv" "b2v_inst" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447434384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFFF LABTWO:main\|edge_enforcer:b2v_inst\|DFFF:b2v_inst " "Elaborating entity \"DFFF\" for hierarchy \"LABTWO:main\|edge_enforcer:b2v_inst\|DFFF:b2v_inst\"" {  } { { "edge_enforcer.sv" "b2v_inst" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/edge_enforcer.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447434390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder17 LABTWO:main\|adder17:b2v_inst12 " "Elaborating entity \"adder17\" for hierarchy \"LABTWO:main\|adder17:b2v_inst12\"" {  } { { "LABTWO.sv" "b2v_inst12" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447434401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc32 LABTWO:main\|acc32:b2v_inst13 " "Elaborating entity \"acc32\" for hierarchy \"LABTWO:main\|acc32:b2v_inst13\"" {  } { { "LABTWO.sv" "b2v_inst13" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447434408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder32 LABTWO:main\|acc32:b2v_inst13\|adder32:b2v_inst " "Elaborating entity \"adder32\" for hierarchy \"LABTWO:main\|acc32:b2v_inst13\|adder32:b2v_inst\"" {  } { { "acc32.sv" "b2v_inst" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/acc32.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447434416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 LABTWO:main\|acc32:b2v_inst13\|reg32:b2v_inst1 " "Elaborating entity \"reg32\" for hierarchy \"LABTWO:main\|acc32:b2v_inst13\|reg32:b2v_inst1\"" {  } { { "acc32.sv" "b2v_inst1" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/acc32.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447434421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder18 LABTWO:main\|adder18:b2v_inst14 " "Elaborating entity \"adder18\" for hierarchy \"LABTWO:main\|adder18:b2v_inst14\"" {  } { { "LABTWO.sv" "b2v_inst14" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447434429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add LABTWO:main\|adder18:b2v_inst14\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"LABTWO:main\|adder18:b2v_inst14\|parallel_add:parallel_add_component\"" {  } { { "adder18.sv" "parallel_add_component" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/adder18.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447434645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LABTWO:main\|adder18:b2v_inst14\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"LABTWO:main\|adder18:b2v_inst14\|parallel_add:parallel_add_component\"" {  } { { "adder18.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/adder18.sv" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447434654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LABTWO:main\|adder18:b2v_inst14\|parallel_add:parallel_add_component " "Instantiated megafunction \"LABTWO:main\|adder18:b2v_inst14\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447434655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447434655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447434655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447434655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447434655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 9 " "Parameter \"size\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447434655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 18 " "Parameter \"width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447434655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 22 " "Parameter \"widthr\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447434655 ""}  } { { "adder18.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/adder18.sv" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695447434655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_7oe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_7oe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_7oe " "Found entity 1: par_add_7oe" {  } { { "db/par_add_7oe.tdf" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/db/par_add_7oe.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447434735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447434735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_7oe LABTWO:main\|adder18:b2v_inst14\|parallel_add:parallel_add_component\|par_add_7oe:auto_generated " "Elaborating entity \"par_add_7oe\" for hierarchy \"LABTWO:main\|adder18:b2v_inst14\|parallel_add:parallel_add_component\|par_add_7oe:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/parallel_add.tdf" 148 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447434736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg17 LABTWO:main\|reg17:optimizerC " "Elaborating entity \"reg17\" for hierarchy \"LABTWO:main\|reg17:optimizerC\"" {  } { { "LABTWO.sv" "optimizerC" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447434747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg18 LABTWO:main\|reg18:optimizerAB " "Elaborating entity \"reg18\" for hierarchy \"LABTWO:main\|reg18:optimizerAB\"" {  } { { "LABTWO.sv" "optimizerAB" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447434753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg19 LABTWO:main\|reg19:optimizerABC " "Elaborating entity \"reg19\" for hierarchy \"LABTWO:main\|reg19:optimizerABC\"" {  } { { "LABTWO.sv" "optimizerABC" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447434761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL_BLOCK LABTWO:main\|MUL_BLOCK:b2v_inst1 " "Elaborating entity \"MUL_BLOCK\" for hierarchy \"LABTWO:main\|MUL_BLOCK:b2v_inst1\"" {  } { { "LABTWO.sv" "b2v_inst1" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447434769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romA_128x128 LABTWO:main\|MUL_BLOCK:b2v_inst1\|romA_128x128:b2v_inst5 " "Elaborating entity \"romA_128x128\" for hierarchy \"LABTWO:main\|MUL_BLOCK:b2v_inst1\|romA_128x128:b2v_inst5\"" {  } { { "MUL_BLOCK.sv" "b2v_inst5" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MUL_BLOCK.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447434778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LABTWO:main\|MUL_BLOCK:b2v_inst1\|romA_128x128:b2v_inst5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"LABTWO:main\|MUL_BLOCK:b2v_inst1\|romA_128x128:b2v_inst5\|altsyncram:altsyncram_component\"" {  } { { "romA_128x128.v" "altsyncram_component" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romA_128x128.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447435040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LABTWO:main\|MUL_BLOCK:b2v_inst1\|romA_128x128:b2v_inst5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"LABTWO:main\|MUL_BLOCK:b2v_inst1\|romA_128x128:b2v_inst5\|altsyncram:altsyncram_component\"" {  } { { "romA_128x128.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romA_128x128.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447435053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LABTWO:main\|MUL_BLOCK:b2v_inst1\|romA_128x128:b2v_inst5\|altsyncram:altsyncram_component " "Instantiated megafunction \"LABTWO:main\|MUL_BLOCK:b2v_inst1\|romA_128x128:b2v_inst5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file matA.mif " "Parameter \"init_file\" = \"matA.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435053 ""}  } { { "romA_128x128.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romA_128x128.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695447435053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lcb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lcb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lcb2 " "Found entity 1: altsyncram_lcb2" {  } { { "db/altsyncram_lcb2.tdf" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/db/altsyncram_lcb2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447435118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447435118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lcb2 LABTWO:main\|MUL_BLOCK:b2v_inst1\|romA_128x128:b2v_inst5\|altsyncram:altsyncram_component\|altsyncram_lcb2:auto_generated " "Elaborating entity \"altsyncram_lcb2\" for hierarchy \"LABTWO:main\|MUL_BLOCK:b2v_inst1\|romA_128x128:b2v_inst5\|altsyncram:altsyncram_component\|altsyncram_lcb2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447435119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447435326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447435326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la LABTWO:main\|MUL_BLOCK:b2v_inst1\|romA_128x128:b2v_inst5\|altsyncram:altsyncram_component\|altsyncram_lcb2:auto_generated\|decode_5la:decode2 " "Elaborating entity \"decode_5la\" for hierarchy \"LABTWO:main\|MUL_BLOCK:b2v_inst1\|romA_128x128:b2v_inst5\|altsyncram:altsyncram_component\|altsyncram_lcb2:auto_generated\|decode_5la:decode2\"" {  } { { "db/altsyncram_lcb2.tdf" "decode2" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/db/altsyncram_lcb2.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447435326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/db/decode_u0a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447435382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447435382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a LABTWO:main\|MUL_BLOCK:b2v_inst1\|romA_128x128:b2v_inst5\|altsyncram:altsyncram_component\|altsyncram_lcb2:auto_generated\|decode_u0a:rden_decode_a " "Elaborating entity \"decode_u0a\" for hierarchy \"LABTWO:main\|MUL_BLOCK:b2v_inst1\|romA_128x128:b2v_inst5\|altsyncram:altsyncram_component\|altsyncram_lcb2:auto_generated\|decode_u0a:rden_decode_a\"" {  } { { "db/altsyncram_lcb2.tdf" "rden_decode_a" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/db/altsyncram_lcb2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447435383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lfb " "Found entity 1: mux_lfb" {  } { { "db/mux_lfb.tdf" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/db/mux_lfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447435452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447435452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lfb LABTWO:main\|MUL_BLOCK:b2v_inst1\|romA_128x128:b2v_inst5\|altsyncram:altsyncram_component\|altsyncram_lcb2:auto_generated\|mux_lfb:mux4 " "Elaborating entity \"mux_lfb\" for hierarchy \"LABTWO:main\|MUL_BLOCK:b2v_inst1\|romA_128x128:b2v_inst5\|altsyncram:altsyncram_component\|altsyncram_lcb2:auto_generated\|mux_lfb:mux4\"" {  } { { "db/altsyncram_lcb2.tdf" "mux4" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/db/altsyncram_lcb2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447435452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romB_128x1 LABTWO:main\|MUL_BLOCK:b2v_inst1\|romB_128x1:b2v_inst6 " "Elaborating entity \"romB_128x1\" for hierarchy \"LABTWO:main\|MUL_BLOCK:b2v_inst1\|romB_128x1:b2v_inst6\"" {  } { { "MUL_BLOCK.sv" "b2v_inst6" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MUL_BLOCK.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447435461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LABTWO:main\|MUL_BLOCK:b2v_inst1\|romB_128x1:b2v_inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"LABTWO:main\|MUL_BLOCK:b2v_inst1\|romB_128x1:b2v_inst6\|altsyncram:altsyncram_component\"" {  } { { "romB_128x1.v" "altsyncram_component" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romB_128x1.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447435536 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LABTWO:main\|MUL_BLOCK:b2v_inst1\|romB_128x1:b2v_inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"LABTWO:main\|MUL_BLOCK:b2v_inst1\|romB_128x1:b2v_inst6\|altsyncram:altsyncram_component\"" {  } { { "romB_128x1.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romB_128x1.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447435551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LABTWO:main\|MUL_BLOCK:b2v_inst1\|romB_128x1:b2v_inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"LABTWO:main\|MUL_BLOCK:b2v_inst1\|romB_128x1:b2v_inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file matB.mif " "Parameter \"init_file\" = \"matB.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447435551 ""}  } { { "romB_128x1.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romB_128x1.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695447435551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_43b2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_43b2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_43b2 " "Found entity 1: altsyncram_43b2" {  } { { "db/altsyncram_43b2.tdf" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/db/altsyncram_43b2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447435608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447435608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_43b2 LABTWO:main\|MUL_BLOCK:b2v_inst1\|romB_128x1:b2v_inst6\|altsyncram:altsyncram_component\|altsyncram_43b2:auto_generated " "Elaborating entity \"altsyncram_43b2\" for hierarchy \"LABTWO:main\|MUL_BLOCK:b2v_inst1\|romB_128x1:b2v_inst6\|altsyncram:altsyncram_component\|altsyncram_43b2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447435609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_8816 LABTWO:main\|MUL_BLOCK:b2v_inst1\|multiplier_8816:b2v_inst10 " "Elaborating entity \"multiplier_8816\" for hierarchy \"LABTWO:main\|MUL_BLOCK:b2v_inst1\|multiplier_8816:b2v_inst10\"" {  } { { "MUL_BLOCK.sv" "b2v_inst10" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MUL_BLOCK.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447435639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 LABTWO:main\|MUL_BLOCK:b2v_inst1\|reg16:timing_optimizer " "Elaborating entity \"reg16\" for hierarchy \"LABTWO:main\|MUL_BLOCK:b2v_inst1\|reg16:timing_optimizer\"" {  } { { "MUL_BLOCK.sv" "timing_optimizer" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MUL_BLOCK.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447435649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16 LABTWO:main\|MUL_BLOCK:b2v_inst1\|adder16:b2v_inst8 " "Elaborating entity \"adder16\" for hierarchy \"LABTWO:main\|MUL_BLOCK:b2v_inst1\|adder16:b2v_inst8\"" {  } { { "MUL_BLOCK.sv" "b2v_inst8" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MUL_BLOCK.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447435661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romC_128x1_T LABTWO:main\|romC_128x1_T:b2v_inst3 " "Elaborating entity \"romC_128x1_T\" for hierarchy \"LABTWO:main\|romC_128x1_T:b2v_inst3\"" {  } { { "LABTWO.sv" "b2v_inst3" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447436011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romC_128x1 LABTWO:main\|romC_128x1_T:b2v_inst3\|romC_128x1:b2v_inst " "Elaborating entity \"romC_128x1\" for hierarchy \"LABTWO:main\|romC_128x1_T:b2v_inst3\|romC_128x1:b2v_inst\"" {  } { { "romC_128x1_T.sv" "b2v_inst" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romC_128x1_T.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447436025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LABTWO:main\|romC_128x1_T:b2v_inst3\|romC_128x1:b2v_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"LABTWO:main\|romC_128x1_T:b2v_inst3\|romC_128x1:b2v_inst\|altsyncram:altsyncram_component\"" {  } { { "romC_128x1.v" "altsyncram_component" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romC_128x1.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447436072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LABTWO:main\|romC_128x1_T:b2v_inst3\|romC_128x1:b2v_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"LABTWO:main\|romC_128x1_T:b2v_inst3\|romC_128x1:b2v_inst\|altsyncram:altsyncram_component\"" {  } { { "romC_128x1.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romC_128x1.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447436087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LABTWO:main\|romC_128x1_T:b2v_inst3\|romC_128x1:b2v_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"LABTWO:main\|romC_128x1_T:b2v_inst3\|romC_128x1:b2v_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447436087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447436087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447436087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447436087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447436087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447436087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file matC.mif " "Parameter \"init_file\" = \"matC.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447436087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447436087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447436087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447436087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447436087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447436087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447436087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447436087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447436087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447436087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447436087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447436087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447436087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447436087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447436087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447436087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447436087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447436087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695447436087 ""}  } { { "romC_128x1.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romC_128x1.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695447436087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_36b2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_36b2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_36b2 " "Found entity 1: altsyncram_36b2" {  } { { "db/altsyncram_36b2.tdf" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/db/altsyncram_36b2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695447436155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_36b2 LABTWO:main\|romC_128x1_T:b2v_inst3\|romC_128x1:b2v_inst\|altsyncram:altsyncram_component\|altsyncram_36b2:auto_generated " "Elaborating entity \"altsyncram_36b2\" for hierarchy \"LABTWO:main\|romC_128x1_T:b2v_inst3\|romC_128x1:b2v_inst\|altsyncram:altsyncram_component\|altsyncram_36b2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447436155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch16 LABTWO:main\|romC_128x1_T:b2v_inst3\|switch16:b2v_inst1 " "Elaborating entity \"switch16\" for hierarchy \"LABTWO:main\|romC_128x1_T:b2v_inst3\|switch16:b2v_inst1\"" {  } { { "romC_128x1_T.sv" "b2v_inst1" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romC_128x1_T.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447436194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_for_C LABTWO:main\|counter_for_C:b2v_inst4 " "Elaborating entity \"counter_for_C\" for hierarchy \"LABTWO:main\|counter_for_C:b2v_inst4\"" {  } { { "LABTWO.sv" "b2v_inst4" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447436205 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 counter_for_C.sv(15) " "Verilog HDL assignment warning at counter_for_C.sv(15): truncated value with size 32 to match size of target (7)" {  } { { "counter_for_C.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_C.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695447436206 "|MATMUL|LABTWO:main|counter_for_C:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 counter_for_C.sv(16) " "Verilog HDL assignment warning at counter_for_C.sv(16): truncated value with size 32 to match size of target (7)" {  } { { "counter_for_C.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_C.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695447436206 "|MATMUL|LABTWO:main|counter_for_C:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q counter_for_C.sv(7) " "Verilog HDL Always Construct warning at counter_for_C.sv(7): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_C.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_C.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436206 "|MATMUL|LABTWO:main|counter_for_C:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Qnext counter_for_C.sv(7) " "Verilog HDL Always Construct warning at counter_for_C.sv(7): inferring latch(es) for variable \"Qnext\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_C.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_C.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436206 "|MATMUL|LABTWO:main|counter_for_C:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qnext\[0\] counter_for_C.sv(7) " "Inferred latch for \"Qnext\[0\]\" at counter_for_C.sv(7)" {  } { { "counter_for_C.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_C.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436207 "|MATMUL|LABTWO:main|counter_for_C:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] counter_for_C.sv(7) " "Inferred latch for \"Q\[0\]\" at counter_for_C.sv(7)" {  } { { "counter_for_C.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_C.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436207 "|MATMUL|LABTWO:main|counter_for_C:b2v_inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_for_B LABTWO:main\|counter_for_B:b2v_inst5 " "Elaborating entity \"counter_for_B\" for hierarchy \"LABTWO:main\|counter_for_B:b2v_inst5\"" {  } { { "LABTWO.sv" "b2v_inst5" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447436221 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q0 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q0\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436223 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q1 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q1\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436223 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q2 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q2\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436223 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q3 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q3\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436223 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q4 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q4\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436224 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q5 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q5\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436224 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q6 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q6\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436224 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q7 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q7\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436224 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q8 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q8\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436224 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q9 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q9\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436224 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q10 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q10\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436224 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q11 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q11\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436225 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q12 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q12\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436225 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q13 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q13\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436225 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q14 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q14\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436225 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q15 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q15\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436225 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q16 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q16\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436226 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q17 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q17\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436226 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q18 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q18\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436226 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q19 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q19\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436226 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q20 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q20\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436226 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q21 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q21\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436226 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q22 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q22\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436226 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q23 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q23\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436227 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q24 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q24\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436227 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q25 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q25\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436227 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q26 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q26\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436227 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q27 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q27\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436227 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q28 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q28\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436227 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q29 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q29\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436228 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q30 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q30\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436228 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q31 counter_for_B.sv(6) " "Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable \"Q31\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436228 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q31\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q31\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436231 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q31\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q31\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436231 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q31\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q31\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436231 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q31\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q31\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436231 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q31\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q31\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436231 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q30\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q30\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436232 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q30\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q30\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436232 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q30\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q30\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436232 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q30\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q30\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436232 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q30\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q30\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436232 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q29\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q29\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436232 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q29\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q29\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436232 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q29\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q29\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436232 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q29\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q29\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436233 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q29\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q29\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436233 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q28\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q28\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436233 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q28\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q28\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436233 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q28\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q28\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436233 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q28\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q28\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436233 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q28\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q28\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436233 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q27\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q27\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436234 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q27\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q27\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436234 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q27\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q27\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436234 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q27\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q27\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436234 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q27\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q27\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436234 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q26\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q26\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436234 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q26\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q26\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436234 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q26\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q26\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436234 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q26\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q26\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436235 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q26\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q26\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436235 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q25\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q25\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436235 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q25\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q25\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436235 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q25\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q25\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436235 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q25\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q25\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436235 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q25\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q25\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436236 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q24\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q24\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436236 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q24\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q24\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436236 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q24\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q24\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436236 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q24\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q24\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436236 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q24\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q24\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436236 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q23\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q23\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436237 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q23\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q23\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436237 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q23\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q23\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436237 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q23\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q23\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436237 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q23\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q23\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436237 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q22\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q22\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436237 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q22\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q22\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436237 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q22\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q22\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436237 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q22\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q22\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436237 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q22\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q22\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436238 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q21\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q21\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436238 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q21\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q21\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436238 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q21\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q21\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436238 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q21\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q21\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436238 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q21\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q21\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436238 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q20\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q20\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436239 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q20\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q20\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436239 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q20\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q20\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436239 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q20\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q20\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436239 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q20\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q20\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436239 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q19\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q19\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436239 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q19\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q19\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436240 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q19\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q19\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436240 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q19\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q19\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436240 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q19\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q19\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436240 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q18\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q18\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436240 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q18\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q18\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436240 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q18\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q18\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436240 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q18\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q18\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436240 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q18\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q18\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436240 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q17\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q17\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436241 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q17\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q17\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436241 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q17\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q17\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436241 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q17\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q17\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436241 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q17\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q17\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436241 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q16\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q16\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436241 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q16\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q16\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436241 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q16\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q16\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436241 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q16\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q16\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436241 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q16\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q16\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436242 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q15\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q15\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436242 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q15\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q15\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436242 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q15\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q15\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436242 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q15\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q15\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436242 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q15\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q15\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436242 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q14\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q14\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436242 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q14\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q14\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436242 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q14\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q14\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436242 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q14\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q14\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436242 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q14\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q14\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436242 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q13\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q13\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436242 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q13\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q13\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436243 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q13\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q13\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436243 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q13\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q13\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436243 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q13\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q13\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436243 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q12\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q12\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436243 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q12\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q12\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436243 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q12\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q12\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436243 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q12\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q12\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436243 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q12\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q12\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436243 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q11\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q11\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436243 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q11\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q11\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436243 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q11\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q11\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436243 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q11\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q11\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436243 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q11\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q11\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436243 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q10\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q10\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436244 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q10\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q10\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436244 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q10\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q10\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436244 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q10\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q10\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436244 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q10\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q10\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436244 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q9\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q9\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436244 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q9\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q9\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436244 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q9\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q9\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436244 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q9\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q9\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436244 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q9\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q9\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436244 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q8\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q8\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436244 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q8\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q8\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436244 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q8\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q8\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436244 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q8\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q8\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436245 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q8\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q8\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436245 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q7\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q7\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436245 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q7\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q7\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436245 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q7\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q7\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436245 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q7\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q7\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436245 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q7\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q7\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436245 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q6\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q6\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436245 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q6\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q6\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436245 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q6\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q6\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436245 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q6\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q6\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436245 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q6\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q6\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436245 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q5\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q5\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436246 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q5\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q5\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436246 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q5\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q5\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436246 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q5\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q5\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436246 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q5\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q5\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436246 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q4\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q4\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436246 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q4\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q4\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436246 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q4\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q4\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436246 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q4\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q4\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436246 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q4\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q4\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436246 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q3\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q3\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436246 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q3\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q3\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436246 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q3\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q3\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436246 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q3\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q3\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436247 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q3\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q3\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436247 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q2\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q2\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436247 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q2\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q2\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436247 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q2\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q2\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436247 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q2\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q2\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436247 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q2\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q2\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436247 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q1\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q1\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436247 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q1\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q1\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436247 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q1\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q1\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436247 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q1\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q1\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436247 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q1\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q1\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436248 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q0\[0\] counter_for_B.sv(6) " "Inferred latch for \"Q0\[0\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436248 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q0\[1\] counter_for_B.sv(6) " "Inferred latch for \"Q0\[1\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436248 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q0\[2\] counter_for_B.sv(6) " "Inferred latch for \"Q0\[2\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436248 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q0\[3\] counter_for_B.sv(6) " "Inferred latch for \"Q0\[3\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436248 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q0\[4\] counter_for_B.sv(6) " "Inferred latch for \"Q0\[4\]\" at counter_for_B.sv(6)" {  } { { "counter_for_B.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436248 "|MATMUL|LABTWO:main|counter_for_B:b2v_inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_for_A LABTWO:main\|counter_for_A:b2v_inst6 " "Elaborating entity \"counter_for_A\" for hierarchy \"LABTWO:main\|counter_for_A:b2v_inst6\"" {  } { { "LABTWO.sv" "b2v_inst6" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447436268 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 counter_for_A.sv(46) " "Verilog HDL assignment warning at counter_for_A.sv(46): truncated value with size 32 to match size of target (10)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695447436270 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 counter_for_A.sv(51) " "Verilog HDL assignment warning at counter_for_A.sv(51): truncated value with size 32 to match size of target (10)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695447436271 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q0 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q0\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436277 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q1 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q1\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436277 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q2 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q2\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436278 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q3 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q3\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436278 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q4 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q4\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436279 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q5 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q5\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436280 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q6 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q6\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436280 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q7 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q7\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436280 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q8 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q8\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436280 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q9 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q9\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436281 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q10 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q10\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436281 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q11 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q11\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436281 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q12 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q12\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436281 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q13 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q13\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436282 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q14 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q14\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436282 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q15 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q15\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436282 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q16 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q16\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436282 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q17 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q17\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436282 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q18 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q18\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436283 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q19 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q19\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436283 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q20 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q20\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436283 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q21 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q21\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436283 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q22 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q22\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436284 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q23 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q23\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436284 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q24 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q24\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436284 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q25 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q25\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436284 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q26 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q26\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436285 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q27 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q27\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436285 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q28 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q28\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436285 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q29 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q29\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436285 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q30 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q30\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436285 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q31 counter_for_A.sv(8) " "Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable \"Q31\", which holds its previous value in one or more paths through the always construct" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695447436286 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q31\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q31\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436295 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q31\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q31\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436296 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q31\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q31\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436296 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q31\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q31\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436296 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q31\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q31\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436296 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q30\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q30\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436296 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q30\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q30\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436297 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q30\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q30\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436297 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q30\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q30\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436297 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q30\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q30\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436297 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q29\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q29\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436298 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q29\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q29\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436298 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q29\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q29\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436298 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q29\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q29\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436298 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q29\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q29\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436298 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q28\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q28\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436299 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q28\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q28\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436299 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q28\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q28\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436299 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q28\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q28\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436299 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q28\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q28\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436299 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q27\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q27\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436300 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q27\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q27\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436300 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q27\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q27\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436300 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q27\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q27\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436300 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q27\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q27\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436300 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q26\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q26\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436301 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q26\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q26\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436301 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q26\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q26\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436301 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q26\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q26\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436301 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q26\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q26\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436301 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q25\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q25\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436302 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q25\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q25\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436302 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q25\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q25\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436302 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q25\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q25\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436302 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q25\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q25\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436302 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q24\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q24\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436302 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q24\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q24\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436302 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q24\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q24\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436302 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q24\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q24\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436302 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q24\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q24\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436303 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q23\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q23\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436303 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q23\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q23\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436303 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q23\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q23\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436303 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q23\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q23\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436303 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q23\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q23\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436303 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q22\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q22\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436304 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q22\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q22\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436304 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q22\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q22\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436304 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q22\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q22\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436304 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q22\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q22\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436304 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q21\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q21\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436304 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q21\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q21\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436305 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q21\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q21\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436305 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q21\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q21\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436305 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q21\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q21\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436305 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q20\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q20\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436305 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q20\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q20\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436305 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q20\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q20\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436305 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q20\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q20\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436305 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q20\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q20\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436306 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q19\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q19\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436306 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q19\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q19\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436306 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q19\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q19\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436306 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q19\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q19\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436306 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q19\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q19\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436306 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q18\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q18\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436307 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q18\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q18\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436307 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q18\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q18\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436307 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q18\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q18\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436307 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q18\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q18\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436307 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q17\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q17\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436307 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q17\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q17\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436308 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q17\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q17\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436308 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q17\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q17\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436308 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q17\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q17\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436308 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q16\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q16\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436308 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q16\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q16\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436309 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q16\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q16\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436309 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q16\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q16\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436309 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q16\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q16\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436309 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q15\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q15\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436309 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q15\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q15\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436310 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q15\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q15\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436310 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q15\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q15\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436310 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q15\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q15\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436310 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q14\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q14\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436310 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q14\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q14\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436310 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q14\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q14\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436311 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q14\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q14\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436311 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q14\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q14\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436311 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q13\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q13\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436311 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q13\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q13\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436311 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q13\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q13\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436312 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q13\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q13\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436312 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q13\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q13\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436312 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q12\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q12\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436312 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q12\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q12\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436312 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q12\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q12\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436312 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q12\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q12\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436312 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q12\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q12\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436312 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q11\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q11\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436313 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q11\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q11\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436313 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q11\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q11\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436313 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q11\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q11\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436313 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q11\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q11\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436313 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q10\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q10\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436314 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q10\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q10\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436314 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q10\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q10\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436314 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q10\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q10\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436314 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q10\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q10\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436314 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q9\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q9\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436314 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q9\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q9\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436314 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q9\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q9\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436315 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q9\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q9\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436315 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q9\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q9\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436315 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q8\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q8\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436315 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q8\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q8\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436315 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q8\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q8\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436316 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q8\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q8\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436316 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q8\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q8\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436316 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q7\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q7\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436316 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q7\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q7\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436316 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q7\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q7\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436317 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q7\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q7\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436317 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q7\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q7\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436317 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q6\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q6\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436318 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q6\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q6\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436318 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q6\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q6\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436318 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q6\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q6\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436318 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q6\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q6\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436318 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q5\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q5\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436319 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q5\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q5\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436319 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q5\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q5\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436319 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q5\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q5\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436320 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q5\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q5\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436320 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q4\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q4\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436320 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q4\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q4\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436320 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q4\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q4\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436320 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q4\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q4\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436321 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q4\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q4\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436321 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q3\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q3\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436321 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q3\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q3\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436321 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q3\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q3\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436321 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q3\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q3\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436322 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q3\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q3\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436322 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q2\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q2\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436322 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q2\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q2\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436322 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q2\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q2\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436322 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q2\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q2\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436323 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q2\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q2\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436323 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q1\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q1\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436323 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q1\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q1\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436323 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q1\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q1\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436323 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q1\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q1\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436324 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q1\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q1\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436324 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q0\[0\] counter_for_A.sv(8) " "Inferred latch for \"Q0\[0\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436324 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q0\[1\] counter_for_A.sv(8) " "Inferred latch for \"Q0\[1\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436324 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q0\[2\] counter_for_A.sv(8) " "Inferred latch for \"Q0\[2\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436324 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q0\[3\] counter_for_A.sv(8) " "Inferred latch for \"Q0\[3\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436325 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q0\[4\] counter_for_A.sv(8) " "Inferred latch for \"Q0\[4\]\" at counter_for_A.sv(8)" {  } { { "counter_for_A.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695447436325 "|MATMUL|LABTWO:main|counter_for_A:b2v_inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segssel LABTWO:main\|segssel:b2v_inst22 " "Elaborating entity \"segssel\" for hierarchy \"LABTWO:main\|segssel:b2v_inst22\"" {  } { { "LABTWO.sv" "b2v_inst22" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447436370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binto7seg LABTWO:main\|segssel:b2v_inst22\|binto7seg:b2v_inst " "Elaborating entity \"binto7seg\" for hierarchy \"LABTWO:main\|segssel:b2v_inst22\|binto7seg:b2v_inst\"" {  } { { "segssel.sv" "b2v_inst" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/segssel.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447436386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segsel LABTWO:main\|segssel:b2v_inst22\|segsel:b2v_inst12 " "Elaborating entity \"segsel\" for hierarchy \"LABTWO:main\|segssel:b2v_inst22\|segsel:b2v_inst12\"" {  } { { "segssel.sv" "b2v_inst12" { Text "C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/segssel.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695447436397 ""}
