Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Jun  5 16:22:46 2024
| Host         : DESKTOP-QPD8UUD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file upcounter_timing_summary_routed.rpt -pb upcounter_timing_summary_routed.pb -rpx upcounter_timing_summary_routed.rpx -warn_on_violation
| Design       : upcounter
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   19          inf        0.000                      0                   19           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            a[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.489ns  (logic 4.130ns (48.653%)  route 4.359ns (51.347%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  count_reg[2]/Q
                         net (fo=10, routed)          0.909     1.365    s1/count[2]
    SLICE_X0Y66          LUT4 (Prop_lut4_I1_O)        0.124     1.489 r  s1/a_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.450     4.939    a_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     8.489 r  a_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.489    a[3]
    K13                                                               r  a[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            a[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.056ns  (logic 4.485ns (55.676%)  route 3.571ns (44.324%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  count_reg[1]/Q
                         net (fo=11, routed)          0.931     1.350    s1/count[1]
    SLICE_X0Y66          LUT4 (Prop_lut4_I3_O)        0.327     1.677 r  s1/a_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.639     4.317    a_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739     8.056 r  a_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.056    a[0]
    L18                                                               r  a[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            a[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.738ns  (logic 4.531ns (58.557%)  route 3.207ns (41.443%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  count_reg[1]/Q
                         net (fo=11, routed)          0.924     1.343    s1/count[1]
    SLICE_X0Y66          LUT4 (Prop_lut4_I3_O)        0.327     1.670 r  s1/a_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.283     3.953    a_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.785     7.738 r  a_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.738    a[6]
    T10                                                               r  a[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            a[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.650ns  (logic 4.211ns (55.047%)  route 3.439ns (44.953%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  count_reg[1]/Q
                         net (fo=11, routed)          0.691     1.110    s1/count[1]
    SLICE_X0Y66          LUT4 (Prop_lut4_I2_O)        0.299     1.409 r  s1/a_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.748     4.157    a_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.650 r  a_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.650    a[4]
    K16                                                               r  a[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            a[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.558ns  (logic 4.368ns (57.798%)  route 3.190ns (42.202%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  count_reg[2]/Q
                         net (fo=10, routed)          0.909     1.365    s1/count[2]
    SLICE_X0Y66          LUT4 (Prop_lut4_I1_O)        0.154     1.519 r  s1/a_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.280     3.800    a_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758     7.558 r  a_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.558    a[5]
    R10                                                               r  a[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            a[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.075ns  (logic 4.279ns (60.472%)  route 2.797ns (39.528%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  count_reg[1]/Q
                         net (fo=11, routed)          0.931     1.350    s1/count[1]
    SLICE_X0Y66          LUT4 (Prop_lut4_I3_O)        0.299     1.649 r  s1/a_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.865     3.515    a_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     7.075 r  a_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.075    a[1]
    T11                                                               r  a[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            a[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.042ns  (logic 4.252ns (60.370%)  route 2.791ns (39.630%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  count_reg[1]/Q
                         net (fo=11, routed)          0.924     1.343    s1/count[1]
    SLICE_X0Y66          LUT4 (Prop_lut4_I1_O)        0.299     1.642 r  s1/a_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.867     3.509    a_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.042 r  a_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.042    a[2]
    P15                                                               r  a[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.063ns  (logic 4.145ns (68.367%)  route 1.918ns (31.633%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  count_reg[3]/Q
                         net (fo=9, routed)           1.918     2.337    count_OBUF[3]
    T15                  OBUF (Prop_obuf_I_O)         3.726     6.063 r  count_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.063    count[3]
    T15                                                               r  count[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.990ns  (logic 4.149ns (69.271%)  route 1.841ns (30.729%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  count_reg[1]/Q
                         net (fo=11, routed)          1.841     2.260    count_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         3.730     5.990 r  count_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.990    count[1]
    U16                                                               r  count[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.733ns  (logic 4.004ns (69.835%)  route 1.729ns (30.165%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  count_reg[2]/Q
                         net (fo=10, routed)          1.729     2.185    count_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         3.548     5.733 r  count_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.733    count[2]
    V16                                                               r  count[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.183ns (44.983%)  route 0.224ns (55.017%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_reg[0]/Q
                         net (fo=12, routed)          0.224     0.365    count_OBUF[0]
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.042     0.407 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.407    p_0_in[1]
    SLICE_X1Y66          FDCE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.186ns (45.386%)  route 0.224ns (54.614%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  count_reg[0]/Q
                         net (fo=12, routed)          0.224     0.365    count_OBUF[0]
    SLICE_X1Y66          LUT1 (Prop_lut1_I0_O)        0.045     0.410 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.410    count[0]_i_1_n_0
    SLICE_X1Y66          FDCE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.184ns (44.898%)  route 0.226ns (55.102%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_reg[0]/Q
                         net (fo=12, routed)          0.226     0.367    count_OBUF[0]
    SLICE_X1Y66          LUT4 (Prop_lut4_I1_O)        0.043     0.410 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.410    p_0_in[3]
    SLICE_X1Y66          FDCE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.186ns (45.165%)  route 0.226ns (54.835%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_reg[0]/Q
                         net (fo=12, routed)          0.226     0.367    count_OBUF[0]
    SLICE_X1Y66          LUT3 (Prop_lut3_I0_O)        0.045     0.412 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.412    p_0_in[2]
    SLICE_X1Y66          FDCE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.407ns  (logic 0.290ns (20.636%)  route 1.117ns (79.364%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.745     0.991    reset_IBUF
    SLICE_X0Y80          LUT1 (Prop_lut1_I0_O)        0.045     1.036 f  count[3]_i_2/O
                         net (fo=4, routed)           0.372     1.407    count[3]_i_2_n_0
    SLICE_X1Y66          FDCE                                         f  count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.407ns  (logic 0.290ns (20.636%)  route 1.117ns (79.364%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.745     0.991    reset_IBUF
    SLICE_X0Y80          LUT1 (Prop_lut1_I0_O)        0.045     1.036 f  count[3]_i_2/O
                         net (fo=4, routed)           0.372     1.407    count[3]_i_2_n_0
    SLICE_X1Y66          FDCE                                         f  count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.407ns  (logic 0.290ns (20.636%)  route 1.117ns (79.364%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.745     0.991    reset_IBUF
    SLICE_X0Y80          LUT1 (Prop_lut1_I0_O)        0.045     1.036 f  count[3]_i_2/O
                         net (fo=4, routed)           0.372     1.407    count[3]_i_2_n_0
    SLICE_X1Y66          FDCE                                         f  count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.407ns  (logic 0.290ns (20.636%)  route 1.117ns (79.364%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.745     0.991    reset_IBUF
    SLICE_X0Y80          LUT1 (Prop_lut1_I0_O)        0.045     1.036 f  count[3]_i_2/O
                         net (fo=4, routed)           0.372     1.407    count[3]_i_2_n_0
    SLICE_X1Y66          FDCE                                         f  count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 1.397ns (80.000%)  route 0.349ns (20.000%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_reg[0]/Q
                         net (fo=12, routed)          0.349     0.490    count_OBUF[0]
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.746 r  count_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.746    count[0]
    U17                                                               r  count[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.770ns  (logic 1.389ns (78.509%)  route 0.380ns (21.491%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_reg[2]/Q
                         net (fo=10, routed)          0.380     0.521    count_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.770 r  count_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.770    count[2]
    V16                                                               r  count[2] (OUT)
  -------------------------------------------------------------------    -------------------





