--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 5 -n 3 -fastpaths -xml module_4.twx module_4.ncd -o module_4.twr
module_4.pcf -ucf module_4.ucf

Design file:              module_4.ncd
Physical constraint file: module_4.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switches<0>    |LEDs<0>        |    8.913|
switches<0>    |LEDs<4>        |    9.142|
switches<1>    |LEDs<1>        |    9.424|
switches<1>    |LEDs<5>        |   10.384|
switches<2>    |LEDs<2>        |    7.608|
switches<2>    |LEDs<6>        |    9.819|
switches<3>    |LEDs<3>        |    8.361|
switches<3>    |LEDs<7>        |   10.217|
switches<4>    |LEDs<0>        |    7.394|
switches<4>    |LEDs<4>        |    7.728|
switches<5>    |LEDs<1>        |    8.032|
switches<5>    |LEDs<5>        |    9.165|
switches<6>    |LEDs<2>        |    6.330|
switches<6>    |LEDs<6>        |    8.473|
switches<7>    |LEDs<3>        |    7.215|
switches<7>    |LEDs<7>        |    9.010|
---------------+---------------+---------+


Analysis completed Thu Jan 26 22:23:01 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



