<!DOCTYPE html>
<html>
    <head>
        <meta charset="utf-8" />
        <meta http-equiv="X-UA-Compatible" content="IE=edge" />
        <title></title>
        <meta name="description" content="" />
        <meta name="viewport" content="width=device-width, initial-scale=1" />
        <link rel="stylesheet" href="index.css" />
    </head>
    <body>
        <h1>Extensible&nbsp;Homebrew&nbsp;Computer Detailed&nbsp;System&nbsp;Manual</h1>
        <section id="docinfo">
            <span class="revision">Release 0 Preliminary</span>
            <address class="author">
                By <a rel="author" href="">Minsu Kwon (kms1212)</a>
            </address>
            <time pubdate datetime="2024-09-29">September 29 2024</time>
        </section>

        <section class="toc-exclude">
            <h1>Copyright Information</h1>
            <p>
                All files in this project archive (or repository) excluding
                documents which specifies any other license in its header or
                “LICENSE” file of its parent directory follow BSD-2-Clause,
                except for the that the font data of documentations using
                template which is used in this documentation: The contents of
                this repository do not warrant its proper operation, and does
                not warrant its correct documentation. Reading this document, it
                is recommtded to check its desired operation from code or binary
                files on your own.
            </p>

            <h2>Trademarks</h2>
            <ul>
                <li>
                    IBM-PC is a registered trademark of International Business
                    Machines Corp.
                </li>
                <li>Macintosh is a trademark of Apple Inc.</li>
                <li>UNIX is a registered trademark of AT&amp;T.</li>
                <li>
                    FLEX, MAX, and Altera is a registered trademark of Altera
                    Corp. acquired by Intel Corp.
                </li>
                <li>
                    AVR is a registered trademark of Atmel Corp. acquired by
                    Microchip Technology Inc.
                </li>
            </ul>

            <h2>License</h2>
            <p>
                BSD-2-Clause LICENSE<br />
                Copyright 2024 Minsu Kwon (kms1212)<br /><br />

                Redistribution and use in source and binary forms, with or
                without modification, are permitted provided that the following
                conditions are met:<br /><br />

                1. Redistributions of source code must retain the above
                copyright notice, this list of conditions and the following
                disclaimer.<br /><br />

                2. Redistributions in binary form must reproduce the above
                copyright notice, this list of conditions and the following
                disclaimer in the documentation and/or other materials provided
                with the distribution.<br /><br />

                THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND
                CONTRIBUTORS “AS IS” AND ANY EXPRESS OR IMPLIED WARRANTIES,
                INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
                MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
                DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR
                CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
                SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
                LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
                USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
                AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
                LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
                IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
                THE POSSIBILITY OF SUCH DAMAGE.
            </p>
        </section>

        <section class="toc-exclude">
            <h1>Before You Read This Document...</h1>
            <p>
                This document is detailed system manual of the homebrew computer
                powered by Motorola MC68030 Microprocessor. Its coverage is from
                low-level hardware structures and electrical characteristics to
                firmware operation calls to create your own bootloader and
                operating system, port existing applications or operating
                systems to this architecture. This is an free and open computer
                architecture; you can freely create, modify, delete, and
                redistribute any contents of it without almost every limitation.
                To read detailed information, see the license text inside of a
                box in the previous page.
            </p>

            <h2>Contacts</h2>
            <p>
                You can visit
                <a href="https://github.com/ehbc-project/ehbc-docs"
                    >https://github.com/ehbc-project/ehbc-docs</a
                >
                to create an issue to this repository.
            </p>

            <h2>Related Documents</h2>
            <p>
                More detailed informations of each components/standard used in
                this architecture may be needed to comprehtd their operation,
                referencing documents in following table is recommded.
            </p>
            <table class="list">
                <tr>
                    <th>Title</th>
                    <th>Contents</th>
                </tr>
                <tr>
                    <td>
                        <a
                            href="https://www.nxp.com/docs/en/reference-manual/MC68030UM.pdf"
                            >MC68030 Enhanced 32-Bit Microprocessor User's
                            Manual</a
                        >
                    </td>
                    <td>Detailed description of MC68030 Microprocessor</td>
                </tr>
                <tr>
                    <td>
                        <a
                            href="https://www.nxp.com/docs/en/reference-manual/MC68881UM.pdf"
                            >MC68881/MC68882 Floating-Point Coprocessor User's
                            Manual</a
                        >
                    </td>
                    <td>
                        Detailed description of MC68882 Floating-point
                        coprocessor
                    </td>
                </tr>
                <tr>
                    <td>FLEX® 6000 PLD Family Datasheet</td>
                    <td>
                        Electrical characteristics, device architecture, timing
                        parameters, etc. of Altera® FLEX® 6000 FPGA Family
                    </td>
                </tr>
                <tr>
                    <td>MAX® 7000 PLD Family Datasheet</td>
                    <td>
                        Electrical characteristics, device architecture, ISP
                        programming methods, timing parameters, etc. of Altera®
                        MAX® 7000 CPLD Family
                    </td>
                </tr>
                <tr>
                    <td>Altera® Configuration Handbook</td>
                    <td>Configuration methods for Altera® FPGA Families.</td>
                </tr>
                <tr>
                    <td>JEDEC Standard No.21-C Page 4.4.2</td>
                    <td>
                        Description of JEDEC 72-pin SIMM Memory module standard.
                    </td>
                </tr>
                <tr>
                    <td>030HBC Software Development Supplement Manual</td>
                    <td>
                        Considerations and detailed information regarding
                        software (Bootloader/OS/Application) development
                    </td>
                </tr>
            </table>
            <p>
                Note that this list of related documents can be updated without
                noticing.
            </p>
        </section>

        <section class="toc-exclude">
            <h1>Table of Contents</h1>
            <nav>
                <ul id="toc"></ul>

                <h2>Figures</h2>
                <ul id="tof"></ul>

                <h2>Tables</h2>
                <ul id="tot"></ul>
            </nav>
        </section>

        <section>
            <h1>Overview</h1>
            <p>
                Contents in this chapter roughly explains about the entire
                architecture of the `030 Extensible Homebrew Computer. The
                architecture of this system is designed to provide flexible
                operations, rich system functions, and large expansion
                capabilities.
            </p>

            <h2>Features</h2>
            <p>
                The features and characteristics of the `030 Extensible Homebrew
                Computer (hereafter 'EHBC') are listed as follows:
            </p>
            <ul>
                <li>
                    Powered by a Motorola MC68030 microprocessor and a MC68882
                    coprocessor
                    <ul>
                        <li>
                            32-bit microprocessor up to 50 MHz of operation
                            clock
                        </li>
                        <li>
                            Integrated 256-byte data cache and 256-byte
                            instruction cache
                        </li>
                        <li>
                            Paged Memory-Management Unit (MMU) integrated for
                            virtual memory
                        </li>
                        <li>7 levels of interrupt autovector</li>
                        <li>
                            A MC68882 floating-point coprocessor which
                            accelerates real-number arithmetic is installable
                        </li>
                    </ul>
                </li>
                <li>
                    Processor frequency is programmable up to 50MHz
                </li>
                <li>Four 72-pin SIMM slots for DRAM capacity up to 128MiB</li>
                <li>
                    A System Controller Unit (SCU) implemented on a FPGA
                    <ul>
                        <li>Configurable CPU clock</li>
                        <li>CPU burst cache fill operation support</li>
                        <li>DRAM controller with programmable refresh timer</li>
                        <li>ISA bus controller</li>
                        <li>Power management features</li>
                        <li>24-channel programmable interrupt controller</li>
                    </ul>
                </li>
                <li>4 DMA channels</li>
                <li>
                    Full support of interrupt signals driven by ISA bus devices
                </li>
                <li>
                    IBM PC hardware compatiblility provided by
                    National Semiconductor PC87306 SuperI/O:
                    <ul>
                        <li>3 sets of 16-bit ISA card-edge connector</li>
                        <li>1 IDE bus port</li>
                        <li>1 floppy drive port</li>
                        <li>PS/2 keyboard and mouse port</li>
                        <li>2 serial ports (RS232C)</li>
                        <li>1 parallel port with ECP (IEEE 1284)</li>
                        <li>A RTC and a battery-backed NVSRAM</li>
                    </ul>
                </li>
                <li>1MiB flash memory for firmware</li>
                <li>A 24-pin ATX power supply connector for power inputs</li>
            </ul>

            <h2>Chipset Description</h2>
        </section>
        <section>
            <h1>Processor & Coprocessor</h1>

            <h2>The Main Processor</h2>
            <h2>The Coprocessor</h2>
        </section>
        <section>
            <h1>Memory Subsystem</h1>

            <h2>System Memory Map</h2>
            <figure class="memory-map">
                <div>
                    <div>
                        <div>FF000000</div>
                        <div>FFFFFFFF</div>
                    </div>
                    <div>MMIO Area</div>
                </div>
                <div>
                    <div>
                        <div>FE100000</div>
                        <div>FEFFFFFF</div>
                    </div>
                    <div>ISA SMEM Area</div>
                </div>
                <div>
                    <div>
                        <div>FE010000</div>
                        <div>FE0FFFFF</div>
                    </div>
                    <div>ISA MEM Area</div>
                </div>
                <div>
                    <div>
                        <div>FE000000</div>
                        <div>FE00FFFF</div>
                    </div>
                    <div>ISA I/O Area</div>
                </div>
                <div>
                    <div>
                        <div>FD000000</div>
                        <div>FDFFFFFF</div>
                    </div>
                    <div>Boot Firmware Area (Maximum)</div>
                </div>
                <div>
                    <div>
                        <div>FC000000</div>
                        <div>FCFFFFFF</div>
                    </div>
                    <div>Reserved</div>
                </div>
                <div>
                    <div>
                        <div>00000000</div>
                        <div>FBFFFFFF</div>
                    </div>
                    <div>System Memory</div>
                </div>
                <div>
                    <div>
                        <div>00000000</div>
                        <div>000FFFFF</div>
                    </div>
                    <div>Remapped Boot Firmware Area</div>
                </div>
                <figcaption>System Memory Map</figcaption>
            </figure>

            <h2>DRAM Modules</h2>
            <h2>Memory-Mapped I/O</h2>
            <h2>Direct Memory Access</h2>
        </section>
        <section>
            <h1>System Controller Unit</h1>

            <h2>DRAM Controller</h2>
            <h2>ISA Bus Controller</h2>
            <h2>High Precision Timer</h2>
            <h2>Interrupt Controller</h2>

            <h2>Register Description</h2>
            <article class="register-description">
                <h1>Register 00h: CPU Configuration Register (CCR)</h1>

                <table>
                    <tr>
                        <th>Default Value</th>
                        <td>82h</td>
                    </tr>
                    <tr>
                        <th>Operation</th>
                        <td>Read / Write</td>
                    </tr>
                </table>

                <table>
                    <tr>
                        <td>7</td>
                        <td>Force CPU Clock to 8 MHz</td>
                    </tr>
                    <tr>
                        <td>6-4</td>
                        <td>
                            CPU Clock
                            <table>
                                <tr>
                                    <td>000</td>
                                    <td>33.333 MHz</td>
                                </tr>
                                <tr>
                                    <td>001</td>
                                    <td>80 MHz</td>
                                </tr>
                                <tr>
                                    <td>010</td>
                                    <td>66.667 MHz</td>
                                </tr>
                                <tr>
                                    <td>011</td>
                                    <td>50 MHz</td>
                                </tr>
                                <tr>
                                    <td>100</td>
                                    <td>40 MHz</td>
                                </tr>
                                <tr>
                                    <td>101</td>
                                    <td>60 MHz</td>
                                </tr>
                                <tr>
                                    <td>110</td>
                                    <td>25 MHz</td>
                                </tr>
                                <tr>
                                    <td>111</td>
                                    <td>20 MHz</td>
                                </tr>
                            </table>
                        </td>
                    </tr>
                    <tr>
                        <td>3-2</td>
                        <td>Reserved</td>
                    </tr>
                    <tr>
                        <td>1</td>
                        <td>
                            Remap firmware flash area to 0x00000000-0x000FFFFF
                            region
                        </td>
                    </tr>
                    <tr>
                        <td>0</td>
                        <td>Enable CPU Burst Operation</td>
                    </tr>
                </table>
            </article>

            <article class="register-description">
                <h1>Register 01h: Power Configuration Register (PCR)</h1>

                <table>
                    <tr>
                        <th>Default Value</th>
                        <td>00h</td>
                    </tr>
                    <tr>
                        <th>Operation</th>
                        <td>Partial Read / Partial Write</td>
                    </tr>
                </table>

                <table>
                    <tr>
                        <td>7</td>
                        <td>
                            Power Off System (Read: '0')
                            <table>
                                <tr>
                                    <td>0</td>
                                    <td>No operation</td>
                                </tr>
                                <tr>
                                    <td>1</td>
                                    <td>Power off system immediately</td>
                                </tr>
                            </table>
                        </td>
                    </tr>
                    <tr>
                        <td>6</td>
                        <td>
                            Reset NMI Status (Read: '0')
                            <table>
                                <tr>
                                    <td>0</td>
                                    <td>No operation</td>
                                </tr>
                                <tr>
                                    <td>1</td>
                                    <td>Reset NMI raised by power switch</td>
                                </tr>
                            </table>
                        </td>
                    </tr>
                    <tr>
                        <td>5-2</td>
                        <td>Reserved</td>
                    </tr>
                    <tr>
                        <td>1</td>
                        <td>
                            Power Switch Operation
                            <table>
                                <tr>
                                    <td>0</td>
                                    <td>
                                        Power off system immediately without
                                        raising NMI
                                    </td>
                                </tr>
                                <tr>
                                    <td>1</td>
                                    <td>Raise NMI</td>
                                </tr>
                            </table>
                        </td>
                    </tr>
                    <tr>
                        <td>0</td>
                        <td>
                            Power Switch Status (Read Only)
                            <table>
                                <tr>
                                    <td>0</td>
                                    <td>Not pressed</td>
                                </tr>
                                <tr>
                                    <td>1</td>
                                    <td>Pressed</td>
                                </tr>
                            </table>
                        </td>
                    </tr>
                </table>
            </article>

            <article class="register-description">
                <h1>
                    Register 02h: ISA Bus Controller Configuration Register
                    (ISAR)
                </h1>

                <table>
                    <tr>
                        <th>Default Value</th>
                        <td>00h</td>
                    </tr>
                    <tr>
                        <th>Operation</th>
                        <td>Read / Write</td>
                    </tr>
                </table>

                <table>
                    <tr>
                        <td>7</td>
                        <td>Enable ISA Bus Controller</td>
                    </tr>
                    <tr>
                        <td>6</td>
                        <td>Reserved</td>
                    </tr>
                    <tr>
                        <td>5</td>
                        <td>
                            8-Bit Transfer Wait States
                            <table>
                                <tr>
                                    <td>0</td>
                                    <td>5 ISACLK</td>
                                </tr>
                                <tr>
                                    <td>1</td>
                                    <td>4 ISACLK</td>
                                </tr>
                            </table>
                        </td>
                    </tr>
                    <tr>
                        <td>4</td>
                        <td>
                            16-Bit Transfer Wait States
                            <table>
                                <tr>
                                    <td>0</td>
                                    <td>2 ISACLK</td>
                                </tr>
                                <tr>
                                    <td>1</td>
                                    <td>1 ISACLK</td>
                                </tr>
                            </table>
                        </td>
                    </tr>
                    <tr>
                        <td>3-2</td>
                        <td>8-Bit Transfer Command Delay</td>
                    </tr>
                    <tr>
                        <td>1-0</td>
                        <td>
                            16-Bit Transfer Command Delay
                            <table>
                                <tr>
                                    <td>00</td>
                                    <td>5 ISACLK</td>
                                </tr>
                                <tr>
                                    <td>01</td>
                                    <td>2 ISACLK</td>
                                </tr>
                                <tr>
                                    <td>10</td>
                                    <td>3 ISACLK</td>
                                </tr>
                                <tr>
                                    <td>11</td>
                                    <td>4 ISACLK</td>
                                </tr>
                            </table>
                        </td>
                    </tr>
                </table>
            </article>

            <article class="register-description">
                <h1>Register 03h: Firmware Flash Configuration Register (FCR)</h1>

                <table>
                    <tr>
                        <th>Default Value</th>
                        <td>80h</td>
                    </tr>
                    <tr>
                        <th>Operation</th>
                        <td>Read / Write</td>
                    </tr>
                </table>

                <table>
                    <tr>
                        <td>7</td>
                        <td>Enable Flash Controller</td>
                    </tr>
                    <tr>
                        <td>6-3</td>
                        <td>Reserved</td>
                    </tr>
                    <tr>
                        <td>2-0</td>
                        <td>
                            ROM Latency
                            <table>
                                <tr>
                                    <td>000</td>
                                    <td>8 CPU Clocks</td>
                                </tr>
                                <tr>
                                    <td>001</td>
                                    <td>1 CPU Clock</td>
                                </tr>
                                <tr>
                                    <td>010</td>
                                    <td>2 CPU Clocks</td>
                                </tr>
                                <tr>
                                    <td>011</td>
                                    <td>3 CPU Clocks</td>
                                </tr>
                                <tr>
                                    <td>100</td>
                                    <td>4 CPU Clocks</td>
                                </tr>
                                <tr>
                                    <td>101</td>
                                    <td>5 CPU Clocks</td>
                                </tr>
                                <tr>
                                    <td>110</td>
                                    <td>6 CPU Clocks</td>
                                </tr>
                                <tr>
                                    <td>111</td>
                                    <td>7 CPU Clocks</td>
                                </tr>
                            </table>
                        </td>
                    </tr>
                </table>
            </article>

            <article class="register-description">
                <h1>Register 07h: DRAM Configuration Register (DCR)</h1>

                <table>
                    <tr>
                        <th>Default Value</th>
                        <td>00h</td>
                    </tr>
                    <tr>
                        <th>Operation</th>
                        <td>Read / Write</td>
                    </tr>
                </table>

                <table>
                    <tr>
                        <td>7</td>
                        <td>Enable DRAM Controller</td>
                    </tr>
                    <tr>
                        <td>6-4</td>
                        <td>Address Mapping Mode</td>
                    </tr>
                    <tr>
                        <td>3</td>
                        <td>
                            RAS to CAS Delay
                            <table>
                                <tr>
                                    <td>0</td>
                                    <td>3 CPU clocks</td>
                                </tr>
                                <tr>
                                    <td>1</td>
                                    <td>2 CPU clocks</td>
                                </tr>
                            </table>
                        </td>
                    </tr>
                    <tr>
                        <td>2</td>
                        <td>Reserved</td>
                    </tr>
                    <tr>
                        <td>3</td>
                        <td>
                            Write Cycle CAS Pulse Width
                            <table>
                                <tr>
                                    <td>0</td>
                                    <td>2 CPU clocks</td>
                                </tr>
                                <tr>
                                    <td>1</td>
                                    <td>1 CPU clock</td>
                                </tr>
                            </table>
                        </td>
                    </tr>
                    <tr>
                        <td>0</td>
                        <td>
                            RAS Precharge Time
                            <table>
                                <tr>
                                    <td>0</td>
                                    <td>2 CPU clocks</td>
                                </tr>
                                <tr>
                                    <td>1</td>
                                    <td>1 CPU clock</td>
                                </tr>
                            </table>
                        </td>
                    </tr>
                </table>
            </article>

            <article class="register-description">
                <h1>
                    Register 08h-0Fh: DRAM Bank Address Boundary Register
                    (ABR0-ABR7)
                </h1>

                <table>
                    <tr>
                        <th>Default Value</th>
                        <td>00h</td>
                    </tr>
                    <tr>
                        <th>Operation</th>
                        <td>Read / Write</td>
                    </tr>
                </table>

                <table>
                    <tr>
                        <td>7-0</td>
                        <td>Address Boundary of the Nth DRAM Bank</td>
                    </tr>
                </table>
            </article>

            <article class="register-description">
                <h1>
                    Register 10h-1Bh: Timer Channel Configuration Register
                    (TCRA(TMRA, TDRA0-TDRA2)-TCRC(TMRC, TDRC0-TDRC2))
                </h1>

                <table>
                    <tr>
                        <th>Default Value</th>
                        <td>00h</td>
                    </tr>
                    <tr>
                        <th>Operation</th>
                        <td>Read / Write</td>
                    </tr>
                </table>

                <table>
                    <tr>
                        <td>7</td>
                        <td>Reserved</td>
                    </tr>
                    <tr>
                        <td>6-4</td>
                        <td>Address Mapping Mode</td>
                    </tr>
                    <tr>
                        <td>3</td>
                        <td>
                            RAS to CAS Delay
                            <table>
                                <tr>
                                    <td>0</td>
                                    <td>3 CPU clocks</td>
                                </tr>
                                <tr>
                                    <td>1</td>
                                    <td>2 CPU clocks</td>
                                </tr>
                            </table>
                        </td>
                    </tr>
                    <tr>
                        <td>2</td>
                        <td>Reserved</td>
                    </tr>
                    <tr>
                        <td>3</td>
                        <td>
                            Write Cycle CAS Pulse Width
                            <table>
                                <tr>
                                    <td>0</td>
                                    <td>2 CPU clocks</td>
                                </tr>
                                <tr>
                                    <td>1</td>
                                    <td>1 CPU clock</td>
                                </tr>
                            </table>
                        </td>
                    </tr>
                    <tr>
                        <td>0</td>
                        <td>
                            RAS Precharge Time
                            <table>
                                <tr>
                                    <td>0</td>
                                    <td>2 CPU clocks</td>
                                </tr>
                                <tr>
                                    <td>1</td>
                                    <td>1 CPU clock</td>
                                </tr>
                            </table>
                        </td>
                    </tr>
                </table>
            </article>

            <article class="register-description">
                <h1>Register 20h-2Bh: IRQ Configuration Register (ICR0-ICR11)</h1>

                <table>
                    <tr>
                        <th>Default Value</th>
                        <td>00h</td>
                    </tr>
                    <tr>
                        <th>Operation</th>
                        <td>Read / Write</td>
                    </tr>
                </table>

                <table>
                    <tr>
                        <td>7</td>
                        <td>Reserved</td>
                    </tr>
                    <tr>
                        <td>6-4</td>
                        <td>Address Mapping Mode</td>
                    </tr>
                    <tr>
                        <td>3</td>
                        <td>
                            RAS to CAS Delay
                            <table>
                                <tr>
                                    <td>0</td>
                                    <td>3 CPU clocks</td>
                                </tr>
                                <tr>
                                    <td>1</td>
                                    <td>2 CPU clocks</td>
                                </tr>
                            </table>
                        </td>
                    </tr>
                    <tr>
                        <td>2</td>
                        <td>Reserved</td>
                    </tr>
                    <tr>
                        <td>3</td>
                        <td>
                            Write Cycle CAS Pulse Width
                            <table>
                                <tr>
                                    <td>0</td>
                                    <td>2 CPU clocks</td>
                                </tr>
                                <tr>
                                    <td>1</td>
                                    <td>1 CPU clock</td>
                                </tr>
                            </table>
                        </td>
                    </tr>
                    <tr>
                        <td>0</td>
                        <td>
                            RAS Precharge Time
                            <table>
                                <tr>
                                    <td>0</td>
                                    <td>2 CPU clocks</td>
                                </tr>
                                <tr>
                                    <td>1</td>
                                    <td>1 CPU clock</td>
                                </tr>
                            </table>
                        </td>
                    </tr>
                </table>
            </article>

        </section>

        <section>
            <h1>System Bus</h1>
        </section>
        <section>
            <h1>Bootstrap Firmware</h1>

            <h2>Firmware System Calls</h2>
        </section>
        <section>
            <h1>External Interfaces</h1>
        </section>
        <section>
            <h1>Power Supply</h1>
        </section>
        <section>
            <h1>Debugging Interfaces</h1>
        </section>

        <footer class="print"></footer>

        <script type="text/javascript" src="index.js"></script>
    </body>
</html>
