# castor

Deliverables and source files for the Gen1 eFPGA IP based on TSMC 22nm ULL process

## Directory organization

- rtl --> RTL netlists of the eFPGA
- dv --> Design Verification scripts and reports for the eFPGA
- ips --> Folder containing all the IPs used in the eFPGA
- docs --> Documentation
