/*
    This file was generated automatically by Alchitry Labs 2.0.29-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module x_bit_left_shifter #(
        parameter SHIFT = 4'h8
    ) (
        input wire [31:0] a,
        input wire shift,
        input wire pad,
        output reg [31:0] out
    );
    logic [31:0] R_509c1e93_i;
    logic [31:0] RR_509c1e93_i;
    logic [31:0] R_2a5d2839_i;
    logic [31:0] RR_2a5d2839_i;
    logic [31:0] R_13b929bb_i;
    logic [31:0] RR_13b929bb_i;
    logic [31:0] M_mux_2_s0;
    logic [31:0][1:0] M_mux_2_in;
    logic [31:0] M_mux_2_out;
    
    genvar idx_0_1904760336;
    
    generate
        for (idx_0_1904760336 = 0; idx_0_1904760336 < 32; idx_0_1904760336 = idx_0_1904760336 + 1) begin: forLoop_idx_0_1904760336
            mux_2 mux_2 (
                .s0(M_mux_2_s0[idx_0_1904760336]),
                .in(M_mux_2_in[idx_0_1904760336]),
                .out(M_mux_2_out[idx_0_1904760336])
            );
        end
    endgenerate
    
    
    logic [31:0] shifted_bits;
    always @* begin
        for (RR_509c1e93_i = 0; RR_509c1e93_i < 6'h20; RR_509c1e93_i = RR_509c1e93_i + 1) begin
      R_509c1e93_i = (0) + RR_509c1e93_i * (1);
            if (R_509c1e93_i >= SHIFT) begin
                shifted_bits[R_509c1e93_i] = a[R_509c1e93_i - SHIFT];
            end else begin
                shifted_bits[R_509c1e93_i] = pad;
            end
        end
        for (RR_2a5d2839_i = 0; RR_2a5d2839_i < 6'h20; RR_2a5d2839_i = RR_2a5d2839_i + 1) begin
      R_2a5d2839_i = (0) + RR_2a5d2839_i * (1);
            M_mux_2_in[R_2a5d2839_i][1'h0] = a[R_2a5d2839_i];
            M_mux_2_in[R_2a5d2839_i][1'h1] = shifted_bits[R_2a5d2839_i];
            M_mux_2_s0[R_2a5d2839_i] = shift;
        end
        for (RR_13b929bb_i = 0; RR_13b929bb_i < 6'h20; RR_13b929bb_i = RR_13b929bb_i + 1) begin
      R_13b929bb_i = (0) + RR_13b929bb_i * (1);
            out[R_13b929bb_i] = M_mux_2_out[R_13b929bb_i];
        end
    end
    
    
endmodule