# Router_1x3
• This project aims to transfer data from a single source to three destinations. The methodology uses 3 FIFO modules to buffer the incoming data, a Register, FSM and Synchronizers to manipulate the internal signals to carry out the necessary tasks. • Language - Verilog • Tools - Modelsim, Quartus Prime
