

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                      100 # Error percentage (number of max flushed accesses)
-l1dApproximator                        1 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         0 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
--------------------------------------------------------------
L1D access stats (for 0'th SM) 
--	Kid = 0 || L1D Acc = 575057, -- Miss = 293958, rate = 0.5112, -- PendHits = 396, rate = 0.0007-- ResFail = 14565, rate = 0.0253
Error Per = 100 || Flushes = 2939 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 1'th SM) 
--	Kid = 0 || L1D Acc = 440045, -- Miss = 225078, rate = 0.5115, -- PendHits = 313, rate = 0.0007-- ResFail = 22390, rate = 0.0509
Error Per = 100 || Flushes = 2250 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 2'th SM) 
--	Kid = 0 || L1D Acc = 307741, -- Miss = 138645, rate = 0.4505, -- PendHits = 146, rate = 0.0005-- ResFail = 8203, rate = 0.0267
Error Per = 100 || Flushes = 1386 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 3'th SM) 
--	Kid = 0 || L1D Acc = 177380, -- Miss = 73583, rate = 0.4148, -- PendHits = 175, rate = 0.0010-- ResFail = 3945, rate = 0.0222
Error Per = 100 || Flushes = 735 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 4'th SM) 
--	Kid = 0 || L1D Acc = 54601, -- Miss = 6868, rate = 0.1258, -- PendHits = 77, rate = 0.0014-- ResFail = 392, rate = 0.0072
Error Per = 100 || Flushes = 68 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 5'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 6'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 7'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 8'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 9'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 10'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 11'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 12'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 13'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 14'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 15'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 16'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 17'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 18'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 19'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 20'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 21'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 22'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 23'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 24'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 25'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 26'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 27'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 28'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 29'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
71222c4f3617a8b1cabdfefbc2d5f110  /home/pars/Documents/expSetups/a11/spmv_base_L1D_100__frb53-24-1
Extracting PTX file and ptxas options    1: spmv_base_L1D_100__frb53-24-1.1.sm_75.ptx -arch=sm_75
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a11/spmv_base_L1D_100__frb53-24-1
self exe links to: /home/pars/Documents/expSetups/a11/spmv_base_L1D_100__frb53-24-1
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a11/spmv_base_L1D_100__frb53-24-1
Running md5sum using "md5sum /home/pars/Documents/expSetups/a11/spmv_base_L1D_100__frb53-24-1 "
self exe links to: /home/pars/Documents/expSetups/a11/spmv_base_L1D_100__frb53-24-1
Extracting specific PTX file named spmv_base_L1D_100__frb53-24-1.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x556f2fc3a37b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base_L1D_100__frb53-24-1.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base_L1D_100__frb53-24-1.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base_L1D_100__frb53-24-1.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/frb53-24-1.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 1272 |E| 714129
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (5 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe215bb0ac..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe215bb0a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe215bb098..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe215bb090..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe215bb088..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe215bb080..

GPGPU-Sim PTX: cudaLaunch for 0x0x556f2fc3a37b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base_L1D_100__frb53-24-1.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base_L1D_100__frb53-24-1.1.sm_75.ptx:130) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base_L1D_100__frb53-24-1.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_100__frb53-24-1.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base_L1D_100__frb53-24-1.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L1D_100__frb53-24-1.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base_L1D_100__frb53-24-1.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L1D_100__frb53-24-1.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base_L1D_100__frb53-24-1.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_100__frb53-24-1.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base_L1D_100__frb53-24-1.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_100__frb53-24-1.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 904506
gpu_sim_insn = 5234597
gpu_ipc =       5.7872
gpu_tot_sim_cycle = 904506
gpu_tot_sim_insn = 5234597
gpu_tot_ipc =       5.7872
gpu_tot_issued_cta = 5
gpu_occupancy = 20.7654% 
gpu_tot_occupancy = 20.7654% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7152
partiton_level_parallism_total  =       0.7152
partiton_level_parallism_util =       1.4183
partiton_level_parallism_util_total  =       1.4183
L2_BW  =      31.2405 GB/Sec
L2_BW_total  =      31.2405 GB/Sec
gpu_total_sim_rate=4224

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 533898, Miss = 260233, Miss_rate = 0.487, Pending_hits = 89, Reservation_fails = 5145
	L1D_cache_core[1]: Access = 410155, Miss = 184724, Miss_rate = 0.450, Pending_hits = 83, Reservation_fails = 5393
	L1D_cache_core[2]: Access = 289391, Miss = 125354, Miss_rate = 0.433, Pending_hits = 80, Reservation_fails = 3001
	L1D_cache_core[3]: Access = 172016, Miss = 69731, Miss_rate = 0.405, Pending_hits = 90, Reservation_fails = 2374
	L1D_cache_core[4]: Access = 55015, Miss = 6869, Miss_rate = 0.125, Pending_hits = 76, Reservation_fails = 391
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1460475
	L1D_total_cache_misses = 646911
	L1D_total_cache_miss_rate = 0.4429
	L1D_total_cache_pending_hits = 418
	L1D_total_cache_reservation_fails = 16304
	L1D_cache_data_port_util = 0.317
	L1D_cache_fill_port_util = 0.252
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 813143
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 561742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 85013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 418
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 39
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1460316
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 159

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 16304
ctas_completed 5, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
8375, 8288, 8172, 7563, 7650, 7621, 7041, 6896, 
gpgpu_n_tot_thrd_icount = 5469536
gpgpu_n_tot_w_icount = 170923
gpgpu_n_stall_shd_mem = 607914
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 646755
gpgpu_n_mem_write_global = 159
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2146203
gpgpu_n_store_insn = 1272
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 552405
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 55509
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:665	W0_Idle:879313	W0_Scoreboard:9198535	W1:650	W2:476	W3:260	W4:471	W5:350	W6:483	W7:304	W8:1761	W9:314	W10:362	W11:205	W12:255	W13:268	W14:362	W15:273	W16:959	W17:366	W18:378	W19:255	W20:304	W21:276	W22:251	W23:309	W24:820	W25:460	W26:293	W27:441	W28:380	W29:538	W30:522	W31:928	W32:156649
single_issue_nums: WS0:46224	WS1:43498	WS2:41990	WS3:39211	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5174040 {8:646755,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6360 {40:159,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25870200 {40:646755,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1272 {8:159,}
maxmflatency = 614 
max_icnt2mem_latency = 161 
maxmrqlatency = 191 
max_icnt2sh_latency = 44 
averagemflatency = 264 
avg_icnt2mem_latency = 39 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:132075 	295 	520 	2124 	3127 	140 	31 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	505672 	141203 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	645515 	1305 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	577562 	60719 	8132 	488 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	113 	786 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16         5         4         9         6         9        11         8        10         9         9         5         7         5         7 
dram[1]:        16        16         4         4         8         9         8         8        10         8         9         9         5         5         7        12 
dram[2]:        16        16         3         4         9        10         8         8         8         8         9         9         6         7        12         8 
dram[3]:        16        15         6         6         5         4         7         8         7         4         9         9         6         7         9        12 
dram[4]:        12        12         7         6         4         4         8         8         4         3         8         9         7         6        11        11 
dram[5]:        12        12         6         6         5         6         6         8         7         6         9        13         6         5        13         8 
dram[6]:        12        12         7        15         5         5         8         9         7         3        13         9         6         9         4         3 
dram[7]:        12        12        15        13         6         8         5         4         6         6         9         5         7         9         5         5 
dram[8]:        12        12         9         9         6         6         5         5         5         7        10         9         9         8         5         5 
dram[9]:        12        12         5         5         8         6         7         6         5         6         9         7         5         7         4         5 
dram[10]:        12        12         6         7         5         5         5         7         5         5         6        10         5         5         6         4 
dram[11]:        12        12        14        13         6         5         7         6         7         8         9         9         5         5         7         7 
maximum service time to same row:
dram[0]:     15261     15657     52262     60087     27528     27523     91158    109643     32928     45067     23401     35679     41609     22703     47014     46930 
dram[1]:     22209     22444     22680     25353     45581     55381     19823     32034     44826     25378     31948     37992     28698     42261     46998     26774 
dram[2]:     24770     30963     25290     25223     54973     54981     31789     31444     40723     53137     25824     25970     19570     31782     36897     49329 
dram[3]:     34576     37599     25214     18284     54987     55083     22876     53197     99611     15882     36083     42409     32992     65523     24488     25506 
dram[4]:     37616     34442     30630     34596     26189     26034     53121     53064     19019     31153     43068     44090     40135     58615     26197     25930 
dram[5]:     21679     24421     55869     55771     25967     26230     35561     58557     30940     30096     47947     39606     58554     22097     36138     42281 
dram[6]:     24425     21892     56230     74803     37424     37084     58684     29142     45757     30827     39548     25775     36525     37638     42499     43912 
dram[7]:     27125     26764     74757     51152     37601     45825     29136     29140     35037     40752     25614     29613     37783     26439     19825     36938 
dram[8]:     37685     37599     27685     27659     45272     50780     28920     28682     87280     87202     29479     31180     32193     38494     15573     22370 
dram[9]:     37616     50200     27591     27556     63133     63100     34428     34167     17324     17241     37314     33102     22522     42973     26183     22362 
dram[10]:     42986     35275     36390     42353     57363     57714     33910     19789     22547     22344     57028     23391     42700     44933     27045     29277 
dram[11]:     41435     53071     42297     44253     21011     27591     52325     28317     26840     33176     47250     16292     45172     41525     45428     45675 
average row accesses per activate:
dram[0]:  1.252951  1.235974  1.168770  1.154574  1.167442  1.166139  1.178571  1.182662  1.128788  1.157566  1.134959  1.147595  1.139573  1.125413  1.160535  1.144975 
dram[1]:  1.241436  1.242017  1.170418  1.154459  1.174194  1.177600  1.173047  1.178295  1.146965  1.144759  1.152027  1.163230  1.135906  1.160684  1.188776  1.192568 
dram[2]:  1.258883  1.242525  1.145313  1.157566  1.173355  1.166400  1.172628  1.162367  1.153976  1.145455  1.154839  1.141494  1.140728  1.143590  1.199341  1.199013 
dram[3]:  1.253833  1.223473  1.168874  1.164179  1.156146  1.123559  1.146747  1.141757  1.116473  1.123953  1.142857  1.133438  1.152778  1.159794  1.229730  1.197390 
dram[4]:  1.206522  1.198758  1.187608  1.155779  1.120130  1.105678  1.130638  1.121988  1.112721  1.110759  1.156300  1.154331  1.147300  1.141914  1.173567  1.195440 
dram[5]:  1.152516  1.145215  1.147436  1.172697  1.125201  1.116904  1.110272  1.128086  1.108067  1.114679  1.155449  1.150769  1.139028  1.127451  1.187097  1.130573 
dram[6]:  1.131796  1.143089  1.183362  1.190236  1.117371  1.148438  1.139280  1.139357  1.099071  1.086765  1.151608  1.156740  1.137318  1.140406  1.111643  1.105512 
dram[7]:  1.191126  1.171667  1.185000  1.227273  1.132716  1.138037  1.132308  1.116139  1.082718  1.100890  1.154574  1.132812  1.138249  1.146875  1.131363  1.119741 
dram[8]:  1.179661  1.165821  1.176471  1.189456  1.130898  1.149618  1.146379  1.146379  1.107739  1.117089  1.120690  1.136076  1.153727  1.159624  1.136824  1.143581 
dram[9]:  1.170569  1.180602  1.183607  1.180195  1.172742  1.173016  1.162079  1.152672  1.124601  1.125984  1.137876  1.113744  1.148377  1.153125  1.132670  1.127660 
dram[10]:  1.152824  1.184564  1.194805  1.206376  1.164557  1.148903  1.162079  1.178462  1.127592  1.147619  1.118671  1.125201  1.150555  1.144634  1.150165  1.140549 
dram[11]:  1.159935  1.188430  1.223729  1.200972  1.140216  1.132921  1.166924  1.188800  1.129713  1.140673  1.135843  1.136364  1.156550  1.132701  1.179572  1.191597 
average row locality = 138320/119764 = 1.154938
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       743       749       741       732       753       737       759       764       744       741       698       692       694       682       694       695 
dram[1]:       761       739       728       725       728       736       766       760       717       687       682       677       677       679       699       706 
dram[2]:       744       748       733       742       731       729       754       766       681       692       716       718       689       669       728       729 
dram[3]:       736       761       706       702       696       682       758       741       670       670       728       722       664       675       728       734 
dram[4]:       777       772       690       690       690       701       727       745       690       701       725       733       701       692       737       734 
dram[5]:       733       694       716       713       701       707       735       731       727       728       721       748       680       690       736       710 
dram[6]:       687       703       697       707       714       735       728       744       710       739       752       738       704       731       697       702 
dram[7]:       698       703       711       729       734       742       736       740       733       742       732       725       741       734       689       692 
dram[8]:       696       689       720       722       743       753       744       744       730       706       715       718       743       741       673       677 
dram[9]:       700       706       722       727       740       739       760       755       704       715       718       705       743       738       683       689 
dram[10]:       694       706       736       719       736       733       760       766       707       723       707       701       726       736       697       706 
dram[11]:       718       719       722       741       740       733       755       743       749       745       694       700       724       717       716       709 
total dram reads = 138307
bank skew: 777/664 = 1.17
chip skew: 11625/11373 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         4         4         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         4         4         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         4         4         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         4         4         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         4         4         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         4         3         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         4         0         0         0         0         0         0 
total dram writes = 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1240      1185      1286      1260      1191      1167      1301      1230      1159      1133      1315      1232      1295      1272      1305      1242
dram[1]:       1174      1181      1282      1283      1167      1139      1239      1183      1177      1254      1208      1211      1280      1271      1234      1231
dram[2]:       1263      1196      1315      1209      1194      1171      1176      1128      1353      1319      1215      1172      1320      1335      1252      1208
dram[3]:       1199      1149      1262      1251      1270      1349      1142      1158      1391      1396      1130      1196      1364      1306      1210      1197
dram[4]:       1172      1129      1342      1273      1391      1269      1240      1266      1401      1276      1306      1269      1296      1266      1226      1115
dram[5]:       1155      1240      1212      1255      1253      1192      1267      1293      1189      1222      1282      1144      1244      1200      1097      1227
dram[6]:       1318      1241      1333      1257      1201      1131      1350      1257      1340      1251      1176      1229      1237      1178      1304      1240
dram[7]:       1226      1199      1260      1219      1158      1145      1313      1264      1297      1252      1166      1174      1173      1203      1233      1189
dram[8]:       1289      1237      1354      1294      1235      1191      1245      1176      1337      1339      1196      1129      1251      1188      1298      1275
dram[9]:       1250      1243      1303      1260      1210      1220      1135      1136      1337      1298      1151      1249      1168      1162      1279      1256
dram[10]:       1338      1253      1299      1258      1281      1228      1201      1189      1371      1259      1343      1244      1232      1158      1311      1217
dram[11]:       1227      1235      1244      1205      1211      1193      1236      1248      1184      1166      1254      1246      1155      1165      1187      1220
maximum mf latency per bank:
dram[0]:        410       420       418       397       464       398       401       426       482       484       453       413       492       470       440       480
dram[1]:        453       423       401       464       395       453       485       470       485       448       439       392       429       480       446       403
dram[2]:        426       432       394       417       404       517       431       450       496       437       423       390       401       421       421       406
dram[3]:        455       563       389       471       614       500       452       467       395       428       532       527       580       456       511       556
dram[4]:        457       557       572       497       469       386       553       551       452       484       473       467       433       417       489       584
dram[5]:        403       427       462       395       413       437       453       475       472       452       491       446       515       505       515       517
dram[6]:        446       405       419       412       427       392       403       497       447       458       393       420       513       416       398       499
dram[7]:        409       403       435       441       406       403       489       411       496       478       479       456       402       433       404       453
dram[8]:        420       454       399       395       403       432       482       415       395       389       403       480       440       420       444       407
dram[9]:        425       413       396       433       417       477       404       491       424       413       398       438       401       456       398       469
dram[10]:        411       410       420       401       495       503       506       440       412       440       432       453       445       428       509       469
dram[11]:        466       405       469       466       525       391       472       496       482       460       431       399       502       396       432       561

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2319575 n_nop=2288069 n_act=9977 n_pre=9961 n_ref_event=4572360550251980812 n_req=11620 n_rd=11618 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.02005
n_activity=765629 dram_eff=0.06074
bk0: 743a 2289687i bk1: 749a 2289111i bk2: 741a 2287630i bk3: 732a 2287815i bk4: 753a 2287097i bk5: 737a 2287956i bk6: 759a 2287328i bk7: 764a 2287348i bk8: 744a 2286373i bk9: 741a 2286927i bk10: 698a 2288497i bk11: 692a 2289211i bk12: 694a 2288794i bk13: 682a 2289088i bk14: 694a 2289187i bk15: 695a 2288824i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141738
Row_Buffer_Locality_read = 0.141763
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.177160
Bank_Level_Parallism_Col = 1.394077
Bank_Level_Parallism_Ready = 1.000942
write_to_read_ratio_blp_rw_average = 0.000353
GrpLevelPara = 1.056090 

BW Util details:
bwutil = 0.020049 
total_CMD = 2319575 
util_bw = 46504 
Wasted_Col = 218964 
Wasted_Row = 187080 
Idle = 1867027 

BW Util Bottlenecks: 
RCDc_limit = 231114 
RCDWRc_limit = 20 
WTRc_limit = 24 
RTWc_limit = 44 
CCDLc_limit = 1711 
rwq = 0 
CCDLc_limit_alone = 1701 
WTRc_limit_alone = 16 
RTWc_limit_alone = 42 

Commands details: 
total_CMD = 2319575 
n_nop = 2288069 
Read = 11618 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 9977 
n_pre = 9961 
n_ref = 4572360550251980812 
n_req = 11620 
total_req = 11626 

Dual Bus Interface Util: 
issued_total_row = 19938 
issued_total_col = 11626 
Row_Bus_Util =  0.008596 
CoL_Bus_Util = 0.005012 
Either_Row_CoL_Bus_Util = 0.013583 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001841 
queue_avg = 0.009265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00926506
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2319575 n_nop=2288640 n_act=9767 n_pre=9751 n_ref_event=0 n_req=11469 n_rd=11467 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.01979
n_activity=758354 dram_eff=0.06053
bk0: 761a 2288610i bk1: 739a 2289672i bk2: 728a 2288258i bk3: 725a 2287939i bk4: 728a 2288468i bk5: 736a 2288107i bk6: 766a 2286517i bk7: 760a 2287172i bk8: 717a 2287987i bk9: 687a 2289339i bk10: 682a 2289500i bk11: 677a 2290213i bk12: 677a 2289473i bk13: 679a 2290092i bk14: 699a 2289975i bk15: 706a 2289868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.148749
Row_Buffer_Locality_read = 0.148775
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.173613
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.001128
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.019788 
total_CMD = 2319575 
util_bw = 45900 
Wasted_Col = 214788 
Wasted_Row = 184468 
Idle = 1874419 

BW Util Bottlenecks: 
RCDc_limit = 226461 
RCDWRc_limit = 25 
WTRc_limit = 72 
RTWc_limit = 45 
CCDLc_limit = 1589 
rwq = 0 
CCDLc_limit_alone = 1579 
WTRc_limit_alone = 64 
RTWc_limit_alone = 43 

Commands details: 
total_CMD = 2319575 
n_nop = 2288640 
Read = 11467 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 9767 
n_pre = 9751 
n_ref = 0 
n_req = 11469 
total_req = 11475 

Dual Bus Interface Util: 
issued_total_row = 19518 
issued_total_col = 11475 
Row_Bus_Util =  0.008414 
CoL_Bus_Util = 0.004947 
Either_Row_CoL_Bus_Util = 0.013336 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001875 
queue_avg = 0.008972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0089719
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2319575 n_nop=2288314 n_act=9876 n_pre=9860 n_ref_event=0 n_req=11571 n_rd=11569 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.01996
n_activity=764914 dram_eff=0.06054
bk0: 744a 2289899i bk1: 748a 2289288i bk2: 733a 2287554i bk3: 742a 2287212i bk4: 731a 2288350i bk5: 729a 2288123i bk6: 754a 2287352i bk7: 766a 2286220i bk8: 681a 2289645i bk9: 692a 2288777i bk10: 716a 2288505i bk11: 718a 2288314i bk12: 689a 2289226i bk13: 669a 2290265i bk14: 728a 2289167i bk15: 729a 2288871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.146746
Row_Buffer_Locality_read = 0.146772
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.177179
Bank_Level_Parallism_Col = 1.064911
Bank_Level_Parallism_Ready = 1.001373
write_to_read_ratio_blp_rw_average = 0.000348
GrpLevelPara = 1.057124 

BW Util details:
bwutil = 0.019964 
total_CMD = 2319575 
util_bw = 46308 
Wasted_Col = 216711 
Wasted_Row = 184528 
Idle = 1872028 

BW Util Bottlenecks: 
RCDc_limit = 228815 
RCDWRc_limit = 23 
WTRc_limit = 0 
RTWc_limit = 26 
CCDLc_limit = 1646 
rwq = 0 
CCDLc_limit_alone = 1646 
WTRc_limit_alone = 0 
RTWc_limit_alone = 26 

Commands details: 
total_CMD = 2319575 
n_nop = 2288314 
Read = 11569 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 9876 
n_pre = 9860 
n_ref = 0 
n_req = 11571 
total_req = 11577 

Dual Bus Interface Util: 
issued_total_row = 19736 
issued_total_col = 11577 
Row_Bus_Util =  0.008508 
CoL_Bus_Util = 0.004991 
Either_Row_CoL_Bus_Util = 0.013477 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001663 
queue_avg = 0.008918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00891801
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2319575 n_nop=2288723 n_act=9773 n_pre=9757 n_ref_event=0 n_req=11375 n_rd=11373 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.01963
n_activity=757554 dram_eff=0.06009
bk0: 736a 2289993i bk1: 761a 2288084i bk2: 706a 2289403i bk3: 702a 2289230i bk4: 696a 2289059i bk5: 682a 2288851i bk6: 758a 2286448i bk7: 741a 2286753i bk8: 670a 2289165i bk9: 670a 2289635i bk10: 728a 2287393i bk11: 722a 2287283i bk12: 664a 2290335i bk13: 675a 2290364i bk14: 728a 2289654i bk15: 734a 2288535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141099
Row_Buffer_Locality_read = 0.141124
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.180133
Bank_Level_Parallism_Col = 1.064299
Bank_Level_Parallism_Ready = 1.001049
write_to_read_ratio_blp_rw_average = 0.000410
GrpLevelPara = 1.055919 

BW Util details:
bwutil = 0.019626 
total_CMD = 2319575 
util_bw = 45524 
Wasted_Col = 214533 
Wasted_Row = 183243 
Idle = 1876275 

BW Util Bottlenecks: 
RCDc_limit = 226361 
RCDWRc_limit = 24 
WTRc_limit = 0 
RTWc_limit = 36 
CCDLc_limit = 1590 
rwq = 0 
CCDLc_limit_alone = 1588 
WTRc_limit_alone = 0 
RTWc_limit_alone = 34 

Commands details: 
total_CMD = 2319575 
n_nop = 2288723 
Read = 11373 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 9773 
n_pre = 9757 
n_ref = 0 
n_req = 11375 
total_req = 11381 

Dual Bus Interface Util: 
issued_total_row = 19530 
issued_total_col = 11381 
Row_Bus_Util =  0.008420 
CoL_Bus_Util = 0.004907 
Either_Row_CoL_Bus_Util = 0.013301 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001912 
queue_avg = 0.011074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0110744
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2319575 n_nop=2288154 n_act=9999 n_pre=9983 n_ref_event=0 n_req=11507 n_rd=11505 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.01985
n_activity=766681 dram_eff=0.06007
bk0: 777a 2286791i bk1: 772a 2286636i bk2: 690a 2289979i bk3: 690a 2289109i bk4: 690a 2288596i bk5: 701a 2288156i bk6: 727a 2286871i bk7: 745a 2286037i bk8: 690a 2288381i bk9: 701a 2287750i bk10: 725a 2287903i bk11: 733a 2287480i bk12: 701a 2288843i bk13: 692a 2289229i bk14: 737a 2287812i bk15: 734a 2288153i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131224
Row_Buffer_Locality_read = 0.131247
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.187454
Bank_Level_Parallism_Col = 1.066220
Bank_Level_Parallism_Ready = 1.001122
write_to_read_ratio_blp_rw_average = 0.000425
GrpLevelPara = 1.057871 

BW Util details:
bwutil = 0.019854 
total_CMD = 2319575 
util_bw = 46052 
Wasted_Col = 219013 
Wasted_Row = 186263 
Idle = 1868247 

BW Util Bottlenecks: 
RCDc_limit = 231510 
RCDWRc_limit = 25 
WTRc_limit = 44 
RTWc_limit = 53 
CCDLc_limit = 1531 
rwq = 0 
CCDLc_limit_alone = 1527 
WTRc_limit_alone = 44 
RTWc_limit_alone = 49 

Commands details: 
total_CMD = 2319575 
n_nop = 2288154 
Read = 11505 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 9999 
n_pre = 9983 
n_ref = 0 
n_req = 11507 
total_req = 11513 

Dual Bus Interface Util: 
issued_total_row = 19982 
issued_total_col = 11513 
Row_Bus_Util =  0.008615 
CoL_Bus_Util = 0.004963 
Either_Row_CoL_Bus_Util = 0.013546 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.002355 
queue_avg = 0.011162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0111624
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2319575 n_nop=2287999 n_act=10087 n_pre=10071 n_ref_event=0 n_req=11472 n_rd=11470 n_rd_L2_A=0 n_write=0 n_wr_bk=7 bw_util=0.01979
n_activity=771702 dram_eff=0.05949
bk0: 733a 2287539i bk1: 694a 2289167i bk2: 716a 2288151i bk3: 713a 2288885i bk4: 701a 2288482i bk5: 707a 2287837i bk6: 735a 2286386i bk7: 731a 2287058i bk8: 727a 2286420i bk9: 728a 2286711i bk10: 721a 2287963i bk11: 748a 2286846i bk12: 680a 2289205i bk13: 690a 2288883i bk14: 736a 2288230i bk15: 710a 2287843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.121165
Row_Buffer_Locality_read = 0.121186
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.183231
Bank_Level_Parallism_Col = 1.063882
Bank_Level_Parallism_Ready = 1.000519
write_to_read_ratio_blp_rw_average = 0.000372
GrpLevelPara = 1.055774 

BW Util details:
bwutil = 0.019792 
total_CMD = 2319575 
util_bw = 45908 
Wasted_Col = 221278 
Wasted_Row = 187230 
Idle = 1865159 

BW Util Bottlenecks: 
RCDc_limit = 233920 
RCDWRc_limit = 24 
WTRc_limit = 0 
RTWc_limit = 36 
CCDLc_limit = 1413 
rwq = 0 
CCDLc_limit_alone = 1411 
WTRc_limit_alone = 0 
RTWc_limit_alone = 34 

Commands details: 
total_CMD = 2319575 
n_nop = 2287999 
Read = 11470 
Write = 0 
L2_Alloc = 0 
L2_WB = 7 
n_act = 10087 
n_pre = 10071 
n_ref = 0 
n_req = 11472 
total_req = 11477 

Dual Bus Interface Util: 
issued_total_row = 20158 
issued_total_col = 11477 
Row_Bus_Util =  0.008690 
CoL_Bus_Util = 0.004948 
Either_Row_CoL_Bus_Util = 0.013613 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001869 
queue_avg = 0.007902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00790188
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2319575 n_nop=2287910 n_act=10119 n_pre=10103 n_ref_event=0 n_req=11488 n_rd=11488 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01981
n_activity=773494 dram_eff=0.05941
bk0: 687a 2288961i bk1: 703a 2288677i bk2: 697a 2290109i bk3: 707a 2289590i bk4: 714a 2287650i bk5: 735a 2287549i bk6: 728a 2287640i bk7: 744a 2286648i bk8: 710a 2287117i bk9: 739a 2285352i bk10: 752a 2286792i bk11: 738a 2287711i bk12: 704a 2288315i bk13: 731a 2287464i bk14: 697a 2288122i bk15: 702a 2287591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.119516
Row_Buffer_Locality_read = 0.119516
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.179839
Bank_Level_Parallism_Col = 1.063130
Bank_Level_Parallism_Ready = 1.000779
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054268 

BW Util details:
bwutil = 0.019811 
total_CMD = 2319575 
util_bw = 45952 
Wasted_Col = 222022 
Wasted_Row = 187974 
Idle = 1863627 

BW Util Bottlenecks: 
RCDc_limit = 234629 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1456 
rwq = 0 
CCDLc_limit_alone = 1456 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2319575 
n_nop = 2287910 
Read = 11488 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10119 
n_pre = 10103 
n_ref = 0 
n_req = 11488 
total_req = 11488 

Dual Bus Interface Util: 
issued_total_row = 20222 
issued_total_col = 11488 
Row_Bus_Util =  0.008718 
CoL_Bus_Util = 0.004953 
Either_Row_CoL_Bus_Util = 0.013651 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001421 
queue_avg = 0.007613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00761303
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2319575 n_nop=2287787 n_act=10139 n_pre=10123 n_ref_event=0 n_req=11581 n_rd=11581 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01997
n_activity=766104 dram_eff=0.06047
bk0: 698a 2290037i bk1: 703a 2289466i bk2: 711a 2289295i bk3: 729a 2289630i bk4: 734a 2287092i bk5: 742a 2286921i bk6: 736a 2286993i bk7: 740a 2286425i bk8: 733a 2285655i bk9: 742a 2285759i bk10: 732a 2287483i bk11: 725a 2287443i bk12: 741a 2286968i bk13: 734a 2287464i bk14: 689a 2288839i bk15: 692a 2288355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.124773
Row_Buffer_Locality_read = 0.124773
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.188923
Bank_Level_Parallism_Col = 1.065838
Bank_Level_Parallism_Ready = 1.000600
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.057966 

BW Util details:
bwutil = 0.019971 
total_CMD = 2319575 
util_bw = 46324 
Wasted_Col = 221663 
Wasted_Row = 185949 
Idle = 1865639 

BW Util Bottlenecks: 
RCDc_limit = 234768 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1478 
rwq = 0 
CCDLc_limit_alone = 1478 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2319575 
n_nop = 2287787 
Read = 11581 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10139 
n_pre = 10123 
n_ref = 0 
n_req = 11581 
total_req = 11581 

Dual Bus Interface Util: 
issued_total_row = 20262 
issued_total_col = 11581 
Row_Bus_Util =  0.008735 
CoL_Bus_Util = 0.004993 
Either_Row_CoL_Bus_Util = 0.013704 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.001730 
queue_avg = 0.007799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00779927
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2319575 n_nop=2288053 n_act=10041 n_pre=10025 n_ref_event=0 n_req=11514 n_rd=11514 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01986
n_activity=760364 dram_eff=0.06057
bk0: 696a 2290069i bk1: 689a 2289940i bk2: 720a 2288968i bk3: 722a 2289165i bk4: 743a 2286696i bk5: 753a 2286726i bk6: 744a 2286909i bk7: 744a 2286940i bk8: 730a 2286509i bk9: 706a 2287833i bk10: 715a 2287397i bk11: 718a 2287633i bk12: 743a 2287049i bk13: 741a 2287358i bk14: 673a 2289731i bk15: 677a 2289604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128192
Row_Buffer_Locality_read = 0.128192
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.191231
Bank_Level_Parallism_Col = 1.066556
Bank_Level_Parallism_Ready = 1.000690
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.058537 

BW Util details:
bwutil = 0.019855 
total_CMD = 2319575 
util_bw = 46056 
Wasted_Col = 219279 
Wasted_Row = 183585 
Idle = 1870655 

BW Util Bottlenecks: 
RCDc_limit = 232305 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1547 
rwq = 0 
CCDLc_limit_alone = 1547 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2319575 
n_nop = 2288053 
Read = 11514 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10041 
n_pre = 10025 
n_ref = 0 
n_req = 11514 
total_req = 11514 

Dual Bus Interface Util: 
issued_total_row = 20066 
issued_total_col = 11514 
Row_Bus_Util =  0.008651 
CoL_Bus_Util = 0.004964 
Either_Row_CoL_Bus_Util = 0.013590 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001840 
queue_avg = 0.008235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0082347
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2319575 n_nop=2288051 n_act=10021 n_pre=10005 n_ref_event=0 n_req=11544 n_rd=11544 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01991
n_activity=757249 dram_eff=0.06098
bk0: 700a 2289163i bk1: 706a 2289511i bk2: 722a 2288948i bk3: 727a 2288473i bk4: 740a 2287844i bk5: 739a 2287903i bk6: 760a 2286663i bk7: 755a 2286812i bk8: 704a 2288054i bk9: 715a 2287794i bk10: 718a 2287748i bk11: 705a 2287624i bk12: 743a 2286874i bk13: 738a 2287316i bk14: 683a 2289354i bk15: 689a 2288699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132190
Row_Buffer_Locality_read = 0.132190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189281
Bank_Level_Parallism_Col = 1.066120
Bank_Level_Parallism_Ready = 1.000775
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.057763 

BW Util details:
bwutil = 0.019907 
total_CMD = 2319575 
util_bw = 46176 
Wasted_Col = 219060 
Wasted_Row = 184073 
Idle = 1870266 

BW Util Bottlenecks: 
RCDc_limit = 231913 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1644 
rwq = 0 
CCDLc_limit_alone = 1644 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2319575 
n_nop = 2288051 
Read = 11544 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10021 
n_pre = 10005 
n_ref = 0 
n_req = 11544 
total_req = 11544 

Dual Bus Interface Util: 
issued_total_row = 20026 
issued_total_col = 11544 
Row_Bus_Util =  0.008633 
CoL_Bus_Util = 0.004977 
Either_Row_CoL_Bus_Util = 0.013590 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.001459 
queue_avg = 0.008528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00852829
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2319575 n_nop=2288108 n_act=9999 n_pre=9983 n_ref_event=0 n_req=11553 n_rd=11553 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01992
n_activity=758780 dram_eff=0.0609
bk0: 694a 2289271i bk1: 706a 2289660i bk2: 736a 2288544i bk3: 719a 2289599i bk4: 736a 2287758i bk5: 733a 2287522i bk6: 760a 2286560i bk7: 766a 2286921i bk8: 707a 2287911i bk9: 723a 2287696i bk10: 707a 2287640i bk11: 701a 2288171i bk12: 726a 2287810i bk13: 736a 2287364i bk14: 697a 2289020i bk15: 706a 2288105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.134857
Row_Buffer_Locality_read = 0.134857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193611
Bank_Level_Parallism_Col = 1.069931
Bank_Level_Parallism_Ready = 1.000688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.060852 

BW Util details:
bwutil = 0.019923 
total_CMD = 2319575 
util_bw = 46212 
Wasted_Col = 217728 
Wasted_Row = 183512 
Idle = 1872123 

BW Util Bottlenecks: 
RCDc_limit = 231139 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1645 
rwq = 0 
CCDLc_limit_alone = 1645 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2319575 
n_nop = 2288108 
Read = 11553 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9999 
n_pre = 9983 
n_ref = 0 
n_req = 11553 
total_req = 11553 

Dual Bus Interface Util: 
issued_total_row = 19982 
issued_total_col = 11553 
Row_Bus_Util =  0.008615 
CoL_Bus_Util = 0.004981 
Either_Row_CoL_Bus_Util = 0.013566 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.002161 
queue_avg = 0.009329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00932929
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2319575 n_nop=2287999 n_act=10007 n_pre=9991 n_ref_event=0 n_req=11626 n_rd=11625 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.02005
n_activity=764255 dram_eff=0.06086
bk0: 718a 2288170i bk1: 719a 2289092i bk2: 722a 2289904i bk3: 741a 2288441i bk4: 740a 2286911i bk5: 733a 2287298i bk6: 755a 2286979i bk7: 743a 2288194i bk8: 749a 2286479i bk9: 745a 2286908i bk10: 694a 2288841i bk11: 700a 2288729i bk12: 724a 2288228i bk13: 717a 2287972i bk14: 716a 2288829i bk15: 709a 2289167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139515
Row_Buffer_Locality_read = 0.139527
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.183894
Bank_Level_Parallism_Col = 1.065107
Bank_Level_Parallism_Ready = 1.001538
write_to_read_ratio_blp_rw_average = 0.000200
GrpLevelPara = 1.057641 

BW Util details:
bwutil = 0.020054 
total_CMD = 2319575 
util_bw = 46516 
Wasted_Col = 219201 
Wasted_Row = 184932 
Idle = 1868926 

BW Util Bottlenecks: 
RCDc_limit = 231726 
RCDWRc_limit = 12 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 1649 
rwq = 0 
CCDLc_limit_alone = 1647 
WTRc_limit_alone = 0 
RTWc_limit_alone = 16 

Commands details: 
total_CMD = 2319575 
n_nop = 2287999 
Read = 11625 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 10007 
n_pre = 9991 
n_ref = 0 
n_req = 11626 
total_req = 11629 

Dual Bus Interface Util: 
issued_total_row = 19998 
issued_total_col = 11629 
Row_Bus_Util =  0.008621 
CoL_Bus_Util = 0.005013 
Either_Row_CoL_Bus_Util = 0.013613 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001615 
queue_avg = 0.009047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00904735

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27857, Miss = 5830, Miss_rate = 0.209, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 26554, Miss = 5796, Miss_rate = 0.218, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 26549, Miss = 5762, Miss_rate = 0.217, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 26283, Miss = 5713, Miss_rate = 0.217, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 27609, Miss = 5780, Miss_rate = 0.209, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 26595, Miss = 5797, Miss_rate = 0.218, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 26759, Miss = 5690, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 26848, Miss = 5691, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 28226, Miss = 5741, Miss_rate = 0.203, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 26851, Miss = 5772, Miss_rate = 0.215, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 26289, Miss = 5753, Miss_rate = 0.219, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 26393, Miss = 5725, Miss_rate = 0.217, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 27671, Miss = 5693, Miss_rate = 0.206, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 26770, Miss = 5803, Miss_rate = 0.217, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 26795, Miss = 5778, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 26400, Miss = 5811, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 27891, Miss = 5768, Miss_rate = 0.207, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 26678, Miss = 5754, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 26781, Miss = 5774, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 26773, Miss = 5778, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 28392, Miss = 5771, Miss_rate = 0.203, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 26812, Miss = 5794, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 26616, Miss = 5826, Miss_rate = 0.219, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 26522, Miss = 5811, Miss_rate = 0.219, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 646914
L2_total_cache_misses = 138411
L2_total_cache_miss_rate = 0.2140
L2_total_cache_pending_hits = 4
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 508444
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35462
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 102845
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 78
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 646755
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 159
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=646914
icnt_total_pkts_simt_to_mem=646914
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 646914
Req_Network_cycles = 904506
Req_Network_injected_packets_per_cycle =       0.7152 
Req_Network_conflicts_per_cycle =       0.0114
Req_Network_conflicts_per_cycle_util =       0.0226
Req_Bank_Level_Parallism =       1.4183
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0012
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0298

Reply_Network_injected_packets_num = 646914
Reply_Network_cycles = 904506
Reply_Network_injected_packets_per_cycle =        0.7152
Reply_Network_conflicts_per_cycle =        0.2698
Reply_Network_conflicts_per_cycle_util =       0.5350
Reply_Bank_Level_Parallism =       1.4183
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0144
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0238
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 39 sec (1239 sec)
gpgpu_simulation_rate = 4224 (inst/sec)
gpgpu_simulation_rate = 730 (cycle/sec)
gpgpu_silicon_slowdown = 1869863x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 1236555.8220 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 23.336149]
Verifying...
	runtime [serial] = 3.983000 ms.
Total element = 1272, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 0 || elements whose %1 < err <= %5 = 0 || elements whose %5 < err <= %10 = 1 || elements whose %10 < err = 996 || total err Element = 997
	[max error  0.993493, and ]
POSSIBLE FAILURE
GPGPU-Sim: *** exit detected ***
