#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 10 12:51:11 2023
# Process ID: 8840
# Current directory: C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14764 C:\Users\marcs\OneDrive\Bureau\Desktop\FPGA\Test\Test.xpr
# Log file: C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/vivado.log
# Journal file: C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.xpr
launch_runs impl_1 -jobs 4
wait_on_run impl_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/TOP_tb.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/TOP_tb.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/TOP_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_simulation -simset sim_1 -mode post-synthesis -type functional
launch_simulation -mode post-synthesis -type functional
source TOP_tb.tcl
run 10 ms
run 10 ms
run 1 ms
run 1 ms
run 1 ms
close_sim
launch_simulation -mode post-synthesis -type functional
source TOP_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
launch_simulation -mode post-synthesis -type functional
source TOP_tb.tcl
run 5 ms
close_sim
