 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  initial_placed_wirelength_est	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  initial_placed_CPD_est	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 x_gaussian_y_uniform.xml	  stereovision3.v	  common	  1.20	  vpr	  67.74 MiB	  	  -1	  -1	  0.37	  33460	  4	  0.12	  -1	  -1	  37112	  -1	  -1	  7	  10	  0	  0	  success	  v8.0.0-14013-ge1496c441d	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-10-06T15:12:57	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong	  69364	  10	  2	  181	  183	  1	  38	  19	  6	  6	  36	  clb	  auto	  28.6 MiB	  0.05	  178.808	  123	  1644	  664	  873	  107	  67.7 MiB	  0.03	  0.00	  1.78694	  1.78694	  -71.2229	  -1.78694	  1.78694	  0.00	  0.000251263	  0.000211797	  0.0197183	  0.0167823	  -1	  -1	  -1	  -1	  6	  143	  10	  646728	  377258	  -1	  -1	  0.08	  0.051002	  0.0432445	  1804	  2280	  -1	  93	  4	  76	  106	  2693	  1173	  1.78694	  1.78694	  -71.2229	  -1.78694	  0	  0	  -1	  -1	  0.00	  0.01	  0.00	  -1	  -1	  0.00	  0.00772498	  0.00724416	 
 x_uniform_y_gaussian.xml	  stereovision3.v	  common	  1.23	  vpr	  67.49 MiB	  	  -1	  -1	  0.41	  33588	  4	  0.14	  -1	  -1	  36728	  -1	  -1	  7	  10	  0	  0	  success	  v8.0.0-14013-ge1496c441d	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-10-06T15:12:57	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong	  69108	  10	  2	  181	  183	  1	  38	  19	  6	  6	  36	  clb	  auto	  28.3 MiB	  0.05	  178.808	  124	  1794	  630	  1036	  128	  67.5 MiB	  0.03	  0.00	  1.78694	  1.78694	  -71.2229	  -1.78694	  1.78694	  0.00	  0.000249709	  0.000210207	  0.0209578	  0.017909	  -1	  -1	  -1	  -1	  6	  110	  6	  646728	  377258	  -1	  -1	  0.08	  0.051096	  0.0434329	  1804	  2280	  -1	  88	  5	  83	  119	  3158	  1307	  1.78694	  1.78694	  -71.2229	  -1.78694	  0	  0	  -1	  -1	  0.00	  0.01	  0.00	  -1	  -1	  0.00	  0.00806464	  0.00751446	 
 x_gaussian_y_gaussian.xml	  stereovision3.v	  common	  1.16	  vpr	  67.81 MiB	  	  -1	  -1	  0.34	  33200	  4	  0.14	  -1	  -1	  36640	  -1	  -1	  7	  10	  0	  0	  success	  v8.0.0-14013-ge1496c441d	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-10-06T15:12:57	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong	  69436	  10	  2	  181	  183	  1	  38	  19	  6	  6	  36	  clb	  auto	  28.5 MiB	  0.05	  178.808	  125	  1344	  442	  806	  96	  67.8 MiB	  0.02	  0.00	  1.78694	  1.78694	  -71.2229	  -1.78694	  1.78694	  0.00	  0.00026918	  0.000227728	  0.0157306	  0.0133988	  -1	  -1	  -1	  -1	  8	  83	  4	  646728	  377258	  -1	  -1	  0.07	  0.0505648	  0.0427727	  1804	  2280	  -1	  82	  3	  60	  82	  1907	  777	  1.78694	  1.78694	  -71.2229	  -1.78694	  0	  0	  -1	  -1	  0.00	  0.01	  0.00	  -1	  -1	  0.00	  0.00752222	  0.00711388	 
 x_delta_y_uniform.xml	  stereovision3.v	  common	  1.24	  vpr	  67.99 MiB	  	  -1	  -1	  0.34	  33204	  4	  0.12	  -1	  -1	  37112	  -1	  -1	  7	  10	  0	  0	  success	  v8.0.0-14013-ge1496c441d	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-10-06T15:12:57	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong	  69620	  10	  2	  181	  183	  1	  38	  19	  6	  6	  36	  clb	  auto	  28.8 MiB	  0.05	  178.808	  132	  1319	  399	  813	  107	  68.0 MiB	  0.02	  0.00	  1.78694	  1.78694	  -71.2229	  -1.78694	  1.78694	  0.00	  0.000263544	  0.000215835	  0.0157473	  0.0134718	  -1	  -1	  -1	  -1	  24	  84	  10	  646728	  377258	  -1	  -1	  0.17	  0.107513	  0.0891598	  1804	  2280	  -1	  84	  12	  97	  159	  3720	  1640	  1.78694	  1.78694	  -71.2229	  -1.78694	  0	  0	  -1	  -1	  0.00	  0.02	  0.00	  -1	  -1	  0.00	  0.0109449	  0.00984768	 
 x_delta_y_delta.xml	  stereovision3.v	  common	  1.19	  vpr	  67.74 MiB	  	  -1	  -1	  0.35	  33712	  4	  0.12	  -1	  -1	  36984	  -1	  -1	  7	  10	  0	  0	  success	  v8.0.0-14013-ge1496c441d	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-10-06T15:12:57	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong	  69364	  10	  2	  181	  183	  1	  38	  19	  6	  6	  36	  clb	  auto	  28.6 MiB	  0.05	  178.808	  131	  769	  177	  528	  64	  67.7 MiB	  0.02	  0.00	  1.78694	  1.78694	  -71.2229	  -1.78694	  1.78694	  0.00	  0.000388114	  0.000346561	  0.010153	  0.00881381	  -1	  -1	  -1	  -1	  38	  87	  3	  646728	  377258	  -1	  -1	  0.12	  0.0685264	  0.0574961	  1804	  2280	  -1	  88	  3	  63	  83	  2004	  812	  1.78694	  1.78694	  -71.2229	  -1.78694	  0	  0	  -1	  -1	  0.00	  0.01	  0.00	  -1	  -1	  0.00	  0.00758195	  0.00716201	 
 x_uniform_y_delta.xml	  stereovision3.v	  common	  1.17	  vpr	  67.86 MiB	  	  -1	  -1	  0.36	  33328	  4	  0.12	  -1	  -1	  36860	  -1	  -1	  7	  10	  0	  0	  success	  v8.0.0-14013-ge1496c441d	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-10-06T15:12:57	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong	  69492	  10	  2	  181	  183	  1	  38	  19	  6	  6	  36	  clb	  auto	  28.6 MiB	  0.05	  178.808	  129	  1819	  664	  1036	  119	  67.9 MiB	  0.03	  0.00	  1.78694	  1.78694	  -71.2229	  -1.78694	  1.78694	  0.00	  0.000248577	  0.000208967	  0.0207732	  0.0177042	  -1	  -1	  -1	  -1	  10	  99	  5	  646728	  377258	  -1	  -1	  0.06	  0.0506743	  0.0431496	  1804	  2280	  -1	  91	  4	  73	  98	  2443	  1017	  1.78694	  1.78694	  -71.2229	  -1.78694	  0	  0	  -1	  -1	  0.00	  0.01	  0.00	  -1	  -1	  0.00	  0.00744863	  0.00698579	 
