/*


EXERCICIO 1

*/

module ex1(
	input [3:0] D,
	input CLK,
	
	output[3:0] Q
);

	always @(posedge CLK) begin
	
		Q[0] <= D[0];
		Q[1] <= D[1];
		Q[2] <= D[2];
		Q[3] <= D[3];
	
	end 
	
endmodule
		
	