Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Sat Dec  9 09:47:57 2017
| Host             : DESKTOP-IAD9RP7 running 64-bit major release  (build 9200)
| Command          : report_power -file TOPFULLFPGA_power_routed.rpt -pb TOPFULLFPGA_power_summary_routed.pb -rpx TOPFULLFPGA_power_routed.rpx
| Design           : TOPFULLFPGA
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 31.962 (Junction temp exceeded!) |
| Dynamic (W)              | 31.166                           |
| Device Static (W)        | 0.797                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     1.037 |      455 |       --- |             --- |
|   LUT as Logic           |     0.990 |      219 |     63400 |            0.35 |
|   Register               |     0.025 |      156 |    126800 |            0.12 |
|   CARRY4                 |     0.015 |       10 |     15850 |            0.06 |
|   BUFG                   |     0.006 |        2 |        32 |            6.25 |
|   LUT as Distributed RAM |    <0.001 |        8 |     19000 |            0.04 |
|   Others                 |     0.000 |       28 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |        2 |     63400 |           <0.01 |
| Signals                  |     1.290 |      345 |       --- |             --- |
| I/O                      |    28.839 |       32 |       210 |           15.24 |
| Static Power             |     0.797 |          |           |                 |
| Total                    |    31.962 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     2.945 |       2.382 |      0.563 |
| Vccaux    |       1.800 |     1.148 |       1.055 |      0.093 |
| Vcco33    |       3.300 |     8.151 |       8.147 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| TOPFULLFPGA                        |    31.166 |
|   CLK                              |     0.176 |
|   LED                              |     0.568 |
|   T1                               |     1.470 |
|     DP1                            |     1.284 |
|       OUT_H                        |     0.379 |
|       OUT_L                        |     0.155 |
|       alu                          |     0.127 |
|         DP1                        |    <0.001 |
|           U1                       |    <0.001 |
|             RegFile_reg_r1_0_3_0_3 |    <0.001 |
|             RegFile_reg_r2_0_3_0_3 |    <0.001 |
|         cu1                        |     0.126 |
|       df                           |    <0.001 |
|       div                          |     0.621 |
|         CU1                        |     0.590 |
|         DP1                        |     0.032 |
|           sr1                      |     0.008 |
|           sr2                      |     0.000 |
|           sr3                      |    <0.001 |
|           udc                      |     0.023 |
|       dx                           |     0.000 |
|       dy                           |     0.002 |
|       mult                         |     0.000 |
|         a1                         |     0.000 |
|         a3                         |     0.000 |
|         d1                         |     0.000 |
|         d2                         |     0.000 |
|         d3                         |     0.000 |
|         d4                         |     0.000 |
|         d5                         |     0.000 |
|         e1                         |     0.000 |
|           f2                       |     0.000 |
|             cl_adder               |     0.000 |
|             s                      |     0.000 |
|         e2                         |     0.000 |
|           f1                       |     0.000 |
|             s                      |     0.000 |
|     cu1                            |     0.186 |
|   b1                               |     0.000 |
+------------------------------------+-----------+


