OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 20140 22400
[INFO GPL-0005] CoreAreaUxUy: 789640 789600
[INFO GPL-0006] NumInstances: 27966
[INFO GPL-0007] NumPlaceInstances: 27004
[INFO GPL-0008] NumFixedInstances: 962
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 27057
[INFO GPL-0011] NumPins: 84086
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 800000 800000
[INFO GPL-0014] CoreAreaLxLy: 20140 22400
[INFO GPL-0015] CoreAreaUxUy: 789640 789600
[INFO GPL-0016] CoreArea: 590360400000
[INFO GPL-0017] NonPlaceInstsArea: 1023568000
[INFO GPL-0018] PlaceInstsArea: 155497216000
[INFO GPL-0019] Util(%): 26.39
[INFO GPL-0020] StdInstsArea: 155497216000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00376548 HPWL: 155783390
[InitialPlace]  Iter: 2 CG residual: 0.01152155 HPWL: 165900518
[InitialPlace]  Iter: 3 CG residual: 0.00303610 HPWL: 157903817
[InitialPlace]  Iter: 4 CG residual: 0.01128138 HPWL: 157497693
[InitialPlace]  Iter: 5 CG residual: 0.00585059 HPWL: 153033611
[InitialPlace]  Iter: 6 CG residual: 0.00251709 HPWL: 150427139
[InitialPlace]  Iter: 7 CG residual: 0.00194083 HPWL: 149141342
[InitialPlace]  Iter: 8 CG residual: 0.00055589 HPWL: 147516077
[InitialPlace]  Iter: 9 CG residual: 0.00007844 HPWL: 147114830
[InitialPlace]  Iter: 10 CG residual: 0.00005742 HPWL: 147069517
[InitialPlace]  Iter: 11 CG residual: 0.00011172 HPWL: 147061916
[InitialPlace]  Iter: 12 CG residual: 0.00005527 HPWL: 147084272
[InitialPlace]  Iter: 13 CG residual: 0.00006956 HPWL: 147070224
[InitialPlace]  Iter: 14 CG residual: 0.00006843 HPWL: 147098908
[InitialPlace]  Iter: 15 CG residual: 0.00006791 HPWL: 147065770
[InitialPlace]  Iter: 16 CG residual: 0.00006602 HPWL: 147103754
[InitialPlace]  Iter: 17 CG residual: 0.00007222 HPWL: 147069169
[InitialPlace]  Iter: 18 CG residual: 0.00005354 HPWL: 147106864
[InitialPlace]  Iter: 19 CG residual: 0.00006709 HPWL: 147067647
[InitialPlace]  Iter: 20 CG residual: 0.00007945 HPWL: 147101432
[INFO GPL-0031] FillerInit: NumGCells: 30774
[INFO GPL-0032] FillerInit: NumGNets: 27057
[INFO GPL-0033] FillerInit: NumGPins: 84086
[INFO GPL-0023] TargetDensity: 0.30
[INFO GPL-0024] AveragePlaceInstArea: 5758303
[INFO GPL-0025] IdealBinArea: 19194342
[INFO GPL-0026] IdealBinCnt: 30757
[INFO GPL-0027] TotalBinArea: 590360400000
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 6012 5994
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.99907 HPWL: 13874253
[NesterovSolve] Iter: 10 overflow: 0.999248 HPWL: 8625715
[NesterovSolve] Iter: 20 overflow: 0.999244 HPWL: 7452353
[NesterovSolve] Iter: 30 overflow: 0.999259 HPWL: 6749412
[NesterovSolve] Iter: 40 overflow: 0.999279 HPWL: 6367263
[NesterovSolve] Iter: 50 overflow: 0.999279 HPWL: 6071674
[NesterovSolve] Iter: 60 overflow: 0.999277 HPWL: 5844001
[NesterovSolve] Iter: 70 overflow: 0.99914 HPWL: 5666527
[NesterovSolve] Iter: 80 overflow: 0.999174 HPWL: 5510795
[NesterovSolve] Iter: 90 overflow: 0.999174 HPWL: 5403372
[NesterovSolve] Iter: 100 overflow: 0.999174 HPWL: 5285974
[NesterovSolve] Iter: 110 overflow: 0.999173 HPWL: 5179576
[NesterovSolve] Iter: 120 overflow: 0.999173 HPWL: 5114038
[NesterovSolve] Iter: 130 overflow: 0.999172 HPWL: 5169895
[NesterovSolve] Iter: 140 overflow: 0.99917 HPWL: 5492414
[NesterovSolve] Iter: 150 overflow: 0.999165 HPWL: 6191384
[NesterovSolve] Iter: 160 overflow: 0.999143 HPWL: 7354909
[NesterovSolve] Iter: 170 overflow: 0.998955 HPWL: 9351933
[NesterovSolve] Iter: 180 overflow: 0.998742 HPWL: 13416834
[NesterovSolve] Iter: 190 overflow: 0.998424 HPWL: 21361142
[NesterovSolve] Iter: 200 overflow: 0.997789 HPWL: 33415676
[NesterovSolve] Iter: 210 overflow: 0.996643 HPWL: 46183045
[NesterovSolve] Iter: 220 overflow: 0.994928 HPWL: 61291785
[NesterovSolve] Iter: 230 overflow: 0.991019 HPWL: 83209352
[NesterovSolve] Iter: 240 overflow: 0.98254 HPWL: 108000556
[NesterovSolve] Iter: 250 overflow: 0.971826 HPWL: 132924230
[NesterovSolve] Iter: 260 overflow: 0.960153 HPWL: 158408008
[NesterovSolve] Iter: 270 overflow: 0.945607 HPWL: 188129694
[NesterovSolve] Iter: 280 overflow: 0.925114 HPWL: 224214563
[NesterovSolve] Iter: 290 overflow: 0.901147 HPWL: 265820948
[NesterovSolve] Iter: 300 overflow: 0.873818 HPWL: 304735029
[NesterovSolve] Iter: 310 overflow: 0.845633 HPWL: 335707328
[NesterovSolve] Iter: 320 overflow: 0.814143 HPWL: 361991865
[INFO GPL-0100] worst slack -2.78e-17
[INFO GPL-0103] Weighted 3196 nets.
[NesterovSolve] Iter: 330 overflow: 0.779338 HPWL: 381474367
[NesterovSolve] Iter: 340 overflow: 0.774253 HPWL: 402319012
[NesterovSolve] Iter: 350 overflow: 0.733299 HPWL: 448868277
[NesterovSolve] Iter: 360 overflow: 0.702622 HPWL: 450305426
[NesterovSolve] Iter: 370 overflow: 0.661732 HPWL: 441604587
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3197 nets.
[NesterovSolve] Iter: 380 overflow: 0.625458 HPWL: 487378208
[NesterovSolve] Snapshot saved at iter = 385
[NesterovSolve] Iter: 390 overflow: 0.579654 HPWL: 469618292
[NesterovSolve] Iter: 400 overflow: 0.534378 HPWL: 496978639
[NesterovSolve] Iter: 410 overflow: 0.484077 HPWL: 485553997
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3197 nets.
[NesterovSolve] Iter: 420 overflow: 0.427352 HPWL: 480303581
[NesterovSolve] Iter: 430 overflow: 0.372256 HPWL: 477391771
[NesterovSolve] Iter: 440 overflow: 0.327138 HPWL: 461130579
[NesterovSolve] Iter: 450 overflow: 0.286218 HPWL: 446635048
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3197 nets.
[NesterovSolve] Iter: 460 overflow: 0.251891 HPWL: 436890922
[NesterovSolve] Iter: 470 overflow: 0.222525 HPWL: 429284896
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3196 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 190 190
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 36100
[INFO GPL-0063] TotalRouteOverflowH2: 1.909523844718933
[INFO GPL-0064] TotalRouteOverflowV2: 1.071428656578064
[INFO GPL-0065] OverflowTileCnt2: 10
[INFO GPL-0066] 0.5%RC: 1.0036580916565496
[INFO GPL-0067] 1.0%RC: 1.0018290458282748
[INFO GPL-0068] 2.0%RC: 1.0009149611139045
[INFO GPL-0069] 5.0%RC: 1.0003660896941562
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.0027436
[NesterovSolve] Iter: 480 overflow: 0.195539 HPWL: 423721109
[NesterovSolve] Iter: 490 overflow: 0.17146 HPWL: 419454343
[NesterovSolve] Iter: 500 overflow: 0.148721 HPWL: 416779196
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3196 nets.
[NesterovSolve] Iter: 510 overflow: 0.129653 HPWL: 415000146
[NesterovSolve] Iter: 520 overflow: 0.113971 HPWL: 413851206
[NesterovSolve] Iter: 530 overflow: 0.0994237 HPWL: 413115548
[NesterovSolve] Finished with Overflow: 0.099424

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_46378_/CK ^
   0.13
_46378_/CK ^
   0.08      0.00       0.05


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _46380_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
    16   36.54                           rst_ni (net)
                  0.00    0.00  100.00 ^ _46380_/RN (DFFR_X1)
                                100.00   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _46380_/CK (DFFR_X1)
                          0.18    0.18   library removal time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                               -100.00   data arrival time
-----------------------------------------------------------------------------
                                 99.82   slack (MET)


Startpoint: _40387_ (negative level-sensitive latch clocked by clk)
Endpoint: _37856_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _40387_/GN (DLL_X1)
                  0.01    0.04  500.04 ^ _40387_/Q (DLL_X1)
     1    1.03                           gen_sub_units_scm[15].sub_unit_i.gen_cg_word_iter[26].cg_i.en_latch (net)
                  0.01    0.00  500.04 ^ _37856_/A2 (AND2_X1)
                                500.04   data arrival time

                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 v _37856_/A1 (AND2_X1)
                          0.00  500.00   clock gating hold time
                                500.00   data required time
-----------------------------------------------------------------------------
                                500.00   data required time
                               -500.04   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _46385_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _46385_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _46385_/CK (DFFR_X1)
                  0.82    0.90    0.90 v _46385_/Q (DFFR_X1)
   513  858.75                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[7] (net)
                  0.82    0.00    0.90 v _38340_/A (MUX2_X1)
                  0.01    0.28    1.19 v _38340_/Z (MUX2_X1)
     1    1.29                           _00007_ (net)
                  0.01    0.00    1.19 v _46385_/D (DFFR_X1)
                                  1.19   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _46385_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -1.19   data arrival time
-----------------------------------------------------------------------------
                                  1.18   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _46378_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
    16   36.54                           rst_ni (net)
                  0.00    0.00  100.00 ^ _46378_/RN (DFFR_X1)
                                100.00   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _46378_/CK (DFFR_X1)
                          0.05 1000.05   library recovery time
                               1000.05   data required time
-----------------------------------------------------------------------------
                               1000.05   data required time
                               -100.00   data arrival time
-----------------------------------------------------------------------------
                                900.05   slack (MET)


Startpoint: _42562_ (negative level-sensitive latch clocked by clk)
Endpoint: _37999_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _42562_/GN (DLL_X1)
                  0.01    0.07  500.07 v _42562_/Q (DLL_X1)
     1    3.14                           gen_sub_units_scm[3].sub_unit_i.gen_cg_word_iter[31].cg_i.en_latch (net)
                  0.01    0.00  500.07 v _37999_/A2 (AND2_X1)
                                500.07   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _37999_/A1 (AND2_X1)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -500.07   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: _46387_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _38436_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _46387_/CK (DFFR_X1)
                  1.96    2.12    2.12 ^ _46387_/Q (DFFR_X1)
   513  916.46                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[9] (net)
                  2.01    0.36    2.48 ^ _38436_/D (DLH_X1)
                                  2.48   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _38436_/G (DLH_X1)
                          2.48    2.48   time borrowed from endpoint
                                  2.48   data required time
-----------------------------------------------------------------------------
                                  2.48   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                       500.00
library setup time                     -0.22
--------------------------------------------
max time borrow                       499.78
actual time borrow                      2.48
--------------------------------------------



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _46378_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
    16   36.54                           rst_ni (net)
                  0.00    0.00  100.00 ^ _46378_/RN (DFFR_X1)
                                100.00   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _46378_/CK (DFFR_X1)
                          0.05 1000.05   library recovery time
                               1000.05   data required time
-----------------------------------------------------------------------------
                               1000.05   data required time
                               -100.00   data arrival time
-----------------------------------------------------------------------------
                                900.05   slack (MET)


Startpoint: _42562_ (negative level-sensitive latch clocked by clk)
Endpoint: _37999_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _42562_/GN (DLL_X1)
                  0.01    0.07  500.07 v _42562_/Q (DLL_X1)
     1    3.14                           gen_sub_units_scm[3].sub_unit_i.gen_cg_word_iter[31].cg_i.en_latch (net)
                  0.01    0.00  500.07 v _37999_/A2 (AND2_X1)
                                500.07   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _37999_/A1 (AND2_X1)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -500.07   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: _46387_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _38436_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _46387_/CK (DFFR_X1)
                  1.96    2.12    2.12 ^ _46387_/Q (DFFR_X1)
   513  916.46                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[9] (net)
                  2.01    0.36    2.48 ^ _38436_/D (DLH_X1)
                                  2.48   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _38436_/G (DLH_X1)
                          2.48    2.48   time borrowed from endpoint
                                  2.48   data required time
-----------------------------------------------------------------------------
                                  2.48   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                       500.00
library setup time                     -0.22
--------------------------------------------
max time borrow                       499.78
actual time borrow                      2.48
--------------------------------------------



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.08e-05   2.16e-06   2.68e-04   3.01e-04  45.0%
Combinational          6.73e-06   2.03e-05   3.41e-04   3.68e-04  55.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.75e-05   2.25e-05   6.09e-04   6.69e-04 100.0%
                           5.6%       3.4%      91.0%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 39130 u^2 27% utilization.

Elapsed time: 1:43.35[h:]min:sec. CPU time: user 102.94 sys 0.36 (99%). Peak memory: 398116KB.
