#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Fri Sep 10 15:10:57 2021
# Process ID: 9600
# Current directory: F:/Project_tetris/uec2_projekt/vivado
# Command line: vivado.exe -mode tcl -source run.tcl -tclargs simulation
# Log file: F:/Project_tetris/uec2_projekt/vivado/vivado.log
# Journal file: F:/Project_tetris/uec2_projekt/vivado\vivado.jou
#-----------------------------------------------------------
source run.tcl
# set project Tetris
# set top_module vga_example
# set target xc7a35tcpg236-1
# set bitstream_file build/${project}.runs/impl_1/${top_module}.bit
# proc usage {} {
#     puts "usage: vivado -mode tcl -source [info script] -tclargs \[simulation/bitstream/program\]"
#     exit 1
# }
# if {($argc != 1) || ([lindex $argv 0] ni {"simulation" "bitstream" "program"})} {
#     usage
# }
# if {[lindex $argv 0] == "program"} {
#     open_hw
#     connect_hw_server
#     current_hw_target [get_hw_targets *]
#     open_hw_target
#     current_hw_device [lindex [get_hw_devices] 0]
#     refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
# 
#     set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
#     set_property FULL_PROBES.FILE {} [lindex [get_hw_devices] 0]
#     set_property PROGRAM.FILE ${bitstream_file} [lindex [get_hw_devices] 0]
# 
#     program_hw_devices [lindex [get_hw_devices] 0]
#     refresh_hw_device [lindex [get_hw_devices] 0]
#     
#     exit
# } else {
#     file mkdir build
#     create_project ${project} build -part ${target} -force
# }
# read_xdc {
#     constraints/vga_example.xdc
#     constraints/clk_wiz_0.xdc
# }
# read_verilog {
#     rtl/vga_example.v
#     rtl/vga_timing.v
#     rtl/draw_background.v
#     rtl/draw_rect.v
#     rtl/clk_wiz_0.v
#     rtl/clk_wiz_0_clk_wiz.v
#     rtl/draw_rect_ctl.v
#     rtl/debounce.v
#     rtl/debouncer.v
#     rtl/board_debouncer.v
#     rtl/fallen_blocks.v
#     rtl/random.v
#     rtl/draw_nxt_block.v
#     rtl/char_rom_16x16.v
#     rtl/draw_rect_char.v
#     rtl/font_rom.v
#     rtl/bin_to_BCD_converter.v
# }
# add_files -fileset sim_1 {
#     sim/testbench.v
#     sim/tiff_writer.v
# }
# set_property top ${top_module} [current_fileset]
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# if {[lindex $argv 0] == "simulation"} {
#     launch_simulation
#     start_gui
# } else {
#     launch_runs synth_1 -jobs 8
#     wait_on_run synth_1
# 
#     launch_runs impl_1 -to_step write_bitstream -jobs 8
#     wait_on_run impl_1
#     exit
# }
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_to_BCD_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/board_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board_debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module char_rom_16x16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk100MHz_clk_wiz_0_en_clk, assumed default net type wire [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:215]
INFO: [VRFC 10-2458] undeclared symbol clk75MHz_clk_wiz_0_en_clk, assumed default net type wire [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:234]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2458] undeclared symbol bttn_D, assumed default net type wire [F:/Project_tetris/uec2_projekt/vivado/rtl/debouncer.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_background
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_nxt_block
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_rect
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_rect_char
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_rect_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fallen_blocks
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/random.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomizer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/sim/tiff_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tiff_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_example
INFO: [VRFC 10-2458] undeclared symbol btnDd, assumed default net type wire [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:154]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_timing
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/programy/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 39b50eef1fe84171b4b34756363b62ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port bttn_D on this module [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:149]
ERROR: [VRFC 10-2063] Module <board_debouncer> not found while processing module instance <D_board> [F:/Project_tetris/uec2_projekt/vivado/rtl/debouncer.v:12]
ERROR: [VRFC 10-2063] Module <debounce> not found while processing module instance <S_debounce> [F:/Project_tetris/uec2_projekt/vivado/rtl/debouncer.v:20]
ERROR: [VRFC 10-2063] Module <draw_rect_ctl> not found while processing module instance <my_rect_ctl> [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:157]
ERROR: [VRFC 10-2063] Module <fallen_blocks> not found while processing module instance <my_fallen_blocks> [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:185]
ERROR: [VRFC 10-2063] Module <draw_nxt_block> not found while processing module instance <my_draw_nxt_block> [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:217]
ERROR: [VRFC 10-2063] Module <draw_rect_char> not found while processing module instance <my_draw_rect_char> [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:238]
ERROR: [VRFC 10-2063] Module <font_rom> not found while processing module instance <my_font_rom> [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:262]
ERROR: [VRFC 10-2063] Module <char_rom_16x16> not found while processing module instance <my_char_rom> [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:269]
ERROR: [VRFC 10-2063] Module <bin_to_BCD_converter> not found while processing module instance <my_bin_to_BCD_converter> [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:276]
ERROR: [VRFC 10-2063] Module <tiff_writer> not found while processing module instance <my_writer> [F:/Project_tetris/uec2_projekt/vivado/sim/testbench.v:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 255.348 ; gain = 5.762
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    invoked from within
"if {[lindex $argv 0] == "simulation"} {
    launch_simulation
    start_gui
} else {
    launch_runs synth_1 -jobs 8
    wait_on_run synth_1

    laun..."
    (file "run.tcl" line 72)
Vivado% 