$date
  Sun Dec  8 08:53:03 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module addsub1_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # sub $end
$var reg 1 $ cin $end
$var reg 1 % s $end
$var reg 1 & cout $end
$scope module dut $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$var reg 1 ) sub $end
$var reg 1 * cin $end
$var reg 1 + s $end
$var reg 1 , cout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
#10000000
1"
1%
1(
1+
#20000000
1!
0"
1'
0(
#30000000
1"
0%
1&
1(
0+
1,
#40000000
0!
0"
1$
1%
0&
0'
0(
1*
1+
0,
#50000000
1"
0%
1&
1(
0+
1,
#60000000
1!
0"
1'
0(
#70000000
1"
1%
1(
1+
#80000000
0!
0"
1#
0%
0'
0(
1)
0+
#90000000
1"
1%
0&
1(
1+
0,
#100000000
1!
0"
1&
1'
0(
1,
#110000000
1"
0%
1(
0+
#120000000
0!
0"
0$
1%
0&
0'
0(
0*
1+
0,
#130000000
1"
0%
1(
0+
#140000000
1!
0"
1&
1'
0(
1,
#150000000
1"
1%
0&
1(
1+
0,
#160000000
