"filename", "language", "SystemVerilog", "Verilog", "comment", "blank", "total"
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\agc_unpack.sv", "SystemVerilog", 135, 0, 50, 34, 219
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\ant_data_buffer.sv", "SystemVerilog", 210, 0, 43, 47, 300
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\beam_buffer.sv", "SystemVerilog", 209, 0, 46, 37, 292
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\beam_power_calc.sv", "SystemVerilog", 159, 0, 40, 36, 235
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\beam_sort.sv", "SystemVerilog", 421, 0, 73, 92, 586
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\beams_mem_pick.sv", "SystemVerilog", 352, 0, 53, 66, 471
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\beams_pick_top.sv", "SystemVerilog", 103, 0, 27, 23, 153
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\code_word_rev.sv", "SystemVerilog", 142, 0, 29, 38, 209
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\compress_bit.v", "Verilog", 0, 275, 56, 31, 362
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\compress_matrix.sv", "SystemVerilog", 227, 0, 43, 44, 314
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\compress_shift.sv", "SystemVerilog", 118, 0, 18, 25, 161
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\Simple_Dual_Port_URAM_XPM.v", "Verilog", 0, 63, 281, 25, 369
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\compress_bit.v", "Verilog", 0, 275, 56, 31, 362
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\compress_data.v", "Verilog", 0, 139, 12, 9, 160
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\cpri_tx_gen.v", "Verilog", 0, 116, 18, 23, 157
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\cpri_tx_pkg.v", "Verilog", 0, 176, 47, 47, 270
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\dl_data_gen.sv", "SystemVerilog", 365, 0, 179, 130, 674
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\dl_data_gen_old.v", "Verilog", 0, 366, 177, 132, 675
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\dl_sym_if.v", "Verilog", 0, 164, 13, 22, 199
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\intel_xpm\common\ASYNC_Dual_Port_BRAM_XPM_intel.v", "Verilog", 0, 83, 26, 6, 115
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\intel_xpm\common\FIFO_ASYNC_XPM_intel.v", "Verilog", 0, 56, 12, 3, 71
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\intel_xpm\common\FIFO_SYNC_XPM_intel.v", "Verilog", 0, 52, 10, 3, 65
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\intel_xpm\common\Simple_Dual_Port_BRAM_XPM_intel.v", "Verilog", 0, 80, 25, 5, 110
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\intel_xpm\common\loop_buffer2_sync_intel.v", "Verilog", 0, 175, 25, 47, 247
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\intel_xpm\common\loop_buffer_async_intel.v", "Verilog", 0, 159, 28, 32, 219
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\intel_xpm\common\loop_buffer_sync_intel.v", "Verilog", 0, 153, 27, 42, 222
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\loop_buffer_async.v", "Verilog", 0, 162, 25, 37, 224
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\loop_buffer_sync.v", "Verilog", 0, 156, 25, 38, 219
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\package_data.v", "Verilog", 0, 495, 64, 64, 623
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\package_data_intel.v", "Verilog", 0, 471, 104, 65, 640
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\pcie_bf_para.v", "Verilog", 0, 165, 21, 38, 224
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\ul_compress_data.sv", "SystemVerilog", 186, 0, 21, 20, 227
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\ul_package_data.v", "Verilog", 0, 585, 58, 72, 715
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_package_tx_zyl\ul_package_data111.v", "Verilog", 0, 567, 97, 72, 736
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_rx_buffer.sv", "SystemVerilog", 300, 0, 53, 56, 409
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_rx_gen.sv", "SystemVerilog", 165, 0, 73, 38, 276
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_rxdata_top.sv", "SystemVerilog", 130, 0, 37, 33, 200
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_rxdata_unpack.sv", "SystemVerilog", 277, 0, 64, 69, 410
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_tx_gen.v", "Verilog", 0, 116, 18, 23, 157
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_tx_lane.sv", "SystemVerilog", 198, 0, 13, 30, 241
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\cpri_txdata_top.sv", "SystemVerilog", 175, 0, 28, 39, 242
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\decompress_bit.v", "Verilog", 0, 37, 12, 7, 56
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\dl_symb_cmpr\compress_bit.v", "Verilog", 0, 265, 47, 30, 342
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\dl_symb_cmpr\compress_data.v", "Verilog", 0, 139, 12, 9, 160
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\dl_symb_cmpr\cpri_tx_gen.v", "Verilog", 0, 100, 18, 18, 136
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\dl_symb_cmpr\dl_data_gen.v", "Verilog", 0, 366, 179, 132, 677
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\dl_symb_cmpr\dl_package_data.sv", "SystemVerilog", 521, 0, 76, 71, 668
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\dl_symb_cmpr\dl_symb_if.v", "Verilog", 0, 164, 13, 22, 199
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\dl_symb_cmpr\package_data.v", "Verilog", 0, 509, 66, 69, 644
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\lp_buffer_syn.sv", "SystemVerilog", 70, 0, 34, 21, 125
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\mac_ants.sv", "SystemVerilog", 114, 0, 50, 35, 199
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\mac_beams.sv", "SystemVerilog", 171, 0, 49, 40, 260
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\mem_streams.sv", "SystemVerilog", 82, 0, 38, 25, 145
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\mem_streams_ram.sv", "SystemVerilog", 96, 0, 38, 29, 163
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\par_compare.sv", "SystemVerilog", 72, 0, 42, 24, 138
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\pusch_dr_core.sv", "SystemVerilog", 411, 0, 64, 82, 557
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\pusch_dr_top.sv", "SystemVerilog", 161, 0, 39, 43, 243
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\register_shift.sv", "SystemVerilog", 18, 0, 0, 8, 26
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\search_max.sv", "SystemVerilog", 90, 0, 27, 18, 135
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\txdata_queue.sv", "SystemVerilog", 445, 0, 49, 80, 574
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\ul_compress_data.sv", "SystemVerilog", 188, 0, 21, 21, 230
"e:\Openlab\gitlib\project\pusch\pusch_dim_reduce\src\ul_package_data.v", "Verilog", 0, 607, 60, 76, 743
"Total", "-", 6311, 7236, 3049, 2584, 19180