"use strict";(self.webpackChunki_cons_4=self.webpackChunki_cons_4||[]).push([[694],{3905:(e,t,r)=>{r.d(t,{Zo:()=>d,kt:()=>h});var n=r(7294);function i(e,t,r){return t in e?Object.defineProperty(e,t,{value:r,enumerable:!0,configurable:!0,writable:!0}):e[t]=r,e}function o(e,t){var r=Object.keys(e);if(Object.getOwnPropertySymbols){var n=Object.getOwnPropertySymbols(e);t&&(n=n.filter((function(t){return Object.getOwnPropertyDescriptor(e,t).enumerable}))),r.push.apply(r,n)}return r}function s(e){for(var t=1;t<arguments.length;t++){var r=null!=arguments[t]?arguments[t]:{};t%2?o(Object(r),!0).forEach((function(t){i(e,t,r[t])})):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(r)):o(Object(r)).forEach((function(t){Object.defineProperty(e,t,Object.getOwnPropertyDescriptor(r,t))}))}return e}function a(e,t){if(null==e)return{};var r,n,i=function(e,t){if(null==e)return{};var r,n,i={},o=Object.keys(e);for(n=0;n<o.length;n++)r=o[n],t.indexOf(r)>=0||(i[r]=e[r]);return i}(e,t);if(Object.getOwnPropertySymbols){var o=Object.getOwnPropertySymbols(e);for(n=0;n<o.length;n++)r=o[n],t.indexOf(r)>=0||Object.prototype.propertyIsEnumerable.call(e,r)&&(i[r]=e[r])}return i}var c=n.createContext({}),l=function(e){var t=n.useContext(c),r=t;return e&&(r="function"==typeof e?e(t):s(s({},t),e)),r},d=function(e){var t=l(e.components);return n.createElement(c.Provider,{value:t},e.children)},u="mdxType",p={inlineCode:"code",wrapper:function(e){var t=e.children;return n.createElement(n.Fragment,{},t)}},m=n.forwardRef((function(e,t){var r=e.components,i=e.mdxType,o=e.originalType,c=e.parentName,d=a(e,["components","mdxType","originalType","parentName"]),u=l(r),m=i,h=u["".concat(c,".").concat(m)]||u[m]||p[m]||o;return r?n.createElement(h,s(s({ref:t},d),{},{components:r})):n.createElement(h,s({ref:t},d))}));function h(e,t){var r=arguments,i=t&&t.mdxType;if("string"==typeof e||i){var o=r.length,s=new Array(o);s[0]=m;var a={};for(var c in t)hasOwnProperty.call(t,c)&&(a[c]=t[c]);a.originalType=e,a[u]="string"==typeof e?e:i,s[1]=a;for(var l=2;l<o;l++)s[l]=r[l];return n.createElement.apply(null,s)}return n.createElement.apply(null,r)}m.displayName="MDXCreateElement"},2965:(e,t,r)=>{r.r(t),r.d(t,{assets:()=>c,contentTitle:()=>s,default:()=>p,frontMatter:()=>o,metadata:()=>a,toc:()=>l});var n=r(7462),i=(r(7294),r(3905));const o={sidebar_position:3},s="x86 Architecture",a={unversionedId:"definitions/x86",id:"definitions/x86",title:"x86 Architecture",description:"x86 is a widely used computer architecture that encompasses a family of instruction set architectures based on the Intel 8086 CPU. It has evolved over the years and includes several generations, such as the 80286, 80386, 80486, and the more recent x86-64 (also known as AMD64) architecture. x86 is the foundation of the majority of personal computers and servers, running operating systems like Windows and Linux.",source:"@site/docs/definitions/x86.md",sourceDirName:"definitions",slug:"/definitions/x86",permalink:"/iCons/iCons4/docs/definitions/x86",draft:!1,editUrl:"https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/definitions/x86.md",tags:[],version:"current",sidebarPosition:3,frontMatter:{sidebar_position:3},sidebar:"tutorialSidebar",previous:{title:"C++",permalink:"/iCons/iCons4/docs/definitions/cpp"},next:{title:"x86 Assembly Language",permalink:"/iCons/iCons4/docs/definitions/x86asm"}},c={},l=[{value:"History",id:"history",level:2},{value:"Key Features",id:"key-features",level:2},{value:"1. CISC Architecture",id:"1-cisc-architecture",level:3},{value:"2. Segmentation",id:"2-segmentation",level:3},{value:"3. Registers",id:"3-registers",level:3},{value:"4. Stack",id:"4-stack",level:3},{value:"5. Memory Addressing Modes",id:"5-memory-addressing-modes",level:3},{value:"6. Protected Mode",id:"6-protected-mode",level:3},{value:"7. x86-64 (AMD64)",id:"7-x86-64-amd64",level:3},{value:"Components",id:"components",level:2},{value:"CPU",id:"cpu",level:3},{value:"Memory",id:"memory",level:3},{value:"Input/Output",id:"inputoutput",level:3},{value:"Interrupts",id:"interrupts",level:3},{value:"Coprocessors",id:"coprocessors",level:3}],d={toc:l},u="wrapper";function p(e){let{components:t,...r}=e;return(0,i.kt)(u,(0,n.Z)({},d,r,{components:t,mdxType:"MDXLayout"}),(0,i.kt)("h1",{id:"x86-architecture"},"x86 Architecture"),(0,i.kt)("p",null,"x86 is a widely used computer architecture that encompasses a family of instruction set architectures based on the Intel 8086 CPU. It has evolved over the years and includes several generations, such as the 80286, 80386, 80486, and the more recent x86-64 (also known as AMD64) architecture. x86 is the foundation of the majority of personal computers and servers, running operating systems like Windows and Linux."),(0,i.kt)("p",null,"This document provides a brief overview of the fundamental concepts of x86 architecture, including its history, key features, and components."),(0,i.kt)("h2",{id:"history"},"History"),(0,i.kt)("ul",null,(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("p",{parentName:"li"},(0,i.kt)("strong",{parentName:"p"},"8086"),": Introduced in 1978, the Intel 8086 was the first x86 processor, using a 16-bit instruction set and a segmented memory model.")),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("p",{parentName:"li"},(0,i.kt)("strong",{parentName:"p"},"80286 (286)"),": Released in 1982, it was the first x86 chip to support protected mode, allowing for memory protection and multitasking.")),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("p",{parentName:"li"},(0,i.kt)("strong",{parentName:"p"},"80386 (386)"),": Introduced in 1985, it brought 32-bit addressing, virtual memory, and support for multitasking.")),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("p",{parentName:"li"},(0,i.kt)("strong",{parentName:"p"},"80486 (486)"),": Released in 1989, it added an on-chip cache and introduced the concept of pipelining for improved performance.")),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("p",{parentName:"li"},(0,i.kt)("strong",{parentName:"p"},"x86-64 (AMD64)"),": Launched in 2003 by AMD, it extended the architecture to 64-bit, allowing for larger memory addressing and improved performance."))),(0,i.kt)("h2",{id:"key-features"},"Key Features"),(0,i.kt)("h3",{id:"1-cisc-architecture"},"1. CISC Architecture"),(0,i.kt)("p",null,"x86 follows a Complex Instruction Set Computer (CISC) architecture. This means that it supports a large and diverse set of instructions, making it capable of performing complex operations in a single instruction."),(0,i.kt)("h3",{id:"2-segmentation"},"2. Segmentation"),(0,i.kt)("p",null,"x86 uses a segmented memory model where the physical memory is divided into segments. Each segment has a base address and a size, allowing for memory protection."),(0,i.kt)("h3",{id:"3-registers"},"3. Registers"),(0,i.kt)("p",null,"x86 processors have several general-purpose registers (like EAX, EBX, ECX, EDX) and segment registers (CS, DS, SS, ES, FS, GS) that play various roles in executing instructions."),(0,i.kt)("h3",{id:"4-stack"},"4. Stack"),(0,i.kt)("p",null,"The x86 architecture uses a stack for function calls and data storage. The stack pointer (ESP) keeps track of the top of the stack, and operations like push and pop are used for managing the stack."),(0,i.kt)("h3",{id:"5-memory-addressing-modes"},"5. Memory Addressing Modes"),(0,i.kt)("p",null,"x86 supports various memory addressing modes, enabling efficient access to memory. Modes include direct, register-indirect, immediate, and indexed addressing."),(0,i.kt)("h3",{id:"6-protected-mode"},"6. Protected Mode"),(0,i.kt)("p",null,"x86 processors can operate in protected mode, which provides memory protection and multitasking capabilities. This is essential for modern operating systems."),(0,i.kt)("h3",{id:"7-x86-64-amd64"},"7. x86-64 (AMD64)"),(0,i.kt)("p",null,"The x86-64 architecture extends the 32-bit x86 architecture to 64 bits, allowing for larger memory addressing, more registers, and improved performance. It remains backward compatible with 32-bit x86 code."),(0,i.kt)("h2",{id:"components"},"Components"),(0,i.kt)("h3",{id:"cpu"},"CPU"),(0,i.kt)("p",null,"The central processing unit (CPU) is the core of the x86 architecture. It executes instructions, manages registers, and controls the flow of data within the system."),(0,i.kt)("h3",{id:"memory"},"Memory"),(0,i.kt)("p",null,"Memory in the x86 architecture is divided into segments, each with its base address and size. The architecture supports both physical and virtual memory."),(0,i.kt)("h3",{id:"inputoutput"},"Input/Output"),(0,i.kt)("p",null,"The Input/Output (I/O) subsystem allows the CPU to communicate with external devices, including storage devices, keyboards, and displays."),(0,i.kt)("h3",{id:"interrupts"},"Interrupts"),(0,i.kt)("p",null,"Interrupts are essential for handling asynchronous events. x86 processors support a variety of interrupt types, including hardware and software interrupts."),(0,i.kt)("h3",{id:"coprocessors"},"Coprocessors"),(0,i.kt)("p",null,"x86 processors often include coprocessors like the Floating-Point Unit (FPU) for handling floating-point arithmetic and the MMX and SSE units for multimedia instructions."),(0,i.kt)("p",null,"This is a high-level overview of the x86 architecture, which forms the foundation of many modern computing systems. Understanding its key features and components is crucial for anyone working with low-level programming or system development."))}p.isMDXComponent=!0}}]);