<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='No_svn_archive_link_available.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: wishbone_tlm_bfm
    <br/>
    Created: May 27, 2013
    <br/>
    Updated: Feb 19, 2014
    <br/>
    SVN:
    <b>
     No files checked in
    </b>
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     System on Chip
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Planning
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: Yes
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     This project implements the Wishbone Transaction-level Model (TLM) and Bus Functional Model (BFM) in VHDL. This enables simple communications between sub-components of an SoC system, where sub-components can perform high-level transactions to another sub-component, by using simple procedure-call statements. This greatly simplifies system integration, because sub-blocks communicate only via high-level transactions. The high-level transactor models encapsulate the lower-level BFM implementation, making the design easier to manage.
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 10 June 2015</p>
