module 7segment_decoder(
    input wire enable,
    input wire [3:0] in_binary,
    output reg [6:0] seg_out
);

    always @(*) begin
        if (enable) begin
            case (in_binary)
                4'b0000: seg_out =7'b0000001;
                4'b0001: seg_out =7'b1001111;
                4'b0010: seg_out =7'b0010010;
                4'b0011: seg_out =7'b0000110;
                4'b0100: seg_out =7'b1001100;
                4'b0101: seg_out =7'b0100100;
                4'b0110: seg_out =7'b0100000;
                4'b0111: seg_out =7'b0001111;
                4'b1000: seg_out =7'b0000000;
                4'b1001: seg_out =7'b0000100;
                4'b1010: seg_out =7'b0001001;
                4'b1011: seg_out =7'b1100000;
                4'b1100: seg_out =7'b0110001;
                4'b1101: seg_out =7'b1000010;
                4'b1110: seg_out =7'b0110000;
                4'b1111: seg_out =7'b0111000;
            endcase
        end
        else begin
            seg_out =7'b1111111;
        end
    end
endmodule