Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb 17 17:10:41 2023
| Host         : winvdi1008 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/mmul_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.485ns (16.692%)  route 2.421ns (83.308%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     0.770 r  bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/Q
                         net (fo=26, unplaced)        0.482     1.252    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/and_ln8_reg_1404_pp0_iter1_reg
                         LUT4 (Prop_lut4_I1_O)        0.123     1.375 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_263/O
                         net (fo=16, unplaced)        0.324     1.699    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_263_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     1.742 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_255/O
                         net (fo=1, unplaced)         0.407     2.149    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_255_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.192 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_172/O
                         net (fo=1, unplaced)         0.742     2.934    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_172_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.977 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_32/O
                         net (fo=1, unplaced)         0.466     3.443    bd_0_i/hls_inst/inst/tmp_8_fu_1096_p6[0]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.261     4.214    bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg
  -------------------------------------------------------------------
                         required time                          4.214    
                         arrival time                          -3.443    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.485ns (16.692%)  route 2.421ns (83.308%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     0.770 r  bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/Q
                         net (fo=26, unplaced)        0.482     1.252    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/and_ln8_reg_1404_pp0_iter1_reg
                         LUT4 (Prop_lut4_I1_O)        0.123     1.375 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_263/O
                         net (fo=16, unplaced)        0.324     1.699    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_263_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     1.742 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_215/O
                         net (fo=1, unplaced)         0.407     2.149    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_215_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.192 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_112/O
                         net (fo=1, unplaced)         0.742     2.934    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_112_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.977 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_22/O
                         net (fo=1, unplaced)         0.466     3.443    bd_0_i/hls_inst/inst/tmp_8_fu_1096_p6[10]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -0.261     4.214    bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg
  -------------------------------------------------------------------
                         required time                          4.214    
                         arrival time                          -3.443    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.485ns (16.692%)  route 2.421ns (83.308%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     0.770 r  bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/Q
                         net (fo=26, unplaced)        0.482     1.252    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/and_ln8_reg_1404_pp0_iter1_reg
                         LUT4 (Prop_lut4_I1_O)        0.123     1.375 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_263/O
                         net (fo=16, unplaced)        0.324     1.699    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_263_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     1.742 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_211/O
                         net (fo=1, unplaced)         0.407     2.149    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_211_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.192 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_106/O
                         net (fo=1, unplaced)         0.742     2.934    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_106_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.977 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_21/O
                         net (fo=1, unplaced)         0.466     3.443    bd_0_i/hls_inst/inst/tmp_8_fu_1096_p6[11]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.261     4.214    bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg
  -------------------------------------------------------------------
                         required time                          4.214    
                         arrival time                          -3.443    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.485ns (16.692%)  route 2.421ns (83.308%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     0.770 r  bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/Q
                         net (fo=26, unplaced)        0.482     1.252    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/and_ln8_reg_1404_pp0_iter1_reg
                         LUT4 (Prop_lut4_I1_O)        0.123     1.375 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_263/O
                         net (fo=16, unplaced)        0.324     1.699    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_263_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     1.742 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_207/O
                         net (fo=1, unplaced)         0.407     2.149    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_207_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.192 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_100/O
                         net (fo=1, unplaced)         0.742     2.934    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_100_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.977 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_20/O
                         net (fo=1, unplaced)         0.466     3.443    bd_0_i/hls_inst/inst/tmp_8_fu_1096_p6[12]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.261     4.214    bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg
  -------------------------------------------------------------------
                         required time                          4.214    
                         arrival time                          -3.443    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.485ns (16.692%)  route 2.421ns (83.308%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     0.770 r  bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/Q
                         net (fo=26, unplaced)        0.482     1.252    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/and_ln8_reg_1404_pp0_iter1_reg
                         LUT4 (Prop_lut4_I1_O)        0.123     1.375 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_263/O
                         net (fo=16, unplaced)        0.324     1.699    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_263_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     1.742 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_203/O
                         net (fo=1, unplaced)         0.407     2.149    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_203_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.192 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_94/O
                         net (fo=1, unplaced)         0.742     2.934    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_94_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.977 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_19/O
                         net (fo=1, unplaced)         0.466     3.443    bd_0_i/hls_inst/inst/tmp_8_fu_1096_p6[13]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.261     4.214    bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg
  -------------------------------------------------------------------
                         required time                          4.214    
                         arrival time                          -3.443    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.485ns (16.692%)  route 2.421ns (83.308%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     0.770 r  bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/Q
                         net (fo=26, unplaced)        0.482     1.252    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/and_ln8_reg_1404_pp0_iter1_reg
                         LUT4 (Prop_lut4_I1_O)        0.123     1.375 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_263/O
                         net (fo=16, unplaced)        0.324     1.699    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_263_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     1.742 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_199/O
                         net (fo=1, unplaced)         0.407     2.149    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_199_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.192 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_88/O
                         net (fo=1, unplaced)         0.742     2.934    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_88_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.977 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_18/O
                         net (fo=1, unplaced)         0.466     3.443    bd_0_i/hls_inst/inst/tmp_8_fu_1096_p6[14]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.261     4.214    bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg
  -------------------------------------------------------------------
                         required time                          4.214    
                         arrival time                          -3.443    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.485ns (16.692%)  route 2.421ns (83.308%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     0.770 r  bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/Q
                         net (fo=26, unplaced)        0.482     1.252    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/and_ln8_reg_1404_pp0_iter1_reg
                         LUT4 (Prop_lut4_I1_O)        0.123     1.375 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_263/O
                         net (fo=16, unplaced)        0.324     1.699    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_263_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     1.742 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_182/O
                         net (fo=1, unplaced)         0.407     2.149    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_182_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.192 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_82/O
                         net (fo=1, unplaced)         0.742     2.934    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_82_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.977 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_17/O
                         net (fo=15, unplaced)        0.466     3.443    bd_0_i/hls_inst/inst/tmp_8_fu_1096_p6[15]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.261     4.214    bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg
  -------------------------------------------------------------------
                         required time                          4.214    
                         arrival time                          -3.443    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.485ns (16.692%)  route 2.421ns (83.308%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     0.770 r  bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/Q
                         net (fo=26, unplaced)        0.482     1.252    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/and_ln8_reg_1404_pp0_iter1_reg
                         LUT4 (Prop_lut4_I1_O)        0.123     1.375 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_263/O
                         net (fo=16, unplaced)        0.324     1.699    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_263_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     1.742 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_182/O
                         net (fo=1, unplaced)         0.407     2.149    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_182_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.192 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_82/O
                         net (fo=1, unplaced)         0.742     2.934    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_82_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.977 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_17/O
                         net (fo=15, unplaced)        0.466     3.443    bd_0_i/hls_inst/inst/tmp_8_fu_1096_p6[15]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.261     4.214    bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg
  -------------------------------------------------------------------
                         required time                          4.214    
                         arrival time                          -3.443    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.485ns (16.692%)  route 2.421ns (83.308%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     0.770 r  bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/Q
                         net (fo=26, unplaced)        0.482     1.252    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/and_ln8_reg_1404_pp0_iter1_reg
                         LUT4 (Prop_lut4_I1_O)        0.123     1.375 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_263/O
                         net (fo=16, unplaced)        0.324     1.699    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_263_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     1.742 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_182/O
                         net (fo=1, unplaced)         0.407     2.149    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_182_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.192 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_82/O
                         net (fo=1, unplaced)         0.742     2.934    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_82_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.977 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_17/O
                         net (fo=15, unplaced)        0.466     3.443    bd_0_i/hls_inst/inst/tmp_8_fu_1096_p6[15]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.261     4.214    bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg
  -------------------------------------------------------------------
                         required time                          4.214    
                         arrival time                          -3.443    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.485ns (16.692%)  route 2.421ns (83.308%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     0.770 r  bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/Q
                         net (fo=26, unplaced)        0.482     1.252    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/and_ln8_reg_1404_pp0_iter1_reg
                         LUT4 (Prop_lut4_I1_O)        0.123     1.375 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_263/O
                         net (fo=16, unplaced)        0.324     1.699    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_263_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     1.742 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_182/O
                         net (fo=1, unplaced)         0.407     2.149    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_182_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.192 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_82/O
                         net (fo=1, unplaced)         0.742     2.934    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_82_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.977 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_17/O
                         net (fo=15, unplaced)        0.466     3.443    bd_0_i/hls_inst/inst/tmp_8_fu_1096_p6[15]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.261     4.214    bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg
  -------------------------------------------------------------------
                         required time                          4.214    
                         arrival time                          -3.443    
  -------------------------------------------------------------------
                         slack                                  0.771    




