###############################################################
#  Generated by:      Cadence Encounter 10.13-s272_1
#  OS:                Linux x86_64(Host ID eda25)
#  Generated on:      Fri Jan  6 17:33:43 2017
#  Design:            CHIP
#  Command:           timeDesign -prePlace -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_prePlace -outDir timingReports
###############################################################
Path 1: VIOLATED Setup Check with Pin LZSS/codeword_reg_3_/CK 
Endpoint:   LZSS/codeword_reg_3_/D       (^) checked with  leading edge of 'clk'
Beginpoint: LZSS/data_queue_reg_1__1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Setup                         0.202
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.198
- Arrival Time                 11.093
= Slack Time                   -0.895
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | clk ^        |          |       |   0.500 |   -0.396 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ   | 0.000 |   0.500 |   -0.396 | 
     | LZSS/data_queue_reg_1__1_ | CK ^ -> QN v | DFFSRXL  | 0.386 |   0.886 |   -0.009 | 
     | LZSS/U25502               | A v -> Y v   | BUFX4    | 0.131 |   1.017 |    0.121 | 
     | LZSS/U29557               | A v -> Y v   | CLKBUFX3 | 0.143 |   1.159 |    0.264 | 
     | LZSS/U25501               | A v -> Y v   | CLKBUFX4 | 0.187 |   1.346 |    0.451 | 
     | LZSS/U33206               | B v -> Y v   | XOR2X2   | 0.161 |   1.508 |    0.612 | 
     | LZSS/U27217               | C v -> Y v   | OR4X1    | 0.452 |   1.959 |    1.064 | 
     | LZSS/U25248               | AN v -> Y v  | NAND4BX4 | 0.193 |   2.152 |    1.257 | 
     | LZSS/U25246               | B v -> Y ^   | NOR2X6   | 0.087 |   2.239 |    1.343 | 
     | LZSS/U25731               | A ^ -> Y v   | NAND4X2  | 0.164 |   2.403 |    1.508 | 
     | LZSS/U32741               | B v -> Y ^   | NOR2X8   | 0.090 |   2.494 |    1.598 | 
     | LZSS/U27247               | A ^ -> Y v   | NAND4X2  | 0.096 |   2.589 |    1.694 | 
     | LZSS/U25646               | A v -> Y ^   | NAND2XL  | 0.246 |   2.835 |    1.940 | 
     | LZSS/U32961               | A1 ^ -> Y v  | OAI21X4  | 0.123 |   2.959 |    2.063 | 
     | LZSS/U32977               | A1 v -> Y ^  | AOI21X4  | 0.134 |   3.093 |    2.197 | 
     | LZSS/U55497               | A0 ^ -> Y v  | OAI21X4  | 0.079 |   3.172 |    2.277 | 
     | LZSS/U55498               | A1 v -> Y ^  | AOI21X4  | 0.137 |   3.309 |    2.414 | 
     | LZSS/U34290               | A0 ^ -> Y v  | OAI21X4  | 0.079 |   3.388 |    2.492 | 
     | LZSS/U33020               | A1 v -> Y ^  | AOI21X4  | 0.113 |   3.501 |    2.605 | 
     | LZSS/U24925               | A ^ -> Y ^   | OR2X6    | 0.110 |   3.611 |    2.716 | 
     | LZSS/U24926               | A ^ -> Y v   | NAND2X6  | 0.044 |   3.655 |    2.760 | 
     | LZSS/U24953               | A1 v -> Y ^  | AOI21X4  | 0.100 |   3.755 |    2.860 | 
     | LZSS/U24951               | A0 ^ -> Y ^  | OA21X4   | 0.140 |   3.895 |    3.000 | 
     | LZSS/U24952               | A ^ -> Y v   | NAND2X4  | 0.045 |   3.940 |    3.044 | 
     | LZSS/U33361               | A1 v -> Y ^  | AOI211X2 | 0.172 |   4.112 |    3.216 | 
     | LZSS/U33360               | A0 ^ -> Y ^  | OA21X4   | 0.145 |   4.257 |    3.361 | 
     | LZSS/U25686               | A ^ -> Y v   | NAND2X2  | 0.050 |   4.307 |    3.411 | 
     | LZSS/U33362               | A0 v -> Y ^  | AOI211X2 | 0.145 |   4.451 |    3.556 | 
     | LZSS/U26382               | A0 ^ -> Y v  | OAI211X1 | 0.144 |   4.596 |    3.700 | 
     | LZSS/U33610               | A1 v -> Y ^  | AOI211X2 | 0.219 |   4.815 |    3.919 | 
     | LZSS/U32934               | A ^ -> Y v   | INVX4    | 0.075 |   4.890 |    3.994 | 
     | LZSS/U32936               | A v -> Y ^   | NAND3X6  | 0.063 |   4.953 |    4.057 | 
     | LZSS/U32892               | A ^ -> Y v   | NAND2X6  | 0.047 |   4.999 |    4.104 | 
     | LZSS/U30714               | A0 v -> Y ^  | AOI211X1 | 0.186 |   5.185 |    4.290 | 
     | LZSS/U33320               | A0 ^ -> Y ^  | OA21X4   | 0.167 |   5.353 |    4.457 | 
     | LZSS/U24997               | A ^ -> Y v   | NAND2X4  | 0.041 |   5.393 |    4.498 | 
     | LZSS/U33321               | A1 v -> Y v  | AO21X4   | 0.201 |   5.594 |    4.699 | 
     | LZSS/U32832               | A v -> Y ^   | NOR2X6   | 0.058 |   5.653 |    4.757 | 
     | LZSS/U33364               | A0 ^ -> Y v  | OAI211X2 | 0.097 |   5.750 |    4.854 | 
     | LZSS/U33386               | A1 v -> Y ^  | AOI211X2 | 0.177 |   5.927 |    5.031 | 
     | LZSS/U25702               | A0 ^ -> Y v  | OAI211X1 | 0.144 |   6.071 |    5.176 | 
     | LZSS/U33572               | A1 v -> Y ^  | AOI211X2 | 0.206 |   6.278 |    5.382 | 
     | LZSS/U24895               | A0 ^ -> Y v  | OAI211X2 | 0.119 |   6.396 |    5.501 | 
     | LZSS/U33345               | A1 v -> Y ^  | AOI211X2 | 0.177 |   6.573 |    5.678 | 
     | LZSS/U25707               | A0 ^ -> Y v  | OAI211X1 | 0.144 |   6.718 |    5.822 | 
     | LZSS/U33021               | A1 v -> Y ^  | AOI211X2 | 0.185 |   6.903 |    6.007 | 
     | LZSS/U25865               | A0 ^ -> Y v  | OAI211X1 | 0.144 |   7.047 |    6.152 | 
     | LZSS/U32909               | A1 v -> Y ^  | AOI211X2 | 0.190 |   7.237 |    6.342 | 
     | LZSS/U29467               | A0 ^ -> Y v  | OAI31X1  | 0.109 |   7.346 |    6.451 | 
     | LZSS/U32902               | A2 v -> Y ^  | AOI31X2  | 0.186 |   7.533 |    6.637 | 
     | LZSS/U32908               | A0 ^ -> Y v  | AOI211X2 | 0.119 |   7.651 |    6.756 | 
     | LZSS/U32891               | A0 v -> Y ^  | OAI211X2 | 0.171 |   7.822 |    6.927 | 
     | LZSS/U32981               | A1 ^ -> Y v  | AOI211X2 | 0.123 |   7.945 |    7.049 | 
     | LZSS/U32860               | A0 v -> Y ^  | OAI211X2 | 0.171 |   8.116 |    7.220 | 
     | LZSS/U25868               | C ^ -> Y v   | NAND3X2  | 0.105 |   8.221 |    7.326 | 
     | LZSS/U33022               | A1 v -> Y ^  | AOI211X2 | 0.200 |   8.421 |    7.526 | 
     | LZSS/U32982               | A0 ^ -> Y v  | OAI211X2 | 0.153 |   8.574 |    7.679 | 
     | LZSS/U32972               | C v -> Y ^   | NAND3X6  | 0.105 |   8.679 |    7.783 | 
     | LZSS/U32959               | A1 ^ -> Y v  | AOI211X2 | 0.103 |   8.782 |    7.887 | 
     | LZSS/U32962               | A0 v -> Y ^  | OAI211X2 | 0.171 |   8.953 |    8.058 | 
     | LZSS/U32971               | A1 ^ -> Y v  | AOI211X2 | 0.135 |   9.088 |    8.193 | 
     | LZSS/U32951               | A v -> Y ^   | CLKINVX6 | 0.051 |   9.139 |    8.243 | 
     | LZSS/U32960               | A ^ -> Y ^   | AND3X8   | 0.115 |   9.254 |    8.358 | 
     | LZSS/U33418               | A0 ^ -> Y v  | OAI31X2  | 0.068 |   9.322 |    8.426 | 
     | LZSS/U33417               | A1 v -> Y ^  | OAI211X2 | 0.180 |   9.501 |    8.606 | 
     | LZSS/U33063               | C ^ -> Y v   | NAND3X2  | 0.134 |   9.636 |    8.740 | 
     | LZSS/U32594               | A v -> Y ^   | NOR2X6   | 0.094 |   9.730 |    8.835 | 
     | LZSS/U32595               | A ^ -> Y v   | NOR2X6   | 0.050 |   9.781 |    8.885 | 
     | LZSS/U32610               | A0 v -> Y ^  | OAI21X4  | 0.127 |   9.908 |    9.013 | 
     | LZSS/U32596               | A0 ^ -> Y v  | AOI21X4  | 0.085 |   9.993 |    9.098 | 
     | LZSS/U32611               | A0 v -> Y ^  | OAI21X4  | 0.115 |  10.108 |    9.213 | 
     | LZSS/U32597               | A1 ^ -> Y v  | AOI21X4  | 0.087 |  10.196 |    9.300 | 
     | LZSS/U32612               | A0 v -> Y ^  | OAI21X4  | 0.117 |  10.313 |    9.418 | 
     | LZSS/U32598               | A1 ^ -> Y v  | AOI21X4  | 0.087 |  10.400 |    9.505 | 
     | LZSS/U32613               | A0 v -> Y ^  | OAI21X4  | 0.117 |  10.518 |    9.622 | 
     | LZSS/U32599               | A1 ^ -> Y v  | AOI21X4  | 0.087 |  10.605 |    9.710 | 
     | LZSS/U32614               | A0 v -> Y ^  | OAI21X4  | 0.117 |  10.722 |    9.827 | 
     | LZSS/U32600               | A0 ^ -> Y v  | AOI21X4  | 0.076 |  10.798 |    9.903 | 
     | LZSS/U28436               | A0 v -> Y ^  | OAI21X2  | 0.145 |  10.943 |   10.048 | 
     | LZSS/U32621               | B ^ -> Y v   | NAND2X4  | 0.085 |  11.028 |   10.133 | 
     | LZSS/U32593               | B v -> Y ^   | NAND3X6  | 0.065 |  11.093 |   10.198 | 
     | LZSS/codeword_reg_3_      | D ^          | DFFSRX1  | 0.000 |  11.093 |   10.198 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.500 |    1.395 | 
     | ipad_clk             | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |    1.395 | 
     | LZSS/codeword_reg_3_ | CK ^         | DFFSRX1 | 0.000 |   0.500 |    1.395 | 
     +----------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin LZSS/codeword_reg_2_/CK 
Endpoint:   LZSS/codeword_reg_2_/D       (^) checked with  leading edge of 'clk'
Beginpoint: LZSS/data_queue_reg_1__1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Setup                         0.287
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.113
- Arrival Time                 10.172
= Slack Time                   -0.059
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   0.500 |    0.441 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.000 |   0.500 |    0.441 | 
     | LZSS/data_queue_reg_1__1_ | CK ^ -> QN v | DFFSRXL   | 0.386 |   0.886 |    0.827 | 
     | LZSS/U25502               | A v -> Y v   | BUFX4     | 0.131 |   1.017 |    0.958 | 
     | LZSS/U29557               | A v -> Y v   | CLKBUFX3  | 0.143 |   1.159 |    1.100 | 
     | LZSS/U25243               | A v -> Y v   | CLKBUFX2  | 0.177 |   1.337 |    1.278 | 
     | LZSS/U25452               | A v -> Y v   | BUFX12    | 0.129 |   1.466 |    1.406 | 
     | LZSS/U25244               | A v -> Y v   | CLKBUFX20 | 0.119 |   1.584 |    1.525 | 
     | LZSS/U33202               | B v -> Y v   | XOR2X1    | 0.141 |   1.726 |    1.667 | 
     | LZSS/U26804               | C v -> Y v   | OR4X1     | 0.433 |   2.158 |    2.099 | 
     | LZSS/U34335               | AN v -> Y v  | NAND4BX2  | 0.252 |   2.410 |    2.351 | 
     | LZSS/U25850               | A v -> Y ^   | CLKINVX1  | 0.091 |   2.501 |    2.442 | 
     | LZSS/U25849               | A ^ -> Y ^   | OR2X4     | 0.098 |   2.599 |    2.540 | 
     | LZSS/U25848               | A ^ -> Y v   | NAND2X1   | 0.047 |   2.646 |    2.587 | 
     | LZSS/U25847               | A0 v -> Y ^  | AOI21X1   | 0.100 |   2.746 |    2.687 | 
     | LZSS/U44742               | A1 ^ -> Y v  | OAI21XL   | 0.089 |   2.835 |    2.776 | 
     | LZSS/U34186               | A0 v -> Y v  | AO21XL    | 0.219 |   3.054 |    2.995 | 
     | LZSS/U34185               | A1N v -> Y v | OAI2BB1XL | 0.228 |   3.282 |    3.222 | 
     | LZSS/U25077               | A0 v -> Y ^  | AOI21X2   | 0.115 |   3.396 |    3.337 | 
     | LZSS/U34189               | A0 ^ -> Y ^  | AO21X2    | 0.139 |   3.535 |    3.476 | 
     | LZSS/U34188               | A0N ^ -> Y ^ | OAI2BB1X2 | 0.124 |   3.659 |    3.599 | 
     | LZSS/U44075               | A1 ^ -> Y v  | AOI21X1   | 0.065 |   3.724 |    3.665 | 
     | LZSS/U44072               | A0 v -> Y ^  | OAI21XL   | 0.182 |   3.906 |    3.847 | 
     | LZSS/U34183               | A1 ^ -> Y ^  | AO21X2    | 0.161 |   4.067 |    4.008 | 
     | LZSS/U25860               | A0N ^ -> Y ^ | OAI2BB1X1 | 0.179 |   4.246 |    4.187 | 
     | LZSS/U32748               | A0 ^ -> Y v  | AOI21X2   | 0.106 |   4.352 |    4.293 | 
     | LZSS/U32904               | A1 v -> Y ^  | OAI21X4   | 0.130 |   4.482 |    4.423 | 
     | LZSS/U33130               | A0 ^ -> Y v  | AOI21X4   | 0.078 |   4.561 |    4.501 | 
     | LZSS/U33127               | B v -> Y v   | OR2X6     | 0.181 |   4.741 |    4.682 | 
     | LZSS/U33128               | A v -> Y ^   | NAND2X6   | 0.050 |   4.792 |    4.733 | 
     | LZSS/U33329               | A0 ^ -> Y v  | AOI21X4   | 0.069 |   4.861 |    4.802 | 
     | LZSS/U33327               | B v -> Y v   | OR2X8     | 0.163 |   5.024 |    4.965 | 
     | LZSS/U33328               | A v -> Y ^   | NAND2X6   | 0.048 |   5.072 |    5.013 | 
     | LZSS/U33330               | A0 ^ -> Y v  | AOI21X4   | 0.076 |   5.148 |    5.089 | 
     | LZSS/U32751               | A1 v -> Y ^  | OAI21X4   | 0.128 |   5.276 |    5.217 | 
     | LZSS/U32906               | A0 ^ -> Y v  | AOI21X4   | 0.085 |   5.361 |    5.302 | 
     | LZSS/U32903               | A1 v -> Y ^  | OAI21X4   | 0.101 |   5.462 |    5.403 | 
     | LZSS/U29813               | A0 ^ -> Y ^  | AO21X1    | 0.300 |   5.762 |    5.703 | 
     | LZSS/U33045               | B ^ -> Y v   | NAND2X8   | 0.081 |   5.843 |    5.784 | 
     | LZSS/U33046               | A v -> Y ^   | NAND2X6   | 0.057 |   5.900 |    5.841 | 
     | LZSS/U33334               | A0 ^ -> Y v  | AOI21X4   | 0.076 |   5.976 |    5.917 | 
     | LZSS/U33331               | B v -> Y v   | OR2X8     | 0.163 |   6.139 |    6.079 | 
     | LZSS/U33332               | A v -> Y ^   | NAND2X6   | 0.048 |   6.186 |    6.127 | 
     | LZSS/U33335               | A0 ^ -> Y v  | AOI21X4   | 0.067 |   6.253 |    6.194 | 
     | LZSS/U32999               | A1 v -> Y ^  | OAI21X2   | 0.120 |   6.373 |    6.314 | 
     | LZSS/U34190               | A0 ^ -> Y ^  | AO21X2    | 0.138 |   6.511 |    6.452 | 
     | LZSS/U34191               | A1N ^ -> Y ^ | OAI2BB1X2 | 0.151 |   6.662 |    6.602 | 
     | LZSS/U33347               | A0 ^ -> Y v  | AOI21X4   | 0.084 |   6.746 |    6.687 | 
     | LZSS/U33346               | A1 v -> Y ^  | OAI21X4   | 0.135 |   6.881 |    6.822 | 
     | LZSS/U32998               | A0 ^ -> Y v  | AOI21X4   | 0.085 |   6.966 |    6.907 | 
     | LZSS/U32997               | A1 v -> Y ^  | OAI21X4   | 0.110 |   7.076 |    7.017 | 
     | LZSS/U32750               | A0 ^ -> Y ^  | AO21X4    | 0.136 |   7.212 |    7.153 | 
     | LZSS/U32749               | A1N ^ -> Y ^ | OAI2BB1X4 | 0.119 |   7.331 |    7.272 | 
     | LZSS/U32995               | A0 ^ -> Y ^  | AO21X4    | 0.124 |   7.455 |    7.396 | 
     | LZSS/U32994               | A1N ^ -> Y ^ | OAI2BB1X4 | 0.134 |   7.589 |    7.529 | 
     | LZSS/U32996               | A0 ^ -> Y v  | AOI21X4   | 0.061 |   7.650 |    7.590 | 
     | LZSS/U26738               | A0 v -> Y ^  | OAI21XL   | 0.197 |   7.846 |    7.787 | 
     | LZSS/U26735               | A0 ^ -> Y v  | AOI21X1   | 0.108 |   7.954 |    7.895 | 
     | LZSS/U24900               | B v -> Y v   | OR2X2     | 0.219 |   8.173 |    8.113 | 
     | LZSS/U24901               | A v -> Y ^   | NAND2X2   | 0.051 |   8.224 |    8.165 | 
     | LZSS/U26885               | A1 ^ -> Y v  | AOI21X1   | 0.123 |   8.347 |    8.288 | 
     | LZSS/U32578               | A0 v -> Y ^  | OAI21X4   | 0.127 |   8.475 |    8.415 | 
     | LZSS/U32579               | A ^ -> Y v   | NAND2X4   | 0.051 |   8.525 |    8.466 | 
     | LZSS/U27343               | A0 v -> Y ^  | AOI21X1   | 0.112 |   8.638 |    8.579 | 
     | LZSS/U27341               | B ^ -> Y v   | NOR2X1    | 0.064 |   8.702 |    8.642 | 
     | LZSS/U27635               | A0 v -> Y ^  | OAI21XL   | 0.196 |   8.897 |    8.838 | 
     | LZSS/U27634               | A ^ -> Y v   | NAND2X1   | 0.148 |   9.045 |    8.985 | 
     | LZSS/U32561               | A1 v -> Y ^  | AOI21X4   | 0.154 |   9.198 |    9.139 | 
     | LZSS/U32562               | A ^ -> Y v   | NOR2X6    | 0.058 |   9.256 |    9.197 | 
     | LZSS/U32580               | A1 v -> Y ^  | OAI21X4   | 0.120 |   9.376 |    9.317 | 
     | LZSS/U32563               | A0 ^ -> Y v  | AOI21X4   | 0.085 |   9.461 |    9.402 | 
     | LZSS/U32581               | A1 v -> Y ^  | OAI21X4   | 0.105 |   9.567 |    9.507 | 
     | LZSS/U28696               | A ^ -> Y v   | NAND2X1   | 0.063 |   9.630 |    9.571 | 
     | LZSS/U28694               | A1 v -> Y ^  | AOI21X1   | 0.137 |   9.767 |    9.707 | 
     | LZSS/U28693               | A ^ -> Y v   | NOR2X1    | 0.056 |   9.822 |    9.763 | 
     | LZSS/U29458               | A0 v -> Y ^  | OAI21XL   | 0.183 |  10.006 |    9.947 | 
     | LZSS/U24865               | BN ^ -> Y ^  | NAND4BBX2 | 0.166 |  10.172 |   10.113 | 
     | LZSS/codeword_reg_2_      | D ^          | DFFSRXL   | 0.000 |  10.172 |   10.113 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.500 |    0.559 | 
     | ipad_clk             | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |    0.559 | 
     | LZSS/codeword_reg_2_ | CK ^         | DFFSRXL | 0.000 |   0.500 |    0.559 | 
     +----------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   finish    (v) checked with  leading edge of 'clk'
Beginpoint: drop_done (v) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Analysis View: av_func_mode_max
Other End Arrival Time          0.000
+ Network Insertion Delay       0.500
- External Delay                0.500
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                 9.900
- Arrival Time                  8.112
= Slack Time                    1.788
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     +----------------------------------------------------------------------+ 
     |  Instance   |     Arc      |    Cell    | Delay | Arrival | Required | 
     |             |              |            |       |  Time   |   Time   | 
     |-------------+--------------+------------+-------+---------+----------| 
     |             | drop_done v  |            |       |   5.252 |    7.040 | 
     | ipad_don    | PAD v -> C v | PDIDGZ     | 1.143 |   6.395 |    8.183 | 
     | LZSS/U33293 | B v -> Y v   | CLKAND2X12 | 0.128 |   6.523 |    8.311 | 
     | opad_done   | I v -> PAD v | PDO12CDG   | 1.589 |   8.112 |    9.900 | 
     |             | finish v     |            | 0.000 |   8.112 |    9.900 | 
     +----------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin LZSS/codeword_reg_4_/CK 
Endpoint:   LZSS/codeword_reg_4_/D       (v) checked with  leading edge of 'clk'
Beginpoint: LZSS/data_queue_reg_1__1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Setup                         0.213
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.187
- Arrival Time                  8.051
= Slack Time                    2.136
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   0.500 |    2.636 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.000 |   0.500 |    2.636 | 
     | LZSS/data_queue_reg_1__1_ | CK ^ -> QN v | DFFSRXL   | 0.386 |   0.886 |    3.022 | 
     | LZSS/U25502               | A v -> Y v   | BUFX4     | 0.131 |   1.017 |    3.153 | 
     | LZSS/U29557               | A v -> Y v   | CLKBUFX3  | 0.143 |   1.159 |    3.296 | 
     | LZSS/U25243               | A v -> Y v   | CLKBUFX2  | 0.177 |   1.337 |    3.473 | 
     | LZSS/U25452               | A v -> Y v   | BUFX12    | 0.129 |   1.466 |    3.602 | 
     | LZSS/U25245               | A v -> Y v   | BUFX8     | 0.109 |   1.574 |    3.710 | 
     | LZSS/U25310               | A v -> Y ^   | CLKINVX8  | 0.058 |   1.633 |    3.769 | 
     | LZSS/U25311               | A ^ -> Y v   | INVX20    | 0.036 |   1.669 |    3.805 | 
     | LZSS/U32855               | B v -> Y v   | XOR2X1    | 0.160 |   1.829 |    3.965 | 
     | LZSS/U32854               | C v -> Y ^   | NOR4X2    | 0.184 |   2.012 |    4.149 | 
     | LZSS/U30018               | A ^ -> Y ^   | AND2X2    | 0.141 |   2.154 |    4.290 | 
     | LZSS/U27002               | C ^ -> Y v   | NAND3X1   | 0.194 |   2.347 |    4.484 | 
     | LZSS/U34669               | B v -> Y ^   | NOR2X4    | 0.103 |   2.451 |    4.587 | 
     | LZSS/U49827               | A ^ -> Y v   | NAND4X2   | 0.112 |   2.563 |    4.699 | 
     | LZSS/U25421               | B v -> Y ^   | NOR2X2    | 0.151 |   2.714 |    4.850 | 
     | LZSS/U25420               | A ^ -> Y v   | NAND4X4   | 0.111 |   2.824 |    4.961 | 
     | LZSS/U32633               | B v -> Y ^   | NOR2X4    | 0.083 |   2.907 |    5.044 | 
     | LZSS/U27059               | A ^ -> Y v   | NAND4X1   | 0.118 |   3.025 |    5.161 | 
     | LZSS/U27325               | B v -> Y ^   | NAND2X1   | 0.141 |   3.166 |    5.302 | 
     | LZSS/U27626               | B ^ -> Y ^   | OR2X1     | 0.166 |   3.332 |    5.468 | 
     | LZSS/U26458               | A ^ -> Y v   | CLKINVX1  | 0.053 |   3.385 |    5.521 | 
     | LZSS/U26457               | B0 v -> Y ^  | OAI21XL   | 0.097 |   3.481 |    5.618 | 
     | LZSS/U30723               | B ^ -> Y v   | NAND2BX1  | 0.082 |   3.564 |    5.700 | 
     | LZSS/U26456               | B v -> Y ^   | NAND2BX1  | 0.085 |   3.648 |    5.785 | 
     | LZSS/U26483               | A1 ^ -> Y v  | AOI21X1   | 0.071 |   3.719 |    5.856 | 
     | LZSS/U26481               | A1 v -> Y ^  | OAI21XL   | 0.213 |   3.933 |    6.069 | 
     | LZSS/U26516               | A1 ^ -> Y v  | AOI21X1   | 0.095 |   4.027 |    6.164 | 
     | LZSS/U30394               | A0 v -> Y v  | OA21XL    | 0.249 |   4.277 |    6.413 | 
     | LZSS/U26541               | A1 v -> Y ^  | OAI21XL   | 0.219 |   4.495 |    6.632 | 
     | LZSS/U26538               | A0 ^ -> Y v  | AOI21X1   | 0.104 |   4.599 |    6.735 | 
     | LZSS/U26569               | A0 v -> Y ^  | OAI21XL   | 0.202 |   4.801 |    6.937 | 
     | LZSS/U26567               | A1 ^ -> Y v  | AOI21X1   | 0.100 |   4.901 |    7.037 | 
     | LZSS/U26608               | A0 v -> Y ^  | OAI21XL   | 0.203 |   5.104 |    7.240 | 
     | LZSS/U26606               | A0 ^ -> Y v  | AOI21X1   | 0.104 |   5.208 |    7.344 | 
     | LZSS/U26670               | A0 v -> Y ^  | OAI21XL   | 0.205 |   5.413 |    7.549 | 
     | LZSS/U26668               | A0 ^ -> Y v  | AOI21X1   | 0.104 |   5.516 |    7.653 | 
     | LZSS/U26788               | A0 v -> Y ^  | OAI21XL   | 0.202 |   5.719 |    7.855 | 
     | LZSS/U26786               | A1 ^ -> Y v  | AOI21X1   | 0.107 |   5.826 |    7.962 | 
     | LZSS/U26785               | A v -> Y ^   | NOR2X1    | 0.092 |   5.917 |    8.053 | 
     | LZSS/U26938               | A ^ -> Y v   | NOR2X1    | 0.051 |   5.969 |    8.105 | 
     | LZSS/U26936               | A1 v -> Y ^  | OAI21XL   | 0.208 |   6.177 |    8.313 | 
     | LZSS/U27125               | A1 ^ -> Y v  | AOI21X1   | 0.098 |   6.275 |    8.411 | 
     | LZSS/U27123               | A1 v -> Y ^  | OAI21XL   | 0.213 |   6.488 |    8.624 | 
     | LZSS/U27386               | A ^ -> Y v   | NAND2X1   | 0.085 |   6.573 |    8.709 | 
     | LZSS/U27384               | A0 v -> Y ^  | AOI21X1   | 0.122 |   6.694 |    8.830 | 
     | LZSS/U27684               | A ^ -> Y v   | NOR2X1    | 0.056 |   6.750 |    8.886 | 
     | LZSS/U27682               | A0 v -> Y ^  | OAI21XL   | 0.195 |   6.945 |    9.081 | 
     | LZSS/U28078               | A0 ^ -> Y v  | AOI21X1   | 0.104 |   7.049 |    9.185 | 
     | LZSS/U28075               | A0 v -> Y ^  | OAI21XL   | 0.202 |   7.251 |    9.387 | 
     | LZSS/U28378               | A1 ^ -> Y v  | AOI21X1   | 0.107 |   7.358 |    9.494 | 
     | LZSS/U28377               | A v -> Y ^   | NOR2X1    | 0.080 |   7.438 |    9.574 | 
     | LZSS/U28726               | A0 ^ -> Y v  | OAI21XL   | 0.075 |   7.514 |    9.650 | 
     | LZSS/U28724               | A0N v -> Y v | OAI2BB1X1 | 0.164 |   7.678 |    9.814 | 
     | LZSS/U29461               | AN v -> Y v  | NOR3BXL   | 0.174 |   7.853 |    9.989 | 
     | LZSS/U29460               | AN v -> Y v  | NAND4BX1  | 0.198 |   8.051 |   10.187 | 
     | LZSS/codeword_reg_4_      | D v          | DFFSRXL   | 0.000 |   8.051 |   10.187 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.500 |   -1.636 | 
     | ipad_clk             | PAD ^ -> C ^ | PDIDGZ  | 0.000 |   0.500 |   -1.636 | 
     | LZSS/codeword_reg_4_ | CK ^         | DFFSRXL | 0.000 |   0.500 |   -1.636 | 
     +----------------------------------------------------------------------------+ 
Path 5: MET Recovery Check with Pin LZSS/dict_reg_188__4_/CK 
Endpoint:   LZSS/dict_reg_188__4_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.250
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.150
- Arrival Time                  7.522
= Slack Time                    2.628
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.880 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.060 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.159 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.473 | 
     | LZSS/U31118           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.539 | 
     | LZSS/U49786           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.650 | 
     | LZSS/U45242           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.774 | 
     | LZSS/U44485           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.271 |    9.899 | 
     | LZSS/U44160           | A ^ -> Y ^   | CLKBUFX3 | 0.251 |   7.522 |   10.150 | 
     | LZSS/dict_reg_188__4_ | RN ^         | DFFRX1   | 0.000 |   7.522 |   10.150 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.128 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.128 | 
     | LZSS/dict_reg_188__4_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.128 | 
     +----------------------------------------------------------------------------+ 
Path 6: MET Recovery Check with Pin LZSS/dict_reg_189__4_/CK 
Endpoint:   LZSS/dict_reg_189__4_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.250
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.150
- Arrival Time                  7.522
= Slack Time                    2.628
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.880 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.060 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.159 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.473 | 
     | LZSS/U31118           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.539 | 
     | LZSS/U49786           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.650 | 
     | LZSS/U45242           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.774 | 
     | LZSS/U44485           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.271 |    9.899 | 
     | LZSS/U44160           | A ^ -> Y ^   | CLKBUFX3 | 0.251 |   7.522 |   10.150 | 
     | LZSS/dict_reg_189__4_ | RN ^         | DFFRX1   | 0.000 |   7.522 |   10.150 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.128 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.128 | 
     | LZSS/dict_reg_189__4_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.128 | 
     +----------------------------------------------------------------------------+ 
Path 7: MET Recovery Check with Pin LZSS/dict_reg_187__4_/CK 
Endpoint:   LZSS/dict_reg_187__4_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.250
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.150
- Arrival Time                  7.522
= Slack Time                    2.628
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.880 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.060 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.159 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.473 | 
     | LZSS/U31118           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.539 | 
     | LZSS/U49786           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.650 | 
     | LZSS/U45242           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.774 | 
     | LZSS/U44485           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.271 |    9.899 | 
     | LZSS/U44160           | A ^ -> Y ^   | CLKBUFX3 | 0.251 |   7.522 |   10.150 | 
     | LZSS/dict_reg_187__4_ | RN ^         | DFFRX1   | 0.000 |   7.522 |   10.150 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.128 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.128 | 
     | LZSS/dict_reg_187__4_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.128 | 
     +----------------------------------------------------------------------------+ 
Path 8: MET Recovery Check with Pin LZSS/dict_reg_186__4_/CK 
Endpoint:   LZSS/dict_reg_186__4_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.250
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.150
- Arrival Time                  7.522
= Slack Time                    2.628
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.880 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.060 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.159 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.473 | 
     | LZSS/U31118           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.539 | 
     | LZSS/U49786           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.650 | 
     | LZSS/U45242           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.774 | 
     | LZSS/U44485           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.271 |    9.899 | 
     | LZSS/U44160           | A ^ -> Y ^   | CLKBUFX3 | 0.251 |   7.522 |   10.150 | 
     | LZSS/dict_reg_186__4_ | RN ^         | DFFRX1   | 0.000 |   7.522 |   10.150 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.128 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.128 | 
     | LZSS/dict_reg_186__4_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.128 | 
     +----------------------------------------------------------------------------+ 
Path 9: MET Recovery Check with Pin LZSS/dict_reg_184__4_/CK 
Endpoint:   LZSS/dict_reg_184__4_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.250
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.150
- Arrival Time                  7.522
= Slack Time                    2.628
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.880 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.060 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.159 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.473 | 
     | LZSS/U31118           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.539 | 
     | LZSS/U49786           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.650 | 
     | LZSS/U45242           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.774 | 
     | LZSS/U44485           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.271 |    9.899 | 
     | LZSS/U44160           | A ^ -> Y ^   | CLKBUFX3 | 0.251 |   7.522 |   10.150 | 
     | LZSS/dict_reg_184__4_ | RN ^         | DFFRX1   | 0.000 |   7.522 |   10.150 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.128 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.128 | 
     | LZSS/dict_reg_184__4_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.128 | 
     +----------------------------------------------------------------------------+ 
Path 10: MET Recovery Check with Pin LZSS/dict_reg_241__5_/CK 
Endpoint:   LZSS/dict_reg_241__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44234           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_241__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_241__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 11: MET Recovery Check with Pin LZSS/dict_reg_240__5_/CK 
Endpoint:   LZSS/dict_reg_240__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44234           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_240__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_240__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 12: MET Recovery Check with Pin LZSS/dict_reg_239__5_/CK 
Endpoint:   LZSS/dict_reg_239__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44234           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_239__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_239__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 13: MET Recovery Check with Pin LZSS/dict_reg_238__5_/CK 
Endpoint:   LZSS/dict_reg_238__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44234           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_238__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_238__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 14: MET Recovery Check with Pin LZSS/dict_reg_237__5_/CK 
Endpoint:   LZSS/dict_reg_237__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44234           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_237__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_237__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 15: MET Recovery Check with Pin LZSS/dict_reg_236__5_/CK 
Endpoint:   LZSS/dict_reg_236__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44234           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_236__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_236__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 16: MET Recovery Check with Pin LZSS/dict_reg_235__5_/CK 
Endpoint:   LZSS/dict_reg_235__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44234           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_235__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_235__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin LZSS/dict_reg_234__5_/CK 
Endpoint:   LZSS/dict_reg_234__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44234           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_234__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_234__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin LZSS/dict_reg_233__5_/CK 
Endpoint:   LZSS/dict_reg_233__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44234           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_233__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_233__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin LZSS/dict_reg_232__5_/CK 
Endpoint:   LZSS/dict_reg_232__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44234           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_232__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_232__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin LZSS/dict_reg_231__5_/CK 
Endpoint:   LZSS/dict_reg_231__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44234           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_231__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_231__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin LZSS/dict_reg_230__5_/CK 
Endpoint:   LZSS/dict_reg_230__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44234           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_230__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_230__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin LZSS/dict_reg_229__5_/CK 
Endpoint:   LZSS/dict_reg_229__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44235           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_229__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_229__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin LZSS/dict_reg_228__5_/CK 
Endpoint:   LZSS/dict_reg_228__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44235           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_228__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_228__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin LZSS/dict_reg_227__5_/CK 
Endpoint:   LZSS/dict_reg_227__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44235           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_227__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_227__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin LZSS/dict_reg_226__5_/CK 
Endpoint:   LZSS/dict_reg_226__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44235           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_226__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_226__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin LZSS/dict_reg_225__5_/CK 
Endpoint:   LZSS/dict_reg_225__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44235           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_225__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_225__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin LZSS/dict_reg_224__5_/CK 
Endpoint:   LZSS/dict_reg_224__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44235           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_224__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_224__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin LZSS/dict_reg_223__5_/CK 
Endpoint:   LZSS/dict_reg_223__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44235           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_223__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_223__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin LZSS/dict_reg_222__5_/CK 
Endpoint:   LZSS/dict_reg_222__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44235           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_222__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_222__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin LZSS/dict_reg_221__5_/CK 
Endpoint:   LZSS/dict_reg_221__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44235           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_221__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_221__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin LZSS/dict_reg_219__5_/CK 
Endpoint:   LZSS/dict_reg_219__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44235           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_219__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_219__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin LZSS/dict_reg_218__5_/CK 
Endpoint:   LZSS/dict_reg_218__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44235           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_218__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_218__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin LZSS/dict_reg_220__5_/CK 
Endpoint:   LZSS/dict_reg_220__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44235           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_220__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_220__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin LZSS/dict_reg_186__5_/CK 
Endpoint:   LZSS/dict_reg_186__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44238           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_186__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_186__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin LZSS/dict_reg_185__5_/CK 
Endpoint:   LZSS/dict_reg_185__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44238           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_185__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_185__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin LZSS/dict_reg_169__5_/CK 
Endpoint:   LZSS/dict_reg_169__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44240           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_169__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_169__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin LZSS/dict_reg_168__5_/CK 
Endpoint:   LZSS/dict_reg_168__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44240           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_168__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_168__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin LZSS/dict_reg_167__5_/CK 
Endpoint:   LZSS/dict_reg_167__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44240           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_167__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_167__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin LZSS/dict_reg_193__5_/CK 
Endpoint:   LZSS/dict_reg_193__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44238           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_193__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_193__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin LZSS/dict_reg_192__5_/CK 
Endpoint:   LZSS/dict_reg_192__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44238           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_192__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_192__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin LZSS/dict_reg_189__5_/CK 
Endpoint:   LZSS/dict_reg_189__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44238           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_189__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_189__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin LZSS/dict_reg_188__5_/CK 
Endpoint:   LZSS/dict_reg_188__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44238           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_188__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_188__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin LZSS/dict_reg_184__5_/CK 
Endpoint:   LZSS/dict_reg_184__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44238           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_184__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_184__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin LZSS/dict_reg_183__5_/CK 
Endpoint:   LZSS/dict_reg_183__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44238           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_183__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_183__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin LZSS/dict_reg_182__5_/CK 
Endpoint:   LZSS/dict_reg_182__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44238           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_182__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_182__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin LZSS/dict_reg_166__5_/CK 
Endpoint:   LZSS/dict_reg_166__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44240           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_166__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_166__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin LZSS/dict_reg_165__5_/CK 
Endpoint:   LZSS/dict_reg_165__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44240           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_165__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_165__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin LZSS/dict_reg_164__5_/CK 
Endpoint:   LZSS/dict_reg_164__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44240           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_164__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_164__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin LZSS/dict_reg_191__5_/CK 
Endpoint:   LZSS/dict_reg_191__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44238           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_191__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_191__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin LZSS/dict_reg_190__5_/CK 
Endpoint:   LZSS/dict_reg_190__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44238           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_190__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_190__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 

