Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.op (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Jul  6 23:37:57 2020
| Host         : ip-172-31-45-62.ec2.internal running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command      : report_utilization -file /home/centos/src/project_data/f1/9913/build/reports/20_07_06-222254.SH_CL_all_utilization_aos.rpt -hierarchical -hierarchical_depth 5 -verbose
| Design       : top_sp
| Device       : xcvu9pflgb2104-2
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------+--------------+------------+------------+---------+------+--------+--------+--------+------+--------------+
|                                Instance                                |                                   Module                                   |  PR Attribute  | Total PPLOCs | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | URAM | DSP48 Blocks |
+------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------+--------------+------------+------------+---------+------+--------+--------+--------+------+--------------+
| top_sp                                                                 |                                                                      (top) |              - |         5920 |     158523 |     146445 |   10102 | 1976 | 219113 |    196 |      5 |   43 |            3 |
|   (top_sp)                                                             |                                                                      (top) |              - |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|   WRAPPER_INST                                                         |                                                                    WRAPPER |              - |            - |     138308 |     127295 |   10070 |  943 | 179606 |    168 |      4 |   43 |            3 |
|     (WRAPPER_INST)                                                     |                                                                    WRAPPER |              - |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|     CL                                                                 |                                                                     cl_aos | Reconfigurable |          258 |       9612 |       9476 |     136 |    0 |  13196 |      0 |      0 |    0 |            0 |
|       (CL)                                                             |                                                                     cl_aos | Reconfigurable |            - |       4877 |       4877 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|       SH_DDR                                                           |                                                                     sh_ddr | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|       multi_inst[0].cascade.cascade_wrapper_inst                       |                                                             CascadeWrapper | Reconfigurable |            - |       4412 |       4412 |       0 |    0 |  13079 |      0 |      0 |    0 |            0 |
|         pl                                                             |                                                              program_logic | Reconfigurable |            - |       4412 |       4412 |       0 |    0 |  13079 |      0 |      0 |    0 |            0 |
|           (pl)                                                         |                                                              program_logic | Reconfigurable |            - |          0 |          0 |       0 |    0 |     81 |      0 |      0 |    0 |            0 |
|           m                                                            |                                                                         M0 | Reconfigurable |            - |       4412 |       4412 |       0 |    0 |  12998 |      0 |      0 |    0 |            0 |
|       normal_axil2sr.axil2sr_inst                                      |                                                                    AXIL2SR | Reconfigurable |            - |        272 |        176 |      96 |    0 |    103 |      0 |      0 |    0 |            0 |
|         (normal_axil2sr.axil2sr_inst)                                  |                                                                    AXIL2SR | Reconfigurable |            - |          8 |          8 |       0 |    0 |     69 |      0 |      0 |    0 |            0 |
|         input_write_FIFOs[0].wr_dataQ                                  |                                                                   HullFIFO | Reconfigurable |            - |         30 |          6 |      24 |    0 |      7 |      0 |      0 |    0 |            0 |
|           Hull_SoftFIFO.softfifo_inst                                  |                                                                 SoftFIFO_7 | Reconfigurable |            - |         30 |          6 |      24 |    0 |      7 |      0 |      0 |    0 |            0 |
|         input_write_FIFOs[1].wr_dataQ                                  |                                                                 HullFIFO_0 | Reconfigurable |            - |         39 |         39 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|           Hull_SoftFIFO.softfifo_inst                                  |                                                                 SoftFIFO_6 | Reconfigurable |            - |         39 |         39 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|         rd_respQ                                                       |                                                   HullFIFO__parameterized0 | Reconfigurable |            - |         72 |         32 |      40 |    0 |      7 |      0 |      0 |    0 |            0 |
|           Hull_SoftFIFO.softfifo_inst                                  |                                                   SoftFIFO__parameterized0 | Reconfigurable |            - |         72 |         32 |      40 |    0 |      7 |      0 |      0 |    0 |            0 |
|         read_req_FIFOs[0].read_reqQ                                    |                                                                 HullFIFO_1 | Reconfigurable |            - |         58 |         42 |      16 |    0 |      7 |      0 |      0 |    0 |            0 |
|           Hull_SoftFIFO.softfifo_inst                                  |                                                                 SoftFIFO_5 | Reconfigurable |            - |         58 |         42 |      16 |    0 |      7 |      0 |      0 |    0 |            0 |
|         read_req_FIFOs[1].read_reqQ                                    |                                                                 HullFIFO_2 | Reconfigurable |            - |         37 |         37 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|           Hull_SoftFIFO.softfifo_inst                                  |                                                                 SoftFIFO_4 | Reconfigurable |            - |         37 |         37 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|         wr_addrQ                                                       |                                                                 HullFIFO_3 | Reconfigurable |            - |         28 |         12 |      16 |    0 |      7 |      0 |      0 |    0 |            0 |
|           Hull_SoftFIFO.softfifo_inst                                  |                                                                   SoftFIFO | Reconfigurable |            - |         28 |         12 |      16 |    0 |      7 |      0 |      0 |    0 |            0 |
|       sr_no_tree.amorphos_softreg_inst                                 |                                                            AmorphOSSoftReg | Reconfigurable |            - |         52 |         12 |      40 |    0 |     13 |      0 |      0 |    0 |            0 |
|         softreg_resp_queues[0].SoftFIFOs.softRegRespQ                  |                                                   SoftFIFO__parameterized1 | Reconfigurable |            - |         52 |         12 |      40 |    0 |     13 |      0 |      0 |    0 |            0 |
|     SH                                                                 |                                                                     sh_sda | Reconfigurable |         5662 |     126655 |     115778 |    9934 |  943 | 157280 |    168 |      4 |   43 |            3 |
|       (SH)                                                             |                                                                     sh_sda | Reconfigurable |            - |        276 |        274 |       0 |    2 |      7 |      0 |      0 |    0 |            0 |
|       RST_CLKS_AXL_RST_OUT                                             |                                                   lib_pipe__parameterized0 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|       SH                                                               |                                                                         sh | Reconfigurable |            - |      58543 |      52530 |    5076 |  937 |  88083 |     46 |      3 |   43 |            3 |
|         (SH)                                                           |                                                                         sh | Reconfigurable |            - |        462 |        454 |       0 |    8 |    738 |      0 |      0 |    0 |            0 |
|         ACL_MGT_PIPE                                                   |                                                   lib_pipe__parameterized7 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     46 |      0 |      0 |    0 |            0 |
|         AXIL_CSD_REG_SLC                                               |                                                axi_register_slice_light_rl | Reconfigurable |            - |         14 |         14 |       0 |    0 |    106 |      0 |      0 |    0 |            0 |
|           inst                                                         |              axi_register_slice_v2_1_15_axi_register_slice__parameterized0 | Reconfigurable |            - |         14 |         14 |       0 |    0 |    106 |      0 |      0 |    0 |            0 |
|         AXIL_SLICE_ACL_ICAP                                            |                                             axi_register_slice_light_rl__1 | Reconfigurable |            - |         14 |         14 |       0 |    0 |    100 |      0 |      0 |    0 |            0 |
|           inst                                                         |         axi_register_slice_v2_1_15_axi_register_slice__parameterized0_1472 | Reconfigurable |            - |         14 |         14 |       0 |    0 |    100 |      0 |      0 |    0 |            0 |
|         AXIL_SLICE_ACL_MGT                                             |                                             axi_register_slice_light_rl__3 | Reconfigurable |            - |         14 |         14 |       0 |    0 |    145 |      0 |      0 |    0 |            0 |
|           inst                                                         |         axi_register_slice_v2_1_15_axi_register_slice__parameterized0_1460 | Reconfigurable |            - |         14 |         14 |       0 |    0 |    145 |      0 |      0 |    0 |            0 |
|         AXIL_SLICE_MGT_ACL                                             |                                             axi_register_slice_light_rl__2 | Reconfigurable |            - |         14 |         14 |       0 |    0 |     97 |      0 |      0 |    0 |            0 |
|           inst                                                         |         axi_register_slice_v2_1_15_axi_register_slice__parameterized0_1466 | Reconfigurable |            - |         14 |         14 |       0 |    0 |     97 |      0 |      0 |    0 |            0 |
|         AXIL_SLICE_XDMA_ACL                                            |                                             axi_register_slice_light_rl__4 | Reconfigurable |            - |         14 |         14 |       0 |    0 |    145 |      0 |      0 |    0 |            0 |
|           inst                                                         |         axi_register_slice_v2_1_15_axi_register_slice__parameterized0_1454 | Reconfigurable |            - |         14 |         14 |       0 |    0 |    145 |      0 |      0 |    0 |            0 |
|         AXI_QUAD_SPI                                                   |                                                             axi_quad_spi_0 | Reconfigurable |            - |        541 |        459 |      80 |    2 |    714 |      0 |      0 |    0 |            0 |
|           (AXI_QUAD_SPI)                                               |                                                             axi_quad_spi_0 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|           U0                                                           |                                                               axi_quad_spi | Reconfigurable |            - |        541 |        459 |      80 |    2 |    714 |      0 |      0 |    0 |            0 |
|         CFG_DRP_IN                                                     |                                                   lib_pipe__parameterized2 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     34 |      0 |      0 |    0 |            0 |
|         CFG_DRP_OUT                                                    |                                                   lib_pipe__parameterized1 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     68 |      0 |      0 |    0 |            0 |
|         CFG_EXT_IN                                                     |                                                   lib_pipe__parameterized6 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     22 |      0 |      0 |    0 |            0 |
|         CFG_EXT_OUT                                                    |                                                 lib_pipe__parameterized7_0 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     66 |      0 |      0 |    0 |            0 |
|         CFG_FLR                                                        |                                                   lib_pipe__parameterized5 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         CFG_LTSSM_ST_PIPE                                              |                                                   lib_pipe__parameterized4 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     12 |      0 |      0 |    0 |            0 |
|         CFG_MAX_PIPE                                                   |                                                 lib_pipe__parameterized4_1 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     12 |      0 |      0 |    0 |            0 |
|         CFG_MGMT_IN                                                    |                                                 lib_pipe__parameterized7_2 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     66 |      0 |      0 |    0 |            0 |
|         CFG_MGMT_OUT                                                   |                                                 lib_pipe__parameterized6_3 | Reconfigurable |            - |          0 |          0 |       0 |    0 |    109 |      0 |      0 |    0 |            0 |
|         CFG_PCI_MISC                                                   |                                                   lib_pipe__parameterized9 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     56 |      0 |      0 |    0 |            0 |
|         CFG_PCI_MSIX                                                   |                                                   lib_pipe__parameterized8 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|         CL_DDR                                                         |                                                                     sh_ddr | Reconfigurable |            - |      22444 |      19659 |    2068 |  717 |  28649 |     25 |      1 |    0 |            3 |
|           (CL_DDR)                                                     |                                                                     sh_ddr | Reconfigurable |            - |         26 |         26 |       0 |    0 |    462 |      0 |      0 |    0 |            0 |
|           DDR_STAT_INC_SYNC1                                           |                                                   sync__parameterized4_420 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|           ddr_cores.DDR4_1                                             |                                                                  ddr4_core | Reconfigurable |            - |      20596 |      18715 |    1164 |  717 |  24261 |     25 |      1 |    0 |            3 |
|           ddr_inst[1].AXI_CCF                                          |                                           axi_clock_converter_0__xdcDup__1 | Reconfigurable |            - |        954 |        202 |     752 |    0 |   2944 |      0 |      0 |    0 |            0 |
|           ddr_stat[1].AXI_CCF                                          |                                           axi_clock_converter_0__xdcDup__2 | Reconfigurable |            - |        281 |        201 |      80 |    0 |    600 |      0 |      0 |    0 |            0 |
|           ddr_stat[1].CCF_XSDB_ACK                                     |                                                   flop_ccf__parameterized5 | Reconfigurable |            - |         15 |          7 |       8 |    0 |     26 |      0 |      0 |    0 |            0 |
|           ddr_stat[1].CCF_XSDB_REQ                                     |                                                   flop_ccf__parameterized4 | Reconfigurable |            - |         23 |          7 |      16 |    0 |     44 |      0 |      0 |    0 |            0 |
|           ddr_stat[1].SAVE_RST_FROM_DDR_SYNC                           |                                                       sync__parameterized3 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     26 |      0 |      0 |    0 |            0 |
|           ddr_stat[1].SAVE_RST_TO_DDR_SYNC                             |                                                       sync__parameterized2 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|           ddr_stat[1].STAT_AXL                                         |                                                                mgt_acc_axl | Reconfigurable |            - |        160 |        160 |       0 |    0 |    160 |      0 |      0 |    0 |            0 |
|           gen_ddr_tst[1].CCF_DDR_STAT_ACK                              |                                                   flop_ccf__parameterized3 | Reconfigurable |            - |         30 |          6 |      24 |    0 |     49 |      0 |      0 |    0 |            0 |
|           gen_ddr_tst[1].CCF_DDR_STAT_REQ                              |                                               flop_ccf__parameterized2_421 | Reconfigurable |            - |        356 |        332 |      24 |    0 |     59 |      0 |      0 |    0 |            0 |
|           gen_sync_rst[0].SYNC_RST                                     |                                              lib_pipe__parameterized17_422 | Reconfigurable |            - |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|           gen_sync_rst[0].SYNC_STAT_RST                                |                                              lib_pipe__parameterized17_423 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|         CROSSBAR_XDMA_PCIS                                             |                                                             axi_crossbar_1 | Reconfigurable |            - |       1081 |       1080 |       0 |    1 |   1332 |      0 |      0 |    0 |            0 |
|           (CROSSBAR_XDMA_PCIS)                                         |                                                             axi_crossbar_1 | Reconfigurable |            - |          1 |          0 |       0 |    1 |      3 |      0 |      0 |    0 |            0 |
|           inst                                                         |                                          axi_crossbar_v2_1_16_axi_crossbar | Reconfigurable |            - |       1080 |       1080 |       0 |    0 |   1329 |      0 |      0 |    0 |            0 |
|         DMA_PCIS_AXI_DBG_STATUS_PIPE                                   |                                                   lib_pipe__parameterized3 | Reconfigurable |            - |          3 |          3 |       0 |    0 |    104 |      0 |      0 |    0 |            0 |
|         ICAP_MGT_IRPT_PIPE                                             |                                                                   lib_pipe | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ICP_ACL                                                        |                                                                    icp_acl | Reconfigurable |            - |        685 |        685 |       0 |    0 |    646 |      0 |      0 |    0 |            0 |
|           (ICP_ACL)                                                    |                                                                    icp_acl | Reconfigurable |            - |         32 |         32 |       0 |    0 |     77 |      0 |      0 |    0 |            0 |
|           ICP_AXL                                                      |                                                mgt_acc_axl__parameterized1 | Reconfigurable |            - |         13 |         13 |       0 |    0 |     41 |      0 |      0 |    0 |            0 |
|           ICP_FIFO                                                     |                                                  flop_fifo__parameterized0 | Reconfigurable |            - |        640 |        640 |       0 |    0 |    528 |      0 |      0 |    0 |            0 |
|         MGT_ACL_PIPE                                                   |                                                  lib_pipe__parameterized15 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|         MGT_FLR                                                        |                                                                    mgt_flr | Reconfigurable |            - |          6 |          6 |       0 |    0 |      9 |      0 |      0 |    0 |            0 |
|         MGT_SPI_SLV                                                    |                                                                mgt_spi_slv | Reconfigurable |            - |        128 |        128 |       0 |    0 |    246 |      0 |      0 |    0 |            0 |
|           (MGT_SPI_SLV)                                                |                                                                mgt_spi_slv | Reconfigurable |            - |        117 |        117 |       0 |    0 |    242 |      0 |      0 |    0 |            0 |
|           SYNC_INP                                                     |                                                   sync__parameterized0_419 | Reconfigurable |            - |         11 |         11 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|         MGT_TOP                                                        |                                                                    mgt_top | Reconfigurable |            - |      12205 |      11948 |      48 |  209 |  17201 |     12 |      1 |   43 |            0 |
|           (MGT_TOP)                                                    |                                                                    mgt_top | Reconfigurable |            - |       6027 |       6027 |       0 |    0 |   7352 |      0 |      0 |    0 |            0 |
|           ACC_CCF_I2C                                                  |                                                                mgt_acc_ccf | Reconfigurable |            - |         97 |         97 |       0 |    0 |    207 |      0 |      0 |    0 |            0 |
|           BAR1_TOM                                                     |                                                               mgt_tom_1608 | Reconfigurable |            - |         58 |         58 |       0 |    0 |     44 |      0 |      0 |    0 |            0 |
|           CFG_INTERRUPT_PIPE                                           |                                                  lib_pipe__parameterized11 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|           CFG_IRQ_CSR_IN_PIPE                                          |                                                  lib_pipe__parameterized12 | Reconfigurable |            - |        160 |        160 |       0 |    0 |     18 |      0 |      0 |    0 |            0 |
|           CFG_IRQ_CSR_OUT_PIPE                                         |                                                  lib_pipe__parameterized13 | Reconfigurable |            - |         64 |         64 |       0 |    0 |     54 |      0 |      0 |    0 |            0 |
|           CSD_TOM                                                      |                                                               mgt_tom_1609 | Reconfigurable |            - |         59 |         59 |       0 |    0 |     44 |      0 |      0 |    0 |            0 |
|           ICP_RAM                                                      |                                                   bram_1rw__parameterized1 | Reconfigurable |            - |         13 |         13 |       0 |    0 |      0 |      2 |      1 |    0 |            0 |
|           IRQ_STATUS_PIPE                                              |                                                  lib_pipe__parameterized10 | Reconfigurable |            - |        137 |        137 |       0 |    0 |     96 |      0 |      0 |    0 |            0 |
|           MGT_ACC_AXL_ICAP                                             |                                           mgt_acc_axl__parameterized1_1610 | Reconfigurable |            - |         60 |         60 |       0 |    0 |     84 |      0 |      0 |    0 |            0 |
|           MGT_ACC_AXL_QSPI                                             |                                                mgt_acc_axl__parameterized0 | Reconfigurable |            - |         55 |         55 |       0 |    0 |     63 |      0 |      0 |    0 |            0 |
|           MGT_AXL                                                      |                                                             mgt_acc_axl__6 | Reconfigurable |            - |        171 |        171 |       0 |    0 |    164 |      0 |      0 |    0 |            0 |
|           MGT_AXL_CSD                                                  |                                                mgt_acc_axl__parameterized2 | Reconfigurable |            - |        174 |        174 |       0 |    0 |    154 |      0 |      0 |    0 |            0 |
|           MGT_BAR1_AXL                                                 |                                                           mgt_acc_axl_1611 | Reconfigurable |            - |        175 |        175 |       0 |    0 |    163 |      0 |      0 |    0 |            0 |
|           MGT_I2C                                                      |                                                                    mgt_i2c | Reconfigurable |            - |        213 |        213 |       0 |    0 |    218 |      0 |      0 |    0 |            0 |
|           MGT_OCL_AXL                                                  |                                                             mgt_acc_axl__3 | Reconfigurable |            - |        191 |        191 |       0 |    0 |    167 |      0 |      0 |    0 |            0 |
|           MGT_SDACL_AXL                                                |                                                           mgt_acc_axl_1612 | Reconfigurable |            - |        682 |        682 |       0 |    0 |    164 |      0 |      0 |    0 |            0 |
|           MGT_WDG                                                      |                                                                    mgt_wdg | Reconfigurable |            - |        136 |        136 |       0 |    0 |    115 |      0 |      0 |    0 |            0 |
|           MGT_XDCFG_AXL                                                |                                                           mgt_acc_axl_1613 | Reconfigurable |            - |        177 |        177 |       0 |    0 |    171 |      0 |      0 |    0 |            0 |
|           OCL_TOM                                                      |                                                               mgt_tom_1614 | Reconfigurable |            - |         62 |         62 |       0 |    0 |     44 |      0 |      0 |    0 |            0 |
|           PCI_TRACE                                                    |                                                                  pci_trace | Reconfigurable |            - |       1882 |       1834 |      48 |    0 |   5206 |      0 |      0 |   43 |            0 |
|           PIPE_XDMA_RESET_CHIBIT                                       |                                                  lib_pipe__parameterized14 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|           SDACL_TOM                                                    |                                                               mgt_tom_1615 | Reconfigurable |            - |         61 |         61 |       0 |    0 |     44 |      0 |      0 |    0 |            0 |
|           SDA_TOM                                                      |                                                               mgt_tom_1616 | Reconfigurable |            - |         60 |         60 |       0 |    0 |     44 |      0 |      0 |    0 |            0 |
|           SH_ILA_0                                                     |                                                                      ila_0 | Reconfigurable |            - |        979 |        770 |       0 |  209 |   2290 |      4 |      0 |    0 |            0 |
|           SYNC_XTRA_INT_STATUS                                         |                                                  sync__parameterized1_1617 | Reconfigurable |            - |         81 |         81 |       0 |    0 |     46 |      0 |      0 |    0 |            0 |
|           gen_mgt_mbx[2].MGT_MBX                                       |                                                                    mgt_mbx | Reconfigurable |            - |        163 |        163 |       0 |    0 |    114 |      1 |      0 |    0 |            0 |
|           gen_mgt_mbx[3].MGT_MBX                                       |                                                               mgt_mbx_1618 | Reconfigurable |            - |        182 |        182 |       0 |    0 |    114 |      1 |      0 |    0 |            0 |
|           gen_srs[0].SRS_RAM                                           |                                                   bram_1rw__parameterized0 | Reconfigurable |            - |         19 |         19 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|           gen_srs[1].SRS_RAM                                           |                                              bram_1rw__parameterized0_1619 | Reconfigurable |            - |         25 |         25 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|           gen_srs[2].SRS_RAM                                           |                                              bram_1rw__parameterized0_1620 | Reconfigurable |            - |         19 |         19 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|           gen_srs[3].SRS_RAM                                           |                                              bram_1rw__parameterized0_1621 | Reconfigurable |            - |         19 |         19 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|         MGT_XDMA_BUSY                                                  |                                                              mgt_xdma_busy | Reconfigurable |            - |         29 |         29 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|         MSTR_AXI_CHK                                                   |                                                    mstr_axi_chk__xdcDup__1 | Reconfigurable |            - |       3729 |       3649 |      80 |    0 |   2194 |      0 |      0 |    0 |            0 |
|           (MSTR_AXI_CHK)                                               |                                                    mstr_axi_chk__xdcDup__1 | Reconfigurable |            - |        795 |        795 |       0 |    0 |    854 |      0 |      0 |    0 |            0 |
|           ARID_FIFO                                                    |                                     flop_fifo_lu_evict__parameterized0_416 | Reconfigurable |            - |       1291 |       1291 |       0 |    0 |    640 |      0 |      0 |    0 |            0 |
|           AWADDR_FIFO_LL                                               |                                                              flop_fifo_417 | Reconfigurable |            - |        205 |        205 |       0 |    0 |    192 |      0 |      0 |    0 |            0 |
|           AWID_FIFO                                                    |                                                     flop_fifo_lu_evict_418 | Reconfigurable |            - |       1265 |       1265 |       0 |    0 |    384 |      0 |      0 |    0 |            0 |
|           ar_fifo                                                      |                                                       bram_1w1r__xdcDup__1 | Reconfigurable |            - |        133 |         93 |      40 |    0 |     62 |      0 |      0 |    0 |            0 |
|           awaddr_fifo                                                  |                                                       bram_1w1r__xdcDup__2 | Reconfigurable |            - |         42 |          2 |      40 |    0 |     62 |      0 |      0 |    0 |            0 |
|         MSTR_AXI_CHK_PCIS                                              |                                                               mstr_axi_chk | Reconfigurable |            - |       3505 |       3425 |      80 |    0 |   2189 |      0 |      0 |    0 |            0 |
|           (MSTR_AXI_CHK_PCIS)                                          |                                                               mstr_axi_chk | Reconfigurable |            - |        801 |        801 |       0 |    0 |    851 |      0 |      0 |    0 |            0 |
|           ARID_FIFO                                                    |                                         flop_fifo_lu_evict__parameterized0 | Reconfigurable |            - |       1280 |       1280 |       0 |    0 |    639 |      0 |      0 |    0 |            0 |
|           AWADDR_FIFO_LL                                               |                                                                  flop_fifo | Reconfigurable |            - |        205 |        205 |       0 |    0 |    192 |      0 |      0 |    0 |            0 |
|           AWID_FIFO                                                    |                                                         flop_fifo_lu_evict | Reconfigurable |            - |        945 |        945 |       0 |    0 |    383 |      0 |      0 |    0 |            0 |
|           ar_fifo                                                      |                                                       bram_1w1r__xdcDup__3 | Reconfigurable |            - |        194 |        154 |      40 |    0 |     62 |      0 |      0 |    0 |            0 |
|           awaddr_fifo                                                  |                                                                  bram_1w1r | Reconfigurable |            - |         97 |         57 |      40 |    0 |     62 |      0 |      0 |    0 |            0 |
|         MSTR_AXI_CHK_RST_N                                             |                                                                 lib_pipe_4 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         MSTR_AXI_CHK_TOM                                               |                                                                    mgt_tom | Reconfigurable |            - |         83 |         83 |       0 |    0 |     44 |      0 |      0 |    0 |            0 |
|         MSTR_AXI_CHK_TOM_PCIS                                          |                                                                  mgt_tom_5 | Reconfigurable |            - |         59 |         59 |       0 |    0 |     44 |      0 |      0 |    0 |            0 |
|         MSTR_XDMA_BUSY_PIPE                                            |                                                  lib_pipe__parameterized17 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|         OCL_REG_SLC_RST_N                                              |                                                                 lib_pipe_6 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         PCIM_AXI_CLOCK_CONV                                            |                                           axi_clock_converter_0__xdcDup__3 | Reconfigurable |            - |        973 |        189 |     784 |    0 |   3056 |      0 |      0 |    0 |            0 |
|           (PCIM_AXI_CLOCK_CONV)                                        |                                           axi_clock_converter_0__xdcDup__3 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|           inst                                                         | axi_clock_converter_v2_1_14_axi_clock_converter__parameterized0__xdcDup__3 | Reconfigurable |            - |        973 |        189 |     784 |    0 |   3056 |      0 |      0 |    0 |            0 |
|         PCIM_AXI_REG_SLC                                               |                                                      axi_register_slice__3 | Reconfigurable |            - |        672 |        672 |       0 |    0 |   2642 |      0 |      0 |    0 |            0 |
|           inst                                                         |                         axi_register_slice_v2_1_15_axi_register_slice_1551 | Reconfigurable |            - |        672 |        672 |       0 |    0 |   2642 |      0 |      0 |    0 |            0 |
|         PCIM_AXI_SLC_REG_SLC_RST_N                                     |                                                                 lib_pipe_7 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         PCIS_OT_LIMITER                                                |                                                                 ot_limiter | Reconfigurable |            - |         35 |         35 |       0 |    0 |     24 |      0 |      0 |    0 |            0 |
|         PIPE_SH_DDR_RST_OUT_N                                          |                                                                 lib_pipe_8 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         PIPE_SH_DDR_SYNC_RST_N                                         |                                                                 lib_pipe_9 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         RC_AXISTR_REG_SLICE                                            |                                                     axis_register_slice_rc | Reconfigurable |            - |        344 |        344 |       0 |    0 |   1353 |      0 |      0 |    0 |            0 |
|           inst                                                         |            axis_register_slice_v1_1_11_axis_register_slice__parameterized0 | Reconfigurable |            - |        344 |        344 |       0 |    0 |   1353 |      0 |      0 |    0 |            0 |
|         RQR_AXISTR_CHK                                                 |                                                             rqr_axistr_chk | Reconfigurable |            - |       6377 |       5513 |     864 |    0 |  11112 |      9 |      1 |    0 |            0 |
|           (RQR_AXISTR_CHK)                                             |                                                             rqr_axistr_chk | Reconfigurable |            - |       3403 |       3403 |       0 |    0 |   6672 |      0 |      0 |    0 |            0 |
|           ERR_TAG_FIFO                                                 |                                                            push_2_fifo_ram | Reconfigurable |            - |        615 |        535 |      80 |    0 |    292 |      0 |      0 |    0 |            0 |
|           RC_IN_FIFO                                                   |                                                               axis_fifo_rc | Reconfigurable |            - |        426 |         34 |     392 |    0 |   1383 |      0 |      0 |    0 |            0 |
|           RC_OUT_FIFO                                                  |                                                                ram_fifo_ft | Reconfigurable |            - |       1389 |       1389 |       0 |    0 |   1372 |      9 |      1 |    0 |            0 |
|           RQ_OUT_FIFO                                                  |                                                               axis_fifo_rq | Reconfigurable |            - |        411 |         35 |     376 |    0 |   1340 |      0 |      0 |    0 |            0 |
|           RQ_SEQ_NUM_TRK_FIFO                                          |                                            push_2_fifo_ram__parameterized0 | Reconfigurable |            - |        133 |        117 |      16 |    0 |     53 |      0 |      0 |    0 |            0 |
|         RQ_AXISTR_REG_SLICE                                            |                                                     axis_register_slice_rq | Reconfigurable |            - |        340 |        340 |       0 |    0 |   1307 |      0 |      0 |    0 |            0 |
|           inst                                                         |            axis_register_slice_v1_1_11_axis_register_slice__parameterized1 | Reconfigurable |            - |        340 |        340 |       0 |    0 |   1307 |      0 |      0 |    0 |            0 |
|         SDA_CL_REG_SLC                                                 |                                       axi_clock_converter_light__xdcDup__1 | Reconfigurable |            - |         53 |         53 |       0 |    0 |    338 |      0 |      0 |    0 |            0 |
|           inst                                                         |                 axi_clock_converter_v2_1_14_axi_clock_converter__xdcDup__1 | Reconfigurable |            - |         53 |         53 |       0 |    0 |    338 |      0 |      0 |    0 |            0 |
|         SH_EDMA_REG_SLC                                                |                                       axi_clock_converter_light__xdcDup__2 | Reconfigurable |            - |         53 |         53 |       0 |    0 |    338 |      0 |      0 |    0 |            0 |
|           inst                                                         |                 axi_clock_converter_v2_1_14_axi_clock_converter__xdcDup__2 | Reconfigurable |            - |         53 |         53 |       0 |    0 |    338 |      0 |      0 |    0 |            0 |
|         SH_OCL_REG_SLC                                                 |                                                  axi_clock_converter_light | Reconfigurable |            - |         53 |         53 |       0 |    0 |    338 |      0 |      0 |    0 |            0 |
|           inst                                                         |                            axi_clock_converter_v2_1_14_axi_clock_converter | Reconfigurable |            - |         53 |         53 |       0 |    0 |    338 |      0 |      0 |    0 |            0 |
|         SLV_AXI_CHK                                                    |                                                                slv_axi_chk | Reconfigurable |            - |       1291 |       1291 |       0 |    0 |   1865 |      0 |      0 |    0 |            0 |
|           (SLV_AXI_CHK)                                                |                                                                slv_axi_chk | Reconfigurable |            - |        635 |        635 |       0 |    0 |   1051 |      0 |      0 |    0 |            0 |
|           BERR_FIFO                                                    |                                                  flop_fifo__parameterized1 | Reconfigurable |            - |        118 |        118 |       0 |    0 |     68 |      0 |      0 |    0 |            0 |
|           BRESP_TRK_FIFO                                               |                                                  flop_fifo__parameterized2 | Reconfigurable |            - |         36 |         36 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|           RERR_FIFO                                                    |                                                               flop_fifo_in | Reconfigurable |            - |        361 |        361 |       0 |    0 |    100 |      0 |      0 |    0 |            0 |
|           SLV_AXI_CHK_DBG_STATUS_PIPE                                  |                                                  lib_pipe__parameterized16 | Reconfigurable |            - |          4 |          4 |       0 |    0 |     60 |      0 |      0 |    0 |            0 |
|           S_AXI_AX_REG_SLC                                             |                                                      axi_register_slice__2 | Reconfigurable |            - |        147 |        147 |       0 |    0 |    554 |      0 |      0 |    0 |            0 |
|         SPLIT_SH_DOM0_FLR_RST_N                                        |                                                lib_pipe__parameterized0_10 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|         SYNC_FROM                                                      |                                                   flop_ccf__parameterized1 | Reconfigurable |            - |         22 |          6 |      16 |    0 |     34 |      0 |      0 |    0 |            0 |
|           (SYNC_FROM)                                                  |                                                   flop_ccf__parameterized1 | Reconfigurable |            - |         16 |          0 |      16 |    0 |     17 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_402 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     15 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_403 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         SYNC_TO_PCI_DRP                                                |                                                   flop_ccf__parameterized0 | Reconfigurable |            - |         30 |          6 |      24 |    0 |     52 |      0 |      0 |    0 |            0 |
|           (SYNC_TO_PCI_DRP)                                            |                                                   flop_ccf__parameterized0 | Reconfigurable |            - |         24 |          0 |      24 |    0 |     34 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_398 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_399 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         XDMA_IRQ                                                       |                                                                  pulse2lvl | Reconfigurable |            - |         32 |         32 |       0 |    0 |     80 |      0 |      0 |    0 |            0 |
|         XDMA_OT_LIMITER                                                |                                                              ot_limiter_11 | Reconfigurable |            - |         44 |         44 |       0 |    0 |     26 |      0 |      0 |    0 |            0 |
|         XDMA_PCIS_AXI_REG_SLC                                          |                                                      axi_clock_converter_0 | Reconfigurable |            - |        952 |        192 |     760 |    0 |   2968 |      0 |      0 |    0 |            0 |
|           (XDMA_PCIS_AXI_REG_SLC)                                      |                                                      axi_clock_converter_0 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|           inst                                                         |            axi_clock_converter_v2_1_14_axi_clock_converter__parameterized0 | Reconfigurable |            - |        952 |        192 |     760 |    0 |   2968 |      0 |      0 |    0 |            0 |
|         XDMA_PCIS_REG_SLC                                              |                                                      axi_register_slice__1 | Reconfigurable |            - |        648 |        648 |       0 |    0 |   2546 |      0 |      0 |    0 |            0 |
|           inst                                                         |                         axi_register_slice_v2_1_15_axi_register_slice_1557 | Reconfigurable |            - |        648 |        648 |       0 |    0 |   2546 |      0 |      0 |    0 |            0 |
|         ctl1_sync[0].SH_CL_CTL1_SYNC                                   |                                                                   flop_ccf | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[0].SH_CL_CTL1_SYNC)                               |                                                                   flop_ccf | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_394 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_395 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[10].SH_CL_CTL1_SYNC                                  |                                                                flop_ccf_12 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[10].SH_CL_CTL1_SYNC)                              |                                                                flop_ccf_12 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_390 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_391 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[11].SH_CL_CTL1_SYNC                                  |                                                                flop_ccf_13 | Reconfigurable |            - |          5 |          5 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[11].SH_CL_CTL1_SYNC)                              |                                                                flop_ccf_13 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_386 | Reconfigurable |            - |          5 |          5 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_387 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[12].SH_CL_CTL1_SYNC                                  |                                                                flop_ccf_14 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[12].SH_CL_CTL1_SYNC)                              |                                                                flop_ccf_14 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_382 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_383 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[13].SH_CL_CTL1_SYNC                                  |                                                                flop_ccf_15 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[13].SH_CL_CTL1_SYNC)                              |                                                                flop_ccf_15 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_378 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_379 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[14].SH_CL_CTL1_SYNC                                  |                                                                flop_ccf_16 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[14].SH_CL_CTL1_SYNC)                              |                                                                flop_ccf_16 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_374 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_375 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[15].SH_CL_CTL1_SYNC                                  |                                                                flop_ccf_17 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[15].SH_CL_CTL1_SYNC)                              |                                                                flop_ccf_17 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_370 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_371 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[16].SH_CL_CTL1_SYNC                                  |                                                                flop_ccf_18 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[16].SH_CL_CTL1_SYNC)                              |                                                                flop_ccf_18 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_366 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_367 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[17].SH_CL_CTL1_SYNC                                  |                                                                flop_ccf_19 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[17].SH_CL_CTL1_SYNC)                              |                                                                flop_ccf_19 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_362 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_363 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[18].SH_CL_CTL1_SYNC                                  |                                                                flop_ccf_20 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[18].SH_CL_CTL1_SYNC)                              |                                                                flop_ccf_20 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_358 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_359 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[19].SH_CL_CTL1_SYNC                                  |                                                                flop_ccf_21 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[19].SH_CL_CTL1_SYNC)                              |                                                                flop_ccf_21 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_354 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_355 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[1].SH_CL_CTL1_SYNC                                   |                                                                flop_ccf_22 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[1].SH_CL_CTL1_SYNC)                               |                                                                flop_ccf_22 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_350 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_351 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[20].SH_CL_CTL1_SYNC                                  |                                                                flop_ccf_23 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[20].SH_CL_CTL1_SYNC)                              |                                                                flop_ccf_23 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_346 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_347 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[21].SH_CL_CTL1_SYNC                                  |                                                                flop_ccf_24 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[21].SH_CL_CTL1_SYNC)                              |                                                                flop_ccf_24 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_342 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_343 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[22].SH_CL_CTL1_SYNC                                  |                                                                flop_ccf_25 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[22].SH_CL_CTL1_SYNC)                              |                                                                flop_ccf_25 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_338 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_339 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[23].SH_CL_CTL1_SYNC                                  |                                                                flop_ccf_26 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[23].SH_CL_CTL1_SYNC)                              |                                                                flop_ccf_26 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_334 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_335 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[24].SH_CL_CTL1_SYNC                                  |                                                                flop_ccf_27 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[24].SH_CL_CTL1_SYNC)                              |                                                                flop_ccf_27 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_330 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_331 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[25].SH_CL_CTL1_SYNC                                  |                                                                flop_ccf_28 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[25].SH_CL_CTL1_SYNC)                              |                                                                flop_ccf_28 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_326 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_327 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[26].SH_CL_CTL1_SYNC                                  |                                                                flop_ccf_29 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[26].SH_CL_CTL1_SYNC)                              |                                                                flop_ccf_29 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_322 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_323 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[27].SH_CL_CTL1_SYNC                                  |                                                                flop_ccf_30 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[27].SH_CL_CTL1_SYNC)                              |                                                                flop_ccf_30 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_318 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_319 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[28].SH_CL_CTL1_SYNC                                  |                                                                flop_ccf_31 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[28].SH_CL_CTL1_SYNC)                              |                                                                flop_ccf_31 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_314 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_315 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[29].SH_CL_CTL1_SYNC                                  |                                                                flop_ccf_32 | Reconfigurable |            - |          5 |          5 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[29].SH_CL_CTL1_SYNC)                              |                                                                flop_ccf_32 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_310 | Reconfigurable |            - |          5 |          5 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_311 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[2].SH_CL_CTL1_SYNC                                   |                                                                flop_ccf_33 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[2].SH_CL_CTL1_SYNC)                               |                                                                flop_ccf_33 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_306 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_307 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[30].SH_CL_CTL1_SYNC                                  |                                                                flop_ccf_34 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[30].SH_CL_CTL1_SYNC)                              |                                                                flop_ccf_34 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_302 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_303 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[31].SH_CL_CTL1_SYNC                                  |                                                                flop_ccf_35 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[31].SH_CL_CTL1_SYNC)                              |                                                                flop_ccf_35 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_298 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_299 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[3].SH_CL_CTL1_SYNC                                   |                                                                flop_ccf_36 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[3].SH_CL_CTL1_SYNC)                               |                                                                flop_ccf_36 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_294 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_295 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[4].SH_CL_CTL1_SYNC                                   |                                                                flop_ccf_37 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[4].SH_CL_CTL1_SYNC)                               |                                                                flop_ccf_37 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_290 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_291 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[5].SH_CL_CTL1_SYNC                                   |                                                                flop_ccf_38 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[5].SH_CL_CTL1_SYNC)                               |                                                                flop_ccf_38 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_286 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_287 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[6].SH_CL_CTL1_SYNC                                   |                                                                flop_ccf_39 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[6].SH_CL_CTL1_SYNC)                               |                                                                flop_ccf_39 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_282 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_283 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[7].SH_CL_CTL1_SYNC                                   |                                                                flop_ccf_40 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[7].SH_CL_CTL1_SYNC)                               |                                                                flop_ccf_40 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_278 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_279 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[8].SH_CL_CTL1_SYNC                                   |                                                                flop_ccf_41 | Reconfigurable |            - |          5 |          5 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[8].SH_CL_CTL1_SYNC)                               |                                                                flop_ccf_41 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_274 | Reconfigurable |            - |          5 |          5 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_275 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         ctl1_sync[9].SH_CL_CTL1_SYNC                                   |                                                                flop_ccf_42 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     17 |      0 |      0 |    0 |            0 |
|           (ctl1_sync[9].SH_CL_CTL1_SYNC)                               |                                                                flop_ccf_42 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_270 | Reconfigurable |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_271 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk5.DDR_3_AXI4_CL_REG_SLC_RST_N                            |                                                                lib_pipe_43 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk5.DDR_3_AXI4_REG_SLC                                     |                                                         axi_register_slice | Reconfigurable |            - |        646 |        646 |       0 |    0 |   2528 |      0 |      0 |    0 |            0 |
|           inst                                                         |                         axi_register_slice_v2_1_15_axi_register_slice_1447 | Reconfigurable |            - |        646 |        646 |       0 |    0 |   2528 |      0 |      0 |    0 |            0 |
|         genblk6[0].sync_irq_req                                        |                                                                flop_ccf_44 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk6[0].sync_irq_req)                                    |                                                                flop_ccf_44 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_266 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_267 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk6[10].sync_irq_req                                       |                                                                flop_ccf_45 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk6[10].sync_irq_req)                                   |                                                                flop_ccf_45 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_262 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_263 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk6[11].sync_irq_req                                       |                                                                flop_ccf_46 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk6[11].sync_irq_req)                                   |                                                                flop_ccf_46 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_258 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_259 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk6[12].sync_irq_req                                       |                                                                flop_ccf_47 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk6[12].sync_irq_req)                                   |                                                                flop_ccf_47 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_254 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_255 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk6[13].sync_irq_req                                       |                                                                flop_ccf_48 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk6[13].sync_irq_req)                                   |                                                                flop_ccf_48 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_250 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_251 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk6[14].sync_irq_req                                       |                                                                flop_ccf_49 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk6[14].sync_irq_req)                                   |                                                                flop_ccf_49 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_246 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_247 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk6[15].sync_irq_req                                       |                                                                flop_ccf_50 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk6[15].sync_irq_req)                                   |                                                                flop_ccf_50 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_242 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_243 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk6[1].sync_irq_req                                        |                                                                flop_ccf_51 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk6[1].sync_irq_req)                                    |                                                                flop_ccf_51 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_238 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_239 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk6[2].sync_irq_req                                        |                                                                flop_ccf_52 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk6[2].sync_irq_req)                                    |                                                                flop_ccf_52 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_234 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_235 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk6[3].sync_irq_req                                        |                                                                flop_ccf_53 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk6[3].sync_irq_req)                                    |                                                                flop_ccf_53 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_230 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_231 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk6[4].sync_irq_req                                        |                                                                flop_ccf_54 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk6[4].sync_irq_req)                                    |                                                                flop_ccf_54 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_226 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_227 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk6[5].sync_irq_req                                        |                                                                flop_ccf_55 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk6[5].sync_irq_req)                                    |                                                                flop_ccf_55 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_222 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_223 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk6[6].sync_irq_req                                        |                                                                flop_ccf_56 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk6[6].sync_irq_req)                                    |                                                                flop_ccf_56 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_218 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_219 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk6[7].sync_irq_req                                        |                                                                flop_ccf_57 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk6[7].sync_irq_req)                                    |                                                                flop_ccf_57 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_214 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_215 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk6[8].sync_irq_req                                        |                                                                flop_ccf_58 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk6[8].sync_irq_req)                                    |                                                                flop_ccf_58 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_210 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_211 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk6[9].sync_irq_req                                        |                                                                flop_ccf_59 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk6[9].sync_irq_req)                                    |                                                                flop_ccf_59 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_206 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_207 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk8[0].sync_irq_ack                                        |                                                                flop_ccf_60 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk8[0].sync_irq_ack)                                    |                                                                flop_ccf_60 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_202 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_203 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk8[10].sync_irq_ack                                       |                                                                flop_ccf_61 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk8[10].sync_irq_ack)                                   |                                                                flop_ccf_61 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_198 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_199 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk8[11].sync_irq_ack                                       |                                                                flop_ccf_62 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk8[11].sync_irq_ack)                                   |                                                                flop_ccf_62 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_194 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_195 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk8[12].sync_irq_ack                                       |                                                                flop_ccf_63 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk8[12].sync_irq_ack)                                   |                                                                flop_ccf_63 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_190 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_191 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk8[13].sync_irq_ack                                       |                                                                flop_ccf_64 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk8[13].sync_irq_ack)                                   |                                                                flop_ccf_64 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_186 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_187 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk8[14].sync_irq_ack                                       |                                                                flop_ccf_65 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk8[14].sync_irq_ack)                                   |                                                                flop_ccf_65 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_182 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_183 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk8[15].sync_irq_ack                                       |                                                                flop_ccf_66 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk8[15].sync_irq_ack)                                   |                                                                flop_ccf_66 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_178 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_179 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk8[1].sync_irq_ack                                        |                                                                flop_ccf_67 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk8[1].sync_irq_ack)                                    |                                                                flop_ccf_67 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_174 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_175 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk8[2].sync_irq_ack                                        |                                                                flop_ccf_68 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk8[2].sync_irq_ack)                                    |                                                                flop_ccf_68 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_170 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_171 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk8[3].sync_irq_ack                                        |                                                                flop_ccf_69 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk8[3].sync_irq_ack)                                    |                                                                flop_ccf_69 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_166 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_167 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk8[4].sync_irq_ack                                        |                                                                flop_ccf_70 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk8[4].sync_irq_ack)                                    |                                                                flop_ccf_70 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_162 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_163 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk8[5].sync_irq_ack                                        |                                                                flop_ccf_71 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk8[5].sync_irq_ack)                                    |                                                                flop_ccf_71 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_158 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_159 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk8[6].sync_irq_ack                                        |                                                                flop_ccf_72 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk8[6].sync_irq_ack)                                    |                                                                flop_ccf_72 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_154 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_155 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk8[7].sync_irq_ack                                        |                                                                flop_ccf_73 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk8[7].sync_irq_ack)                                    |                                                                flop_ccf_73 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_150 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_151 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk8[8].sync_irq_ack                                        |                                                                flop_ccf_74 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk8[8].sync_irq_ack)                                    |                                                                flop_ccf_74 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_146 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_147 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         genblk8[9].sync_irq_ack                                        |                                                                flop_ccf_75 | Reconfigurable |            - |         11 |          9 |       2 |    0 |     18 |      0 |      0 |    0 |            0 |
|           (genblk8[9].sync_irq_ack)                                    |                                                                flop_ccf_75 | Reconfigurable |            - |          3 |          1 |       2 |    0 |      2 |      0 |      0 |    0 |            0 |
|           CCF_CTL                                                      |                                                                ccf_ctl_142 | Reconfigurable |            - |          8 |          8 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|           sync_wr_rst                                                  |                                                                   sync_143 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         sync_a0_cfg_isol_deassert_rdy                                  |                                                                    sync_76 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         sync_a0_cfg_pr_isol                                            |                                                                    sync_77 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         sync_aurora_stat                                               |                                                             stat_intf_sync | Reconfigurable |            - |         50 |         18 |      32 |    0 |     69 |      0 |      0 |    0 |            0 |
|           sync_addr_wdata                                              |                                               flop_ccf__parameterized2_132 | Reconfigurable |            - |         17 |          9 |       8 |    0 |     19 |      0 |      0 |    0 |            0 |
|           sync_rdata                                                   |                                               flop_ccf__parameterized0_133 | Reconfigurable |            - |         33 |          9 |      24 |    0 |     50 |      0 |      0 |    0 |            0 |
|         sync_cl_intf_rst                                               |                                                                    sync_78 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         sync_cl_rst                                                    |                                                                    sync_79 | Reconfigurable |            - |          3 |          3 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         sync_ctl0                                                      |                                                       sync__parameterized1 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |            0 |
|         sync_ddr_is_ready                                              |                                                                    sync_80 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         sync_ddr_stat0                                                 |                                                          stat_intf_sync_81 | Reconfigurable |            - |         68 |         20 |      48 |    0 |    110 |      0 |      0 |    0 |            0 |
|           (sync_ddr_stat0)                                             |                                                          stat_intf_sync_81 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           sync_addr_wdata                                              |                                               flop_ccf__parameterized2_122 | Reconfigurable |            - |         35 |         11 |      24 |    0 |     59 |      0 |      0 |    0 |            0 |
|           sync_rdata                                                   |                                               flop_ccf__parameterized0_123 | Reconfigurable |            - |         33 |          9 |      24 |    0 |     50 |      0 |      0 |    0 |            0 |
|         sync_ddr_stat1                                                 |                                                          stat_intf_sync_82 | Reconfigurable |            - |         68 |         20 |      48 |    0 |    110 |      0 |      0 |    0 |            0 |
|           (sync_ddr_stat1)                                             |                                                          stat_intf_sync_82 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           sync_addr_wdata                                              |                                               flop_ccf__parameterized2_112 | Reconfigurable |            - |         35 |         11 |      24 |    0 |     59 |      0 |      0 |    0 |            0 |
|           sync_rdata                                                   |                                               flop_ccf__parameterized0_113 | Reconfigurable |            - |         33 |          9 |      24 |    0 |     50 |      0 |      0 |    0 |            0 |
|         sync_ddr_stat2                                                 |                                                          stat_intf_sync_83 | Reconfigurable |            - |         68 |         20 |      48 |    0 |    110 |      0 |      0 |    0 |            0 |
|           (sync_ddr_stat2)                                             |                                                          stat_intf_sync_83 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|           sync_addr_wdata                                              |                                               flop_ccf__parameterized2_102 | Reconfigurable |            - |         35 |         11 |      24 |    0 |     59 |      0 |      0 |    0 |            0 |
|           sync_rdata                                                   |                                               flop_ccf__parameterized0_103 | Reconfigurable |            - |         33 |          9 |      24 |    0 |     50 |      0 |      0 |    0 |            0 |
|         sync_ddr_stat_int0                                             |                                                       sync__parameterized4 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|         sync_ddr_stat_int1                                             |                                                    sync__parameterized4_84 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|         sync_ddr_stat_int2                                             |                                                    sync__parameterized4_85 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|         sync_flr_assert                                                |                                                                    sync_86 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         sync_flr_done                                                  |                                                                    sync_87 | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         sync_full                                                      |                                                       sync__parameterized0 | Reconfigurable |            - |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|         sync_glcount0                                                  |                                                       sync__parameterized5 | Reconfigurable |            - |         64 |         64 |       0 |    0 |    128 |      0 |      0 |    0 |            0 |
|         sync_glcount1                                                  |                                                    sync__parameterized5_88 | Reconfigurable |            - |         64 |         64 |       0 |    0 |    128 |      0 |      0 |    0 |            0 |
|         sync_hmc_stat                                                  |                                                          stat_intf_sync_89 | Reconfigurable |            - |         50 |         18 |      32 |    0 |     69 |      0 |      0 |    0 |            0 |
|           sync_addr_wdata                                              |                                                   flop_ccf__parameterized2 | Reconfigurable |            - |         17 |          9 |       8 |    0 |     19 |      0 |      0 |    0 |            0 |
|           sync_rdata                                                   |                                                flop_ccf__parameterized0_94 | Reconfigurable |            - |         33 |          9 |      24 |    0 |     50 |      0 |      0 |    0 |            0 |
|         sync_id0                                                       |                                                    sync__parameterized1_90 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |            0 |
|         sync_id1                                                       |                                                    sync__parameterized1_91 | Reconfigurable |            - |          1 |          1 |       0 |    0 |     64 |      0 |      0 |    0 |            0 |
|         sync_status0                                                   |                                                    sync__parameterized1_92 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |            0 |
|         sync_status1                                                   |                                                    sync__parameterized1_93 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |            0 |
|       SH_SDA_DEBUG_BRIDGE                                              |                                                        sh_sda_debug_bridge | Reconfigurable |            - |        321 |        289 |      32 |    0 |    602 |      0 |      0 |    0 |            0 |
|         inst                                                           |                                                                    bd_6f36 | Reconfigurable |            - |        321 |        289 |      32 |    0 |    602 |      0 |      0 |    0 |            0 |
|           lut_buffer                                                   |                                                       bd_6f36_lut_buffer_0 | Reconfigurable |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|           xsdbm                                                        |                                                                   xsdbm_CV | Reconfigurable |            - |        320 |        288 |      32 |    0 |    602 |      0 |      0 |    0 |            0 |
|       SYNC_XTRA_RST_CLKS_AXL                                           |                                                                       sync | Reconfigurable |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|       dma_inst                                                         |                                                                     xdma_1 | Reconfigurable |            - |      63342 |      58512 |    4826 |    4 |  62527 |    122 |      1 |    0 |            0 |
|         inst                                                           |                                                            xdma_1_core_top | Reconfigurable |            - |      63342 |      58512 |    4826 |    4 |  62527 |    122 |      1 |    0 |            0 |
|           (inst)                                                       |                                                            xdma_1_core_top | Reconfigurable |            - |          3 |          3 |       0 |    0 |    167 |      0 |      0 |    0 |            0 |
|           axis_register_slice_chain_gen[0].axis_register_slice_cc_inst |                                                     axis_register_slice_cc | Reconfigurable |            - |        315 |        315 |       0 |    0 |   1193 |      0 |      0 |    0 |            0 |
|           axis_register_slice_chain_gen[0].axis_register_slice_cq_inst |                                                     axis_register_slice_cq | Reconfigurable |            - |        276 |        276 |       0 |    0 |   1055 |      0 |      0 |    0 |            0 |
|           axis_register_slice_chain_gen[0].axis_register_slice_rc_inst |                                       axis_register_slice_rc__sblockDup__1 | Reconfigurable |            - |        343 |        343 |       0 |    0 |   1351 |      0 |      0 |    0 |            0 |
|           axis_register_slice_chain_gen[0].axis_register_slice_rq_inst |                                       axis_register_slice_rq__sblockDup__1 | Reconfigurable |            - |        317 |        317 |       0 |    0 |   1237 |      0 |      0 |    0 |            0 |
|           dma_top                                                      |                                                        xdma_v3_0_2_dma_top | Reconfigurable |            - |      62088 |      57258 |    4826 |    4 |  57524 |    122 |      1 |    0 |            0 |
|       kernel_clks_i                                                    |                                                                kernel_clks | Reconfigurable |            - |       4224 |       4224 |       0 |    0 |   6058 |      0 |      0 |    0 |            0 |
|         axi_gpio_0                                                     |                                                   kernel_clks_axi_gpio_0_0 | Reconfigurable |            - |         33 |         33 |       0 |    0 |     50 |      0 |      0 |    0 |            0 |
|           U0                                                           |                                                                   axi_gpio | Reconfigurable |            - |         33 |         33 |       0 |    0 |     50 |      0 |      0 |    0 |            0 |
|         axi_interconnect_0                                             |                                           kernel_clks_axi_interconnect_0_0 | Reconfigurable |            - |        516 |        516 |       0 |    0 |   1529 |      0 |      0 |    0 |            0 |
|           m00_couplers                                                 |                                                   m00_couplers_imp_1LQFOUI | Reconfigurable |            - |         68 |         68 |       0 |    0 |    357 |      0 |      0 |    0 |            0 |
|           m01_couplers                                                 |                                                    m01_couplers_imp_M561HW | Reconfigurable |            - |         69 |         69 |       0 |    0 |    355 |      0 |      0 |    0 |            0 |
|           m02_couplers                                                 |                                                    m02_couplers_imp_ENJ3SN | Reconfigurable |            - |         58 |         58 |       0 |    0 |    148 |      0 |      0 |    0 |            0 |
|           m03_couplers                                                 |                                                   m03_couplers_imp_1BGHDNT | Reconfigurable |            - |         69 |         69 |       0 |    0 |    175 |      0 |      0 |    0 |            0 |
|           m04_couplers                                                 |                                                   m04_couplers_imp_1I327G1 | Reconfigurable |            - |         54 |         54 |       0 |    0 |    254 |      0 |      0 |    0 |            0 |
|           s00_couplers                                                 |                                                    s00_couplers_imp_GO66JE | Reconfigurable |            - |         15 |         15 |       0 |    0 |    124 |      0 |      0 |    0 |            0 |
|           xbar                                                         |                                                         kernel_clks_xbar_0 | Reconfigurable |            - |        183 |        183 |       0 |    0 |    116 |      0 |      0 |    0 |            0 |
|         clkwiz_kernel_clk0                                             |                                           kernel_clks_clkwiz_kernel_clk0_0 | Reconfigurable |            - |       1225 |       1225 |       0 |    0 |   1493 |      0 |      0 |    0 |            0 |
|           inst                                                         |                            kernel_clks_clkwiz_kernel_clk0_0_axi_clk_config | Reconfigurable |            - |       1225 |       1225 |       0 |    0 |   1493 |      0 |      0 |    0 |            0 |
|         clkwiz_kernel_clk1                                             |                                           kernel_clks_clkwiz_kernel_clk1_0 | Reconfigurable |            - |       1226 |       1226 |       0 |    0 |   1493 |      0 |      0 |    0 |            0 |
|           inst                                                         |                            kernel_clks_clkwiz_kernel_clk1_0_axi_clk_config | Reconfigurable |            - |       1226 |       1226 |       0 |    0 |   1493 |      0 |      0 |    0 |            0 |
|         clkwiz_sys_clk                                                 |                                               kernel_clks_clkwiz_sys_clk_0 | Reconfigurable |            - |       1225 |       1225 |       0 |    0 |   1493 |      0 |      0 |    0 |            0 |
|           inst                                                         |                                kernel_clks_clkwiz_sys_clk_0_axi_clk_config | Reconfigurable |            - |       1225 |       1225 |       0 |    0 |   1493 |      0 |      0 |    0 |            0 |
|     SH_SHIM                                                            |                                                                    sh_shim |         Static |            - |       2041 |       2041 |       0 |    0 |   9130 |      0 |      0 |    0 |            0 |
|       BAR1_CL_AXIL_REG_SLC                                             |                                                axi_register_slice_light_rl |         Static |            - |         15 |         15 |       0 |    0 |    156 |      0 |      0 |    0 |            0 |
|         inst                                                           |           axi_register_slice_v2_1_15_axi_register_slice__parameterized0_46 |         Static |            - |         15 |         15 |       0 |    0 |    156 |      0 |      0 |    0 |            0 |
|           ar.ar_pipe                                                   |          axi_register_slice_v2_1_15_axic_register_slice__parameterized3_47 |         Static |            - |          3 |          3 |       0 |    0 |     36 |      0 |      0 |    0 |            0 |
|           aw.aw_pipe                                                   |          axi_register_slice_v2_1_15_axic_register_slice__parameterized3_48 |         Static |            - |          3 |          3 |       0 |    0 |     36 |      0 |      0 |    0 |            0 |
|           b.b_pipe                                                     |          axi_register_slice_v2_1_15_axic_register_slice__parameterized5_49 |         Static |            - |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|           r.r_pipe                                                     |          axi_register_slice_v2_1_15_axic_register_slice__parameterized6_50 |         Static |            - |          3 |          3 |       0 |    0 |     38 |      0 |      0 |    0 |            0 |
|           w.w_pipe                                                     |          axi_register_slice_v2_1_15_axic_register_slice__parameterized4_51 |         Static |            - |          3 |          3 |       0 |    0 |     40 |      0 |      0 |    0 |            0 |
|       DDR_C_AXI_REG_SLC                                                |                                                         axi_register_slice |         Static |            - |        673 |        673 |       0 |    0 |   2644 |      0 |      0 |    0 |            0 |
|         inst                                                           |                           axi_register_slice_v2_1_15_axi_register_slice_40 |         Static |            - |        673 |        673 |       0 |    0 |   2644 |      0 |      0 |    0 |            0 |
|           ar.ar_pipe                                                   |                          axi_register_slice_v2_1_15_axic_register_slice_41 |         Static |            - |         50 |         50 |       0 |    0 |    190 |      0 |      0 |    0 |            0 |
|           aw.aw_pipe                                                   |                          axi_register_slice_v2_1_15_axic_register_slice_42 |         Static |            - |         50 |         50 |       0 |    0 |    190 |      0 |      0 |    0 |            0 |
|           b.b_pipe                                                     |          axi_register_slice_v2_1_15_axic_register_slice__parameterized1_43 |         Static |            - |         12 |         12 |       0 |    0 |     40 |      0 |      0 |    0 |            0 |
|           r.r_pipe                                                     |          axi_register_slice_v2_1_15_axic_register_slice__parameterized2_44 |         Static |            - |        269 |        269 |       0 |    0 |   1066 |      0 |      0 |    0 |            0 |
|           w.w_pipe                                                     |          axi_register_slice_v2_1_15_axic_register_slice__parameterized0_45 |         Static |            - |        292 |        292 |       0 |    0 |   1158 |      0 |      0 |    0 |            0 |
|       DMA_PCIS_AXI_REG_SLC                                             |                                                       axi_register_slice_0 |         Static |            - |        651 |        651 |       0 |    0 |   2556 |      0 |      0 |    0 |            0 |
|         inst                                                           |                           axi_register_slice_v2_1_15_axi_register_slice_34 |         Static |            - |        651 |        651 |       0 |    0 |   2556 |      0 |      0 |    0 |            0 |
|           ar.ar_pipe                                                   |                          axi_register_slice_v2_1_15_axic_register_slice_35 |         Static |            - |         44 |         44 |       0 |    0 |    166 |      0 |      0 |    0 |            0 |
|           aw.aw_pipe                                                   |                          axi_register_slice_v2_1_15_axic_register_slice_36 |         Static |            - |         44 |         44 |       0 |    0 |    166 |      0 |      0 |    0 |            0 |
|           b.b_pipe                                                     |          axi_register_slice_v2_1_15_axic_register_slice__parameterized1_37 |         Static |            - |          7 |          7 |       0 |    0 |     20 |      0 |      0 |    0 |            0 |
|           r.r_pipe                                                     |          axi_register_slice_v2_1_15_axic_register_slice__parameterized2_38 |         Static |            - |        264 |        264 |       0 |    0 |   1046 |      0 |      0 |    0 |            0 |
|           w.w_pipe                                                     |          axi_register_slice_v2_1_15_axic_register_slice__parameterized0_39 |         Static |            - |        292 |        292 |       0 |    0 |   1158 |      0 |      0 |    0 |            0 |
|       OCL_CL_AXIL_REG_SLC                                              |                                              axi_register_slice_light_rl_1 |         Static |            - |         15 |         15 |       0 |    0 |    156 |      0 |      0 |    0 |            0 |
|         inst                                                           |           axi_register_slice_v2_1_15_axi_register_slice__parameterized0_28 |         Static |            - |         15 |         15 |       0 |    0 |    156 |      0 |      0 |    0 |            0 |
|           ar.ar_pipe                                                   |          axi_register_slice_v2_1_15_axic_register_slice__parameterized3_29 |         Static |            - |          3 |          3 |       0 |    0 |     36 |      0 |      0 |    0 |            0 |
|           aw.aw_pipe                                                   |          axi_register_slice_v2_1_15_axic_register_slice__parameterized3_30 |         Static |            - |          3 |          3 |       0 |    0 |     36 |      0 |      0 |    0 |            0 |
|           b.b_pipe                                                     |          axi_register_slice_v2_1_15_axic_register_slice__parameterized5_31 |         Static |            - |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|           r.r_pipe                                                     |          axi_register_slice_v2_1_15_axic_register_slice__parameterized6_32 |         Static |            - |          3 |          3 |       0 |    0 |     38 |      0 |      0 |    0 |            0 |
|           w.w_pipe                                                     |          axi_register_slice_v2_1_15_axic_register_slice__parameterized4_33 |         Static |            - |          3 |          3 |       0 |    0 |     40 |      0 |      0 |    0 |            0 |
|       PCIM_AXI_REG_SLC                                                 |                                                       axi_register_slice_2 |         Static |            - |        672 |        672 |       0 |    0 |   2636 |      0 |      0 |    0 |            0 |
|         (PCIM_AXI_REG_SLC)                                             |                                                       axi_register_slice_2 |         Static |            - |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|         inst                                                           |                              axi_register_slice_v2_1_15_axi_register_slice |         Static |            - |        671 |        671 |       0 |    0 |   2636 |      0 |      0 |    0 |            0 |
|           ar.ar_pipe                                                   |                             axi_register_slice_v2_1_15_axic_register_slice |         Static |            - |         49 |         49 |       0 |    0 |    186 |      0 |      0 |    0 |            0 |
|           aw.aw_pipe                                                   |                          axi_register_slice_v2_1_15_axic_register_slice_27 |         Static |            - |         49 |         49 |       0 |    0 |    186 |      0 |      0 |    0 |            0 |
|           b.b_pipe                                                     |             axi_register_slice_v2_1_15_axic_register_slice__parameterized1 |         Static |            - |         12 |         12 |       0 |    0 |     40 |      0 |      0 |    0 |            0 |
|           r.r_pipe                                                     |             axi_register_slice_v2_1_15_axic_register_slice__parameterized2 |         Static |            - |        269 |        269 |       0 |    0 |   1066 |      0 |      0 |    0 |            0 |
|           w.w_pipe                                                     |             axi_register_slice_v2_1_15_axic_register_slice__parameterized0 |         Static |            - |        292 |        292 |       0 |    0 |   1158 |      0 |      0 |    0 |            0 |
|       PIPE_AURORA_CHANNEL_UP                                           |                                                   lib_pipe__parameterized7 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|       PIPE_CL_SH_AURORA_STAT                                           |                                                   lib_pipe__parameterized5 |         Static |            - |          0 |          0 |       0 |    0 |     41 |      0 |      0 |    0 |            0 |
|       PIPE_CL_SH_DDR_STAT0                                             |                                                 lib_pipe__parameterized5_3 |         Static |            - |          0 |          0 |       0 |    0 |     41 |      0 |      0 |    0 |            0 |
|       PIPE_CL_SH_DDR_STAT1                                             |                                                 lib_pipe__parameterized5_4 |         Static |            - |          0 |          0 |       0 |    0 |     41 |      0 |      0 |    0 |            0 |
|       PIPE_CL_SH_DDR_STAT2                                             |                                                 lib_pipe__parameterized5_5 |         Static |            - |          0 |          0 |       0 |    0 |     41 |      0 |      0 |    0 |            0 |
|       PIPE_CL_SH_HMC_STAT                                              |                                                 lib_pipe__parameterized5_6 |         Static |            - |          0 |          0 |       0 |    0 |     41 |      0 |      0 |    0 |            0 |
|       PIPE_CTL0                                                        |                                                   lib_pipe__parameterized1 |         Static |            - |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|       PIPE_CTL1                                                        |                                                 lib_pipe__parameterized1_7 |         Static |            - |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|       PIPE_DDR_C_READY                                                 |                                                                   lib_pipe |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|       PIPE_FLR                                                         |                                                   lib_pipe__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|       PIPE_FULL                                                        |                                                 lib_pipe__parameterized0_8 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|       PIPE_GLCOUNT0                                                    |                                                   lib_pipe__parameterized8 |         Static |            - |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |            0 |
|       PIPE_GLCOUNT1                                                    |                                                 lib_pipe__parameterized8_9 |         Static |            - |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |            0 |
|       PIPE_HMC_IIC                                                     |                                                   lib_pipe__parameterized6 |         Static |            - |          0 |          0 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|       PIPE_ID0                                                         |                                                lib_pipe__parameterized1_10 |         Static |            - |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|       PIPE_ID1                                                         |                                                lib_pipe__parameterized1_11 |         Static |            - |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|       PIPE_IRQ_REQ_ACK                                                 |                                                lib_pipe__parameterized1_12 |         Static |            - |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|       PIPE_KERNEL_RST_N                                                |                                                                lib_pipe_13 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|       PIPE_MAX_PAYLOAD                                                 |                                                lib_pipe__parameterized0_14 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|       PIPE_MAX_READ_REQ                                                |                                                   lib_pipe__parameterized3 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|       PIPE_PWR_STATE                                                   |                                                lib_pipe__parameterized0_15 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|       PIPE_RST_DIMM_N                                                  |                                                lib_pipe__parameterized3_16 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|       PIPE_RST_OUT_N                                                   |                                                                lib_pipe_17 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|       PIPE_SH_CL_AURORA_STAT                                           |                                                   lib_pipe__parameterized4 |         Static |            - |          0 |          0 |       0 |    0 |     42 |      0 |      0 |    0 |            0 |
|       PIPE_SH_CL_DDR_STAT0                                             |                                                lib_pipe__parameterized4_18 |         Static |            - |          0 |          0 |       0 |    0 |     42 |      0 |      0 |    0 |            0 |
|       PIPE_SH_CL_DDR_STAT1                                             |                                                lib_pipe__parameterized4_19 |         Static |            - |          0 |          0 |       0 |    0 |     42 |      0 |      0 |    0 |            0 |
|       PIPE_SH_CL_DDR_STAT2                                             |                                                lib_pipe__parameterized4_20 |         Static |            - |          0 |          0 |       0 |    0 |     42 |      0 |      0 |    0 |            0 |
|       PIPE_SH_CL_HMC_STAT                                              |                                                lib_pipe__parameterized4_21 |         Static |            - |          0 |          0 |       0 |    0 |     42 |      0 |      0 |    0 |            0 |
|       PIPE_STATUS0                                                     |                                                lib_pipe__parameterized1_22 |         Static |            - |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|       PIPE_STATUS1                                                     |                                                lib_pipe__parameterized1_23 |         Static |            - |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|       PIPE_VDIP                                                        |                                                   lib_pipe__parameterized2 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|       PIPE_VLED                                                        |                                                lib_pipe__parameterized2_24 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|       SDA_CL_AXIL_REG_SLC                                              |                                             axi_register_slice_light_rl_25 |         Static |            - |         15 |         15 |       0 |    0 |    156 |      0 |      0 |    0 |            0 |
|         inst                                                           |              axi_register_slice_v2_1_15_axi_register_slice__parameterized0 |         Static |            - |         15 |         15 |       0 |    0 |    156 |      0 |      0 |    0 |            0 |
|           ar.ar_pipe                                                   |             axi_register_slice_v2_1_15_axic_register_slice__parameterized3 |         Static |            - |          3 |          3 |       0 |    0 |     36 |      0 |      0 |    0 |            0 |
|           aw.aw_pipe                                                   |          axi_register_slice_v2_1_15_axic_register_slice__parameterized3_26 |         Static |            - |          3 |          3 |       0 |    0 |     36 |      0 |      0 |    0 |            0 |
|           b.b_pipe                                                     |             axi_register_slice_v2_1_15_axic_register_slice__parameterized5 |         Static |            - |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|           r.r_pipe                                                     |             axi_register_slice_v2_1_15_axic_register_slice__parameterized6 |         Static |            - |          3 |          3 |       0 |    0 |     38 |      0 |      0 |    0 |            0 |
|           w.w_pipe                                                     |             axi_register_slice_v2_1_15_axic_register_slice__parameterized4 |         Static |            - |          3 |          3 |       0 |    0 |     40 |      0 |      0 |    0 |            0 |
|   dbg_hub                                                              |                                                                 dbg_hub_CV |         Static |            - |        151 |        151 |       0 |    0 |    107 |      0 |      0 |    0 |            0 |
|     (dbg_hub)                                                          |                                                                 dbg_hub_CV |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|     inst                                                               |                                               dbg_hub_CVxsdbm_v3_0_0_xsdbm |         Static |            - |        151 |        151 |       0 |    0 |    107 |      0 |      0 |    0 |            0 |
|       (inst)                                                           |                                               dbg_hub_CVxsdbm_v3_0_0_xsdbm |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|       BSCANID.u_xsdbm_id                                               |                                            dbg_hub_CVxsdbm_v3_0_0_xsdbm_id |         Static |            - |        151 |        151 |       0 |    0 |    107 |      0 |      0 |    0 |            0 |
|         (BSCANID.u_xsdbm_id)                                           |                                            dbg_hub_CVxsdbm_v3_0_0_xsdbm_id |         Static |            - |         26 |         26 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|         SWITCH_EXT_BSCAN.bscan_switch                                  |                                        dbg_hub_CVxsdbm_v3_0_0_bscan_switch |         Static |            - |        125 |        125 |       0 |    0 |    107 |      0 |      0 |    0 |            0 |
|   static_sh                                                            |                                                                  static_sh |         Static |            - |      20066 |      19001 |      32 | 1033 |  39400 |     28 |      1 |    0 |            0 |
|     (static_sh)                                                        |                                                                  static_sh |         Static |            - |          0 |          0 |       0 |    0 |     63 |      0 |      0 |    0 |            0 |
|     AXIL_CSD_REG_SLC                                                   |                                                   axi_register_slice_light |         Static |            - |         15 |         15 |       0 |    0 |    116 |      0 |      0 |    0 |            0 |
|       inst                                                             |                              axi_register_slice_v2_1_12_axi_register_slice |         Static |            - |         15 |         15 |       0 |    0 |    116 |      0 |      0 |    0 |            0 |
|         ar_pipe                                                        |                             axi_register_slice_v2_1_12_axic_register_slice |         Static |            - |          3 |          3 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|         aw_pipe                                                        |                         axi_register_slice_v2_1_12_axic_register_slice_158 |         Static |            - |          3 |          3 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|         b_pipe                                                         |             axi_register_slice_v2_1_12_axic_register_slice__parameterized1 |         Static |            - |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|         r_pipe                                                         |             axi_register_slice_v2_1_12_axic_register_slice__parameterized2 |         Static |            - |          3 |          3 |       0 |    0 |     38 |      0 |      0 |    0 |            0 |
|         w_pipe                                                         |             axi_register_slice_v2_1_12_axic_register_slice__parameterized0 |         Static |            - |          3 |          3 |       0 |    0 |     40 |      0 |      0 |    0 |            0 |
|     AXIL_ICAP_REG_SLC                                                  |                                                axi_register_slice_light__1 |         Static |            - |         15 |         15 |       0 |    0 |    110 |      0 |      0 |    0 |            0 |
|       inst                                                             |                          axi_register_slice_v2_1_12_axi_register_slice_159 |         Static |            - |         15 |         15 |       0 |    0 |    110 |      0 |      0 |    0 |            0 |
|         ar_pipe                                                        |                         axi_register_slice_v2_1_12_axic_register_slice_160 |         Static |            - |          3 |          3 |       0 |    0 |     13 |      0 |      0 |    0 |            0 |
|         aw_pipe                                                        |                         axi_register_slice_v2_1_12_axic_register_slice_161 |         Static |            - |          3 |          3 |       0 |    0 |     13 |      0 |      0 |    0 |            0 |
|         b_pipe                                                         |         axi_register_slice_v2_1_12_axic_register_slice__parameterized1_162 |         Static |            - |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|         r_pipe                                                         |         axi_register_slice_v2_1_12_axic_register_slice__parameterized2_163 |         Static |            - |          3 |          3 |       0 |    0 |     38 |      0 |      0 |    0 |            0 |
|         w_pipe                                                         |         axi_register_slice_v2_1_12_axic_register_slice__parameterized0_164 |         Static |            - |          3 |          3 |       0 |    0 |     40 |      0 |      0 |    0 |            0 |
|     ISL_TO                                                             |                                                                     isl_to |         Static |            - |        388 |        388 |       0 |    0 |    175 |      0 |      0 |    0 |            0 |
|     SH_DEBUG_BRIDGE                                                    |                                                            sh_debug_bridge |         Static |            - |        299 |        299 |       0 |    0 |    408 |      0 |      0 |    0 |            0 |
|       inst                                                             |                                                                    bd_6c86 |         Static |            - |        299 |        299 |       0 |    0 |    408 |      0 |      0 |    0 |            0 |
|         axi_jtag                                                       |                                                         bd_6c86_axi_jtag_0 |         Static |            - |        276 |        276 |       0 |    0 |    351 |      0 |      0 |    0 |            0 |
|           (axi_jtag)                                                   |                                                         bd_6c86_axi_jtag_0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|           inst                                                         |                                                   axi_jtag_v1_0_0_axi_jtag |         Static |            - |        276 |        276 |       0 |    0 |    351 |      0 |      0 |    0 |            0 |
|         bsip                                                           |                                                             bd_6c86_bsip_0 |         Static |            - |         23 |         23 |       0 |    0 |     57 |      0 |      0 |    0 |            0 |
|           inst                                                         |                                                           bsip_v1_1_0_bsip |         Static |            - |         23 |         23 |       0 |    0 |     57 |      0 |      0 |    0 |            0 |
|     SH_SIL                                                             |                                                                     sh_sil |         Static |            - |       5089 |       5089 |       0 |    0 |   4538 |      5 |      0 |    0 |            0 |
|       (SH_SIL)                                                         |                                                                     sh_sil |         Static |            - |        577 |        577 |       0 |    0 |   1146 |      0 |      0 |    0 |            0 |
|       CC_FIFO                                                          |                                                                  flop_fifo |         Static |            - |       2318 |       2318 |       0 |    0 |   2376 |      0 |      0 |    0 |            0 |
|       CQ_FIFO                                                          |                                                                ram_fifo_ft |         Static |            - |       1622 |       1622 |       0 |    0 |    644 |      3 |      0 |    0 |            0 |
|         (CQ_FIFO)                                                      |                                                                ram_fifo_ft |         Static |            - |         87 |         87 |       0 |    0 |     13 |      0 |      0 |    0 |            0 |
|         FIFO_RAM                                                       |                                                                  bram_1w1r |         Static |            - |          3 |          3 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|           xpm_memory_sdpram_inst                                       |                                                          xpm_memory_sdpram |         Static |            - |          3 |          3 |       0 |    0 |      0 |      3 |      0 |    0 |            0 |
|         FT_FIFO                                                        |                                                                  ft_fifo_p |         Static |            - |       1532 |       1532 |       0 |    0 |    631 |      0 |      0 |    0 |            0 |
|       MGT_ACC_AXL_ICAP                                                 |                                                                mgt_acc_axl |         Static |            - |        185 |        185 |       0 |    0 |    144 |      0 |      0 |    0 |            0 |
|         (MGT_ACC_AXL_ICAP)                                             |                                                                mgt_acc_axl |         Static |            - |         23 |         23 |       0 |    0 |     41 |      0 |      0 |    0 |            0 |
|         MGT_GEN_AXL                                                    |                                                                mgt_gen_axl |         Static |            - |        162 |        162 |       0 |    0 |    103 |      0 |      0 |    0 |            0 |
|       gen_mbx[0].MGT_MBX                                               |                                                                    mgt_mbx |         Static |            - |        207 |        207 |       0 |    0 |    114 |      1 |      0 |    0 |            0 |
|         (gen_mbx[0].MGT_MBX)                                           |                                                                    mgt_mbx |         Static |            - |        130 |        130 |       0 |    0 |    114 |      0 |      0 |    0 |            0 |
|         MBOX_RAM                                                       |                                                                bram_1rw_89 |         Static |            - |         77 |         77 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|           xpm_memory_spram_inst                                        |                                                        xpm_memory_spram_90 |         Static |            - |         77 |         77 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|       gen_mbx[1].MGT_MBX                                               |                                                                 mgt_mbx_88 |         Static |            - |        181 |        181 |       0 |    0 |    114 |      1 |      0 |    0 |            0 |
|         (gen_mbx[1].MGT_MBX)                                           |                                                                 mgt_mbx_88 |         Static |            - |        110 |        110 |       0 |    0 |    114 |      0 |      0 |    0 |            0 |
|         MBOX_RAM                                                       |                                                                   bram_1rw |         Static |            - |         71 |         71 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|           xpm_memory_spram_inst                                        |                                                           xpm_memory_spram |         Static |            - |         71 |         71 |       0 |    0 |      0 |      1 |      0 |    0 |            0 |
|     SYNC_FROM_SYSMON_DRP                                               |                                                   flop_ccf__parameterized0 |         Static |            - |         23 |          7 |      16 |    0 |     33 |      0 |      0 |    0 |            0 |
|       (SYNC_FROM_SYSMON_DRP)                                           |                                                   flop_ccf__parameterized0 |         Static |            - |         16 |          0 |      16 |    0 |     17 |      0 |      0 |    0 |            0 |
|       CCF_CTL                                                          |                                                                 ccf_ctl_84 |         Static |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|         (CCF_CTL)                                                      |                                                                 ccf_ctl_84 |         Static |            - |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|         sync_read_ptr_wr                                               |                                                    sync__parameterized0_86 |         Static |            - |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|         sync_write_ptr_rd                                              |                                                    sync__parameterized0_87 |         Static |            - |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|       sync_wr_rst                                                      |                                                                    sync_85 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|     SYNC_TO_SYSMON_DRP                                                 |                                                                   flop_ccf |         Static |            - |         23 |          7 |      16 |    0 |     42 |      0 |      0 |    0 |            0 |
|       (SYNC_TO_SYSMON_DRP)                                             |                                                                   flop_ccf |         Static |            - |         16 |          0 |      16 |    0 |     26 |      0 |      0 |    0 |            0 |
|       CCF_CTL                                                          |                                                                    ccf_ctl |         Static |            - |          6 |          6 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|         (CCF_CTL)                                                      |                                                                    ccf_ctl |         Static |            - |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|         sync_read_ptr_wr                                               |                                                       sync__parameterized0 |         Static |            - |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|         sync_write_ptr_rd                                              |                                                    sync__parameterized0_83 |         Static |            - |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|       sync_wr_rst                                                      |                                                                       sync |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|     axis_register_slice_cc_inst                                        |                                                     axis_register_slice_cc |         Static |            - |        303 |        303 |       0 |    0 |   1225 |      0 |      0 |    0 |            0 |
|       inst                                                             |            axis_register_slice_v1_1_11_axis_register_slice__parameterized2 |         Static |            - |        303 |        303 |       0 |    0 |   1225 |      0 |      0 |    0 |            0 |
|         (inst)                                                         |            axis_register_slice_v1_1_11_axis_register_slice__parameterized2 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|         axisc_register_slice_0                                         |           axis_register_slice_v1_1_11_axisc_register_slice__parameterized2 |         Static |            - |        303 |        303 |       0 |    0 |   1224 |      0 |      0 |    0 |            0 |
|     axis_register_slice_cq_inst                                        |                                                     axis_register_slice_cq |         Static |            - |        373 |        373 |       0 |    0 |   1388 |      0 |      0 |    0 |            0 |
|       inst                                                             |                            axis_register_slice_v1_1_11_axis_register_slice |         Static |            - |        373 |        373 |       0 |    0 |   1388 |      0 |      0 |    0 |            0 |
|         (inst)                                                         |                            axis_register_slice_v1_1_11_axis_register_slice |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|         axisc_register_slice_0                                         |                           axis_register_slice_v1_1_11_axisc_register_slice |         Static |            - |        373 |        373 |       0 |    0 |   1387 |      0 |      0 |    0 |            0 |
|     axis_register_slice_rc_inst                                        |                                                     axis_register_slice_rc |         Static |            - |        351 |        351 |       0 |    0 |   1353 |      0 |      0 |    0 |            0 |
|       inst                                                             |            axis_register_slice_v1_1_11_axis_register_slice__parameterized0 |         Static |            - |        351 |        351 |       0 |    0 |   1353 |      0 |      0 |    0 |            0 |
|         (inst)                                                         |            axis_register_slice_v1_1_11_axis_register_slice__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|         axisc_register_slice_0                                         |           axis_register_slice_v1_1_11_axisc_register_slice__parameterized0 |         Static |            - |        351 |        351 |       0 |    0 |   1352 |      0 |      0 |    0 |            0 |
|     axis_register_slice_rq_inst                                        |                                                     axis_register_slice_rq |         Static |            - |        328 |        328 |       0 |    0 |   1337 |      0 |      0 |    0 |            0 |
|       inst                                                             |            axis_register_slice_v1_1_11_axis_register_slice__parameterized1 |         Static |            - |        328 |        328 |       0 |    0 |   1337 |      0 |      0 |    0 |            0 |
|         (inst)                                                         |            axis_register_slice_v1_1_11_axis_register_slice__parameterized1 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|         axisc_register_slice_0                                         |           axis_register_slice_v1_1_11_axisc_register_slice__parameterized1 |         Static |            - |        328 |        328 |       0 |    0 |   1336 |      0 |      0 |    0 |            0 |
|     chain_cfg_config_space_enable                                      |                                              xdma_ff_chain__parameterized1 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_cfg_current_speed                                            |                                                              xdma_ff_chain |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|     chain_cfg_ds_bus_number                                            |                                              xdma_ff_chain__parameterized3 |         Static |            - |          0 |          0 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|     chain_cfg_ds_device_number                                         |                                              xdma_ff_chain__parameterized5 |         Static |            - |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|     chain_cfg_ds_port_number                                           |                                            xdma_ff_chain__parameterized3_0 |         Static |            - |          0 |          0 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|     chain_cfg_dsn                                                      |                                              xdma_ff_chain__parameterized6 |         Static |            - |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |            0 |
|     chain_cfg_err_cor_out                                              |                                            xdma_ff_chain__parameterized1_1 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_cfg_err_fatal_out                                            |                                            xdma_ff_chain__parameterized1_2 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_cfg_err_nonfatal_out                                         |                                            xdma_ff_chain__parameterized1_3 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_cfg_err_uncor_in                                             |                                            xdma_ff_chain__parameterized1_4 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_cfg_ext_function_number                                      |                                            xdma_ff_chain__parameterized3_5 |         Static |            - |          0 |          0 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|     chain_cfg_ext_read_data                                            |                                              xdma_ff_chain__parameterized8 |         Static |            - |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|     chain_cfg_ext_read_data_valid                                      |                                            xdma_ff_chain__parameterized1_6 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_cfg_ext_read_received                                        |                                            xdma_ff_chain__parameterized1_7 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_cfg_ext_register_number                                      |                                              xdma_ff_chain__parameterized9 |         Static |            - |          3 |          3 |       0 |    0 |     10 |      0 |      0 |    0 |            0 |
|     chain_cfg_ext_write_byte_enable                                    |                                              xdma_ff_chain__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|     chain_cfg_ext_write_data                                           |                                            xdma_ff_chain__parameterized8_8 |         Static |            - |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|     chain_cfg_ext_write_received                                       |                                            xdma_ff_chain__parameterized1_9 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_cfg_fc_nph                                                   |                                           xdma_ff_chain__parameterized3_10 |         Static |            - |          0 |          0 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|     chain_cfg_fc_sel                                                   |                                              xdma_ff_chain__parameterized4 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|     chain_cfg_flr_done                                                 |                                           xdma_ff_chain__parameterized0_11 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|     chain_cfg_flr_in_process                                           |                                           xdma_ff_chain__parameterized0_12 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|     chain_cfg_function_status                                          |                                              xdma_ff_chain__parameterized7 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|     chain_cfg_hot_reset_out                                            |                                           xdma_ff_chain__parameterized1_13 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_cfg_interrupt_int                                            |                                           xdma_ff_chain__parameterized0_14 |         Static |            - |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|     chain_cfg_interrupt_msi_fail                                       |                                           xdma_ff_chain__parameterized1_15 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_cfg_interrupt_msi_sent                                       |                                           xdma_ff_chain__parameterized1_16 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_cfg_interrupt_msix_address                                   |                                           xdma_ff_chain__parameterized6_17 |         Static |            - |          0 |          0 |       0 |    0 |     64 |      0 |      0 |    0 |            0 |
|     chain_cfg_interrupt_msix_data                                      |                                           xdma_ff_chain__parameterized8_18 |         Static |            - |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|     chain_cfg_interrupt_msix_enable                                    |                                           xdma_ff_chain__parameterized0_19 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|     chain_cfg_interrupt_msix_int                                       |                                           xdma_ff_chain__parameterized1_20 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_cfg_interrupt_msix_mask                                      |                                           xdma_ff_chain__parameterized0_21 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|     chain_cfg_interrupt_pending                                        |                                           xdma_ff_chain__parameterized0_22 |         Static |            - |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|     chain_cfg_interrupt_sent                                           |                                           xdma_ff_chain__parameterized1_23 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_cfg_local_error_out                                          |                                           xdma_ff_chain__parameterized5_24 |         Static |            - |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|     chain_cfg_local_error_valid                                        |                                           xdma_ff_chain__parameterized1_25 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_cfg_ltssm_state                                              |                                              xdma_ff_chain__parameterized2 |         Static |            - |          0 |          0 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|     chain_cfg_max_payload                                              |                                                           xdma_ff_chain_26 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|     chain_cfg_max_read_req                                             |                                           xdma_ff_chain__parameterized4_27 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|     chain_cfg_mgmt_addr                                                |                                           xdma_ff_chain__parameterized9_28 |         Static |            - |          0 |          0 |       0 |    0 |     10 |      0 |      0 |    0 |            0 |
|     chain_cfg_mgmt_byte_enable                                         |                                           xdma_ff_chain__parameterized0_29 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|     chain_cfg_mgmt_function_number                                     |                                           xdma_ff_chain__parameterized3_30 |         Static |            - |          0 |          0 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|     chain_cfg_mgmt_read                                                |                                           xdma_ff_chain__parameterized1_31 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_cfg_mgmt_read_data                                           |                                           xdma_ff_chain__parameterized8_32 |         Static |            - |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|     chain_cfg_mgmt_read_write_done                                     |                                           xdma_ff_chain__parameterized1_33 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_cfg_mgmt_write                                               |                                           xdma_ff_chain__parameterized1_34 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_cfg_mgmt_write_data                                          |                                           xdma_ff_chain__parameterized8_35 |         Static |            - |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|     chain_cfg_msg_received                                             |                                           xdma_ff_chain__parameterized1_36 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_cfg_msg_received_data                                        |                                           xdma_ff_chain__parameterized3_37 |         Static |            - |          0 |          0 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|     chain_cfg_msg_received_type                                        |                                           xdma_ff_chain__parameterized5_38 |         Static |            - |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|     chain_cfg_negotiated_width                                         |                                           xdma_ff_chain__parameterized4_39 |         Static |            - |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |            0 |
|     chain_cfg_phy_link_down                                            |                                           xdma_ff_chain__parameterized1_40 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_cfg_phy_link_status                                          |                                                           xdma_ff_chain_41 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|     chain_domu_mgt_flr_enable                                          |                                           xdma_ff_chain__parameterized1_42 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_drp_addr                                                     |                                           xdma_ff_chain__parameterized9_43 |         Static |            - |          0 |          0 |       0 |    0 |     10 |      0 |      0 |    0 |            0 |
|     chain_drp_di                                                       |                                           xdma_ff_chain__parameterized7_44 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|     chain_drp_do                                                       |                                           xdma_ff_chain__parameterized7_45 |         Static |            - |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|     chain_drp_en                                                       |                                           xdma_ff_chain__parameterized1_46 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_drp_rdy                                                      |                                           xdma_ff_chain__parameterized1_47 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_drp_we                                                       |                                           xdma_ff_chain__parameterized1_48 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_isl_gate_cq                                                  |                                           xdma_ff_chain__parameterized1_49 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_mgt_sil_addr                                                 |                                           xdma_ff_chain__parameterized3_50 |         Static |            - |        140 |        140 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|     chain_mgt_sil_clr_domu_flr                                         |                                           xdma_ff_chain__parameterized1_51 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_mgt_sil_clr_domu_mgt_flr                                     |                                           xdma_ff_chain__parameterized1_52 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_mgt_sil_mbx_addr                                             |                                           xdma_ff_chain__parameterized5_53 |         Static |            - |         35 |         35 |       0 |    0 |      5 |      0 |      0 |    0 |            0 |
|     chain_mgt_sil_mbx_clr_rx_event                                     |                                                           xdma_ff_chain_54 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|     chain_mgt_sil_mbx_clr_tx_event                                     |                                                           xdma_ff_chain_55 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|     chain_mgt_sil_mbx_rd                                               |                                                           xdma_ff_chain_56 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|     chain_mgt_sil_mbx_wdata                                            |                                           xdma_ff_chain__parameterized8_57 |         Static |            - |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|     chain_mgt_sil_mbx_wr                                               |                                                           xdma_ff_chain_58 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|     chain_mgt_sil_rd                                                   |                                           xdma_ff_chain__parameterized1_59 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_mgt_sil_wdata                                                |                                           xdma_ff_chain__parameterized8_60 |         Static |            - |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|     chain_mgt_sil_wr                                                   |                                           xdma_ff_chain__parameterized1_61 |         Static |            - |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_mstr_xdma_busy                                               |                                           xdma_ff_chain__parameterized1_62 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_np_actual_credits                                            |                                           xdma_ff_chain__parameterized3_63 |         Static |            - |          0 |          0 |       0 |    0 |      8 |      0 |      0 |    0 |            0 |
|     chain_pcie_cq_np_req                                               |                                                           xdma_ff_chain_64 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_pcie_cq_np_req_count                                         |                                           xdma_ff_chain__parameterized2_65 |         Static |            - |          0 |          0 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|     chain_pcie_rq_seq_num0                                             |                                           xdma_ff_chain__parameterized2_66 |         Static |            - |          0 |          0 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|     chain_pcie_rq_seq_num1                                             |                                           xdma_ff_chain__parameterized2_67 |         Static |            - |          0 |          0 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|     chain_pcie_rq_seq_num_vld0                                         |                                           xdma_ff_chain__parameterized1_68 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_pcie_rq_seq_num_vld1                                         |                                           xdma_ff_chain__parameterized1_69 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_pcie_tfc_npd_av                                              |                                           xdma_ff_chain__parameterized0_70 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|     chain_pcie_tfc_nph_av                                              |                                           xdma_ff_chain__parameterized0_71 |         Static |            - |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|     chain_rl_ready                                                     |                                           xdma_ff_chain__parameterized1_72 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_rl_revision                                                  |                                           xdma_ff_chain__parameterized8_73 |         Static |            - |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|     chain_rl_version                                                   |                                           xdma_ff_chain__parameterized8_74 |         Static |            - |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|     chain_sil_mgt_ack                                                  |                                           xdma_ff_chain__parameterized1_75 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_sil_mgt_domu_flr_trig                                        |                                           xdma_ff_chain__parameterized1_76 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_sil_mgt_domu_mgt_flr_trig                                    |                                           xdma_ff_chain__parameterized1_77 |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|     chain_sil_mgt_mbx_ack                                              |                                                           xdma_ff_chain_78 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|     chain_sil_mgt_mbx_rdata                                            |                                           xdma_ff_chain__parameterized8_79 |         Static |            - |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|     chain_sil_mgt_mbx_rx_event                                         |                                                           xdma_ff_chain_80 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|     chain_sil_mgt_mbx_tx_event                                         |                                                           xdma_ff_chain_81 |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|     chain_sil_mgt_rdata                                                |                                           xdma_ff_chain__parameterized8_82 |         Static |            - |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |            0 |
|     drp_rst                                                            |                                                                  drp_reset |         Static |            - |         14 |         13 |       0 |    1 |     23 |      0 |      0 |    0 |            0 |
|       U0                                                               |                                                             proc_sys_reset |         Static |            - |         14 |         13 |       0 |    1 |     23 |      0 |      0 |    0 |            0 |
|         (U0)                                                           |                                                             proc_sys_reset |         Static |            - |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |            0 |
|         EXT_LPF                                                        |                                                                        lpf |         Static |            - |          3 |          2 |       0 |    1 |      6 |      0 |      0 |    0 |            0 |
|           (EXT_LPF)                                                    |                                                                        lpf |         Static |            - |          2 |          1 |       0 |    1 |      2 |      0 |      0 |    0 |            0 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                    |                                                                cdc_sync_91 |         Static |            - |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|         SEQ                                                            |                                                               sequence_psr |         Static |            - |         12 |         12 |       0 |    0 |     16 |      0 |      0 |    0 |            0 |
|           (SEQ)                                                        |                                                               sequence_psr |         Static |            - |          8 |          8 |       0 |    0 |     10 |      0 |      0 |    0 |            0 |
|           SEQ_COUNTER                                                  |                                                                    upcnt_n |         Static |            - |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |            0 |
|     hwicap_inst                                                        |                                                               axi_hwicap_0 |         Static |            - |        365 |        365 |       0 |    0 |   1043 |      1 |      1 |    0 |            0 |
|       U0                                                               |                                                                 axi_hwicap |         Static |            - |        365 |        365 |       0 |    0 |   1043 |      1 |      1 |    0 |            0 |
|         (U0)                                                           |                                                                 axi_hwicap |         Static |            - |          0 |          0 |       0 |    0 |     34 |      0 |      0 |    0 |            0 |
|         ICAP_NOT_SHARED.HWICAP_CTRL_I                                  |                                                                     hwicap |         Static |            - |        259 |        259 |       0 |    0 |    917 |      1 |      1 |    0 |            0 |
|           (ICAP_NOT_SHARED.HWICAP_CTRL_I)                              |                                                                     hwicap |         Static |            - |          0 |          0 |       0 |    0 |      9 |      0 |      0 |    0 |            0 |
|           GEN_BUS2ICAP_RESET                                           |                                                   cdc_sync__parameterized2 |         Static |            - |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |            0 |
|           IPIC_IF_I                                                    |                                                                    ipic_if |         Static |            - |        185 |        185 |       0 |    0 |    743 |      1 |      1 |    0 |            0 |
|           icap_statemachine_I1                                         |                                                          icap_statemachine |         Static |            - |         73 |         73 |       0 |    0 |    161 |      0 |      0 |    0 |            0 |
|         INTERRUPT_CONTROL_I                                            |                                                          interrupt_control |         Static |            - |          4 |          4 |       0 |    0 |     14 |      0 |      0 |    0 |            0 |
|         XI4_LITE_I                                                     |                                                              axi_lite_ipif |         Static |            - |        102 |        102 |       0 |    0 |     78 |      0 |      0 |    0 |            0 |
|           I_SLAVE_ATTACHMENT                                           |                                                           slave_attachment |         Static |            - |        102 |        102 |       0 |    0 |     78 |      0 |      0 |    0 |            0 |
|     pcie_inst                                                          |                                                            xdma_0_pcie4_ip |         Static |            - |      12294 |      11262 |       0 | 1032 |  26775 |     22 |      0 |    0 |            0 |
|       (pcie_inst)                                                      |                                                            xdma_0_pcie4_ip |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|       inst                                                             |                                      xdma_0_pcie4_ip_pcie4_uscale_core_top |         Static |            - |      12294 |      11262 |       0 | 1032 |  26775 |     22 |      0 |    0 |            0 |
|         (inst)                                                         |                                      xdma_0_pcie4_ip_pcie4_uscale_core_top |         Static |            - |       5602 |       4926 |       0 |  676 |  15996 |     22 |      0 |    0 |            0 |
|         gt_top_i                                                       |                                                    xdma_0_pcie4_ip_phy_top |         Static |            - |       4543 |       4543 |       0 |    0 |   6225 |      0 |      0 |    0 |            0 |
|           diablo_gt.diablo_gt_phy_wrapper                              |                                             xdma_0_pcie4_ip_gt_phy_wrapper |         Static |            - |       4543 |       4543 |       0 |    0 |   6225 |      0 |      0 |    0 |            0 |
|         pcie_4_0_pipe_inst                                             |                                                       xdma_0_pcie4_ip_pipe |         Static |            - |       2150 |       1794 |       0 |  356 |   4550 |      0 |      0 |    0 |            0 |
|           pcie4_0_512b_intfc_mod                                       |                                                 xdma_0_pcie4_ip_512b_intfc |         Static |            - |       2150 |       1794 |       0 |  356 |   4550 |      0 |      0 |    0 |            0 |
|         user_lnk_up_cdc                                                |                                                          xpm_cdc_async_rst |         Static |            - |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|         user_reset_cdc                                                 |                                          xpm_cdc_async_rst__parameterized0 |         Static |            - |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |            0 |
|     system_management_wiz_inst                                         |                                                    system_management_wiz_0 |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
|       inst                                                             |                                             system_management_wiz_0_sysmon |         Static |            - |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |            0 |
+------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------+--------------+------------+------------+---------+------+--------+--------+--------+------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


