Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Tue Nov  7 11:29:05 2023
| Host         : redhat running 64-bit Fedora release 38 (Thirty Eight)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cod5_top_timing_summary_routed.rpt -pb cod5_top_timing_summary_routed.pb -rpx cod5_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cod5_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                                  Violations  
--------  --------  -------------------------------------------  ----------  
LUTAR-1   Warning   LUT drives async reset alert                 2           
ULMTCS-1  Warning   Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.222        0.000                      0                18491        0.106        0.000                      0                18491        3.000        0.000                       0                  9146  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
sys_clk_pin            {0.000 5.000}      10.000          100.000         
  clk_48mhz_clk_wiz_0  {0.000 10.413}     20.826          48.016          
  clkfbout_clk_wiz_0   {0.000 15.000}     30.000          33.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                              3.000        0.000                       0                     1  
  clk_48mhz_clk_wiz_0        0.222        0.000                      0                18163        0.106        0.000                      0                18163        9.913        0.000                       0                  9142  
  clkfbout_clk_wiz_0                                                                                                                                                    27.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_48mhz_clk_wiz_0  clk_48mhz_clk_wiz_0       12.477        0.000                      0                  328        0.782        0.000                      0                  328  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk_48mhz_clk_wiz_0                       
(none)               clkfbout_clk_wiz_0                        
(none)                                    clk_48mhz_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u1_clk/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u1_clk/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u1_clk/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u1_clk/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u1_clk/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u1_clk/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_48mhz_clk_wiz_0
  To Clock:  clk_48mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.913ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u2_bsram/ram_reg[13][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             clk_48mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.826ns  (clk_48mhz_clk_wiz_0 rise@20.826ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.021ns  (logic 3.411ns (17.037%)  route 16.610ns (82.963%))
  Logic Levels:           19  (LUT2=1 LUT4=2 LUT5=2 LUT6=14)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns = ( 18.685 - 20.826 ) 
    Source Clock Delay      (SCD):    -1.377ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.212    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.739    -1.377    u0_soc/u1_cpu/u2_mem_ctrl/clk_48mhz
    SLICE_X17Y141        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y141        FDCE (Prop_fdce_C_Q)         0.419    -0.958 f  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=123, routed)         0.901    -0.056    u0_soc/u1_cpu/u2_mem_ctrl/opcode[28]
    SLICE_X16Y141        LUT6 (Prop_lut6_I0_O)        0.299     0.243 r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_5/O
                         net (fo=8, routed)           0.359     0.602    u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_5_n_0
    SLICE_X14Y141        LUT6 (Prop_lut6_I0_O)        0.124     0.726 r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_4/O
                         net (fo=25, routed)          0.662     1.388    u0_soc/u1_cpu/u2_mem_ctrl/exception_sig
    SLICE_X13Y142        LUT5 (Prop_lut5_I4_O)        0.150     1.538 r  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[7]_i_10/O
                         net (fo=6, routed)           1.182     2.720    u0_soc/u1_cpu/u2_mem_ctrl/rs_index[1]
    SLICE_X13Y139        LUT6 (Prop_lut6_I3_O)        0.326     3.046 f  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[5]_i_7/O
                         net (fo=11, routed)          0.843     3.889    u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[23]_0
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.154     4.043 f  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[31]_i_14/O
                         net (fo=30, routed)          0.563     4.606    u0_soc/u1_cpu/u4_reg_bank/aa_reg[30]_i_3
    SLICE_X11Y140        LUT6 (Prop_lut6_I5_O)        0.327     4.933 r  u0_soc/u1_cpu/u4_reg_bank/aa_reg[1]_i_4/O
                         net (fo=2, routed)           0.664     5.597    u0_soc/u1_cpu/u2_mem_ctrl/lower_reg_reg[30]_1[1]
    SLICE_X12Y138        LUT4 (Prop_lut4_I0_O)        0.124     5.721 r  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[1]_i_2/O
                         net (fo=82, routed)          1.243     6.964    u0_soc/u1_cpu/u2_mem_ctrl/O_pc_current_reg[31][1]
    SLICE_X20Y138        LUT6 (Prop_lut6_I1_O)        0.124     7.088 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_64/O
                         net (fo=1, routed)           0.647     7.735    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_64_n_0
    SLICE_X20Y139        LUT6 (Prop_lut6_I3_O)        0.124     7.859 f  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_58/O
                         net (fo=1, routed)           0.601     8.461    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_58_n_0
    SLICE_X22Y139        LUT6 (Prop_lut6_I3_O)        0.124     8.585 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_51/O
                         net (fo=1, routed)           0.562     9.146    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_51_n_0
    SLICE_X22Y141        LUT6 (Prop_lut6_I2_O)        0.124     9.270 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_45/O
                         net (fo=1, routed)           0.444     9.714    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_45_n_0
    SLICE_X22Y141        LUT6 (Prop_lut6_I2_O)        0.124     9.838 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_39/O
                         net (fo=1, routed)           0.347    10.185    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_39_n_0
    SLICE_X22Y140        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_32/O
                         net (fo=1, routed)           0.444    10.753    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_32_n_0
    SLICE_X22Y140        LUT6 (Prop_lut6_I2_O)        0.124    10.877 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_23/O
                         net (fo=1, routed)           0.303    11.180    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_23_n_0
    SLICE_X22Y139        LUT6 (Prop_lut6_I3_O)        0.124    11.304 f  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_14/O
                         net (fo=4, routed)           0.636    11.940    u0_soc/u1_cpu/u2_mem_ctrl_n_3879
    SLICE_X21Y134        LUT6 (Prop_lut6_I1_O)        0.124    12.064 f  u0_soc/u1_cpu/byte_we_reg[2]_i_2/O
                         net (fo=24, routed)          1.088    13.152    u0_soc/u1_cpu/u2_mem_ctrl/c_bus[0]
    SLICE_X22Y119        LUT6 (Prop_lut6_I4_O)        0.124    13.276 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_3/O
                         net (fo=126, routed)         1.457    14.733    u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_3_n_0
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.124    14.857 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_4/O
                         net (fo=133, routed)         2.416    17.272    u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[31]_0
    SLICE_X31Y76         LUT4 (Prop_lut4_I0_O)        0.124    17.396 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[13][7]_i_1/O
                         net (fo=8, routed)           1.248    18.645    u0_soc/u2_bsram/ram_reg[13][7]_0[0]
    SLICE_X52Y77         FDCE                                         r  u0_soc/u2_bsram/ram_reg[13][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                     20.826    20.826 r  
    R2                                                0.000    20.826 r  CLK (IN)
                         net (fo=0)                   0.000    20.826    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    21.641 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.802    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.585 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.166    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.257 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.428    18.685    u0_soc/u2_bsram/clk_48mhz
    SLICE_X52Y77         FDCE                                         r  u0_soc/u2_bsram/ram_reg[13][0]/C
                         clock pessimism              0.460    19.145    
                         clock uncertainty           -0.109    19.036    
    SLICE_X52Y77         FDCE (Setup_fdce_C_CE)      -0.169    18.867    u0_soc/u2_bsram/ram_reg[13][0]
  -------------------------------------------------------------------
                         required time                         18.867    
                         arrival time                         -18.645    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u2_bsram/ram_reg[13][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             clk_48mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.826ns  (clk_48mhz_clk_wiz_0 rise@20.826ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.021ns  (logic 3.411ns (17.037%)  route 16.610ns (82.963%))
  Logic Levels:           19  (LUT2=1 LUT4=2 LUT5=2 LUT6=14)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns = ( 18.685 - 20.826 ) 
    Source Clock Delay      (SCD):    -1.377ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.212    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.739    -1.377    u0_soc/u1_cpu/u2_mem_ctrl/clk_48mhz
    SLICE_X17Y141        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y141        FDCE (Prop_fdce_C_Q)         0.419    -0.958 f  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=123, routed)         0.901    -0.056    u0_soc/u1_cpu/u2_mem_ctrl/opcode[28]
    SLICE_X16Y141        LUT6 (Prop_lut6_I0_O)        0.299     0.243 r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_5/O
                         net (fo=8, routed)           0.359     0.602    u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_5_n_0
    SLICE_X14Y141        LUT6 (Prop_lut6_I0_O)        0.124     0.726 r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_4/O
                         net (fo=25, routed)          0.662     1.388    u0_soc/u1_cpu/u2_mem_ctrl/exception_sig
    SLICE_X13Y142        LUT5 (Prop_lut5_I4_O)        0.150     1.538 r  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[7]_i_10/O
                         net (fo=6, routed)           1.182     2.720    u0_soc/u1_cpu/u2_mem_ctrl/rs_index[1]
    SLICE_X13Y139        LUT6 (Prop_lut6_I3_O)        0.326     3.046 f  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[5]_i_7/O
                         net (fo=11, routed)          0.843     3.889    u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[23]_0
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.154     4.043 f  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[31]_i_14/O
                         net (fo=30, routed)          0.563     4.606    u0_soc/u1_cpu/u4_reg_bank/aa_reg[30]_i_3
    SLICE_X11Y140        LUT6 (Prop_lut6_I5_O)        0.327     4.933 r  u0_soc/u1_cpu/u4_reg_bank/aa_reg[1]_i_4/O
                         net (fo=2, routed)           0.664     5.597    u0_soc/u1_cpu/u2_mem_ctrl/lower_reg_reg[30]_1[1]
    SLICE_X12Y138        LUT4 (Prop_lut4_I0_O)        0.124     5.721 r  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[1]_i_2/O
                         net (fo=82, routed)          1.243     6.964    u0_soc/u1_cpu/u2_mem_ctrl/O_pc_current_reg[31][1]
    SLICE_X20Y138        LUT6 (Prop_lut6_I1_O)        0.124     7.088 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_64/O
                         net (fo=1, routed)           0.647     7.735    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_64_n_0
    SLICE_X20Y139        LUT6 (Prop_lut6_I3_O)        0.124     7.859 f  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_58/O
                         net (fo=1, routed)           0.601     8.461    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_58_n_0
    SLICE_X22Y139        LUT6 (Prop_lut6_I3_O)        0.124     8.585 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_51/O
                         net (fo=1, routed)           0.562     9.146    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_51_n_0
    SLICE_X22Y141        LUT6 (Prop_lut6_I2_O)        0.124     9.270 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_45/O
                         net (fo=1, routed)           0.444     9.714    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_45_n_0
    SLICE_X22Y141        LUT6 (Prop_lut6_I2_O)        0.124     9.838 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_39/O
                         net (fo=1, routed)           0.347    10.185    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_39_n_0
    SLICE_X22Y140        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_32/O
                         net (fo=1, routed)           0.444    10.753    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_32_n_0
    SLICE_X22Y140        LUT6 (Prop_lut6_I2_O)        0.124    10.877 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_23/O
                         net (fo=1, routed)           0.303    11.180    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_23_n_0
    SLICE_X22Y139        LUT6 (Prop_lut6_I3_O)        0.124    11.304 f  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_14/O
                         net (fo=4, routed)           0.636    11.940    u0_soc/u1_cpu/u2_mem_ctrl_n_3879
    SLICE_X21Y134        LUT6 (Prop_lut6_I1_O)        0.124    12.064 f  u0_soc/u1_cpu/byte_we_reg[2]_i_2/O
                         net (fo=24, routed)          1.088    13.152    u0_soc/u1_cpu/u2_mem_ctrl/c_bus[0]
    SLICE_X22Y119        LUT6 (Prop_lut6_I4_O)        0.124    13.276 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_3/O
                         net (fo=126, routed)         1.457    14.733    u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_3_n_0
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.124    14.857 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_4/O
                         net (fo=133, routed)         2.416    17.272    u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[31]_0
    SLICE_X31Y76         LUT4 (Prop_lut4_I0_O)        0.124    17.396 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[13][7]_i_1/O
                         net (fo=8, routed)           1.248    18.645    u0_soc/u2_bsram/ram_reg[13][7]_0[0]
    SLICE_X52Y77         FDCE                                         r  u0_soc/u2_bsram/ram_reg[13][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                     20.826    20.826 r  
    R2                                                0.000    20.826 r  CLK (IN)
                         net (fo=0)                   0.000    20.826    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    21.641 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.802    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.585 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.166    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.257 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.428    18.685    u0_soc/u2_bsram/clk_48mhz
    SLICE_X52Y77         FDCE                                         r  u0_soc/u2_bsram/ram_reg[13][1]/C
                         clock pessimism              0.460    19.145    
                         clock uncertainty           -0.109    19.036    
    SLICE_X52Y77         FDCE (Setup_fdce_C_CE)      -0.169    18.867    u0_soc/u2_bsram/ram_reg[13][1]
  -------------------------------------------------------------------
                         required time                         18.867    
                         arrival time                         -18.645    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u2_bsram/ram_reg[13][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             clk_48mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.826ns  (clk_48mhz_clk_wiz_0 rise@20.826ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.021ns  (logic 3.411ns (17.037%)  route 16.610ns (82.963%))
  Logic Levels:           19  (LUT2=1 LUT4=2 LUT5=2 LUT6=14)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns = ( 18.685 - 20.826 ) 
    Source Clock Delay      (SCD):    -1.377ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.212    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.739    -1.377    u0_soc/u1_cpu/u2_mem_ctrl/clk_48mhz
    SLICE_X17Y141        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y141        FDCE (Prop_fdce_C_Q)         0.419    -0.958 f  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=123, routed)         0.901    -0.056    u0_soc/u1_cpu/u2_mem_ctrl/opcode[28]
    SLICE_X16Y141        LUT6 (Prop_lut6_I0_O)        0.299     0.243 r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_5/O
                         net (fo=8, routed)           0.359     0.602    u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_5_n_0
    SLICE_X14Y141        LUT6 (Prop_lut6_I0_O)        0.124     0.726 r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_4/O
                         net (fo=25, routed)          0.662     1.388    u0_soc/u1_cpu/u2_mem_ctrl/exception_sig
    SLICE_X13Y142        LUT5 (Prop_lut5_I4_O)        0.150     1.538 r  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[7]_i_10/O
                         net (fo=6, routed)           1.182     2.720    u0_soc/u1_cpu/u2_mem_ctrl/rs_index[1]
    SLICE_X13Y139        LUT6 (Prop_lut6_I3_O)        0.326     3.046 f  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[5]_i_7/O
                         net (fo=11, routed)          0.843     3.889    u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[23]_0
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.154     4.043 f  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[31]_i_14/O
                         net (fo=30, routed)          0.563     4.606    u0_soc/u1_cpu/u4_reg_bank/aa_reg[30]_i_3
    SLICE_X11Y140        LUT6 (Prop_lut6_I5_O)        0.327     4.933 r  u0_soc/u1_cpu/u4_reg_bank/aa_reg[1]_i_4/O
                         net (fo=2, routed)           0.664     5.597    u0_soc/u1_cpu/u2_mem_ctrl/lower_reg_reg[30]_1[1]
    SLICE_X12Y138        LUT4 (Prop_lut4_I0_O)        0.124     5.721 r  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[1]_i_2/O
                         net (fo=82, routed)          1.243     6.964    u0_soc/u1_cpu/u2_mem_ctrl/O_pc_current_reg[31][1]
    SLICE_X20Y138        LUT6 (Prop_lut6_I1_O)        0.124     7.088 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_64/O
                         net (fo=1, routed)           0.647     7.735    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_64_n_0
    SLICE_X20Y139        LUT6 (Prop_lut6_I3_O)        0.124     7.859 f  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_58/O
                         net (fo=1, routed)           0.601     8.461    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_58_n_0
    SLICE_X22Y139        LUT6 (Prop_lut6_I3_O)        0.124     8.585 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_51/O
                         net (fo=1, routed)           0.562     9.146    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_51_n_0
    SLICE_X22Y141        LUT6 (Prop_lut6_I2_O)        0.124     9.270 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_45/O
                         net (fo=1, routed)           0.444     9.714    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_45_n_0
    SLICE_X22Y141        LUT6 (Prop_lut6_I2_O)        0.124     9.838 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_39/O
                         net (fo=1, routed)           0.347    10.185    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_39_n_0
    SLICE_X22Y140        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_32/O
                         net (fo=1, routed)           0.444    10.753    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_32_n_0
    SLICE_X22Y140        LUT6 (Prop_lut6_I2_O)        0.124    10.877 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_23/O
                         net (fo=1, routed)           0.303    11.180    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_23_n_0
    SLICE_X22Y139        LUT6 (Prop_lut6_I3_O)        0.124    11.304 f  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_14/O
                         net (fo=4, routed)           0.636    11.940    u0_soc/u1_cpu/u2_mem_ctrl_n_3879
    SLICE_X21Y134        LUT6 (Prop_lut6_I1_O)        0.124    12.064 f  u0_soc/u1_cpu/byte_we_reg[2]_i_2/O
                         net (fo=24, routed)          1.088    13.152    u0_soc/u1_cpu/u2_mem_ctrl/c_bus[0]
    SLICE_X22Y119        LUT6 (Prop_lut6_I4_O)        0.124    13.276 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_3/O
                         net (fo=126, routed)         1.457    14.733    u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_3_n_0
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.124    14.857 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_4/O
                         net (fo=133, routed)         2.416    17.272    u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[31]_0
    SLICE_X31Y76         LUT4 (Prop_lut4_I0_O)        0.124    17.396 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[13][7]_i_1/O
                         net (fo=8, routed)           1.248    18.645    u0_soc/u2_bsram/ram_reg[13][7]_0[0]
    SLICE_X52Y77         FDCE                                         r  u0_soc/u2_bsram/ram_reg[13][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                     20.826    20.826 r  
    R2                                                0.000    20.826 r  CLK (IN)
                         net (fo=0)                   0.000    20.826    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    21.641 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.802    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.585 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.166    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.257 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.428    18.685    u0_soc/u2_bsram/clk_48mhz
    SLICE_X52Y77         FDCE                                         r  u0_soc/u2_bsram/ram_reg[13][4]/C
                         clock pessimism              0.460    19.145    
                         clock uncertainty           -0.109    19.036    
    SLICE_X52Y77         FDCE (Setup_fdce_C_CE)      -0.169    18.867    u0_soc/u2_bsram/ram_reg[13][4]
  -------------------------------------------------------------------
                         required time                         18.867    
                         arrival time                         -18.645    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u2_bsram/ram_reg[13][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             clk_48mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.826ns  (clk_48mhz_clk_wiz_0 rise@20.826ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.930ns  (logic 3.411ns (17.115%)  route 16.519ns (82.885%))
  Logic Levels:           19  (LUT2=1 LUT4=2 LUT5=2 LUT6=14)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.145ns = ( 18.682 - 20.826 ) 
    Source Clock Delay      (SCD):    -1.377ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.212    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.739    -1.377    u0_soc/u1_cpu/u2_mem_ctrl/clk_48mhz
    SLICE_X17Y141        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y141        FDCE (Prop_fdce_C_Q)         0.419    -0.958 f  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=123, routed)         0.901    -0.056    u0_soc/u1_cpu/u2_mem_ctrl/opcode[28]
    SLICE_X16Y141        LUT6 (Prop_lut6_I0_O)        0.299     0.243 r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_5/O
                         net (fo=8, routed)           0.359     0.602    u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_5_n_0
    SLICE_X14Y141        LUT6 (Prop_lut6_I0_O)        0.124     0.726 r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_4/O
                         net (fo=25, routed)          0.662     1.388    u0_soc/u1_cpu/u2_mem_ctrl/exception_sig
    SLICE_X13Y142        LUT5 (Prop_lut5_I4_O)        0.150     1.538 r  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[7]_i_10/O
                         net (fo=6, routed)           1.182     2.720    u0_soc/u1_cpu/u2_mem_ctrl/rs_index[1]
    SLICE_X13Y139        LUT6 (Prop_lut6_I3_O)        0.326     3.046 f  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[5]_i_7/O
                         net (fo=11, routed)          0.843     3.889    u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[23]_0
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.154     4.043 f  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[31]_i_14/O
                         net (fo=30, routed)          0.563     4.606    u0_soc/u1_cpu/u4_reg_bank/aa_reg[30]_i_3
    SLICE_X11Y140        LUT6 (Prop_lut6_I5_O)        0.327     4.933 r  u0_soc/u1_cpu/u4_reg_bank/aa_reg[1]_i_4/O
                         net (fo=2, routed)           0.664     5.597    u0_soc/u1_cpu/u2_mem_ctrl/lower_reg_reg[30]_1[1]
    SLICE_X12Y138        LUT4 (Prop_lut4_I0_O)        0.124     5.721 r  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[1]_i_2/O
                         net (fo=82, routed)          1.243     6.964    u0_soc/u1_cpu/u2_mem_ctrl/O_pc_current_reg[31][1]
    SLICE_X20Y138        LUT6 (Prop_lut6_I1_O)        0.124     7.088 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_64/O
                         net (fo=1, routed)           0.647     7.735    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_64_n_0
    SLICE_X20Y139        LUT6 (Prop_lut6_I3_O)        0.124     7.859 f  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_58/O
                         net (fo=1, routed)           0.601     8.461    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_58_n_0
    SLICE_X22Y139        LUT6 (Prop_lut6_I3_O)        0.124     8.585 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_51/O
                         net (fo=1, routed)           0.562     9.146    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_51_n_0
    SLICE_X22Y141        LUT6 (Prop_lut6_I2_O)        0.124     9.270 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_45/O
                         net (fo=1, routed)           0.444     9.714    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_45_n_0
    SLICE_X22Y141        LUT6 (Prop_lut6_I2_O)        0.124     9.838 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_39/O
                         net (fo=1, routed)           0.347    10.185    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_39_n_0
    SLICE_X22Y140        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_32/O
                         net (fo=1, routed)           0.444    10.753    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_32_n_0
    SLICE_X22Y140        LUT6 (Prop_lut6_I2_O)        0.124    10.877 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_23/O
                         net (fo=1, routed)           0.303    11.180    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_23_n_0
    SLICE_X22Y139        LUT6 (Prop_lut6_I3_O)        0.124    11.304 f  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_14/O
                         net (fo=4, routed)           0.636    11.940    u0_soc/u1_cpu/u2_mem_ctrl_n_3879
    SLICE_X21Y134        LUT6 (Prop_lut6_I1_O)        0.124    12.064 f  u0_soc/u1_cpu/byte_we_reg[2]_i_2/O
                         net (fo=24, routed)          1.088    13.152    u0_soc/u1_cpu/u2_mem_ctrl/c_bus[0]
    SLICE_X22Y119        LUT6 (Prop_lut6_I4_O)        0.124    13.276 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_3/O
                         net (fo=126, routed)         1.457    14.733    u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_3_n_0
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.124    14.857 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_4/O
                         net (fo=133, routed)         2.416    17.272    u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[31]_0
    SLICE_X31Y76         LUT4 (Prop_lut4_I0_O)        0.124    17.396 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[13][7]_i_1/O
                         net (fo=8, routed)           1.157    18.553    u0_soc/u2_bsram/ram_reg[13][7]_0[0]
    SLICE_X52Y75         FDCE                                         r  u0_soc/u2_bsram/ram_reg[13][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                     20.826    20.826 r  
    R2                                                0.000    20.826 r  CLK (IN)
                         net (fo=0)                   0.000    20.826    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    21.641 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.802    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.585 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.166    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.257 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.425    18.682    u0_soc/u2_bsram/clk_48mhz
    SLICE_X52Y75         FDCE                                         r  u0_soc/u2_bsram/ram_reg[13][2]/C
                         clock pessimism              0.460    19.142    
                         clock uncertainty           -0.109    19.033    
    SLICE_X52Y75         FDCE (Setup_fdce_C_CE)      -0.169    18.864    u0_soc/u2_bsram/ram_reg[13][2]
  -------------------------------------------------------------------
                         required time                         18.864    
                         arrival time                         -18.553    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u2_bsram/ram_reg[13][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             clk_48mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.826ns  (clk_48mhz_clk_wiz_0 rise@20.826ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.930ns  (logic 3.411ns (17.115%)  route 16.519ns (82.885%))
  Logic Levels:           19  (LUT2=1 LUT4=2 LUT5=2 LUT6=14)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.145ns = ( 18.682 - 20.826 ) 
    Source Clock Delay      (SCD):    -1.377ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.212    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.739    -1.377    u0_soc/u1_cpu/u2_mem_ctrl/clk_48mhz
    SLICE_X17Y141        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y141        FDCE (Prop_fdce_C_Q)         0.419    -0.958 f  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=123, routed)         0.901    -0.056    u0_soc/u1_cpu/u2_mem_ctrl/opcode[28]
    SLICE_X16Y141        LUT6 (Prop_lut6_I0_O)        0.299     0.243 r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_5/O
                         net (fo=8, routed)           0.359     0.602    u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_5_n_0
    SLICE_X14Y141        LUT6 (Prop_lut6_I0_O)        0.124     0.726 r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_4/O
                         net (fo=25, routed)          0.662     1.388    u0_soc/u1_cpu/u2_mem_ctrl/exception_sig
    SLICE_X13Y142        LUT5 (Prop_lut5_I4_O)        0.150     1.538 r  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[7]_i_10/O
                         net (fo=6, routed)           1.182     2.720    u0_soc/u1_cpu/u2_mem_ctrl/rs_index[1]
    SLICE_X13Y139        LUT6 (Prop_lut6_I3_O)        0.326     3.046 f  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[5]_i_7/O
                         net (fo=11, routed)          0.843     3.889    u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[23]_0
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.154     4.043 f  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[31]_i_14/O
                         net (fo=30, routed)          0.563     4.606    u0_soc/u1_cpu/u4_reg_bank/aa_reg[30]_i_3
    SLICE_X11Y140        LUT6 (Prop_lut6_I5_O)        0.327     4.933 r  u0_soc/u1_cpu/u4_reg_bank/aa_reg[1]_i_4/O
                         net (fo=2, routed)           0.664     5.597    u0_soc/u1_cpu/u2_mem_ctrl/lower_reg_reg[30]_1[1]
    SLICE_X12Y138        LUT4 (Prop_lut4_I0_O)        0.124     5.721 r  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[1]_i_2/O
                         net (fo=82, routed)          1.243     6.964    u0_soc/u1_cpu/u2_mem_ctrl/O_pc_current_reg[31][1]
    SLICE_X20Y138        LUT6 (Prop_lut6_I1_O)        0.124     7.088 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_64/O
                         net (fo=1, routed)           0.647     7.735    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_64_n_0
    SLICE_X20Y139        LUT6 (Prop_lut6_I3_O)        0.124     7.859 f  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_58/O
                         net (fo=1, routed)           0.601     8.461    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_58_n_0
    SLICE_X22Y139        LUT6 (Prop_lut6_I3_O)        0.124     8.585 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_51/O
                         net (fo=1, routed)           0.562     9.146    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_51_n_0
    SLICE_X22Y141        LUT6 (Prop_lut6_I2_O)        0.124     9.270 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_45/O
                         net (fo=1, routed)           0.444     9.714    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_45_n_0
    SLICE_X22Y141        LUT6 (Prop_lut6_I2_O)        0.124     9.838 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_39/O
                         net (fo=1, routed)           0.347    10.185    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_39_n_0
    SLICE_X22Y140        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_32/O
                         net (fo=1, routed)           0.444    10.753    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_32_n_0
    SLICE_X22Y140        LUT6 (Prop_lut6_I2_O)        0.124    10.877 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_23/O
                         net (fo=1, routed)           0.303    11.180    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_23_n_0
    SLICE_X22Y139        LUT6 (Prop_lut6_I3_O)        0.124    11.304 f  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_14/O
                         net (fo=4, routed)           0.636    11.940    u0_soc/u1_cpu/u2_mem_ctrl_n_3879
    SLICE_X21Y134        LUT6 (Prop_lut6_I1_O)        0.124    12.064 f  u0_soc/u1_cpu/byte_we_reg[2]_i_2/O
                         net (fo=24, routed)          1.088    13.152    u0_soc/u1_cpu/u2_mem_ctrl/c_bus[0]
    SLICE_X22Y119        LUT6 (Prop_lut6_I4_O)        0.124    13.276 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_3/O
                         net (fo=126, routed)         1.457    14.733    u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_3_n_0
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.124    14.857 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_4/O
                         net (fo=133, routed)         2.416    17.272    u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[31]_0
    SLICE_X31Y76         LUT4 (Prop_lut4_I0_O)        0.124    17.396 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[13][7]_i_1/O
                         net (fo=8, routed)           1.157    18.553    u0_soc/u2_bsram/ram_reg[13][7]_0[0]
    SLICE_X52Y75         FDCE                                         r  u0_soc/u2_bsram/ram_reg[13][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                     20.826    20.826 r  
    R2                                                0.000    20.826 r  CLK (IN)
                         net (fo=0)                   0.000    20.826    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    21.641 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.802    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.585 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.166    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.257 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.425    18.682    u0_soc/u2_bsram/clk_48mhz
    SLICE_X52Y75         FDCE                                         r  u0_soc/u2_bsram/ram_reg[13][3]/C
                         clock pessimism              0.460    19.142    
                         clock uncertainty           -0.109    19.033    
    SLICE_X52Y75         FDCE (Setup_fdce_C_CE)      -0.169    18.864    u0_soc/u2_bsram/ram_reg[13][3]
  -------------------------------------------------------------------
                         required time                         18.864    
                         arrival time                         -18.553    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u2_bsram/ram_reg[13][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             clk_48mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.826ns  (clk_48mhz_clk_wiz_0 rise@20.826ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.930ns  (logic 3.411ns (17.115%)  route 16.519ns (82.885%))
  Logic Levels:           19  (LUT2=1 LUT4=2 LUT5=2 LUT6=14)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.145ns = ( 18.682 - 20.826 ) 
    Source Clock Delay      (SCD):    -1.377ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.212    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.739    -1.377    u0_soc/u1_cpu/u2_mem_ctrl/clk_48mhz
    SLICE_X17Y141        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y141        FDCE (Prop_fdce_C_Q)         0.419    -0.958 f  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=123, routed)         0.901    -0.056    u0_soc/u1_cpu/u2_mem_ctrl/opcode[28]
    SLICE_X16Y141        LUT6 (Prop_lut6_I0_O)        0.299     0.243 r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_5/O
                         net (fo=8, routed)           0.359     0.602    u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_5_n_0
    SLICE_X14Y141        LUT6 (Prop_lut6_I0_O)        0.124     0.726 r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_4/O
                         net (fo=25, routed)          0.662     1.388    u0_soc/u1_cpu/u2_mem_ctrl/exception_sig
    SLICE_X13Y142        LUT5 (Prop_lut5_I4_O)        0.150     1.538 r  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[7]_i_10/O
                         net (fo=6, routed)           1.182     2.720    u0_soc/u1_cpu/u2_mem_ctrl/rs_index[1]
    SLICE_X13Y139        LUT6 (Prop_lut6_I3_O)        0.326     3.046 f  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[5]_i_7/O
                         net (fo=11, routed)          0.843     3.889    u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[23]_0
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.154     4.043 f  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[31]_i_14/O
                         net (fo=30, routed)          0.563     4.606    u0_soc/u1_cpu/u4_reg_bank/aa_reg[30]_i_3
    SLICE_X11Y140        LUT6 (Prop_lut6_I5_O)        0.327     4.933 r  u0_soc/u1_cpu/u4_reg_bank/aa_reg[1]_i_4/O
                         net (fo=2, routed)           0.664     5.597    u0_soc/u1_cpu/u2_mem_ctrl/lower_reg_reg[30]_1[1]
    SLICE_X12Y138        LUT4 (Prop_lut4_I0_O)        0.124     5.721 r  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[1]_i_2/O
                         net (fo=82, routed)          1.243     6.964    u0_soc/u1_cpu/u2_mem_ctrl/O_pc_current_reg[31][1]
    SLICE_X20Y138        LUT6 (Prop_lut6_I1_O)        0.124     7.088 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_64/O
                         net (fo=1, routed)           0.647     7.735    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_64_n_0
    SLICE_X20Y139        LUT6 (Prop_lut6_I3_O)        0.124     7.859 f  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_58/O
                         net (fo=1, routed)           0.601     8.461    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_58_n_0
    SLICE_X22Y139        LUT6 (Prop_lut6_I3_O)        0.124     8.585 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_51/O
                         net (fo=1, routed)           0.562     9.146    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_51_n_0
    SLICE_X22Y141        LUT6 (Prop_lut6_I2_O)        0.124     9.270 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_45/O
                         net (fo=1, routed)           0.444     9.714    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_45_n_0
    SLICE_X22Y141        LUT6 (Prop_lut6_I2_O)        0.124     9.838 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_39/O
                         net (fo=1, routed)           0.347    10.185    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_39_n_0
    SLICE_X22Y140        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_32/O
                         net (fo=1, routed)           0.444    10.753    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_32_n_0
    SLICE_X22Y140        LUT6 (Prop_lut6_I2_O)        0.124    10.877 r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_23/O
                         net (fo=1, routed)           0.303    11.180    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_23_n_0
    SLICE_X22Y139        LUT6 (Prop_lut6_I3_O)        0.124    11.304 f  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg[3]_i_14/O
                         net (fo=4, routed)           0.636    11.940    u0_soc/u1_cpu/u2_mem_ctrl_n_3879
    SLICE_X21Y134        LUT6 (Prop_lut6_I1_O)        0.124    12.064 f  u0_soc/u1_cpu/byte_we_reg[2]_i_2/O
                         net (fo=24, routed)          1.088    13.152    u0_soc/u1_cpu/u2_mem_ctrl/c_bus[0]
    SLICE_X22Y119        LUT6 (Prop_lut6_I4_O)        0.124    13.276 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_3/O
                         net (fo=126, routed)         1.457    14.733    u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_3_n_0
    SLICE_X30Y113        LUT5 (Prop_lut5_I1_O)        0.124    14.857 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_4/O
                         net (fo=133, routed)         2.416    17.272    u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[31]_0
    SLICE_X31Y76         LUT4 (Prop_lut4_I0_O)        0.124    17.396 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[13][7]_i_1/O
                         net (fo=8, routed)           1.157    18.553    u0_soc/u2_bsram/ram_reg[13][7]_0[0]
    SLICE_X52Y75         FDCE                                         r  u0_soc/u2_bsram/ram_reg[13][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                     20.826    20.826 r  
    R2                                                0.000    20.826 r  CLK (IN)
                         net (fo=0)                   0.000    20.826    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    21.641 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.802    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.585 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.166    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.257 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.425    18.682    u0_soc/u2_bsram/clk_48mhz
    SLICE_X52Y75         FDCE                                         r  u0_soc/u2_bsram/ram_reg[13][5]/C
                         clock pessimism              0.460    19.142    
                         clock uncertainty           -0.109    19.033    
    SLICE_X52Y75         FDCE (Setup_fdce_C_CE)      -0.169    18.864    u0_soc/u2_bsram/ram_reg[13][5]
  -------------------------------------------------------------------
                         required time                         18.864    
                         arrival time                         -18.553    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u2_bsram/ram_reg[253][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             clk_48mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.826ns  (clk_48mhz_clk_wiz_0 rise@20.826ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.731ns  (logic 3.580ns (18.144%)  route 16.151ns (81.856%))
  Logic Levels:           17  (LUT2=4 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 18.695 - 20.826 ) 
    Source Clock Delay      (SCD):    -1.377ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.212    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.739    -1.377    u0_soc/u1_cpu/u2_mem_ctrl/clk_48mhz
    SLICE_X17Y141        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y141        FDCE (Prop_fdce_C_Q)         0.419    -0.958 f  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=123, routed)         0.901    -0.056    u0_soc/u1_cpu/u2_mem_ctrl/opcode[28]
    SLICE_X16Y141        LUT6 (Prop_lut6_I0_O)        0.299     0.243 r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_5/O
                         net (fo=8, routed)           0.359     0.602    u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_5_n_0
    SLICE_X14Y141        LUT6 (Prop_lut6_I0_O)        0.124     0.726 r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_4/O
                         net (fo=25, routed)          0.662     1.388    u0_soc/u1_cpu/u2_mem_ctrl/exception_sig
    SLICE_X13Y142        LUT5 (Prop_lut5_I4_O)        0.150     1.538 r  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[7]_i_10/O
                         net (fo=6, routed)           1.182     2.720    u0_soc/u1_cpu/u2_mem_ctrl/rs_index[1]
    SLICE_X13Y139        LUT6 (Prop_lut6_I3_O)        0.326     3.046 f  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[5]_i_7/O
                         net (fo=11, routed)          0.843     3.889    u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[23]_0
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.154     4.043 f  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[31]_i_14/O
                         net (fo=30, routed)          0.563     4.606    u0_soc/u1_cpu/u4_reg_bank/aa_reg[30]_i_3
    SLICE_X11Y140        LUT6 (Prop_lut6_I5_O)        0.327     4.933 r  u0_soc/u1_cpu/u4_reg_bank/aa_reg[1]_i_4/O
                         net (fo=2, routed)           0.664     5.597    u0_soc/u1_cpu/u2_mem_ctrl/lower_reg_reg[30]_1[1]
    SLICE_X12Y138        LUT4 (Prop_lut4_I0_O)        0.124     5.721 r  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[1]_i_2/O
                         net (fo=82, routed)          1.485     7.205    u0_soc/u1_cpu/u7_shifter/pc_reg[31]_i_14_0[1]
    SLICE_X8Y135         LUT6 (Prop_lut6_I2_O)        0.124     7.329 r  u0_soc/u1_cpu/u7_shifter/pc_reg[17]_i_16/O
                         net (fo=2, routed)           0.633     7.963    u0_soc/u1_cpu/u7_shifter/shift2L[5]
    SLICE_X9Y135         LUT6 (Prop_lut6_I5_O)        0.124     8.087 r  u0_soc/u1_cpu/u7_shifter/pc_reg[13]_i_13/O
                         net (fo=2, routed)           0.733     8.820    u0_soc/u1_cpu/u2_mem_ctrl/shift4L[1]
    SLICE_X11Y134        LUT2 (Prop_lut2_I0_O)        0.150     8.970 r  u0_soc/u1_cpu/u2_mem_ctrl/pc_reg[5]_i_9/O
                         net (fo=2, routed)           0.612     9.582    u0_soc/u1_cpu/u7_shifter/pc_reg[21]_i_5_0
    SLICE_X13Y134        LUT6 (Prop_lut6_I5_O)        0.326     9.908 r  u0_soc/u1_cpu/u7_shifter/pc_reg[5]_i_6/O
                         net (fo=1, routed)           0.295    10.203    u0_soc/u1_cpu/c_shift[5]
    SLICE_X14Y134        LUT6 (Prop_lut6_I4_O)        0.124    10.327 r  u0_soc/u1_cpu/pc_reg[5]_i_2/O
                         net (fo=11, routed)          0.943    11.270    u0_soc/u1_cpu/u2_mem_ctrl/c_bus[4]
    SLICE_X21Y128        LUT5 (Prop_lut5_I4_O)        0.124    11.394 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[423][7]_i_3/O
                         net (fo=112, routed)         1.100    12.493    u0_soc/u1_cpu/u2_mem_ctrl/ram[423][7]_i_3_n_0
    SLICE_X17Y120        LUT2 (Prop_lut2_I1_O)        0.118    12.611 f  u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_5/O
                         net (fo=93, routed)          1.336    13.948    u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_5_n_0
    SLICE_X21Y105        LUT2 (Prop_lut2_I0_O)        0.326    14.274 f  u0_soc/u1_cpu/u2_mem_ctrl/ram[127][7]_i_3/O
                         net (fo=53, routed)          1.285    15.558    u0_soc/u1_cpu/u2_mem_ctrl/ram[127][7]_i_3_n_0
    SLICE_X39Y113        LUT4 (Prop_lut4_I0_O)        0.124    15.682 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[253][7]_i_3/O
                         net (fo=1, routed)           1.268    16.950    u0_soc/u1_cpu/u2_mem_ctrl/ram[253][7]_i_3_n_0
    SLICE_X38Y91         LUT4 (Prop_lut4_I3_O)        0.117    17.067 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[253][7]_i_1/O
                         net (fo=8, routed)           1.287    18.355    u0_soc/u2_bsram/ram_reg[253][7]_0[0]
    SLICE_X56Y86         FDRE                                         r  u0_soc/u2_bsram/ram_reg[253][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                     20.826    20.826 r  
    R2                                                0.000    20.826 r  CLK (IN)
                         net (fo=0)                   0.000    20.826    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    21.641 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.802    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.585 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.166    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.257 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.438    18.695    u0_soc/u2_bsram/clk_48mhz
    SLICE_X56Y86         FDRE                                         r  u0_soc/u2_bsram/ram_reg[253][5]/C
                         clock pessimism              0.460    19.155    
                         clock uncertainty           -0.109    19.046    
    SLICE_X56Y86         FDRE (Setup_fdre_C_CE)      -0.376    18.670    u0_soc/u2_bsram/ram_reg[253][5]
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                         -18.355    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u2_bsram/ram_reg[253][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             clk_48mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.826ns  (clk_48mhz_clk_wiz_0 rise@20.826ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.731ns  (logic 3.580ns (18.144%)  route 16.151ns (81.856%))
  Logic Levels:           17  (LUT2=4 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 18.695 - 20.826 ) 
    Source Clock Delay      (SCD):    -1.377ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.212    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.739    -1.377    u0_soc/u1_cpu/u2_mem_ctrl/clk_48mhz
    SLICE_X17Y141        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y141        FDCE (Prop_fdce_C_Q)         0.419    -0.958 f  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=123, routed)         0.901    -0.056    u0_soc/u1_cpu/u2_mem_ctrl/opcode[28]
    SLICE_X16Y141        LUT6 (Prop_lut6_I0_O)        0.299     0.243 r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_5/O
                         net (fo=8, routed)           0.359     0.602    u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_5_n_0
    SLICE_X14Y141        LUT6 (Prop_lut6_I0_O)        0.124     0.726 r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_4/O
                         net (fo=25, routed)          0.662     1.388    u0_soc/u1_cpu/u2_mem_ctrl/exception_sig
    SLICE_X13Y142        LUT5 (Prop_lut5_I4_O)        0.150     1.538 r  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[7]_i_10/O
                         net (fo=6, routed)           1.182     2.720    u0_soc/u1_cpu/u2_mem_ctrl/rs_index[1]
    SLICE_X13Y139        LUT6 (Prop_lut6_I3_O)        0.326     3.046 f  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[5]_i_7/O
                         net (fo=11, routed)          0.843     3.889    u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[23]_0
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.154     4.043 f  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[31]_i_14/O
                         net (fo=30, routed)          0.563     4.606    u0_soc/u1_cpu/u4_reg_bank/aa_reg[30]_i_3
    SLICE_X11Y140        LUT6 (Prop_lut6_I5_O)        0.327     4.933 r  u0_soc/u1_cpu/u4_reg_bank/aa_reg[1]_i_4/O
                         net (fo=2, routed)           0.664     5.597    u0_soc/u1_cpu/u2_mem_ctrl/lower_reg_reg[30]_1[1]
    SLICE_X12Y138        LUT4 (Prop_lut4_I0_O)        0.124     5.721 r  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[1]_i_2/O
                         net (fo=82, routed)          1.485     7.205    u0_soc/u1_cpu/u7_shifter/pc_reg[31]_i_14_0[1]
    SLICE_X8Y135         LUT6 (Prop_lut6_I2_O)        0.124     7.329 r  u0_soc/u1_cpu/u7_shifter/pc_reg[17]_i_16/O
                         net (fo=2, routed)           0.633     7.963    u0_soc/u1_cpu/u7_shifter/shift2L[5]
    SLICE_X9Y135         LUT6 (Prop_lut6_I5_O)        0.124     8.087 r  u0_soc/u1_cpu/u7_shifter/pc_reg[13]_i_13/O
                         net (fo=2, routed)           0.733     8.820    u0_soc/u1_cpu/u2_mem_ctrl/shift4L[1]
    SLICE_X11Y134        LUT2 (Prop_lut2_I0_O)        0.150     8.970 r  u0_soc/u1_cpu/u2_mem_ctrl/pc_reg[5]_i_9/O
                         net (fo=2, routed)           0.612     9.582    u0_soc/u1_cpu/u7_shifter/pc_reg[21]_i_5_0
    SLICE_X13Y134        LUT6 (Prop_lut6_I5_O)        0.326     9.908 r  u0_soc/u1_cpu/u7_shifter/pc_reg[5]_i_6/O
                         net (fo=1, routed)           0.295    10.203    u0_soc/u1_cpu/c_shift[5]
    SLICE_X14Y134        LUT6 (Prop_lut6_I4_O)        0.124    10.327 r  u0_soc/u1_cpu/pc_reg[5]_i_2/O
                         net (fo=11, routed)          0.943    11.270    u0_soc/u1_cpu/u2_mem_ctrl/c_bus[4]
    SLICE_X21Y128        LUT5 (Prop_lut5_I4_O)        0.124    11.394 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[423][7]_i_3/O
                         net (fo=112, routed)         1.100    12.493    u0_soc/u1_cpu/u2_mem_ctrl/ram[423][7]_i_3_n_0
    SLICE_X17Y120        LUT2 (Prop_lut2_I1_O)        0.118    12.611 f  u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_5/O
                         net (fo=93, routed)          1.336    13.948    u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_5_n_0
    SLICE_X21Y105        LUT2 (Prop_lut2_I0_O)        0.326    14.274 f  u0_soc/u1_cpu/u2_mem_ctrl/ram[127][7]_i_3/O
                         net (fo=53, routed)          1.285    15.558    u0_soc/u1_cpu/u2_mem_ctrl/ram[127][7]_i_3_n_0
    SLICE_X39Y113        LUT4 (Prop_lut4_I0_O)        0.124    15.682 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[253][7]_i_3/O
                         net (fo=1, routed)           1.268    16.950    u0_soc/u1_cpu/u2_mem_ctrl/ram[253][7]_i_3_n_0
    SLICE_X38Y91         LUT4 (Prop_lut4_I3_O)        0.117    17.067 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[253][7]_i_1/O
                         net (fo=8, routed)           1.287    18.355    u0_soc/u2_bsram/ram_reg[253][7]_0[0]
    SLICE_X56Y86         FDRE                                         r  u0_soc/u2_bsram/ram_reg[253][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                     20.826    20.826 r  
    R2                                                0.000    20.826 r  CLK (IN)
                         net (fo=0)                   0.000    20.826    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    21.641 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.802    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.585 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.166    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.257 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.438    18.695    u0_soc/u2_bsram/clk_48mhz
    SLICE_X56Y86         FDRE                                         r  u0_soc/u2_bsram/ram_reg[253][6]/C
                         clock pessimism              0.460    19.155    
                         clock uncertainty           -0.109    19.046    
    SLICE_X56Y86         FDRE (Setup_fdre_C_CE)      -0.376    18.670    u0_soc/u2_bsram/ram_reg[253][6]
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                         -18.355    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u2_bsram/ram_reg[75][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             clk_48mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.826ns  (clk_48mhz_clk_wiz_0 rise@20.826ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.855ns  (logic 3.848ns (19.381%)  route 16.007ns (80.619%))
  Logic Levels:           17  (LUT2=5 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( 18.865 - 20.826 ) 
    Source Clock Delay      (SCD):    -1.377ns
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.212    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.739    -1.377    u0_soc/u1_cpu/u2_mem_ctrl/clk_48mhz
    SLICE_X17Y141        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y141        FDCE (Prop_fdce_C_Q)         0.419    -0.958 f  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=123, routed)         0.901    -0.056    u0_soc/u1_cpu/u2_mem_ctrl/opcode[28]
    SLICE_X16Y141        LUT6 (Prop_lut6_I0_O)        0.299     0.243 r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_5/O
                         net (fo=8, routed)           0.359     0.602    u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_5_n_0
    SLICE_X14Y141        LUT6 (Prop_lut6_I0_O)        0.124     0.726 r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_4/O
                         net (fo=25, routed)          0.662     1.388    u0_soc/u1_cpu/u2_mem_ctrl/exception_sig
    SLICE_X13Y142        LUT5 (Prop_lut5_I4_O)        0.150     1.538 r  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[7]_i_10/O
                         net (fo=6, routed)           1.182     2.720    u0_soc/u1_cpu/u2_mem_ctrl/rs_index[1]
    SLICE_X13Y139        LUT6 (Prop_lut6_I3_O)        0.326     3.046 f  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[5]_i_7/O
                         net (fo=11, routed)          0.843     3.889    u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[23]_0
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.154     4.043 f  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[31]_i_14/O
                         net (fo=30, routed)          0.563     4.606    u0_soc/u1_cpu/u4_reg_bank/aa_reg[30]_i_3
    SLICE_X11Y140        LUT6 (Prop_lut6_I5_O)        0.327     4.933 r  u0_soc/u1_cpu/u4_reg_bank/aa_reg[1]_i_4/O
                         net (fo=2, routed)           0.664     5.597    u0_soc/u1_cpu/u2_mem_ctrl/lower_reg_reg[30]_1[1]
    SLICE_X12Y138        LUT4 (Prop_lut4_I0_O)        0.124     5.721 r  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[1]_i_2/O
                         net (fo=82, routed)          1.485     7.205    u0_soc/u1_cpu/u7_shifter/pc_reg[31]_i_14_0[1]
    SLICE_X8Y135         LUT6 (Prop_lut6_I2_O)        0.124     7.329 f  u0_soc/u1_cpu/u7_shifter/pc_reg[17]_i_16/O
                         net (fo=2, routed)           0.633     7.963    u0_soc/u1_cpu/u7_shifter/shift2L[5]
    SLICE_X9Y135         LUT6 (Prop_lut6_I5_O)        0.124     8.087 f  u0_soc/u1_cpu/u7_shifter/pc_reg[13]_i_13/O
                         net (fo=2, routed)           0.733     8.820    u0_soc/u1_cpu/u2_mem_ctrl/shift4L[1]
    SLICE_X11Y134        LUT2 (Prop_lut2_I0_O)        0.150     8.970 f  u0_soc/u1_cpu/u2_mem_ctrl/pc_reg[5]_i_9/O
                         net (fo=2, routed)           0.612     9.582    u0_soc/u1_cpu/u7_shifter/pc_reg[21]_i_5_0
    SLICE_X13Y134        LUT6 (Prop_lut6_I5_O)        0.326     9.908 f  u0_soc/u1_cpu/u7_shifter/pc_reg[5]_i_6/O
                         net (fo=1, routed)           0.295    10.203    u0_soc/u1_cpu/c_shift[5]
    SLICE_X14Y134        LUT6 (Prop_lut6_I4_O)        0.124    10.327 f  u0_soc/u1_cpu/pc_reg[5]_i_2/O
                         net (fo=11, routed)          0.943    11.270    u0_soc/u1_cpu/u2_mem_ctrl/c_bus[4]
    SLICE_X21Y128        LUT5 (Prop_lut5_I4_O)        0.120    11.390 f  u0_soc/u1_cpu/u2_mem_ctrl/ram[91][7]_i_3/O
                         net (fo=123, routed)         0.797    12.187    u0_soc/u1_cpu/u2_mem_ctrl/ram[91][7]_i_3_n_0
    SLICE_X22Y123        LUT2 (Prop_lut2_I1_O)        0.327    12.514 f  u0_soc/u1_cpu/u2_mem_ctrl/ram[579][7]_i_5/O
                         net (fo=76, routed)          1.032    13.546    u0_soc/u1_cpu/u2_mem_ctrl/ram[579][7]_i_5_n_0
    SLICE_X28Y117        LUT2 (Prop_lut2_I0_O)        0.153    13.699 f  u0_soc/u1_cpu/u2_mem_ctrl/ram[845][7]_i_3/O
                         net (fo=44, routed)          1.142    14.840    u0_soc/u1_cpu/u2_mem_ctrl/ram[845][7]_i_3_n_0
    SLICE_X38Y105        LUT2 (Prop_lut2_I0_O)        0.327    15.167 f  u0_soc/u1_cpu/u2_mem_ctrl/ram[73][7]_i_3/O
                         net (fo=93, routed)          2.573    17.741    u0_soc/u1_cpu/u2_mem_ctrl/ram[73][7]_i_3_n_0
    SLICE_X38Y143        LUT4 (Prop_lut4_I3_O)        0.150    17.891 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[75][7]_i_1/O
                         net (fo=8, routed)           0.587    18.478    u0_soc/u2_bsram/ram_reg[75][7]_0[0]
    SLICE_X39Y143        FDRE                                         r  u0_soc/u2_bsram/ram_reg[75][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                     20.826    20.826 r  
    R2                                                0.000    20.826 r  CLK (IN)
                         net (fo=0)                   0.000    20.826    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    21.641 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.802    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.585 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.166    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.257 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.608    18.865    u0_soc/u2_bsram/clk_48mhz
    SLICE_X39Y143        FDRE                                         r  u0_soc/u2_bsram/ram_reg[75][1]/C
                         clock pessimism              0.469    19.335    
                         clock uncertainty           -0.109    19.225    
    SLICE_X39Y143        FDRE (Setup_fdre_C_CE)      -0.409    18.816    u0_soc/u2_bsram/ram_reg[75][1]
  -------------------------------------------------------------------
                         required time                         18.816    
                         arrival time                         -18.478    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u2_bsram/ram_reg[75][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             clk_48mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.826ns  (clk_48mhz_clk_wiz_0 rise@20.826ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.855ns  (logic 3.848ns (19.381%)  route 16.007ns (80.619%))
  Logic Levels:           17  (LUT2=5 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( 18.865 - 20.826 ) 
    Source Clock Delay      (SCD):    -1.377ns
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.212    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.739    -1.377    u0_soc/u1_cpu/u2_mem_ctrl/clk_48mhz
    SLICE_X17Y141        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y141        FDCE (Prop_fdce_C_Q)         0.419    -0.958 f  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[28]/Q
                         net (fo=123, routed)         0.901    -0.056    u0_soc/u1_cpu/u2_mem_ctrl/opcode[28]
    SLICE_X16Y141        LUT6 (Prop_lut6_I0_O)        0.299     0.243 r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_5/O
                         net (fo=8, routed)           0.359     0.602    u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_5_n_0
    SLICE_X14Y141        LUT6 (Prop_lut6_I0_O)        0.124     0.726 r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_4/O
                         net (fo=25, routed)          0.662     1.388    u0_soc/u1_cpu/u2_mem_ctrl/exception_sig
    SLICE_X13Y142        LUT5 (Prop_lut5_I4_O)        0.150     1.538 r  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[7]_i_10/O
                         net (fo=6, routed)           1.182     2.720    u0_soc/u1_cpu/u2_mem_ctrl/rs_index[1]
    SLICE_X13Y139        LUT6 (Prop_lut6_I3_O)        0.326     3.046 f  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[5]_i_7/O
                         net (fo=11, routed)          0.843     3.889    u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[23]_0
    SLICE_X13Y140        LUT2 (Prop_lut2_I0_O)        0.154     4.043 f  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[31]_i_14/O
                         net (fo=30, routed)          0.563     4.606    u0_soc/u1_cpu/u4_reg_bank/aa_reg[30]_i_3
    SLICE_X11Y140        LUT6 (Prop_lut6_I5_O)        0.327     4.933 r  u0_soc/u1_cpu/u4_reg_bank/aa_reg[1]_i_4/O
                         net (fo=2, routed)           0.664     5.597    u0_soc/u1_cpu/u2_mem_ctrl/lower_reg_reg[30]_1[1]
    SLICE_X12Y138        LUT4 (Prop_lut4_I0_O)        0.124     5.721 r  u0_soc/u1_cpu/u2_mem_ctrl/aa_reg[1]_i_2/O
                         net (fo=82, routed)          1.485     7.205    u0_soc/u1_cpu/u7_shifter/pc_reg[31]_i_14_0[1]
    SLICE_X8Y135         LUT6 (Prop_lut6_I2_O)        0.124     7.329 f  u0_soc/u1_cpu/u7_shifter/pc_reg[17]_i_16/O
                         net (fo=2, routed)           0.633     7.963    u0_soc/u1_cpu/u7_shifter/shift2L[5]
    SLICE_X9Y135         LUT6 (Prop_lut6_I5_O)        0.124     8.087 f  u0_soc/u1_cpu/u7_shifter/pc_reg[13]_i_13/O
                         net (fo=2, routed)           0.733     8.820    u0_soc/u1_cpu/u2_mem_ctrl/shift4L[1]
    SLICE_X11Y134        LUT2 (Prop_lut2_I0_O)        0.150     8.970 f  u0_soc/u1_cpu/u2_mem_ctrl/pc_reg[5]_i_9/O
                         net (fo=2, routed)           0.612     9.582    u0_soc/u1_cpu/u7_shifter/pc_reg[21]_i_5_0
    SLICE_X13Y134        LUT6 (Prop_lut6_I5_O)        0.326     9.908 f  u0_soc/u1_cpu/u7_shifter/pc_reg[5]_i_6/O
                         net (fo=1, routed)           0.295    10.203    u0_soc/u1_cpu/c_shift[5]
    SLICE_X14Y134        LUT6 (Prop_lut6_I4_O)        0.124    10.327 f  u0_soc/u1_cpu/pc_reg[5]_i_2/O
                         net (fo=11, routed)          0.943    11.270    u0_soc/u1_cpu/u2_mem_ctrl/c_bus[4]
    SLICE_X21Y128        LUT5 (Prop_lut5_I4_O)        0.120    11.390 f  u0_soc/u1_cpu/u2_mem_ctrl/ram[91][7]_i_3/O
                         net (fo=123, routed)         0.797    12.187    u0_soc/u1_cpu/u2_mem_ctrl/ram[91][7]_i_3_n_0
    SLICE_X22Y123        LUT2 (Prop_lut2_I1_O)        0.327    12.514 f  u0_soc/u1_cpu/u2_mem_ctrl/ram[579][7]_i_5/O
                         net (fo=76, routed)          1.032    13.546    u0_soc/u1_cpu/u2_mem_ctrl/ram[579][7]_i_5_n_0
    SLICE_X28Y117        LUT2 (Prop_lut2_I0_O)        0.153    13.699 f  u0_soc/u1_cpu/u2_mem_ctrl/ram[845][7]_i_3/O
                         net (fo=44, routed)          1.142    14.840    u0_soc/u1_cpu/u2_mem_ctrl/ram[845][7]_i_3_n_0
    SLICE_X38Y105        LUT2 (Prop_lut2_I0_O)        0.327    15.167 f  u0_soc/u1_cpu/u2_mem_ctrl/ram[73][7]_i_3/O
                         net (fo=93, routed)          2.573    17.741    u0_soc/u1_cpu/u2_mem_ctrl/ram[73][7]_i_3_n_0
    SLICE_X38Y143        LUT4 (Prop_lut4_I3_O)        0.150    17.891 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[75][7]_i_1/O
                         net (fo=8, routed)           0.587    18.478    u0_soc/u2_bsram/ram_reg[75][7]_0[0]
    SLICE_X39Y143        FDRE                                         r  u0_soc/u2_bsram/ram_reg[75][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                     20.826    20.826 r  
    R2                                                0.000    20.826 r  CLK (IN)
                         net (fo=0)                   0.000    20.826    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    21.641 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.802    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.585 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.166    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.257 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.608    18.865    u0_soc/u2_bsram/clk_48mhz
    SLICE_X39Y143        FDRE                                         r  u0_soc/u2_bsram/ram_reg[75][3]/C
                         clock pessimism              0.469    19.335    
                         clock uncertainty           -0.109    19.225    
    SLICE_X39Y143        FDRE (Setup_fdre_C_CE)      -0.409    18.816    u0_soc/u2_bsram/ram_reg[75][3]
  -------------------------------------------------------------------
                         required time                         18.816    
                         arrival time                         -18.478    
  -------------------------------------------------------------------
                         slack                                  0.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u0_soc/u1_cpu/u2_mem_ctrl/next_opcode_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             clk_48mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48mhz_clk_wiz_0 rise@0.000ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.642    -0.446    u0_soc/u1_cpu/u2_mem_ctrl/clk_48mhz
    SLICE_X15Y136        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/next_opcode_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  u0_soc/u1_cpu/u2_mem_ctrl/next_opcode_reg_reg[7]/Q
                         net (fo=1, routed)           0.054    -0.251    u0_soc/u1_cpu/u2_mem_ctrl/next_opcode_reg_reg_n_0_[7]
    SLICE_X14Y136        LUT4 (Prop_lut4_I0_O)        0.045    -0.206 r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    u0_soc/u1_cpu/u2_mem_ctrl/opcode_next[7]
    SLICE_X14Y136        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.915    -0.838    u0_soc/u1_cpu/u2_mem_ctrl/clk_48mhz
    SLICE_X14Y136        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[7]/C
                         clock pessimism              0.406    -0.433    
    SLICE_X14Y136        FDCE (Hold_fdce_C_D)         0.121    -0.312    u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u1_pc_next/O_pc_current_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             clk_48mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48mhz_clk_wiz_0 rise@0.000ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.643    -0.445    u0_soc/u1_cpu/u1_pc_next/clk_48mhz
    SLICE_X23Y138        FDCE                                         r  u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y138        FDCE (Prop_fdce_C_Q)         0.141    -0.304 r  u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[10]/Q
                         net (fo=7, routed)           0.068    -0.236    u0_soc/u1_cpu/u1_pc_next/Q[8]
    SLICE_X23Y138        FDCE                                         r  u0_soc/u1_cpu/u1_pc_next/O_pc_current_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.917    -0.836    u0_soc/u1_cpu/u1_pc_next/clk_48mhz
    SLICE_X23Y138        FDCE                                         r  u0_soc/u1_cpu/u1_pc_next/O_pc_current_reg[10]/C
                         clock pessimism              0.392    -0.445    
    SLICE_X23Y138        FDCE (Hold_fdce_C_D)         0.075    -0.370    u0_soc/u1_cpu/u1_pc_next/O_pc_current_reg[10]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u1_pc_next/O_pc_current_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             clk_48mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48mhz_clk_wiz_0 rise@0.000ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.871%)  route 0.070ns (33.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.643    -0.445    u0_soc/u1_cpu/u1_pc_next/clk_48mhz
    SLICE_X28Y145        FDCE                                         r  u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.304 r  u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[31]/Q
                         net (fo=4, routed)           0.070    -0.234    u0_soc/u1_cpu/u1_pc_next/Q[29]
    SLICE_X28Y145        FDCE                                         r  u0_soc/u1_cpu/u1_pc_next/O_pc_current_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.917    -0.836    u0_soc/u1_cpu/u1_pc_next/clk_48mhz
    SLICE_X28Y145        FDCE                                         r  u0_soc/u1_cpu/u1_pc_next/O_pc_current_reg[31]/C
                         clock pessimism              0.392    -0.445    
    SLICE_X28Y145        FDCE (Hold_fdce_C_D)         0.076    -0.369    u0_soc/u1_cpu/u1_pc_next/O_pc_current_reg[31]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u0_soc/u1_cpu/u2_mem_ctrl/next_opcode_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             clk_48mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48mhz_clk_wiz_0 rise@0.000ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.644    -0.444    u0_soc/u1_cpu/u2_mem_ctrl/clk_48mhz
    SLICE_X15Y138        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/next_opcode_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y138        FDCE (Prop_fdce_C_Q)         0.141    -0.303 r  u0_soc/u1_cpu/u2_mem_ctrl/next_opcode_reg_reg[1]/Q
                         net (fo=1, routed)           0.091    -0.212    u0_soc/u1_cpu/u2_mem_ctrl/next_opcode_reg_reg_n_0_[1]
    SLICE_X14Y138        LUT4 (Prop_lut4_I0_O)        0.045    -0.167 r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    u0_soc/u1_cpu/u2_mem_ctrl/opcode_next[1]
    SLICE_X14Y138        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.918    -0.835    u0_soc/u1_cpu/u2_mem_ctrl/clk_48mhz
    SLICE_X14Y138        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[1]/C
                         clock pessimism              0.405    -0.431    
    SLICE_X14Y138        FDCE (Hold_fdce_C_D)         0.121    -0.310    u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u0_soc/u1_cpu/u2_mem_ctrl/next_opcode_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             clk_48mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48mhz_clk_wiz_0 rise@0.000ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.643    -0.445    u0_soc/u1_cpu/u2_mem_ctrl/clk_48mhz
    SLICE_X15Y137        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/next_opcode_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y137        FDCE (Prop_fdce_C_Q)         0.141    -0.304 r  u0_soc/u1_cpu/u2_mem_ctrl/next_opcode_reg_reg[0]/Q
                         net (fo=1, routed)           0.091    -0.213    u0_soc/u1_cpu/u2_mem_ctrl/next_opcode_reg_reg_n_0_[0]
    SLICE_X14Y137        LUT4 (Prop_lut4_I0_O)        0.045    -0.168 r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    u0_soc/u1_cpu/u2_mem_ctrl/opcode_next[0]
    SLICE_X14Y137        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.916    -0.837    u0_soc/u1_cpu/u2_mem_ctrl/clk_48mhz
    SLICE_X14Y137        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[0]/C
                         clock pessimism              0.406    -0.432    
    SLICE_X14Y137        FDCE (Hold_fdce_C_D)         0.121    -0.311    u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u1_pc_next/O_pc_current_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             clk_48mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48mhz_clk_wiz_0 rise@0.000ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.524%)  route 0.081ns (36.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.646    -0.442    u0_soc/u1_cpu/u1_pc_next/clk_48mhz
    SLICE_X20Y149        FDCE                                         r  u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.301 r  u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[21]/Q
                         net (fo=6, routed)           0.081    -0.220    u0_soc/u1_cpu/u1_pc_next/Q[19]
    SLICE_X20Y149        FDCE                                         r  u0_soc/u1_cpu/u1_pc_next/O_pc_current_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.920    -0.833    u0_soc/u1_cpu/u1_pc_next/clk_48mhz
    SLICE_X20Y149        FDCE                                         r  u0_soc/u1_cpu/u1_pc_next/O_pc_current_reg[21]/C
                         clock pessimism              0.392    -0.442    
    SLICE_X20Y149        FDCE (Hold_fdce_C_D)         0.071    -0.371    u0_soc/u1_cpu/u1_pc_next/O_pc_current_reg[21]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u0_soc/u1_cpu/u8_mult/lower_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u8_mult/lower_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             clk_48mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48mhz_clk_wiz_0 rise@0.000ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.481%)  route 0.071ns (27.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.670    -0.418    u0_soc/u1_cpu/u8_mult/clk_48mhz
    SLICE_X1Y133         FDCE                                         r  u0_soc/u1_cpu/u8_mult/lower_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y133         FDCE (Prop_fdce_C_Q)         0.141    -0.277 r  u0_soc/u1_cpu/u8_mult/lower_reg_reg[0]/Q
                         net (fo=8, routed)           0.071    -0.206    u0_soc/u1_cpu/u2_mem_ctrl/lower_reg_reg[30]_0[0]
    SLICE_X0Y133         LUT6 (Prop_lut6_I2_O)        0.045    -0.161 r  u0_soc/u1_cpu/u2_mem_ctrl/lower_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    u0_soc/u1_cpu/u8_mult/lower_reg_reg[31]_2[1]
    SLICE_X0Y133         FDCE                                         r  u0_soc/u1_cpu/u8_mult/lower_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.943    -0.810    u0_soc/u1_cpu/u8_mult/clk_48mhz
    SLICE_X0Y133         FDCE                                         r  u0_soc/u1_cpu/u8_mult/lower_reg_reg[1]/C
                         clock pessimism              0.406    -0.405    
    SLICE_X0Y133         FDCE (Hold_fdce_C_D)         0.091    -0.314    u0_soc/u1_cpu/u8_mult/lower_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             clk_48mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48mhz_clk_wiz_0 rise@0.000ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.549%)  route 0.074ns (28.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.646    -0.442    u0_soc/u1_cpu/u1_pc_next/clk_48mhz
    SLICE_X20Y149        FDCE                                         r  u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.301 r  u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[21]/Q
                         net (fo=6, routed)           0.074    -0.227    u0_soc/u1_cpu/u2_mem_ctrl/pc_reg_reg[31]_0[19]
    SLICE_X21Y149        LUT5 (Prop_lut5_I3_O)        0.045    -0.182 r  u0_soc/u1_cpu/u2_mem_ctrl/address_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    u0_soc/u1_cpu/u2_mem_ctrl/address_reg[21]_i_1_n_0
    SLICE_X21Y149        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.920    -0.833    u0_soc/u1_cpu/u2_mem_ctrl/clk_48mhz
    SLICE_X21Y149        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[21]/C
                         clock pessimism              0.405    -0.429    
    SLICE_X21Y149        FDCE (Hold_fdce_C_D)         0.092    -0.337    u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u1_pc_next/O_pc_current_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             clk_48mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48mhz_clk_wiz_0 rise@0.000ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.705%)  route 0.091ns (39.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.643    -0.445    u0_soc/u1_cpu/u1_pc_next/clk_48mhz
    SLICE_X27Y142        FDCE                                         r  u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y142        FDCE (Prop_fdce_C_Q)         0.141    -0.304 r  u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[13]/Q
                         net (fo=11, routed)          0.091    -0.212    u0_soc/u1_cpu/u1_pc_next/Q[11]
    SLICE_X27Y142        FDCE                                         r  u0_soc/u1_cpu/u1_pc_next/O_pc_current_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.917    -0.836    u0_soc/u1_cpu/u1_pc_next/clk_48mhz
    SLICE_X27Y142        FDCE                                         r  u0_soc/u1_cpu/u1_pc_next/O_pc_current_reg[13]/C
                         clock pessimism              0.392    -0.445    
    SLICE_X27Y142        FDCE (Hold_fdce_C_D)         0.075    -0.370    u0_soc/u1_cpu/u1_pc_next/O_pc_current_reg[13]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u1_pc_next/O_pc_current_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             clk_48mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48mhz_clk_wiz_0 rise@0.000ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.498%)  route 0.092ns (39.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.643    -0.445    u0_soc/u1_cpu/u1_pc_next/clk_48mhz
    SLICE_X28Y145        FDCE                                         r  u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.304 r  u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[30]/Q
                         net (fo=5, routed)           0.092    -0.212    u0_soc/u1_cpu/u1_pc_next/Q[28]
    SLICE_X28Y145        FDCE                                         r  u0_soc/u1_cpu/u1_pc_next/O_pc_current_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.917    -0.836    u0_soc/u1_cpu/u1_pc_next/clk_48mhz
    SLICE_X28Y145        FDCE                                         r  u0_soc/u1_cpu/u1_pc_next/O_pc_current_reg[30]/C
                         clock pessimism              0.392    -0.445    
    SLICE_X28Y145        FDCE (Hold_fdce_C_D)         0.071    -0.374    u0_soc/u1_cpu/u1_pc_next/O_pc_current_reg[30]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_48mhz_clk_wiz_0
Waveform(ns):       { 0.000 10.413 }
Period(ns):         20.826
Sources:            { u1_clk/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.826      18.671     BUFGCTRL_X0Y0    u1_clk/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.826      19.577     MMCME2_ADV_X1Y0  u1_clk/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         20.826      19.826     SLICE_X11Y130    u0_soc/u1_cpu/reset_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.826      19.826     SLICE_X11Y130    u0_soc/u1_cpu/reset_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.826      19.826     SLICE_X11Y130    u0_soc/u1_cpu/reset_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.826      19.826     SLICE_X11Y130    u0_soc/u1_cpu/reset_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.826      19.826     SLICE_X23Y138    u0_soc/u1_cpu/u1_pc_next/O_pc_current_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.826      19.826     SLICE_X25Y140    u0_soc/u1_cpu/u1_pc_next/O_pc_current_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.826      19.826     SLICE_X24Y141    u0_soc/u1_cpu/u1_pc_next/O_pc_current_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.826      19.826     SLICE_X27Y142    u0_soc/u1_cpu/u1_pc_next/O_pc_current_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.826      192.534    MMCME2_ADV_X1Y0  u1_clk/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.413      9.913      SLICE_X11Y130    u0_soc/u1_cpu/reset_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.413      9.913      SLICE_X11Y130    u0_soc/u1_cpu/reset_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.413      9.913      SLICE_X11Y130    u0_soc/u1_cpu/reset_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.413      9.913      SLICE_X11Y130    u0_soc/u1_cpu/reset_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.413      9.913      SLICE_X11Y130    u0_soc/u1_cpu/reset_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.413      9.913      SLICE_X11Y130    u0_soc/u1_cpu/reset_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.413      9.913      SLICE_X11Y130    u0_soc/u1_cpu/reset_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.413      9.913      SLICE_X11Y130    u0_soc/u1_cpu/reset_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.413      9.913      SLICE_X23Y138    u0_soc/u1_cpu/u1_pc_next/O_pc_current_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.413      9.913      SLICE_X23Y138    u0_soc/u1_cpu/u1_pc_next/O_pc_current_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.413      9.913      SLICE_X11Y130    u0_soc/u1_cpu/reset_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.413      9.913      SLICE_X11Y130    u0_soc/u1_cpu/reset_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.413      9.913      SLICE_X11Y130    u0_soc/u1_cpu/reset_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.413      9.913      SLICE_X11Y130    u0_soc/u1_cpu/reset_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.413      9.913      SLICE_X11Y130    u0_soc/u1_cpu/reset_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.413      9.913      SLICE_X11Y130    u0_soc/u1_cpu/reset_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.413      9.913      SLICE_X11Y130    u0_soc/u1_cpu/reset_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.413      9.913      SLICE_X11Y130    u0_soc/u1_cpu/reset_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.413      9.913      SLICE_X23Y138    u0_soc/u1_cpu/u1_pc_next/O_pc_current_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.413      9.913      SLICE_X23Y138    u0_soc/u1_cpu/u1_pc_next/O_pc_current_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       27.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { u1_clk/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         30.000      27.845     BUFGCTRL_X0Y1    u1_clk/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     MMCME2_ADV_X1Y0  u1_clk/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     MMCME2_ADV_X1Y0  u1_clk/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       30.000      70.000     MMCME2_ADV_X1Y0  u1_clk/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       30.000      183.360    MMCME2_ADV_X1Y0  u1_clk/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_48mhz_clk_wiz_0
  To Clock:  clk_48mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.782ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.477ns  (required time - arrival time)
  Source:                 u0_soc/u1_cpu/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.826ns  (clk_48mhz_clk_wiz_0 rise@20.826ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.537ns  (logic 0.580ns (7.695%)  route 6.957ns (92.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.145ns = ( 18.682 - 20.826 ) 
    Source Clock Delay      (SCD):    -1.387ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.212    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.729    -1.387    u0_soc/u1_cpu/clk_48mhz
    SLICE_X11Y130        FDCE                                         r  u0_soc/u1_cpu/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.456    -0.931 r  u0_soc/u1_cpu/reset_reg_reg[0]/Q
                         net (fo=5, routed)           0.868    -0.062    u0_soc/u1_cpu/u8_mult/reset_reg_reg[0]
    SLICE_X11Y130        LUT4 (Prop_lut4_I1_O)        0.124     0.062 f  u0_soc/u1_cpu/u8_mult/pc_reg[31]_i_2/O
                         net (fo=338, routed)         6.089     6.151    u0_soc/u1_cpu/u2_mem_ctrl/sel
    SLICE_X36Y81         FDCE                                         f  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                     20.826    20.826 r  
    R2                                                0.000    20.826 r  CLK (IN)
                         net (fo=0)                   0.000    20.826    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    21.641 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.802    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.585 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.166    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.257 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.425    18.682    u0_soc/u1_cpu/u2_mem_ctrl/clk_48mhz
    SLICE_X36Y81         FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg_reg[0]/C
                         clock pessimism              0.460    19.142    
                         clock uncertainty           -0.109    19.033    
    SLICE_X36Y81         FDCE (Recov_fdce_C_CLR)     -0.405    18.628    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                          -6.151    
  -------------------------------------------------------------------
                         slack                                 12.477    

Slack (MET) :             12.477ns  (required time - arrival time)
  Source:                 u0_soc/u1_cpu/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.826ns  (clk_48mhz_clk_wiz_0 rise@20.826ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.537ns  (logic 0.580ns (7.695%)  route 6.957ns (92.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.145ns = ( 18.682 - 20.826 ) 
    Source Clock Delay      (SCD):    -1.387ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.212    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.729    -1.387    u0_soc/u1_cpu/clk_48mhz
    SLICE_X11Y130        FDCE                                         r  u0_soc/u1_cpu/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.456    -0.931 r  u0_soc/u1_cpu/reset_reg_reg[0]/Q
                         net (fo=5, routed)           0.868    -0.062    u0_soc/u1_cpu/u8_mult/reset_reg_reg[0]
    SLICE_X11Y130        LUT4 (Prop_lut4_I1_O)        0.124     0.062 f  u0_soc/u1_cpu/u8_mult/pc_reg[31]_i_2/O
                         net (fo=338, routed)         6.089     6.151    u0_soc/u1_cpu/u2_mem_ctrl/sel
    SLICE_X36Y81         FDCE                                         f  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                     20.826    20.826 r  
    R2                                                0.000    20.826 r  CLK (IN)
                         net (fo=0)                   0.000    20.826    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    21.641 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.802    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.585 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.166    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.257 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.425    18.682    u0_soc/u1_cpu/u2_mem_ctrl/clk_48mhz
    SLICE_X36Y81         FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg_reg[1]/C
                         clock pessimism              0.460    19.142    
                         clock uncertainty           -0.109    19.033    
    SLICE_X36Y81         FDCE (Recov_fdce_C_CLR)     -0.405    18.628    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                          -6.151    
  -------------------------------------------------------------------
                         slack                                 12.477    

Slack (MET) :             13.472ns  (required time - arrival time)
  Source:                 u0_soc/u1_cpu/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.826ns  (clk_48mhz_clk_wiz_0 rise@20.826ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.736ns  (logic 0.580ns (8.610%)  route 6.156ns (91.390%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 18.866 - 20.826 ) 
    Source Clock Delay      (SCD):    -1.387ns
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.212    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.729    -1.387    u0_soc/u1_cpu/clk_48mhz
    SLICE_X11Y130        FDCE                                         r  u0_soc/u1_cpu/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.456    -0.931 r  u0_soc/u1_cpu/reset_reg_reg[0]/Q
                         net (fo=5, routed)           0.868    -0.062    u0_soc/u1_cpu/u8_mult/reset_reg_reg[0]
    SLICE_X11Y130        LUT4 (Prop_lut4_I1_O)        0.124     0.062 f  u0_soc/u1_cpu/u8_mult/pc_reg[31]_i_2/O
                         net (fo=338, routed)         5.288     5.350    u0_soc/u1_cpu/u2_mem_ctrl/sel
    SLICE_X36Y100        FDCE                                         f  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                     20.826    20.826 r  
    R2                                                0.000    20.826 r  CLK (IN)
                         net (fo=0)                   0.000    20.826    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    21.641 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.802    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.585 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.166    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.257 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.609    18.866    u0_soc/u1_cpu/u2_mem_ctrl/clk_48mhz
    SLICE_X36Y100        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg_reg[3]/C
                         clock pessimism              0.469    19.336    
                         clock uncertainty           -0.109    19.226    
    SLICE_X36Y100        FDCE (Recov_fdce_C_CLR)     -0.405    18.821    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.821    
                         arrival time                          -5.350    
  -------------------------------------------------------------------
                         slack                                 13.472    

Slack (MET) :             13.851ns  (required time - arrival time)
  Source:                 u0_soc/u1_cpu/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.826ns  (clk_48mhz_clk_wiz_0 rise@20.826ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.427ns  (logic 0.580ns (9.024%)  route 5.847ns (90.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( 18.865 - 20.826 ) 
    Source Clock Delay      (SCD):    -1.387ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.212    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.729    -1.387    u0_soc/u1_cpu/clk_48mhz
    SLICE_X11Y130        FDCE                                         r  u0_soc/u1_cpu/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.456    -0.931 r  u0_soc/u1_cpu/reset_reg_reg[0]/Q
                         net (fo=5, routed)           0.868    -0.062    u0_soc/u1_cpu/u8_mult/reset_reg_reg[0]
    SLICE_X11Y130        LUT4 (Prop_lut4_I1_O)        0.124     0.062 f  u0_soc/u1_cpu/u8_mult/pc_reg[31]_i_2/O
                         net (fo=338, routed)         4.979     5.040    u0_soc/u1_cpu/u2_mem_ctrl/sel
    SLICE_X35Y103        FDCE                                         f  u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                     20.826    20.826 r  
    R2                                                0.000    20.826 r  CLK (IN)
                         net (fo=0)                   0.000    20.826    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    21.641 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.802    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.585 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.166    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.257 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.608    18.865    u0_soc/u1_cpu/u2_mem_ctrl/clk_48mhz
    SLICE_X35Y103        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[3]/C
                         clock pessimism              0.541    19.406    
                         clock uncertainty           -0.109    19.297    
    SLICE_X35Y103        FDCE (Recov_fdce_C_CLR)     -0.405    18.892    u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.892    
                         arrival time                          -5.040    
  -------------------------------------------------------------------
                         slack                                 13.851    

Slack (MET) :             14.131ns  (required time - arrival time)
  Source:                 u0_soc/u1_cpu/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.826ns  (clk_48mhz_clk_wiz_0 rise@20.826ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.580ns (9.432%)  route 5.569ns (90.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 18.867 - 20.826 ) 
    Source Clock Delay      (SCD):    -1.387ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.212    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.729    -1.387    u0_soc/u1_cpu/clk_48mhz
    SLICE_X11Y130        FDCE                                         r  u0_soc/u1_cpu/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.456    -0.931 r  u0_soc/u1_cpu/reset_reg_reg[0]/Q
                         net (fo=5, routed)           0.868    -0.062    u0_soc/u1_cpu/u8_mult/reset_reg_reg[0]
    SLICE_X11Y130        LUT4 (Prop_lut4_I1_O)        0.124     0.062 f  u0_soc/u1_cpu/u8_mult/pc_reg[31]_i_2/O
                         net (fo=338, routed)         4.701     4.763    u0_soc/u1_cpu/u2_mem_ctrl/sel
    SLICE_X32Y101        FDCE                                         f  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                     20.826    20.826 r  
    R2                                                0.000    20.826 r  CLK (IN)
                         net (fo=0)                   0.000    20.826    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    21.641 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.802    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.585 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.166    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.257 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.610    18.867    u0_soc/u1_cpu/u2_mem_ctrl/clk_48mhz
    SLICE_X32Y101        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg_reg[2]/C
                         clock pessimism              0.541    19.408    
                         clock uncertainty           -0.109    19.299    
    SLICE_X32Y101        FDCE (Recov_fdce_C_CLR)     -0.405    18.894    u0_soc/u1_cpu/u2_mem_ctrl/byte_we_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.894    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                 14.131    

Slack (MET) :             14.171ns  (required time - arrival time)
  Source:                 u0_soc/u1_cpu/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.826ns  (clk_48mhz_clk_wiz_0 rise@20.826ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 0.580ns (9.491%)  route 5.531ns (90.509%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.869 - 20.826 ) 
    Source Clock Delay      (SCD):    -1.387ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.212    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.729    -1.387    u0_soc/u1_cpu/clk_48mhz
    SLICE_X11Y130        FDCE                                         r  u0_soc/u1_cpu/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.456    -0.931 r  u0_soc/u1_cpu/reset_reg_reg[0]/Q
                         net (fo=5, routed)           0.868    -0.062    u0_soc/u1_cpu/u8_mult/reset_reg_reg[0]
    SLICE_X11Y130        LUT4 (Prop_lut4_I1_O)        0.124     0.062 f  u0_soc/u1_cpu/u8_mult/pc_reg[31]_i_2/O
                         net (fo=338, routed)         4.663     4.724    u0_soc/u1_cpu/u2_mem_ctrl/sel
    SLICE_X24Y103        FDCE                                         f  u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                     20.826    20.826 r  
    R2                                                0.000    20.826 r  CLK (IN)
                         net (fo=0)                   0.000    20.826    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    21.641 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.802    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.585 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.166    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.257 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.612    18.869    u0_soc/u1_cpu/u2_mem_ctrl/clk_48mhz
    SLICE_X24Y103        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[2]/C
                         clock pessimism              0.541    19.410    
                         clock uncertainty           -0.109    19.301    
    SLICE_X24Y103        FDCE (Recov_fdce_C_CLR)     -0.405    18.896    u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.896    
                         arrival time                          -4.724    
  -------------------------------------------------------------------
                         slack                                 14.171    

Slack (MET) :             14.171ns  (required time - arrival time)
  Source:                 u0_soc/u1_cpu/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.826ns  (clk_48mhz_clk_wiz_0 rise@20.826ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 0.580ns (9.491%)  route 5.531ns (90.509%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.869 - 20.826 ) 
    Source Clock Delay      (SCD):    -1.387ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.212    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.729    -1.387    u0_soc/u1_cpu/clk_48mhz
    SLICE_X11Y130        FDCE                                         r  u0_soc/u1_cpu/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.456    -0.931 r  u0_soc/u1_cpu/reset_reg_reg[0]/Q
                         net (fo=5, routed)           0.868    -0.062    u0_soc/u1_cpu/u8_mult/reset_reg_reg[0]
    SLICE_X11Y130        LUT4 (Prop_lut4_I1_O)        0.124     0.062 f  u0_soc/u1_cpu/u8_mult/pc_reg[31]_i_2/O
                         net (fo=338, routed)         4.663     4.724    u0_soc/u1_cpu/u2_mem_ctrl/sel
    SLICE_X24Y103        FDCE                                         f  u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                     20.826    20.826 r  
    R2                                                0.000    20.826 r  CLK (IN)
                         net (fo=0)                   0.000    20.826    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    21.641 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.802    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.585 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.166    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.257 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.612    18.869    u0_soc/u1_cpu/u2_mem_ctrl/clk_48mhz
    SLICE_X24Y103        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[4]/C
                         clock pessimism              0.541    19.410    
                         clock uncertainty           -0.109    19.301    
    SLICE_X24Y103        FDCE (Recov_fdce_C_CLR)     -0.405    18.896    u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.896    
                         arrival time                          -4.724    
  -------------------------------------------------------------------
                         slack                                 14.171    

Slack (MET) :             14.171ns  (required time - arrival time)
  Source:                 u0_soc/u1_cpu/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.826ns  (clk_48mhz_clk_wiz_0 rise@20.826ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 0.580ns (9.491%)  route 5.531ns (90.509%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.869 - 20.826 ) 
    Source Clock Delay      (SCD):    -1.387ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.212    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.729    -1.387    u0_soc/u1_cpu/clk_48mhz
    SLICE_X11Y130        FDCE                                         r  u0_soc/u1_cpu/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.456    -0.931 r  u0_soc/u1_cpu/reset_reg_reg[0]/Q
                         net (fo=5, routed)           0.868    -0.062    u0_soc/u1_cpu/u8_mult/reset_reg_reg[0]
    SLICE_X11Y130        LUT4 (Prop_lut4_I1_O)        0.124     0.062 f  u0_soc/u1_cpu/u8_mult/pc_reg[31]_i_2/O
                         net (fo=338, routed)         4.663     4.724    u0_soc/u1_cpu/u2_mem_ctrl/sel
    SLICE_X24Y103        FDCE                                         f  u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                     20.826    20.826 r  
    R2                                                0.000    20.826 r  CLK (IN)
                         net (fo=0)                   0.000    20.826    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    21.641 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.802    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.585 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.166    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.257 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.612    18.869    u0_soc/u1_cpu/u2_mem_ctrl/clk_48mhz
    SLICE_X24Y103        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[5]/C
                         clock pessimism              0.541    19.410    
                         clock uncertainty           -0.109    19.301    
    SLICE_X24Y103        FDCE (Recov_fdce_C_CLR)     -0.405    18.896    u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.896    
                         arrival time                          -4.724    
  -------------------------------------------------------------------
                         slack                                 14.171    

Slack (MET) :             14.171ns  (required time - arrival time)
  Source:                 u0_soc/u1_cpu/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.826ns  (clk_48mhz_clk_wiz_0 rise@20.826ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 0.580ns (9.491%)  route 5.531ns (90.509%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.869 - 20.826 ) 
    Source Clock Delay      (SCD):    -1.387ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.212    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.729    -1.387    u0_soc/u1_cpu/clk_48mhz
    SLICE_X11Y130        FDCE                                         r  u0_soc/u1_cpu/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.456    -0.931 r  u0_soc/u1_cpu/reset_reg_reg[0]/Q
                         net (fo=5, routed)           0.868    -0.062    u0_soc/u1_cpu/u8_mult/reset_reg_reg[0]
    SLICE_X11Y130        LUT4 (Prop_lut4_I1_O)        0.124     0.062 f  u0_soc/u1_cpu/u8_mult/pc_reg[31]_i_2/O
                         net (fo=338, routed)         4.663     4.724    u0_soc/u1_cpu/u2_mem_ctrl/sel
    SLICE_X24Y103        FDCE                                         f  u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                     20.826    20.826 r  
    R2                                                0.000    20.826 r  CLK (IN)
                         net (fo=0)                   0.000    20.826    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    21.641 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.802    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.585 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.166    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.257 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.612    18.869    u0_soc/u1_cpu/u2_mem_ctrl/clk_48mhz
    SLICE_X24Y103        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[6]/C
                         clock pessimism              0.541    19.410    
                         clock uncertainty           -0.109    19.301    
    SLICE_X24Y103        FDCE (Recov_fdce_C_CLR)     -0.405    18.896    u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.896    
                         arrival time                          -4.724    
  -------------------------------------------------------------------
                         slack                                 14.171    

Slack (MET) :             14.171ns  (required time - arrival time)
  Source:                 u0_soc/u1_cpu/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.826ns  (clk_48mhz_clk_wiz_0 rise@20.826ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 0.580ns (9.491%)  route 5.531ns (90.509%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( 18.869 - 20.826 ) 
    Source Clock Delay      (SCD):    -1.387ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.212    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.729    -1.387    u0_soc/u1_cpu/clk_48mhz
    SLICE_X11Y130        FDCE                                         r  u0_soc/u1_cpu/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.456    -0.931 r  u0_soc/u1_cpu/reset_reg_reg[0]/Q
                         net (fo=5, routed)           0.868    -0.062    u0_soc/u1_cpu/u8_mult/reset_reg_reg[0]
    SLICE_X11Y130        LUT4 (Prop_lut4_I1_O)        0.124     0.062 f  u0_soc/u1_cpu/u8_mult/pc_reg[31]_i_2/O
                         net (fo=338, routed)         4.663     4.724    u0_soc/u1_cpu/u2_mem_ctrl/sel
    SLICE_X24Y103        FDCE                                         f  u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                     20.826    20.826 r  
    R2                                                0.000    20.826 r  CLK (IN)
                         net (fo=0)                   0.000    20.826    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    21.641 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.802    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.585 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    17.166    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.257 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.612    18.869    u0_soc/u1_cpu/u2_mem_ctrl/clk_48mhz
    SLICE_X24Y103        FDCE                                         r  u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[7]/C
                         clock pessimism              0.541    19.410    
                         clock uncertainty           -0.109    19.301    
    SLICE_X24Y103        FDCE (Recov_fdce_C_CLR)     -0.405    18.896    u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.896    
                         arrival time                          -4.724    
  -------------------------------------------------------------------
                         slack                                 14.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 u0_soc/u1_cpu/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u8_mult/bb_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48mhz_clk_wiz_0 rise@0.000ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.226ns (29.020%)  route 0.553ns (70.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.638    -0.450    u0_soc/u1_cpu/clk_48mhz
    SLICE_X11Y130        FDCE                                         r  u0_soc/u1_cpu/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.128    -0.322 r  u0_soc/u1_cpu/reset_reg_reg[3]/Q
                         net (fo=2, routed)           0.100    -0.222    u0_soc/u1_cpu/u8_mult/reset_reg_reg[3]
    SLICE_X11Y130        LUT4 (Prop_lut4_I3_O)        0.098    -0.124 f  u0_soc/u1_cpu/u8_mult/pc_reg[31]_i_2/O
                         net (fo=338, routed)         0.453     0.329    u0_soc/u1_cpu/u8_mult/sel
    SLICE_X6Y132         FDCE                                         f  u0_soc/u1_cpu/u8_mult/bb_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.940    -0.813    u0_soc/u1_cpu/u8_mult/clk_48mhz
    SLICE_X6Y132         FDCE                                         r  u0_soc/u1_cpu/u8_mult/bb_reg_reg[4]/C
                         clock pessimism              0.428    -0.386    
    SLICE_X6Y132         FDCE (Remov_fdce_C_CLR)     -0.067    -0.453    u0_soc/u1_cpu/u8_mult/bb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 u0_soc/u1_cpu/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u8_mult/bb_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48mhz_clk_wiz_0 rise@0.000ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.226ns (29.020%)  route 0.553ns (70.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.638    -0.450    u0_soc/u1_cpu/clk_48mhz
    SLICE_X11Y130        FDCE                                         r  u0_soc/u1_cpu/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.128    -0.322 r  u0_soc/u1_cpu/reset_reg_reg[3]/Q
                         net (fo=2, routed)           0.100    -0.222    u0_soc/u1_cpu/u8_mult/reset_reg_reg[3]
    SLICE_X11Y130        LUT4 (Prop_lut4_I3_O)        0.098    -0.124 f  u0_soc/u1_cpu/u8_mult/pc_reg[31]_i_2/O
                         net (fo=338, routed)         0.453     0.329    u0_soc/u1_cpu/u8_mult/sel
    SLICE_X6Y132         FDCE                                         f  u0_soc/u1_cpu/u8_mult/bb_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.940    -0.813    u0_soc/u1_cpu/u8_mult/clk_48mhz
    SLICE_X6Y132         FDCE                                         r  u0_soc/u1_cpu/u8_mult/bb_reg_reg[5]/C
                         clock pessimism              0.428    -0.386    
    SLICE_X6Y132         FDCE (Remov_fdce_C_CLR)     -0.067    -0.453    u0_soc/u1_cpu/u8_mult/bb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 u0_soc/u1_cpu/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u8_mult/bb_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48mhz_clk_wiz_0 rise@0.000ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.226ns (29.020%)  route 0.553ns (70.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.638    -0.450    u0_soc/u1_cpu/clk_48mhz
    SLICE_X11Y130        FDCE                                         r  u0_soc/u1_cpu/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.128    -0.322 r  u0_soc/u1_cpu/reset_reg_reg[3]/Q
                         net (fo=2, routed)           0.100    -0.222    u0_soc/u1_cpu/u8_mult/reset_reg_reg[3]
    SLICE_X11Y130        LUT4 (Prop_lut4_I3_O)        0.098    -0.124 f  u0_soc/u1_cpu/u8_mult/pc_reg[31]_i_2/O
                         net (fo=338, routed)         0.453     0.329    u0_soc/u1_cpu/u8_mult/sel
    SLICE_X6Y132         FDCE                                         f  u0_soc/u1_cpu/u8_mult/bb_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.940    -0.813    u0_soc/u1_cpu/u8_mult/clk_48mhz
    SLICE_X6Y132         FDCE                                         r  u0_soc/u1_cpu/u8_mult/bb_reg_reg[6]/C
                         clock pessimism              0.428    -0.386    
    SLICE_X6Y132         FDCE (Remov_fdce_C_CLR)     -0.067    -0.453    u0_soc/u1_cpu/u8_mult/bb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 u0_soc/u1_cpu/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u8_mult/bb_reg_reg[10]/CLR
                            (removal check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48mhz_clk_wiz_0 rise@0.000ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.226ns (29.122%)  route 0.550ns (70.878%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.638    -0.450    u0_soc/u1_cpu/clk_48mhz
    SLICE_X11Y130        FDCE                                         r  u0_soc/u1_cpu/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.128    -0.322 r  u0_soc/u1_cpu/reset_reg_reg[3]/Q
                         net (fo=2, routed)           0.100    -0.222    u0_soc/u1_cpu/u8_mult/reset_reg_reg[3]
    SLICE_X11Y130        LUT4 (Prop_lut4_I3_O)        0.098    -0.124 f  u0_soc/u1_cpu/u8_mult/pc_reg[31]_i_2/O
                         net (fo=338, routed)         0.450     0.326    u0_soc/u1_cpu/u8_mult/sel
    SLICE_X5Y131         FDCE                                         f  u0_soc/u1_cpu/u8_mult/bb_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.939    -0.814    u0_soc/u1_cpu/u8_mult/clk_48mhz
    SLICE_X5Y131         FDCE                                         r  u0_soc/u1_cpu/u8_mult/bb_reg_reg[10]/C
                         clock pessimism              0.428    -0.387    
    SLICE_X5Y131         FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    u0_soc/u1_cpu/u8_mult/bb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 u0_soc/u1_cpu/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u8_mult/bb_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48mhz_clk_wiz_0 rise@0.000ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.226ns (29.122%)  route 0.550ns (70.878%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.638    -0.450    u0_soc/u1_cpu/clk_48mhz
    SLICE_X11Y130        FDCE                                         r  u0_soc/u1_cpu/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.128    -0.322 r  u0_soc/u1_cpu/reset_reg_reg[3]/Q
                         net (fo=2, routed)           0.100    -0.222    u0_soc/u1_cpu/u8_mult/reset_reg_reg[3]
    SLICE_X11Y130        LUT4 (Prop_lut4_I3_O)        0.098    -0.124 f  u0_soc/u1_cpu/u8_mult/pc_reg[31]_i_2/O
                         net (fo=338, routed)         0.450     0.326    u0_soc/u1_cpu/u8_mult/sel
    SLICE_X5Y131         FDCE                                         f  u0_soc/u1_cpu/u8_mult/bb_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.939    -0.814    u0_soc/u1_cpu/u8_mult/clk_48mhz
    SLICE_X5Y131         FDCE                                         r  u0_soc/u1_cpu/u8_mult/bb_reg_reg[8]/C
                         clock pessimism              0.428    -0.387    
    SLICE_X5Y131         FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    u0_soc/u1_cpu/u8_mult/bb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 u0_soc/u1_cpu/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u8_mult/bb_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48mhz_clk_wiz_0 rise@0.000ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.226ns (29.122%)  route 0.550ns (70.878%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.638    -0.450    u0_soc/u1_cpu/clk_48mhz
    SLICE_X11Y130        FDCE                                         r  u0_soc/u1_cpu/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.128    -0.322 r  u0_soc/u1_cpu/reset_reg_reg[3]/Q
                         net (fo=2, routed)           0.100    -0.222    u0_soc/u1_cpu/u8_mult/reset_reg_reg[3]
    SLICE_X11Y130        LUT4 (Prop_lut4_I3_O)        0.098    -0.124 f  u0_soc/u1_cpu/u8_mult/pc_reg[31]_i_2/O
                         net (fo=338, routed)         0.450     0.326    u0_soc/u1_cpu/u8_mult/sel
    SLICE_X5Y131         FDCE                                         f  u0_soc/u1_cpu/u8_mult/bb_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.939    -0.814    u0_soc/u1_cpu/u8_mult/clk_48mhz
    SLICE_X5Y131         FDCE                                         r  u0_soc/u1_cpu/u8_mult/bb_reg_reg[9]/C
                         clock pessimism              0.428    -0.387    
    SLICE_X5Y131         FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    u0_soc/u1_cpu/u8_mult/bb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 u0_soc/u1_cpu/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u8_mult/bb_reg_reg[11]/CLR
                            (removal check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48mhz_clk_wiz_0 rise@0.000ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.226ns (28.959%)  route 0.554ns (71.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.638    -0.450    u0_soc/u1_cpu/clk_48mhz
    SLICE_X11Y130        FDCE                                         r  u0_soc/u1_cpu/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.128    -0.322 r  u0_soc/u1_cpu/reset_reg_reg[3]/Q
                         net (fo=2, routed)           0.100    -0.222    u0_soc/u1_cpu/u8_mult/reset_reg_reg[3]
    SLICE_X11Y130        LUT4 (Prop_lut4_I3_O)        0.098    -0.124 f  u0_soc/u1_cpu/u8_mult/pc_reg[31]_i_2/O
                         net (fo=338, routed)         0.454     0.331    u0_soc/u1_cpu/u8_mult/sel
    SLICE_X4Y131         FDCE                                         f  u0_soc/u1_cpu/u8_mult/bb_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.939    -0.814    u0_soc/u1_cpu/u8_mult/clk_48mhz
    SLICE_X4Y131         FDCE                                         r  u0_soc/u1_cpu/u8_mult/bb_reg_reg[11]/C
                         clock pessimism              0.428    -0.387    
    SLICE_X4Y131         FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    u0_soc/u1_cpu/u8_mult/bb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 u0_soc/u1_cpu/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u8_mult/bb_reg_reg[12]/CLR
                            (removal check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48mhz_clk_wiz_0 rise@0.000ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.226ns (28.959%)  route 0.554ns (71.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.638    -0.450    u0_soc/u1_cpu/clk_48mhz
    SLICE_X11Y130        FDCE                                         r  u0_soc/u1_cpu/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.128    -0.322 r  u0_soc/u1_cpu/reset_reg_reg[3]/Q
                         net (fo=2, routed)           0.100    -0.222    u0_soc/u1_cpu/u8_mult/reset_reg_reg[3]
    SLICE_X11Y130        LUT4 (Prop_lut4_I3_O)        0.098    -0.124 f  u0_soc/u1_cpu/u8_mult/pc_reg[31]_i_2/O
                         net (fo=338, routed)         0.454     0.331    u0_soc/u1_cpu/u8_mult/sel
    SLICE_X4Y131         FDCE                                         f  u0_soc/u1_cpu/u8_mult/bb_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.939    -0.814    u0_soc/u1_cpu/u8_mult/clk_48mhz
    SLICE_X4Y131         FDCE                                         r  u0_soc/u1_cpu/u8_mult/bb_reg_reg[12]/C
                         clock pessimism              0.428    -0.387    
    SLICE_X4Y131         FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    u0_soc/u1_cpu/u8_mult/bb_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 u0_soc/u1_cpu/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u8_mult/bb_reg_reg[13]/CLR
                            (removal check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48mhz_clk_wiz_0 rise@0.000ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.226ns (28.959%)  route 0.554ns (71.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.638    -0.450    u0_soc/u1_cpu/clk_48mhz
    SLICE_X11Y130        FDCE                                         r  u0_soc/u1_cpu/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.128    -0.322 r  u0_soc/u1_cpu/reset_reg_reg[3]/Q
                         net (fo=2, routed)           0.100    -0.222    u0_soc/u1_cpu/u8_mult/reset_reg_reg[3]
    SLICE_X11Y130        LUT4 (Prop_lut4_I3_O)        0.098    -0.124 f  u0_soc/u1_cpu/u8_mult/pc_reg[31]_i_2/O
                         net (fo=338, routed)         0.454     0.331    u0_soc/u1_cpu/u8_mult/sel
    SLICE_X4Y131         FDCE                                         f  u0_soc/u1_cpu/u8_mult/bb_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.939    -0.814    u0_soc/u1_cpu/u8_mult/clk_48mhz
    SLICE_X4Y131         FDCE                                         r  u0_soc/u1_cpu/u8_mult/bb_reg_reg[13]/C
                         clock pessimism              0.428    -0.387    
    SLICE_X4Y131         FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    u0_soc/u1_cpu/u8_mult/bb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 u0_soc/u1_cpu/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            u0_soc/u1_cpu/u8_mult/count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_48mhz_clk_wiz_0 rise@0.000ns - clk_48mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.226ns (27.845%)  route 0.586ns (72.155%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.638    -0.450    u0_soc/u1_cpu/clk_48mhz
    SLICE_X11Y130        FDCE                                         r  u0_soc/u1_cpu/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.128    -0.322 r  u0_soc/u1_cpu/reset_reg_reg[3]/Q
                         net (fo=2, routed)           0.100    -0.222    u0_soc/u1_cpu/u8_mult/reset_reg_reg[3]
    SLICE_X11Y130        LUT4 (Prop_lut4_I3_O)        0.098    -0.124 f  u0_soc/u1_cpu/u8_mult/pc_reg[31]_i_2/O
                         net (fo=338, routed)         0.486     0.362    u0_soc/u1_cpu/u8_mult/sel
    SLICE_X6Y136         FDCE                                         f  u0_soc/u1_cpu/u8_mult/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.943    -0.810    u0_soc/u1_cpu/u8_mult/clk_48mhz
    SLICE_X6Y136         FDCE                                         r  u0_soc/u1_cpu/u8_mult/count_reg_reg[0]/C
                         clock pessimism              0.428    -0.383    
    SLICE_X6Y136         FDCE (Remov_fdce_C_CLR)     -0.067    -0.450    u0_soc/u1_cpu/u8_mult/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.812    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_48mhz_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0_soc/u3_uart/O_out_pin_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.791ns  (logic 3.994ns (45.433%)  route 4.797ns (54.567%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.212    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.537    -1.579    u0_soc/u3_uart/clk_48mhz
    SLICE_X46Y73         FDPE                                         r  u0_soc/u3_uart/O_out_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDPE (Prop_fdpe_C_Q)         0.518    -1.061 r  u0_soc/u3_uart/O_out_pin_reg/Q
                         net (fo=1, routed)           4.797     3.736    UART_TXD_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.476     7.212 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     7.212    UART_TXD
    R12                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0_soc/u3_uart/O_out_pin_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.104ns  (logic 1.341ns (43.209%)  route 1.763ns (56.791%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.550    -0.538    u0_soc/u3_uart/clk_48mhz
    SLICE_X46Y73         FDPE                                         r  u0_soc/u3_uart/O_out_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDPE (Prop_fdpe_C_Q)         0.164    -0.374 r  u0_soc/u3_uart/O_out_pin_reg/Q
                         net (fo=1, routed)           1.763     1.389    UART_TXD_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.177     2.566 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     2.566    UART_TXD
    R12                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1_clk/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u1_clk/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    R2                                                0.000    15.000 f  CLK (IN)
                         net (fo=0)                   0.000    15.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350    15.350 f  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.830    u1_clk/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    12.688 f  u1_clk/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    13.218    u1_clk/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    13.247 f  u1_clk/clkf_buf/O
                         net (fo=1, routed)           0.817    14.063    u1_clk/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u1_clk/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1_clk/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u1_clk/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    u1_clk/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -5.241 r  u1_clk/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.660    u1_clk/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  u1_clk/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.112    u1_clk/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u1_clk/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_48mhz_clk_wiz_0

Max Delay          8332 Endpoints
Min Delay          8332 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            u0_soc/u2_bsram/ram_reg[215][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.406ns  (logic 1.866ns (12.110%)  route 13.540ns (87.890%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -1.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  BTN_IBUF[0]_inst/O
                         net (fo=2, routed)           2.944     4.409    u1_clk/BTN_IBUF[0]
    SLICE_X60Y61         LUT2 (Prop_lut2_I0_O)        0.124     4.533 f  u1_clk/ram[1002][7]_i_5/O
                         net (fo=602, routed)         7.176    11.709    u0_soc/u1_cpu/u2_mem_ctrl/ram_reg[507][7]
    SLICE_X27Y131        LUT3 (Prop_lut3_I2_O)        0.124    11.833 f  u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3/O
                         net (fo=68, routed)          2.171    14.004    u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3_n_0
    SLICE_X48Y111        LUT3 (Prop_lut3_I2_O)        0.152    14.156 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[215][7]_i_1/O
                         net (fo=8, routed)           1.250    15.406    u0_soc/u2_bsram/ram_reg[215][7]_0[0]
    SLICE_X46Y130        FDRE                                         r  u0_soc/u2_bsram/ram_reg[215][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -5.241 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.660    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.598    -1.971    u0_soc/u2_bsram/clk_48mhz
    SLICE_X46Y130        FDRE                                         r  u0_soc/u2_bsram/ram_reg[215][0]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            u0_soc/u2_bsram/ram_reg[215][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.406ns  (logic 1.866ns (12.110%)  route 13.540ns (87.890%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -1.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  BTN_IBUF[0]_inst/O
                         net (fo=2, routed)           2.944     4.409    u1_clk/BTN_IBUF[0]
    SLICE_X60Y61         LUT2 (Prop_lut2_I0_O)        0.124     4.533 f  u1_clk/ram[1002][7]_i_5/O
                         net (fo=602, routed)         7.176    11.709    u0_soc/u1_cpu/u2_mem_ctrl/ram_reg[507][7]
    SLICE_X27Y131        LUT3 (Prop_lut3_I2_O)        0.124    11.833 f  u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3/O
                         net (fo=68, routed)          2.171    14.004    u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3_n_0
    SLICE_X48Y111        LUT3 (Prop_lut3_I2_O)        0.152    14.156 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[215][7]_i_1/O
                         net (fo=8, routed)           1.250    15.406    u0_soc/u2_bsram/ram_reg[215][7]_0[0]
    SLICE_X46Y130        FDRE                                         r  u0_soc/u2_bsram/ram_reg[215][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -5.241 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.660    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.598    -1.971    u0_soc/u2_bsram/clk_48mhz
    SLICE_X46Y130        FDRE                                         r  u0_soc/u2_bsram/ram_reg[215][1]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            u0_soc/u2_bsram/ram_reg[215][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.382ns  (logic 1.866ns (12.128%)  route 13.517ns (87.872%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -1.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  BTN_IBUF[0]_inst/O
                         net (fo=2, routed)           2.944     4.409    u1_clk/BTN_IBUF[0]
    SLICE_X60Y61         LUT2 (Prop_lut2_I0_O)        0.124     4.533 f  u1_clk/ram[1002][7]_i_5/O
                         net (fo=602, routed)         7.176    11.709    u0_soc/u1_cpu/u2_mem_ctrl/ram_reg[507][7]
    SLICE_X27Y131        LUT3 (Prop_lut3_I2_O)        0.124    11.833 f  u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3/O
                         net (fo=68, routed)          2.171    14.004    u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3_n_0
    SLICE_X48Y111        LUT3 (Prop_lut3_I2_O)        0.152    14.156 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[215][7]_i_1/O
                         net (fo=8, routed)           1.226    15.382    u0_soc/u2_bsram/ram_reg[215][7]_0[0]
    SLICE_X41Y127        FDRE                                         r  u0_soc/u2_bsram/ram_reg[215][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -5.241 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.660    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.595    -1.974    u0_soc/u2_bsram/clk_48mhz
    SLICE_X41Y127        FDRE                                         r  u0_soc/u2_bsram/ram_reg[215][2]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            u0_soc/u2_bsram/ram_reg[215][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.382ns  (logic 1.866ns (12.128%)  route 13.517ns (87.872%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -1.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  BTN_IBUF[0]_inst/O
                         net (fo=2, routed)           2.944     4.409    u1_clk/BTN_IBUF[0]
    SLICE_X60Y61         LUT2 (Prop_lut2_I0_O)        0.124     4.533 f  u1_clk/ram[1002][7]_i_5/O
                         net (fo=602, routed)         7.176    11.709    u0_soc/u1_cpu/u2_mem_ctrl/ram_reg[507][7]
    SLICE_X27Y131        LUT3 (Prop_lut3_I2_O)        0.124    11.833 f  u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3/O
                         net (fo=68, routed)          2.171    14.004    u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3_n_0
    SLICE_X48Y111        LUT3 (Prop_lut3_I2_O)        0.152    14.156 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[215][7]_i_1/O
                         net (fo=8, routed)           1.226    15.382    u0_soc/u2_bsram/ram_reg[215][7]_0[0]
    SLICE_X41Y127        FDRE                                         r  u0_soc/u2_bsram/ram_reg[215][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -5.241 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.660    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.595    -1.974    u0_soc/u2_bsram/clk_48mhz
    SLICE_X41Y127        FDRE                                         r  u0_soc/u2_bsram/ram_reg[215][4]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            u0_soc/u2_bsram/ram_reg[215][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.382ns  (logic 1.866ns (12.128%)  route 13.517ns (87.872%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -1.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  BTN_IBUF[0]_inst/O
                         net (fo=2, routed)           2.944     4.409    u1_clk/BTN_IBUF[0]
    SLICE_X60Y61         LUT2 (Prop_lut2_I0_O)        0.124     4.533 f  u1_clk/ram[1002][7]_i_5/O
                         net (fo=602, routed)         7.176    11.709    u0_soc/u1_cpu/u2_mem_ctrl/ram_reg[507][7]
    SLICE_X27Y131        LUT3 (Prop_lut3_I2_O)        0.124    11.833 f  u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3/O
                         net (fo=68, routed)          2.171    14.004    u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3_n_0
    SLICE_X48Y111        LUT3 (Prop_lut3_I2_O)        0.152    14.156 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[215][7]_i_1/O
                         net (fo=8, routed)           1.226    15.382    u0_soc/u2_bsram/ram_reg[215][7]_0[0]
    SLICE_X41Y127        FDRE                                         r  u0_soc/u2_bsram/ram_reg[215][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -5.241 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.660    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.595    -1.974    u0_soc/u2_bsram/clk_48mhz
    SLICE_X41Y127        FDRE                                         r  u0_soc/u2_bsram/ram_reg[215][7]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            u0_soc/u2_bsram/ram_reg[215][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.366ns  (logic 1.866ns (12.141%)  route 13.501ns (87.859%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -1.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  BTN_IBUF[0]_inst/O
                         net (fo=2, routed)           2.944     4.409    u1_clk/BTN_IBUF[0]
    SLICE_X60Y61         LUT2 (Prop_lut2_I0_O)        0.124     4.533 f  u1_clk/ram[1002][7]_i_5/O
                         net (fo=602, routed)         7.176    11.709    u0_soc/u1_cpu/u2_mem_ctrl/ram_reg[507][7]
    SLICE_X27Y131        LUT3 (Prop_lut3_I2_O)        0.124    11.833 f  u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3/O
                         net (fo=68, routed)          2.171    14.004    u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3_n_0
    SLICE_X48Y111        LUT3 (Prop_lut3_I2_O)        0.152    14.156 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[215][7]_i_1/O
                         net (fo=8, routed)           1.211    15.366    u0_soc/u2_bsram/ram_reg[215][7]_0[0]
    SLICE_X40Y127        FDRE                                         r  u0_soc/u2_bsram/ram_reg[215][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -5.241 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.660    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.595    -1.974    u0_soc/u2_bsram/clk_48mhz
    SLICE_X40Y127        FDRE                                         r  u0_soc/u2_bsram/ram_reg[215][3]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            u0_soc/u2_bsram/ram_reg[215][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.366ns  (logic 1.866ns (12.141%)  route 13.501ns (87.859%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -1.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  BTN_IBUF[0]_inst/O
                         net (fo=2, routed)           2.944     4.409    u1_clk/BTN_IBUF[0]
    SLICE_X60Y61         LUT2 (Prop_lut2_I0_O)        0.124     4.533 f  u1_clk/ram[1002][7]_i_5/O
                         net (fo=602, routed)         7.176    11.709    u0_soc/u1_cpu/u2_mem_ctrl/ram_reg[507][7]
    SLICE_X27Y131        LUT3 (Prop_lut3_I2_O)        0.124    11.833 f  u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3/O
                         net (fo=68, routed)          2.171    14.004    u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3_n_0
    SLICE_X48Y111        LUT3 (Prop_lut3_I2_O)        0.152    14.156 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[215][7]_i_1/O
                         net (fo=8, routed)           1.211    15.366    u0_soc/u2_bsram/ram_reg[215][7]_0[0]
    SLICE_X40Y127        FDRE                                         r  u0_soc/u2_bsram/ram_reg[215][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -5.241 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.660    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.595    -1.974    u0_soc/u2_bsram/clk_48mhz
    SLICE_X40Y127        FDRE                                         r  u0_soc/u2_bsram/ram_reg[215][5]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            u0_soc/u2_bsram/ram_reg[215][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.366ns  (logic 1.866ns (12.141%)  route 13.501ns (87.859%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -1.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  BTN_IBUF[0]_inst/O
                         net (fo=2, routed)           2.944     4.409    u1_clk/BTN_IBUF[0]
    SLICE_X60Y61         LUT2 (Prop_lut2_I0_O)        0.124     4.533 f  u1_clk/ram[1002][7]_i_5/O
                         net (fo=602, routed)         7.176    11.709    u0_soc/u1_cpu/u2_mem_ctrl/ram_reg[507][7]
    SLICE_X27Y131        LUT3 (Prop_lut3_I2_O)        0.124    11.833 f  u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3/O
                         net (fo=68, routed)          2.171    14.004    u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3_n_0
    SLICE_X48Y111        LUT3 (Prop_lut3_I2_O)        0.152    14.156 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[215][7]_i_1/O
                         net (fo=8, routed)           1.211    15.366    u0_soc/u2_bsram/ram_reg[215][7]_0[0]
    SLICE_X40Y127        FDRE                                         r  u0_soc/u2_bsram/ram_reg[215][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -5.241 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.660    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.595    -1.974    u0_soc/u2_bsram/clk_48mhz
    SLICE_X40Y127        FDRE                                         r  u0_soc/u2_bsram/ram_reg[215][6]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            u0_soc/u2_bsram/ram_reg[654][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.229ns  (logic 2.102ns (13.800%)  route 13.127ns (86.200%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -1.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  BTN_IBUF[0]_inst/O
                         net (fo=2, routed)           2.944     4.409    u1_clk/BTN_IBUF[0]
    SLICE_X60Y61         LUT2 (Prop_lut2_I0_O)        0.124     4.533 f  u1_clk/ram[1002][7]_i_5/O
                         net (fo=602, routed)         7.033    11.566    u0_soc/u1_cpu/u2_mem_ctrl/ram_reg[507][7]
    SLICE_X17Y120        LUT3 (Prop_lut3_I2_O)        0.152    11.718 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_4/O
                         net (fo=70, routed)          1.935    13.653    u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_4_n_0
    SLICE_X32Y108        LUT4 (Prop_lut4_I3_O)        0.360    14.013 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[654][7]_i_1/O
                         net (fo=8, routed)           1.215    15.229    u0_soc/u2_bsram/ram_reg[654][7]_0[0]
    SLICE_X13Y115        FDRE                                         r  u0_soc/u2_bsram/ram_reg[654][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -5.241 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.660    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.609    -1.960    u0_soc/u2_bsram/clk_48mhz
    SLICE_X13Y115        FDRE                                         r  u0_soc/u2_bsram/ram_reg[654][4]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            u0_soc/u2_bsram/ram_reg[654][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.229ns  (logic 2.102ns (13.800%)  route 13.127ns (86.200%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -1.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  BTN_IBUF[0]_inst/O
                         net (fo=2, routed)           2.944     4.409    u1_clk/BTN_IBUF[0]
    SLICE_X60Y61         LUT2 (Prop_lut2_I0_O)        0.124     4.533 f  u1_clk/ram[1002][7]_i_5/O
                         net (fo=602, routed)         7.033    11.566    u0_soc/u1_cpu/u2_mem_ctrl/ram_reg[507][7]
    SLICE_X17Y120        LUT3 (Prop_lut3_I2_O)        0.152    11.718 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_4/O
                         net (fo=70, routed)          1.935    13.653    u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_4_n_0
    SLICE_X32Y108        LUT4 (Prop_lut4_I3_O)        0.360    14.013 r  u0_soc/u1_cpu/u2_mem_ctrl/ram[654][7]_i_1/O
                         net (fo=8, routed)           1.215    15.229    u0_soc/u2_bsram/ram_reg[654][7]_0[0]
    SLICE_X13Y115        FDRE                                         r  u0_soc/u2_bsram/ram_reg[654][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -5.241 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.660    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        1.609    -1.960    u0_soc/u2_bsram/clk_48mhz
    SLICE_X13Y115        FDRE                                         r  u0_soc/u2_bsram/ram_reg[654][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1_clk/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u0_soc/u3_uart/out_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.045ns (3.193%)  route 1.364ns (96.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  u1_clk/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.951     0.951    u1_clk/locked
    SLICE_X60Y61         LUT2 (Prop_lut2_I1_O)        0.045     0.996 f  u1_clk/ram[1002][7]_i_5/O
                         net (fo=602, routed)         0.414     1.409    u0_soc/u3_uart/in_shift_reg[7]_0
    SLICE_X57Y68         FDCE                                         f  u0_soc/u3_uart/out_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.825    -0.928    u0_soc/u3_uart/clk_48mhz
    SLICE_X57Y68         FDCE                                         r  u0_soc/u3_uart/out_cnt_reg[1]/C

Slack:                    inf
  Source:                 u1_clk/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u0_soc/u3_uart/out_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.045ns (3.193%)  route 1.364ns (96.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  u1_clk/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.951     0.951    u1_clk/locked
    SLICE_X60Y61         LUT2 (Prop_lut2_I1_O)        0.045     0.996 f  u1_clk/ram[1002][7]_i_5/O
                         net (fo=602, routed)         0.414     1.409    u0_soc/u3_uart/in_shift_reg[7]_0
    SLICE_X57Y68         FDCE                                         f  u0_soc/u3_uart/out_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.825    -0.928    u0_soc/u3_uart/clk_48mhz
    SLICE_X57Y68         FDCE                                         r  u0_soc/u3_uart/out_cnt_reg[2]/C

Slack:                    inf
  Source:                 u1_clk/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u0_soc/u3_uart/out_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.045ns (3.193%)  route 1.364ns (96.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  u1_clk/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.951     0.951    u1_clk/locked
    SLICE_X60Y61         LUT2 (Prop_lut2_I1_O)        0.045     0.996 f  u1_clk/ram[1002][7]_i_5/O
                         net (fo=602, routed)         0.414     1.409    u0_soc/u3_uart/in_shift_reg[7]_0
    SLICE_X57Y68         FDCE                                         f  u0_soc/u3_uart/out_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.825    -0.928    u0_soc/u3_uart/clk_48mhz
    SLICE_X57Y68         FDCE                                         r  u0_soc/u3_uart/out_cnt_reg[4]/C

Slack:                    inf
  Source:                 u1_clk/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u0_soc/u3_uart/in_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.045ns (3.078%)  route 1.417ns (96.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  u1_clk/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.951     0.951    u1_clk/locked
    SLICE_X60Y61         LUT2 (Prop_lut2_I1_O)        0.045     0.996 f  u1_clk/ram[1002][7]_i_5/O
                         net (fo=602, routed)         0.466     1.462    u0_soc/u3_uart/in_shift_reg[7]_0
    SLICE_X50Y67         FDCE                                         f  u0_soc/u3_uart/in_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.826    -0.927    u0_soc/u3_uart/clk_48mhz
    SLICE_X50Y67         FDCE                                         r  u0_soc/u3_uart/in_cnt_reg[0]/C

Slack:                    inf
  Source:                 u1_clk/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u0_soc/u3_uart/out_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.045ns (3.030%)  route 1.440ns (96.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  u1_clk/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.951     0.951    u1_clk/locked
    SLICE_X60Y61         LUT2 (Prop_lut2_I1_O)        0.045     0.996 f  u1_clk/ram[1002][7]_i_5/O
                         net (fo=602, routed)         0.489     1.485    u0_soc/u3_uart/in_shift_reg[7]_0
    SLICE_X57Y69         FDCE                                         f  u0_soc/u3_uart/out_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.824    -0.929    u0_soc/u3_uart/clk_48mhz
    SLICE_X57Y69         FDCE                                         r  u0_soc/u3_uart/out_cnt_reg[11]/C

Slack:                    inf
  Source:                 u1_clk/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u0_soc/u3_uart/out_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.045ns (3.030%)  route 1.440ns (96.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  u1_clk/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.951     0.951    u1_clk/locked
    SLICE_X60Y61         LUT2 (Prop_lut2_I1_O)        0.045     0.996 f  u1_clk/ram[1002][7]_i_5/O
                         net (fo=602, routed)         0.489     1.485    u0_soc/u3_uart/in_shift_reg[7]_0
    SLICE_X57Y69         FDCE                                         f  u0_soc/u3_uart/out_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.824    -0.929    u0_soc/u3_uart/clk_48mhz
    SLICE_X57Y69         FDCE                                         r  u0_soc/u3_uart/out_cnt_reg[5]/C

Slack:                    inf
  Source:                 u1_clk/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u0_soc/u3_uart/out_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.045ns (3.030%)  route 1.440ns (96.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  u1_clk/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.951     0.951    u1_clk/locked
    SLICE_X60Y61         LUT2 (Prop_lut2_I1_O)        0.045     0.996 f  u1_clk/ram[1002][7]_i_5/O
                         net (fo=602, routed)         0.489     1.485    u0_soc/u3_uart/in_shift_reg[7]_0
    SLICE_X57Y69         FDCE                                         f  u0_soc/u3_uart/out_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.824    -0.929    u0_soc/u3_uart/clk_48mhz
    SLICE_X57Y69         FDCE                                         r  u0_soc/u3_uart/out_cnt_reg[6]/C

Slack:                    inf
  Source:                 u1_clk/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u0_soc/u3_uart/in_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.045ns (2.967%)  route 1.472ns (97.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  u1_clk/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.951     0.951    u1_clk/locked
    SLICE_X60Y61         LUT2 (Prop_lut2_I1_O)        0.045     0.996 f  u1_clk/ram[1002][7]_i_5/O
                         net (fo=602, routed)         0.521     1.517    u0_soc/u3_uart/in_shift_reg[7]_0
    SLICE_X50Y66         FDCE                                         f  u0_soc/u3_uart/in_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.827    -0.926    u0_soc/u3_uart/clk_48mhz
    SLICE_X50Y66         FDCE                                         r  u0_soc/u3_uart/in_cnt_reg[3]/C

Slack:                    inf
  Source:                 u1_clk/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u0_soc/u3_uart/in_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.045ns (2.967%)  route 1.472ns (97.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  u1_clk/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.951     0.951    u1_clk/locked
    SLICE_X60Y61         LUT2 (Prop_lut2_I1_O)        0.045     0.996 f  u1_clk/ram[1002][7]_i_5/O
                         net (fo=602, routed)         0.521     1.517    u0_soc/u3_uart/in_shift_reg[7]_0
    SLICE_X50Y66         FDCE                                         f  u0_soc/u3_uart/in_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.827    -0.926    u0_soc/u3_uart/clk_48mhz
    SLICE_X50Y66         FDCE                                         r  u0_soc/u3_uart/in_cnt_reg[4]/C

Slack:                    inf
  Source:                 u1_clk/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u0_soc/u3_uart/out_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_48mhz_clk_wiz_0  {rise@0.000ns fall@10.413ns period=20.826ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.045ns (2.902%)  route 1.506ns (97.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.309ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  u1_clk/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.951     0.951    u1_clk/locked
    SLICE_X60Y61         LUT2 (Prop_lut2_I1_O)        0.045     0.996 f  u1_clk/ram[1002][7]_i_5/O
                         net (fo=602, routed)         0.555     1.551    u0_soc/u3_uart/in_shift_reg[7]_0
    SLICE_X57Y70         FDCE                                         f  u0_soc/u3_uart/out_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_48mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u1_clk/CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  u1_clk/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    u1_clk/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  u1_clk/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    u1_clk/clk_48mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  u1_clk/clkout2_buf/O
                         net (fo=9140, routed)        0.823    -0.930    u0_soc/u3_uart/clk_48mhz
    SLICE_X57Y70         FDCE                                         r  u0_soc/u3_uart/out_cnt_reg[10]/C





