Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Semestre_9\Sistemas_Digitales_Avanzados\sisdig_final\Final_project\ipcore_dir\ROM_1.v" into library work
Parsing module <ROM_1>.
Parsing VHDL file "D:\Semestre_9\Sistemas_Digitales_Avanzados\sisdig_final\Final_project\VGA_DISPLAY.vhd" into library work
Parsing entity <VGA_DISPLAY>.
Parsing architecture <Behavioral> of entity <vga_display>.
Parsing VHDL file "D:\Semestre_9\Sistemas_Digitales_Avanzados\sisdig_final\Final_project\VGA.vhd" into library work
Parsing entity <VGA>.
Parsing architecture <Behavioral> of entity <vga>.
Parsing VHDL file "D:\Semestre_9\Sistemas_Digitales_Avanzados\sisdig_final\Final_project\Top.vhd" into library work
Parsing entity <Top>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Top> (architecture <Behavioral>) from library <work>.

Elaborating entity <VGA> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "D:\Semestre_9\Sistemas_Digitales_Avanzados\sisdig_final\Final_project\VGA.vhd" Line 164. Case statement is complete. others clause is never selected

Elaborating entity <VGA_DISPLAY> (architecture <Behavioral>) with generics from library <work>.
Going to verilog side to elaborate module ROM_1

Elaborating module <ROM_1>.
WARNING:HDLCompiler:1499 - "D:\Semestre_9\Sistemas_Digitales_Avanzados\sisdig_final\Final_project\ipcore_dir\ROM_1.v" Line 39: Empty module <ROM_1> remains a black box.
Back to vhdl to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "D:\Semestre_9\Sistemas_Digitales_Avanzados\sisdig_final\Final_project\Top.vhd".
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <VGA>.
    Related source file is "D:\Semestre_9\Sistemas_Digitales_Avanzados\sisdig_final\Final_project\VGA.vhd".
        MX_HS = 800
        MX_VS = 521
    Found 1-bit register for signal <En_25>.
    Found 2-bit register for signal <pr_state>.
    Found 2-bit register for signal <FreqDiv.Count>.
    Found 10-bit register for signal <CuentaH>.
    Found 10-bit register for signal <CuentaV>.
    Found finite state machine <FSM_0> for signal <pr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | al_hs                                          |
    | Power Up State     | al_hs                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <FreqDiv.Count[1]_GND_7_o_add_4_OUT> created at line 92.
    Found 10-bit adder for signal <CuentaH[9]_GND_7_o_add_8_OUT> created at line 113.
    Found 10-bit adder for signal <CuentaV[9]_GND_7_o_add_14_OUT> created at line 125.
    Found 10-bit subtractor for signal <X> created at line 35.
    Found 10-bit subtractor for signal <Y> created at line 36.
    Found 10-bit comparator lessequal for signal <n0003> created at line 79
    Found 10-bit comparator equal for signal <Tiempo[9]_CuentaH[9]_equal_8_o> created at line 109
    Found 10-bit comparator lessequal for signal <n0030> created at line 169
    Found 10-bit comparator lessequal for signal <n0032> created at line 169
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   1 Finite State Machine(s).
Unit <VGA> synthesized.

Synthesizing Unit <VGA_DISPLAY>.
    Related source file is "D:\Semestre_9\Sistemas_Digitales_Avanzados\sisdig_final\Final_project\VGA_DISPLAY.vhd".
        ImageCols = 50
        ImageRows = 50
        PosCol = 100
        PosRow = 100
WARNING:Xst:647 - Input <rightB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <leftB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <upB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <downB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <Color>.
    Found 12-bit adder for signal <Address> created at line 73.
    Found 10-bit comparator greater for signal <Xin[9]_GND_8_o_LessThan_2_o> created at line 80
    Found 10-bit comparator greater for signal <Yin[9]_GND_8_o_LessThan_3_o> created at line 80
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <VGA_DISPLAY> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 2
 10-bit subtractor                                     : 2
 12-bit adder                                          : 1
 2-bit adder                                           : 1
# Registers                                            : 5
 1-bit register                                        : 1
 10-bit register                                       : 2
 2-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 6
 10-bit comparator equal                               : 1
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ROM_1.ngc>.
Loading core <ROM_1> for timing and area information for instance <C01>.

Synthesizing (advanced) Unit <VGA>.
The following registers are absorbed into counter <FreqDiv.Count>: 1 register on signal <FreqDiv.Count>.
The following registers are absorbed into counter <CuentaH>: 1 register on signal <CuentaH>.
The following registers are absorbed into counter <CuentaV>: 1 register on signal <CuentaV>.
Unit <VGA> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit subtractor                                     : 2
 12-bit adder                                          : 1
 2-bit adder                                           : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 2-bit up counter                                      : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# Comparators                                          : 6
 10-bit comparator equal                               : 1
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <pr_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 al_hs | 00
 fp_hs | 01
 pu_hs | 10
 bp_hs | 11
-------------------

Optimizing unit <Top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 144
#      GND                         : 2
#      INV                         : 5
#      LUT1                        : 18
#      LUT2                        : 9
#      LUT3                        : 5
#      LUT4                        : 23
#      LUT5                        : 8
#      LUT6                        : 19
#      MUXCY                       : 25
#      VCC                         : 2
#      XORCY                       : 28
# FlipFlops/Latches                : 35
#      FD                          : 11
#      FDC                         : 5
#      FDE                         : 2
#      FDR                         : 8
#      FDRE                        : 9
# RAMS                             : 3
#      RAMB8BWER                   : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              35  out of  18224     0%  
 Number of Slice LUTs:                   87  out of   9112     0%  
    Number used as Logic:                87  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     94
   Number with an unused Flip Flop:      59  out of     94    62%  
   Number with an unused LUT:             7  out of     94     7%  
   Number of fully used LUT-FF pairs:    28  out of     94    29%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  12  out of    232     5%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of     32     6%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                           | Load  |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
Clk                                | BUFGP                                                                                                                           | 38    |
C02/C01/N1                         | NONE(C02/C01/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram)| 3     |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.902ns (Maximum Frequency: 204.013MHz)
   Minimum input arrival time before clock: 4.811ns
   Maximum output required time after clock: 5.986ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 4.902ns (frequency: 204.013MHz)
  Total number of paths / destination ports: 2608 / 96
-------------------------------------------------------------------------
Delay:               4.902ns (Levels of Logic = 10)
  Source:            C01/CuentaH_4 (FF)
  Destination:       C02/C01/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: C01/CuentaH_4 to C02/C01/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.447   1.147  C01/CuentaH_4 (C01/CuentaH_4)
     LUT6:I1->O            5   0.203   0.715  C01/Msub_X_xor<6>111 (C01/Msub_X_xor<6>11)
     LUT5:I4->O            1   0.205   0.000  C02/Madd_Address_lut<6> (C02/Madd_Address_lut<6>)
     MUXCY:S->O            1   0.172   0.000  C02/Madd_Address_cy<6> (C02/Madd_Address_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  C02/Madd_Address_cy<7> (C02/Madd_Address_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  C02/Madd_Address_cy<8> (C02/Madd_Address_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  C02/Madd_Address_cy<9> (C02/Madd_Address_cy<9>)
     MUXCY:CI->O           0   0.019   0.000  C02/Madd_Address_cy<10> (C02/Madd_Address_cy<10>)
     XORCY:CI->O           3   0.180   0.755  C02/Madd_Address_xor<11> (C02/Address<11>)
     begin scope: 'C02/C01:addra<11>'
     LUT2:I0->O            1   0.203   0.579  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[1]_PWR_16_o_equal_3_o<1>1 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<2>)
     RAMB8BWER:ENAWREN         0.220          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    ----------------------------------------
    Total                      4.902ns (1.706ns logic, 3.196ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 44 / 34
-------------------------------------------------------------------------
Offset:              4.811ns (Levels of Logic = 4)
  Source:            Rst (PAD)
  Destination:       C01/CuentaV_0 (FF)
  Destination Clock: Clk rising

  Data Path: Rst to C01/CuentaV_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.222   1.221  Rst_IBUF (Rst_IBUF)
     LUT6:I0->O            2   0.203   0.845  C01/_n00781 (C01/_n00781)
     LUT3:I0->O            1   0.205   0.808  C01/_n00783_SW0 (N6)
     LUT6:I3->O            1   0.205   0.000  C01/CuentaV_0_glue_set (C01/CuentaV_0_glue_set)
     FD:D                      0.102          C01/CuentaV_0
    ----------------------------------------
    Total                      4.811ns (1.937ns logic, 2.874ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 19 / 10
-------------------------------------------------------------------------
Offset:              5.986ns (Levels of Logic = 3)
  Source:            C01/CuentaV_4 (FF)
  Destination:       Vsync (PAD)
  Source Clock:      Clk rising

  Data Path: C01/CuentaV_4 to Vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   1.058  C01/CuentaV_4 (C01/CuentaV_4)
     LUT4:I1->O            1   0.205   0.924  C01/Vsync_SW0 (N01)
     LUT6:I1->O            1   0.203   0.579  C01/Vsync (Vsync_OBUF)
     OBUF:I->O                 2.571          Vsync_OBUF (Vsync)
    ----------------------------------------
    Total                      5.986ns (3.426ns logic, 2.560ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    4.902|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.25 secs
 
--> 

Total memory usage is 4511104 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    1 (   0 filtered)

