<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1017" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1017{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1017{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_1017{left:780px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1017{left:70px;bottom:1084px;}
#t5_1017{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_1017{left:70px;bottom:1038px;letter-spacing:-0.09px;}
#t7_1017{left:156px;bottom:1038px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t8_1017{left:70px;bottom:1014px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t9_1017{left:70px;bottom:986px;}
#ta_1017{left:96px;bottom:989px;letter-spacing:-0.13px;word-spacing:-0.76px;}
#tb_1017{left:96px;bottom:972px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tc_1017{left:96px;bottom:948px;}
#td_1017{left:122px;bottom:948px;letter-spacing:-0.15px;word-spacing:-0.71px;}
#te_1017{left:122px;bottom:931px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_1017{left:122px;bottom:914px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tg_1017{left:96px;bottom:890px;}
#th_1017{left:122px;bottom:890px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#ti_1017{left:122px;bottom:873px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#tj_1017{left:96px;bottom:850px;letter-spacing:-0.15px;word-spacing:-0.29px;}
#tk_1017{left:96px;bottom:833px;letter-spacing:-0.16px;word-spacing:0.06px;}
#tl_1017{left:70px;bottom:807px;}
#tm_1017{left:96px;bottom:810px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tn_1017{left:70px;bottom:784px;}
#to_1017{left:96px;bottom:787px;letter-spacing:-0.2px;}
#tp_1017{left:96px;bottom:763px;}
#tq_1017{left:122px;bottom:763px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tr_1017{left:122px;bottom:746px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#ts_1017{left:96px;bottom:722px;}
#tt_1017{left:122px;bottom:722px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tu_1017{left:122px;bottom:695px;}
#tv_1017{left:148px;bottom:697px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tw_1017{left:122px;bottom:672px;}
#tx_1017{left:148px;bottom:674px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#ty_1017{left:70px;bottom:648px;}
#tz_1017{left:96px;bottom:652px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#t10_1017{left:96px;bottom:627px;}
#t11_1017{left:122px;bottom:627px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#t12_1017{left:96px;bottom:604px;}
#t13_1017{left:122px;bottom:604px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t14_1017{left:122px;bottom:578px;}
#t15_1017{left:148px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_1017{left:122px;bottom:556px;}
#t17_1017{left:148px;bottom:558px;letter-spacing:-0.2px;word-spacing:-0.64px;}
#t18_1017{left:147px;bottom:542px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#t19_1017{left:148px;bottom:517px;}
#t1a_1017{left:174px;bottom:517px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1b_1017{left:148px;bottom:493px;}
#t1c_1017{left:174px;bottom:493px;letter-spacing:-0.15px;word-spacing:1.68px;}
#t1d_1017{left:174px;bottom:476px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1e_1017{left:148px;bottom:451px;}
#t1f_1017{left:174px;bottom:451px;letter-spacing:-0.16px;word-spacing:0.05px;}
#t1g_1017{left:148px;bottom:427px;}
#t1h_1017{left:174px;bottom:427px;letter-spacing:-0.15px;word-spacing:2.32px;}
#t1i_1017{left:174px;bottom:410px;letter-spacing:-0.14px;word-spacing:0.07px;}
#t1j_1017{left:174px;bottom:393px;letter-spacing:-0.14px;word-spacing:-0.02px;}
#t1k_1017{left:148px;bottom:369px;}
#t1l_1017{left:174px;bottom:369px;letter-spacing:-0.14px;word-spacing:-0.15px;}
#t1m_1017{left:174px;bottom:352px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1n_1017{left:148px;bottom:328px;}
#t1o_1017{left:174px;bottom:328px;letter-spacing:-0.14px;word-spacing:-0.28px;}
#t1p_1017{left:174px;bottom:311px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t1q_1017{left:70px;bottom:286px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1r_1017{left:70px;bottom:236px;letter-spacing:-0.1px;}
#t1s_1017{left:156px;bottom:236px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1t_1017{left:70px;bottom:212px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#t1u_1017{left:70px;bottom:188px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1v_1017{left:70px;bottom:163px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1w_1017{left:70px;bottom:137px;}
#t1x_1017{left:96px;bottom:140px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1y_1017{left:96px;bottom:124px;letter-spacing:-0.13px;word-spacing:-0.4px;}

.s1_1017{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1017{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1017{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_1017{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1017{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1017{font-size:18px;font-family:TimesNewRoman_3ec;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1017" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1017Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1017" style="-webkit-user-select: none;"><object width="935" height="1210" data="1017/1017.svg" type="image/svg+xml" id="pdf1017" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1017" class="t s1_1017">Vol. 3C </span><span id="t2_1017" class="t s1_1017">27-17 </span>
<span id="t3_1017" class="t s2_1017">VM ENTRIES </span>
<span id="t4_1017" class="t s3_1017">• </span><span id="t5_1017" class="t s4_1017">The SMBASE register is unmodified by all VM entries except those that return from SMM. </span>
<span id="t6_1017" class="t s5_1017">27.3.2.2 </span><span id="t7_1017" class="t s5_1017">Loading Guest Segment Registers and Descriptor-Table Registers </span>
<span id="t8_1017" class="t s4_1017">For each of CS, SS, DS, ES, FS, GS, TR, and LDTR, fields are loaded from the guest-state area as follows: </span>
<span id="t9_1017" class="t s3_1017">• </span><span id="ta_1017" class="t s4_1017">The unusable bit is loaded from the access-rights field. This bit can never be set for TR (see Section 27.3.1.2). </span>
<span id="tb_1017" class="t s4_1017">If it is set for one of the other registers, the following apply: </span>
<span id="tc_1017" class="t s4_1017">— </span><span id="td_1017" class="t s4_1017">For each of CS, SS, DS, ES, FS, and GS, uses of the segment cause faults (general-protection exception or </span>
<span id="te_1017" class="t s4_1017">stack-fault exception) outside 64-bit mode, just as they would had the segment been loaded using a null </span>
<span id="tf_1017" class="t s4_1017">selector. This bit does not cause accesses to fault in 64-bit mode. </span>
<span id="tg_1017" class="t s4_1017">— </span><span id="th_1017" class="t s4_1017">If this bit is set for LDTR, uses of LDTR cause general-protection exceptions in all modes, just as they would </span>
<span id="ti_1017" class="t s4_1017">had LDTR been loaded using a null selector. </span>
<span id="tj_1017" class="t s4_1017">If this bit is clear for any of CS, SS, DS, ES, FS, GS, TR, and LDTR, a null selector value does not cause a fault </span>
<span id="tk_1017" class="t s4_1017">(general-protection exception or stack-fault exception). </span>
<span id="tl_1017" class="t s3_1017">• </span><span id="tm_1017" class="t s4_1017">TR. The selector, base, limit, and access-rights fields are loaded. </span>
<span id="tn_1017" class="t s3_1017">• </span><span id="to_1017" class="t s4_1017">CS. </span>
<span id="tp_1017" class="t s4_1017">— </span><span id="tq_1017" class="t s4_1017">The following fields are always loaded: selector, base address, limit, and (from the access-rights field) the </span>
<span id="tr_1017" class="t s4_1017">L, D, and G bits. </span>
<span id="ts_1017" class="t s4_1017">— </span><span id="tt_1017" class="t s4_1017">For the other fields, the unusable bit of the access-rights field is consulted: </span>
<span id="tu_1017" class="t s6_1017">• </span><span id="tv_1017" class="t s4_1017">If the unusable bit is 0, all of the access-rights field is loaded. </span>
<span id="tw_1017" class="t s6_1017">• </span><span id="tx_1017" class="t s4_1017">If the unusable bit is 1, the remainder of CS access rights are undefined after VM entry. </span>
<span id="ty_1017" class="t s3_1017">• </span><span id="tz_1017" class="t s4_1017">SS, DS, ES, FS, GS, and LDTR. </span>
<span id="t10_1017" class="t s4_1017">— </span><span id="t11_1017" class="t s4_1017">The selector fields are loaded. </span>
<span id="t12_1017" class="t s4_1017">— </span><span id="t13_1017" class="t s4_1017">For the other fields, the unusable bit of the corresponding access-rights field is consulted: </span>
<span id="t14_1017" class="t s6_1017">• </span><span id="t15_1017" class="t s4_1017">If the unusable bit is 0, the base-address, limit, and access-rights fields are loaded. </span>
<span id="t16_1017" class="t s6_1017">• </span><span id="t17_1017" class="t s4_1017">If the unusable bit is 1, the base address, the segment limit, and the remainder of the access rights are </span>
<span id="t18_1017" class="t s4_1017">undefined after VM entry with the following exceptions: </span>
<span id="t19_1017" class="t s4_1017">— </span><span id="t1a_1017" class="t s4_1017">Bits 3:0 of the base address for SS are cleared to 0. </span>
<span id="t1b_1017" class="t s4_1017">— </span><span id="t1c_1017" class="t s4_1017">SS.DPL is always loaded from the SS access-rights field. This will be the current privilege level </span>
<span id="t1d_1017" class="t s4_1017">(CPL) after the VM entry completes. </span>
<span id="t1e_1017" class="t s4_1017">— </span><span id="t1f_1017" class="t s4_1017">SS.B is always set to 1. </span>
<span id="t1g_1017" class="t s4_1017">— </span><span id="t1h_1017" class="t s4_1017">The base addresses for FS and GS are loaded from the corresponding fields in the VMCS. On </span>
<span id="t1i_1017" class="t s4_1017">processors that support Intel 64 architecture, the values loaded for base addresses for FS and GS </span>
<span id="t1j_1017" class="t s4_1017">are also manifest in the FS.base and GS.base MSRs. </span>
<span id="t1k_1017" class="t s4_1017">— </span><span id="t1l_1017" class="t s4_1017">On processors that support Intel 64 architecture, the base address for LDTR is set to an undefined </span>
<span id="t1m_1017" class="t s4_1017">but canonical value. </span>
<span id="t1n_1017" class="t s4_1017">— </span><span id="t1o_1017" class="t s4_1017">On processors that support Intel 64 architecture, bits 63:32 of the base addresses for SS, DS, and </span>
<span id="t1p_1017" class="t s4_1017">ES are cleared to 0. </span>
<span id="t1q_1017" class="t s4_1017">GDTR and IDTR are loaded using the base and limit fields. </span>
<span id="t1r_1017" class="t s5_1017">27.3.2.3 </span><span id="t1s_1017" class="t s5_1017">Loading Guest RIP, RSP, RFLAGS, and SSP </span>
<span id="t1t_1017" class="t s4_1017">RSP, RIP, and RFLAGS are loaded from the RSP field, the RIP field, and the RFLAGS field, respectively. </span>
<span id="t1u_1017" class="t s4_1017">If the “load CET” VM-entry control is 1, SSP (shadow-stack pointer) is loaded from the SSP field. </span>
<span id="t1v_1017" class="t s4_1017">The following items regard the upper 32 bits of these fields on VM entries that are not to 64-bit mode: </span>
<span id="t1w_1017" class="t s3_1017">• </span><span id="t1x_1017" class="t s4_1017">Bits 63:32 of RSP are undefined outside 64-bit mode. Thus, a logical processor may ignore the contents of </span>
<span id="t1y_1017" class="t s4_1017">bits 63:32 of the RSP field on VM entries that are not to 64-bit mode. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
