 
set ::env(PROJECT_NAME) level_delay
set ::env(DESIGN_TOP) level_delay
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/Chipalliance/aib-protocols/common/rtl/level_delay
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/Chipalliance/aib-protocols/common/rtl/level_delay/level_delay.sv
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design