{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 03 12:19:49 2020 " "Info: Processing started: Wed Jun 03 12:19:49 2020" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpu0 -c cpu0 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu0 -c cpu0 --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTAN_FOUND_COMB_LATCHES" "" "Warning: Timing Analysis found one or more latches implemented as combinational loops" { { "Warning" "WTAN_COMB_LATCH_NODE" "alu_out_sel\[0\] " "Warning: Node \"alu_out_sel\[0\]\" is a latch" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 26 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "alu_out_sel\[1\] " "Warning: Node \"alu_out_sel\[1\]\" is a latch" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 26 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "dest_reg\[0\]\$latch " "Warning: Node \"dest_reg\[0\]\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "dest_reg\[1\]\$latch " "Warning: Node \"dest_reg\[1\]\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "sour_reg\[0\]\$latch " "Warning: Node \"sour_reg\[0\]\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "sour_reg\[1\]\$latch " "Warning: Node \"sour_reg\[1\]\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "offset\[0\]\$latch " "Warning: Node \"offset\[0\]\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "offset\[1\]\$latch " "Warning: Node \"offset\[1\]\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "offset\[2\]\$latch " "Warning: Node \"offset\[2\]\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "offset\[3\]\$latch " "Warning: Node \"offset\[3\]\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "sst\[0\]\$latch " "Warning: Node \"sst\[0\]\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "sst\[1\]\$latch " "Warning: Node \"sst\[1\]\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "sci\[0\]\$latch " "Warning: Node \"sci\[0\]\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "sci\[1\]\$latch " "Warning: Node \"sci\[1\]\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "rec\[0\]\$latch " "Warning: Node \"rec\[0\]\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "rec\[1\]\$latch " "Warning: Node \"rec\[1\]\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "alu_func\[0\]\$latch " "Warning: Node \"alu_func\[0\]\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "alu_func\[1\]\$latch " "Warning: Node \"alu_func\[1\]\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "alu_func\[2\]\$latch " "Warning: Node \"alu_func\[2\]\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "alu_in_sel\[0\]\$latch " "Warning: Node \"alu_in_sel\[0\]\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "alu_in_sel\[1\]\$latch " "Warning: Node \"alu_in_sel\[1\]\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "alu_in_sel\[2\]\$latch " "Warning: Node \"alu_in_sel\[2\]\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "wr\$latch " "Warning: Node \"wr\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "wr\$latch " "Info: Node \"wr\$latch\"" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "alu_in_sel\[2\]\$latch " "Info: Node \"alu_in_sel\[2\]\$latch\"" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "alu_in_sel\[1\]\$latch " "Info: Node \"alu_in_sel\[1\]\$latch\"" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "alu_in_sel\[0\]\$latch " "Info: Node \"alu_in_sel\[0\]\$latch\"" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "alu_func\[2\]\$latch " "Info: Node \"alu_func\[2\]\$latch\"" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "alu_func\[1\]\$latch " "Info: Node \"alu_func\[1\]\$latch\"" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "alu_func\[0\]\$latch " "Info: Node \"alu_func\[0\]\$latch\"" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "rec\[1\]\$latch " "Info: Node \"rec\[1\]\$latch\"" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "rec\[0\]\$latch " "Info: Node \"rec\[0\]\$latch\"" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "sci\[1\]\$latch " "Info: Node \"sci\[1\]\$latch\"" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "sci\[0\]\$latch " "Info: Node \"sci\[0\]\$latch\"" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "sst\[1\]\$latch " "Info: Node \"sst\[1\]\$latch\"" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "sst\[0\]\$latch " "Info: Node \"sst\[0\]\$latch\"" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "offset\[3\]\$latch " "Info: Node \"offset\[3\]\$latch\"" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "offset\[2\]\$latch " "Info: Node \"offset\[2\]\$latch\"" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "offset\[1\]\$latch " "Info: Node \"offset\[1\]\$latch\"" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "offset\[0\]\$latch " "Info: Node \"offset\[0\]\$latch\"" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "sour_reg\[1\]\$latch " "Info: Node \"sour_reg\[1\]\$latch\"" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "sour_reg\[0\]\$latch " "Info: Node \"sour_reg\[0\]\$latch\"" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "dest_reg\[1\]\$latch " "Info: Node \"dest_reg\[1\]\$latch\"" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "dest_reg\[0\]\$latch " "Info: Node \"dest_reg\[0\]\$latch\"" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "alu_out_sel\[1\] " "Info: Node \"alu_out_sel\[1\]\"" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 26 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 26 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "alu_out_sel\[0\] " "Info: Node \"alu_out_sel\[0\]\"" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 26 -1 0 } }  } 0}  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 26 -1 0 } }  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "instruction\[6\] en_pc 23.355 ns Longest " "Info: Longest tpd from source pin \"instruction\[6\]\" to destination pin \"en_pc\" is 23.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns instruction\[6\] 1 PIN PIN_19 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_19; Fanout = 16; PIN Node = 'instruction\[6\]'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { instruction[6] } "NODE_NAME" } "" } } { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(6.961 ns) + CELL(0.292 ns) 8.722 ns Mux~4465 2 COMB LC_X10_Y12_N8 8 " "Info: 2: + IC(6.961 ns) + CELL(0.292 ns) = 8.722 ns; Loc. = LC_X10_Y12_N8; Fanout = 8; COMB Node = 'Mux~4465'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "7.253 ns" { instruction[6] Mux~4465 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.641 ns) + CELL(0.292 ns) 10.655 ns Mux~4504 3 COMB LC_X8_Y13_N0 10 " "Info: 3: + IC(1.641 ns) + CELL(0.292 ns) = 10.655 ns; Loc. = LC_X8_Y13_N0; Fanout = 10; COMB Node = 'Mux~4504'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "1.933 ns" { Mux~4465 Mux~4504 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.148 ns) 14.803 ns alu_out_sel\[1\] 4 COMB LOOP LC_X9_Y12_N2 4 " "Info: 4: + IC(0.000 ns) + CELL(4.148 ns) = 14.803 ns; Loc. = LC_X9_Y12_N2; Fanout = 4; COMB LOOP Node = 'alu_out_sel\[1\]'" { { "Info" "ITDB_PART_OF_SCC" "alu_out_sel\[1\] LC_X9_Y12_N2 " "Info: Loc. = LC_X9_Y12_N2; Node \"alu_out_sel\[1\]\"" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { alu_out_sel[1] } "NODE_NAME" } "" } }  } 0}  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { alu_out_sel[1] } "NODE_NAME" } "" } } { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 26 -1 0 } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "4.148 ns" { Mux~4504 alu_out_sel[1] } "NODE_NAME" } "" } } { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 26 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.114 ns) 16.147 ns Mux~4472 5 COMB LC_X10_Y13_N6 1 " "Info: 5: + IC(1.230 ns) + CELL(0.114 ns) = 16.147 ns; Loc. = LC_X10_Y13_N6; Fanout = 1; COMB Node = 'Mux~4472'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "1.344 ns" { alu_out_sel[1] Mux~4472 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.590 ns) 17.167 ns Mux~4474 6 COMB LC_X10_Y13_N9 1 " "Info: 6: + IC(0.430 ns) + CELL(0.590 ns) = 17.167 ns; Loc. = LC_X10_Y13_N9; Fanout = 1; COMB Node = 'Mux~4474'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "1.020 ns" { Mux~4472 Mux~4474 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.442 ns) 18.278 ns Mux~4481 7 COMB LC_X9_Y13_N7 1 " "Info: 7: + IC(0.669 ns) + CELL(0.442 ns) = 18.278 ns; Loc. = LC_X9_Y13_N7; Fanout = 1; COMB Node = 'Mux~4481'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "1.111 ns" { Mux~4474 Mux~4481 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.969 ns) + CELL(2.108 ns) 23.355 ns en_pc 8 PIN PIN_79 0 " "Info: 8: + IC(2.969 ns) + CELL(2.108 ns) = 23.355 ns; Loc. = PIN_79; Fanout = 0; PIN Node = 'en_pc'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "5.077 ns" { Mux~4481 en_pc } "NODE_NAME" } "" } } { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.455 ns 40.48 % " "Info: Total cell delay = 9.455 ns ( 40.48 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.900 ns 59.52 % " "Info: Total interconnect delay = 13.900 ns ( 59.52 % )" {  } {  } 0}  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "23.355 ns" { instruction[6] Mux~4465 Mux~4504 alu_out_sel[1] Mux~4472 Mux~4474 Mux~4481 en_pc } "NODE_NAME" } "" } } { "e:/qdesigh550/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/qdesigh550/bin/Technology_Viewer.qrui" "23.355 ns" { instruction[6] instruction[6]~out0 Mux~4465 Mux~4504 alu_out_sel[1] Mux~4472 Mux~4474 Mux~4481 en_pc } { 0.000ns 0.000ns 6.961ns 1.641ns 0.000ns 1.230ns 0.430ns 0.669ns 2.969ns } { 0.000ns 1.469ns 0.292ns 0.292ns 4.148ns 0.114ns 0.590ns 0.442ns 2.108ns } } }  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "instruction\[2\] offset\[2\] 10.195 ns Shortest " "Info: Shortest tpd from source pin \"instruction\[2\]\" to destination pin \"offset\[2\]\" is 10.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns instruction\[2\] 1 PIN PIN_47 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_47; Fanout = 4; PIN Node = 'instruction\[2\]'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { instruction[2] } "NODE_NAME" } "" } } { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.510 ns) 6.979 ns offset\[2\]\$latch 2 COMB LOOP LC_X1_Y4_N2 2 " "Info: 2: + IC(0.000 ns) + CELL(5.510 ns) = 6.979 ns; Loc. = LC_X1_Y4_N2; Fanout = 2; COMB LOOP Node = 'offset\[2\]\$latch'" { { "Info" "ITDB_PART_OF_SCC" "offset\[2\]\$latch LC_X1_Y4_N2 " "Info: Loc. = LC_X1_Y4_N2; Node \"offset\[2\]\$latch\"" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { offset[2]$latch } "NODE_NAME" } "" } }  } 0}  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "" { offset[2]$latch } "NODE_NAME" } "" } } { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } } { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "5.510 ns" { instruction[2] offset[2]$latch } "NODE_NAME" } "" } } { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 23 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.092 ns) + CELL(2.124 ns) 10.195 ns offset\[2\] 3 PIN PIN_50 0 " "Info: 3: + IC(1.092 ns) + CELL(2.124 ns) = 10.195 ns; Loc. = PIN_50; Fanout = 0; PIN Node = 'offset\[2\]'" {  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "3.216 ns" { offset[2]$latch offset[2] } "NODE_NAME" } "" } } { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.103 ns 89.29 % " "Info: Total cell delay = 9.103 ns ( 89.29 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.092 ns 10.71 % " "Info: Total interconnect delay = 1.092 ns ( 10.71 % )" {  } {  } 0}  } { { "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" "" { Report "E:/Quartus5/file/week9/cpu/db/cpu0_cmp.qrpt" Compiler "cpu0" "UNKNOWN" "V1" "E:/Quartus5/file/week9/cpu/db/cpu0.quartus_db" { Floorplan "E:/Quartus5/file/week9/cpu/" "" "10.195 ns" { instruction[2] offset[2]$latch offset[2] } "NODE_NAME" } "" } } { "e:/qdesigh550/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/qdesigh550/bin/Technology_Viewer.qrui" "10.195 ns" { instruction[2] instruction[2]~out0 offset[2]$latch offset[2] } { 0.0ns 0.0ns 0.0ns 1.092ns } { 0.0ns 1.469ns 5.51ns 2.124ns } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 24 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 03 12:19:50 2020 " "Info: Processing ended: Wed Jun 03 12:19:50 2020" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
