<root><simulation><result_generated_time />2023-05-16 15:04:28<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 7, 'OX': 7, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1024}<im2col_enable />False<total_MAC_operation />451584<total_data_size_element />{'W': 9216, 'I': 82944, 'O': 50176}<total_data_reuse />{'W': 49, 'I': 5.444444444444445, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [3, 1, 1], 'I': [147, 1, 1], 'O': [49, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 7)]], [[], [('FY', 3)]], [], []]<I />[[], [[('OY', 7)], [('FY', 3), ('OX', 7)]], [], []]<O />[[[], [('FY', 3)]], [[('OY', 7)], [('OX', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('FX', 3)], [], []]<I />[[('FX', 3)], [], []]<O />[[('FX', 3)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [49.0, 1, 1, 1], 'I': [2.33, 2.33, 1.0, 1.0], 'O': [3.0, 3, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [24, 72, 72], 'I': [24, 648, 648], 'O': [8, 392, 392], 'O_partial': [8, 0, 0], 'O_final': [0, 392, 392]}<actual_mem_utilization_individual />{'W': [0.05, 0.0, 0.0], 'I': [0.05, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.0, 0.0], 'I': [0.05, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<effective_mem_size_bit />{'W': [8, 72, 72], 'I': [24, 648, 648], 'O': [8, 392, 392], 'O_partial': [8, 0, 0], 'O_final': [0, 392, 392]}<total_unit_count />{'W': [147, 3, 1, 1], 'I': [147, 147, 1, 1], 'O': [147, 49, 1, 1]}<unique_unit_count />{'W': [3, 3, 1, 1], 'I': [63, 63, 1, 1], 'O': [49, 49, 1, 1]}<duplicate_unit_count />{'W': [49.0, 1.0, 1.0, 1.0], 'I': [2.3333333333333335, 2.3333333333333335, 1.0, 1.0], 'O': [3.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[9216, 9216], [9216, 9216], [9216, 0]]<I />[[451584, 193536], [82944, 82944], [82944, 0]]<O />[[(100352, 150528), (50176, 0)], [(0, 50176), (50176, 0)], [(0, 50176), (0, 0)]]<O_partial />[[(100352, 150528), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (50176, 0)], [(0, 50176), (50176, 0)], [(0, 50176), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1152, 1152], [144, 144], [36, 0]]<I />[[56448, 24192], [1296, 1296], [324, 0]]<O />[[(12544, 18816), (6272, 0)], [(0, 784), (784, 0)], [(0, 196), (0, 0)]]<O_partial />[([12544, 18816], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [6272, 0]), ([0, 784], [784, 0]), ([0, 196], [0, 0])]</mem_access_count_word><mac_count><active />451584<idle />2694144</mac_count></basic_info><energy><total_energy />1123092.9<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[0.0, 307.2, 409.6]<O />[0.0, 204.8, 307.2]</mem_energy_breakdown><MAC_energy><active_MAC />987162.6<idle_MAC />134707.2<total />1121869.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0479<utilization_without_data_loading />0.1436<utilization_spatial />0.1436<utilization_temporal_with_data_loading />0.3333<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />9216<latency_cycle_without_data_loading />3072<ideal_computing_cycle />3072<data_loading><load_cycle_total />6144<load_cycle_individual />{'W': [1024, 1024, 0], 'I': [3072, 2048, 0]}<load_cycle_combined />{'W': 2048, 'I': 4096}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-2048], [-3072, -3072], [-3072, -3072]], 'I': [[-2048], [-3072, -3072], [-3072, -3072]], 'O': [[-3072], [-3072, -2048], [-2048, -3072]]}<mem_stall_cycle_shared />{'W': [[-2048], [-3072, 0], [0, 0]], 'I': [[-2048], [-3072, 0], [0, 0]], 'O': [[-3072], [-3072, -2048], [-2048, -3072]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 72, 72], 'I': [24, 648, 648], 'O': [8, 392, 392], 'O_partial': [8, 0, 0], 'O_final': [0, 392, 392]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [1512, 648, 648], 'O': [392, 392, 392]}<loop_cycles_each_level />{'W': [3, 3, 3], 'I': [3, 3, 3], 'O': [3, 3, 3]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [3, 1, 1], 'O': [3, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [24.0, 24.0], [24.0, 24.0]], 'I': [[8.0, 8.0], [504.0, 216.0], [216.0, 216.0]], 'O': [[8.0, 2.7], [130.7, 130.7], [130.7, 130.7]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [24.0, 24.0], [24.0, 24.0]], 'I': [[8.0, 24.0], [1512.0, 216.0], [216.0, 216.0]], 'O': [[8.0, 8.0], [392.0, 130.7], [130.7, 130.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [24.0, 24.0], [24.0, 0]], 'I': [[8.0, 8.0], [504.0, 216.0], [216.0, 0]], 'O': [[8.0, 2.7], [130.7, 130.7], [130.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [658.7, 370.7], [240.0, 130.7]], 'I': [[8.0, 8.0], [658.7, 370.7], [240.0, 130.7]], 'O': [[8.0, 2.7], [658.7, 370.7], [240.0, 130.7]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 3], [3, 3, 1], [3, 3, 1]], 'I': [[1, 1, 3], [3, 3, 1], [3, 3, 1]], 'O': [[1, 1, 3], [3, 3, 1], [3, 3, 1]]}<trans_time_real />{'W': [[0, 1, 3], [[0, 3, 1], [0, 3, 1]], [[0, 3, 1], [0, 3, 1]]], 'I': [[0, 1, 3], [[0, 3, 1], [3, 3, 1]], [[1, 3, 1], [0, 3, 1]]], 'O': [[0, 1, 3], [[0, 3, 1], [1, 3, 1]], [[1, 3, 1], [0, 3, 1]]]}<single_stall_cycle />{'W': [[-1], [-3, -3], [-3, -3]], 'I': [[-1], [-3, 0], [-2, -3]], 'O': [[-1], [-3, -2], [-2, -3]]}<single_stall_count />{'W': [2, 0, 0], 'I': [2, 0, 0], 'O': [3, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [1, 0]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1, 1]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-3, -3], [-2, -3]], 1: [[-3, -3], [-2, -2]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.3<mem_area />120.4<mem_area_percentage />99.3 %</area></results><elapsed_time_second />0</simulation></root>