// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        i_1,
        A_1_address0,
        A_1_ce0,
        A_1_q0,
        A_1_19_address0,
        A_1_19_ce0,
        A_1_19_q0,
        A_2_address0,
        A_2_ce0,
        A_2_q0,
        A_3_address0,
        A_3_ce0,
        A_3_q0,
        A_4_address0,
        A_4_ce0,
        A_4_q0,
        A_5_address0,
        A_5_ce0,
        A_5_q0,
        A_6_address0,
        A_6_ce0,
        A_6_q0,
        A_7_address0,
        A_7_ce0,
        A_7_q0,
        tmp_address0,
        tmp_ce0,
        tmp_we0,
        tmp_d0,
        tmp_1_address0,
        tmp_1_ce0,
        tmp_1_we0,
        tmp_1_d0,
        tmp_2_address0,
        tmp_2_ce0,
        tmp_2_we0,
        tmp_2_d0,
        tmp_3_address0,
        tmp_3_ce0,
        tmp_3_we0,
        tmp_3_d0,
        tmp_4_address0,
        tmp_4_ce0,
        tmp_4_we0,
        tmp_4_d0,
        tmp_5_address0,
        tmp_5_ce0,
        tmp_5_we0,
        tmp_5_d0,
        tmp_6_address0,
        tmp_6_ce0,
        tmp_6_we0,
        tmp_6_d0,
        tmp_7_address0,
        tmp_7_ce0,
        tmp_7_we0,
        tmp_7_d0,
        tmp_8_address0,
        tmp_8_ce0,
        tmp_8_we0,
        tmp_8_d0,
        tmp_9_address0,
        tmp_9_ce0,
        tmp_9_we0,
        tmp_9_d0,
        tmp_10_address0,
        tmp_10_ce0,
        tmp_10_we0,
        tmp_10_d0,
        tmp_11_address0,
        tmp_11_ce0,
        tmp_11_we0,
        tmp_11_d0,
        tmp_12_address0,
        tmp_12_ce0,
        tmp_12_we0,
        tmp_12_d0,
        tmp_13_address0,
        tmp_13_ce0,
        tmp_13_we0,
        tmp_13_d0,
        tmp_14_address0,
        tmp_14_ce0,
        tmp_14_we0,
        tmp_14_d0,
        tmp_15_address0,
        tmp_15_ce0,
        tmp_15_we0,
        tmp_15_d0,
        tmp_16_address0,
        tmp_16_ce0,
        tmp_16_we0,
        tmp_16_d0,
        tmp_17_address0,
        tmp_17_ce0,
        tmp_17_we0,
        tmp_17_d0,
        tmp_18_address0,
        tmp_18_ce0,
        tmp_18_we0,
        tmp_18_d0,
        tmp_19_address0,
        tmp_19_ce0,
        tmp_19_we0,
        tmp_19_d0,
        tmp_20_address0,
        tmp_20_ce0,
        tmp_20_we0,
        tmp_20_d0,
        tmp_21_address0,
        tmp_21_ce0,
        tmp_21_we0,
        tmp_21_d0,
        tmp_22_address0,
        tmp_22_ce0,
        tmp_22_we0,
        tmp_22_d0,
        tmp_23_address0,
        tmp_23_ce0,
        tmp_23_we0,
        tmp_23_d0,
        tmp_24_address0,
        tmp_24_ce0,
        tmp_24_we0,
        tmp_24_d0,
        tmp_25_address0,
        tmp_25_ce0,
        tmp_25_we0,
        tmp_25_d0,
        tmp_26_address0,
        tmp_26_ce0,
        tmp_26_we0,
        tmp_26_d0,
        tmp_27_address0,
        tmp_27_ce0,
        tmp_27_we0,
        tmp_27_d0,
        tmp_28_address0,
        tmp_28_ce0,
        tmp_28_we0,
        tmp_28_d0,
        tmp_29_address0,
        tmp_29_ce0,
        tmp_29_we0,
        tmp_29_d0,
        tmp_30_address0,
        tmp_30_ce0,
        tmp_30_we0,
        tmp_30_d0,
        tmp_31_address0,
        tmp_31_ce0,
        tmp_31_we0,
        tmp_31_d0,
        tmp_32_address0,
        tmp_32_ce0,
        tmp_32_we0,
        tmp_32_d0,
        tmp_33_address0,
        tmp_33_ce0,
        tmp_33_we0,
        tmp_33_d0,
        tmp_34_address0,
        tmp_34_ce0,
        tmp_34_we0,
        tmp_34_d0,
        tmp_35_address0,
        tmp_35_ce0,
        tmp_35_we0,
        tmp_35_d0,
        tmp_36_address0,
        tmp_36_ce0,
        tmp_36_we0,
        tmp_36_d0,
        tmp_37_address0,
        tmp_37_ce0,
        tmp_37_we0,
        tmp_37_d0,
        tmp_38_address0,
        tmp_38_ce0,
        tmp_38_we0,
        tmp_38_d0,
        tmp_39_address0,
        tmp_39_ce0,
        tmp_39_we0,
        tmp_39_d0,
        tmp_40_address0,
        tmp_40_ce0,
        tmp_40_we0,
        tmp_40_d0,
        tmp_41_address0,
        tmp_41_ce0,
        tmp_41_we0,
        tmp_41_d0,
        tmp_42_address0,
        tmp_42_ce0,
        tmp_42_we0,
        tmp_42_d0,
        tmp_43_address0,
        tmp_43_ce0,
        tmp_43_we0,
        tmp_43_d0,
        tmp_44_address0,
        tmp_44_ce0,
        tmp_44_we0,
        tmp_44_d0,
        tmp_45_address0,
        tmp_45_ce0,
        tmp_45_we0,
        tmp_45_d0,
        tmp_46_address0,
        tmp_46_ce0,
        tmp_46_we0,
        tmp_46_d0,
        tmp_47_address0,
        tmp_47_ce0,
        tmp_47_we0,
        tmp_47_d0,
        tmp_48_address0,
        tmp_48_ce0,
        tmp_48_we0,
        tmp_48_d0,
        tmp_49_address0,
        tmp_49_ce0,
        tmp_49_we0,
        tmp_49_d0,
        tmp_50_address0,
        tmp_50_ce0,
        tmp_50_we0,
        tmp_50_d0,
        tmp_51_address0,
        tmp_51_ce0,
        tmp_51_we0,
        tmp_51_d0,
        tmp_52_address0,
        tmp_52_ce0,
        tmp_52_we0,
        tmp_52_d0,
        tmp_53_address0,
        tmp_53_ce0,
        tmp_53_we0,
        tmp_53_d0,
        tmp_54_address0,
        tmp_54_ce0,
        tmp_54_we0,
        tmp_54_d0,
        tmp_55_address0,
        tmp_55_ce0,
        tmp_55_we0,
        tmp_55_d0,
        tmp_56_address0,
        tmp_56_ce0,
        tmp_56_we0,
        tmp_56_d0,
        tmp_57_address0,
        tmp_57_ce0,
        tmp_57_we0,
        tmp_57_d0,
        tmp_58_address0,
        tmp_58_ce0,
        tmp_58_we0,
        tmp_58_d0,
        tmp_59_address0,
        tmp_59_ce0,
        tmp_59_we0,
        tmp_59_d0,
        tmp_60_address0,
        tmp_60_ce0,
        tmp_60_we0,
        tmp_60_d0,
        tmp_61_address0,
        tmp_61_ce0,
        tmp_61_we0,
        tmp_61_d0,
        tmp_62_address0,
        tmp_62_ce0,
        tmp_62_we0,
        tmp_62_d0,
        tmp_63_address0,
        tmp_63_ce0,
        tmp_63_we0,
        tmp_63_d0,
        conv_i366,
        empty
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] i_1;
output  [10:0] A_1_address0;
output   A_1_ce0;
input  [23:0] A_1_q0;
output  [10:0] A_1_19_address0;
output   A_1_19_ce0;
input  [23:0] A_1_19_q0;
output  [10:0] A_2_address0;
output   A_2_ce0;
input  [23:0] A_2_q0;
output  [10:0] A_3_address0;
output   A_3_ce0;
input  [23:0] A_3_q0;
output  [10:0] A_4_address0;
output   A_4_ce0;
input  [23:0] A_4_q0;
output  [10:0] A_5_address0;
output   A_5_ce0;
input  [23:0] A_5_q0;
output  [10:0] A_6_address0;
output   A_6_ce0;
input  [23:0] A_6_q0;
output  [10:0] A_7_address0;
output   A_7_ce0;
input  [23:0] A_7_q0;
output  [7:0] tmp_address0;
output   tmp_ce0;
output   tmp_we0;
output  [23:0] tmp_d0;
output  [7:0] tmp_1_address0;
output   tmp_1_ce0;
output   tmp_1_we0;
output  [23:0] tmp_1_d0;
output  [7:0] tmp_2_address0;
output   tmp_2_ce0;
output   tmp_2_we0;
output  [23:0] tmp_2_d0;
output  [7:0] tmp_3_address0;
output   tmp_3_ce0;
output   tmp_3_we0;
output  [23:0] tmp_3_d0;
output  [7:0] tmp_4_address0;
output   tmp_4_ce0;
output   tmp_4_we0;
output  [23:0] tmp_4_d0;
output  [7:0] tmp_5_address0;
output   tmp_5_ce0;
output   tmp_5_we0;
output  [23:0] tmp_5_d0;
output  [7:0] tmp_6_address0;
output   tmp_6_ce0;
output   tmp_6_we0;
output  [23:0] tmp_6_d0;
output  [7:0] tmp_7_address0;
output   tmp_7_ce0;
output   tmp_7_we0;
output  [23:0] tmp_7_d0;
output  [7:0] tmp_8_address0;
output   tmp_8_ce0;
output   tmp_8_we0;
output  [23:0] tmp_8_d0;
output  [7:0] tmp_9_address0;
output   tmp_9_ce0;
output   tmp_9_we0;
output  [23:0] tmp_9_d0;
output  [7:0] tmp_10_address0;
output   tmp_10_ce0;
output   tmp_10_we0;
output  [23:0] tmp_10_d0;
output  [7:0] tmp_11_address0;
output   tmp_11_ce0;
output   tmp_11_we0;
output  [23:0] tmp_11_d0;
output  [7:0] tmp_12_address0;
output   tmp_12_ce0;
output   tmp_12_we0;
output  [23:0] tmp_12_d0;
output  [7:0] tmp_13_address0;
output   tmp_13_ce0;
output   tmp_13_we0;
output  [23:0] tmp_13_d0;
output  [7:0] tmp_14_address0;
output   tmp_14_ce0;
output   tmp_14_we0;
output  [23:0] tmp_14_d0;
output  [7:0] tmp_15_address0;
output   tmp_15_ce0;
output   tmp_15_we0;
output  [23:0] tmp_15_d0;
output  [7:0] tmp_16_address0;
output   tmp_16_ce0;
output   tmp_16_we0;
output  [23:0] tmp_16_d0;
output  [7:0] tmp_17_address0;
output   tmp_17_ce0;
output   tmp_17_we0;
output  [23:0] tmp_17_d0;
output  [7:0] tmp_18_address0;
output   tmp_18_ce0;
output   tmp_18_we0;
output  [23:0] tmp_18_d0;
output  [7:0] tmp_19_address0;
output   tmp_19_ce0;
output   tmp_19_we0;
output  [23:0] tmp_19_d0;
output  [7:0] tmp_20_address0;
output   tmp_20_ce0;
output   tmp_20_we0;
output  [23:0] tmp_20_d0;
output  [7:0] tmp_21_address0;
output   tmp_21_ce0;
output   tmp_21_we0;
output  [23:0] tmp_21_d0;
output  [7:0] tmp_22_address0;
output   tmp_22_ce0;
output   tmp_22_we0;
output  [23:0] tmp_22_d0;
output  [7:0] tmp_23_address0;
output   tmp_23_ce0;
output   tmp_23_we0;
output  [23:0] tmp_23_d0;
output  [7:0] tmp_24_address0;
output   tmp_24_ce0;
output   tmp_24_we0;
output  [23:0] tmp_24_d0;
output  [7:0] tmp_25_address0;
output   tmp_25_ce0;
output   tmp_25_we0;
output  [23:0] tmp_25_d0;
output  [7:0] tmp_26_address0;
output   tmp_26_ce0;
output   tmp_26_we0;
output  [23:0] tmp_26_d0;
output  [7:0] tmp_27_address0;
output   tmp_27_ce0;
output   tmp_27_we0;
output  [23:0] tmp_27_d0;
output  [7:0] tmp_28_address0;
output   tmp_28_ce0;
output   tmp_28_we0;
output  [23:0] tmp_28_d0;
output  [7:0] tmp_29_address0;
output   tmp_29_ce0;
output   tmp_29_we0;
output  [23:0] tmp_29_d0;
output  [7:0] tmp_30_address0;
output   tmp_30_ce0;
output   tmp_30_we0;
output  [23:0] tmp_30_d0;
output  [7:0] tmp_31_address0;
output   tmp_31_ce0;
output   tmp_31_we0;
output  [23:0] tmp_31_d0;
output  [7:0] tmp_32_address0;
output   tmp_32_ce0;
output   tmp_32_we0;
output  [23:0] tmp_32_d0;
output  [7:0] tmp_33_address0;
output   tmp_33_ce0;
output   tmp_33_we0;
output  [23:0] tmp_33_d0;
output  [7:0] tmp_34_address0;
output   tmp_34_ce0;
output   tmp_34_we0;
output  [23:0] tmp_34_d0;
output  [7:0] tmp_35_address0;
output   tmp_35_ce0;
output   tmp_35_we0;
output  [23:0] tmp_35_d0;
output  [7:0] tmp_36_address0;
output   tmp_36_ce0;
output   tmp_36_we0;
output  [23:0] tmp_36_d0;
output  [7:0] tmp_37_address0;
output   tmp_37_ce0;
output   tmp_37_we0;
output  [23:0] tmp_37_d0;
output  [7:0] tmp_38_address0;
output   tmp_38_ce0;
output   tmp_38_we0;
output  [23:0] tmp_38_d0;
output  [7:0] tmp_39_address0;
output   tmp_39_ce0;
output   tmp_39_we0;
output  [23:0] tmp_39_d0;
output  [7:0] tmp_40_address0;
output   tmp_40_ce0;
output   tmp_40_we0;
output  [23:0] tmp_40_d0;
output  [7:0] tmp_41_address0;
output   tmp_41_ce0;
output   tmp_41_we0;
output  [23:0] tmp_41_d0;
output  [7:0] tmp_42_address0;
output   tmp_42_ce0;
output   tmp_42_we0;
output  [23:0] tmp_42_d0;
output  [7:0] tmp_43_address0;
output   tmp_43_ce0;
output   tmp_43_we0;
output  [23:0] tmp_43_d0;
output  [7:0] tmp_44_address0;
output   tmp_44_ce0;
output   tmp_44_we0;
output  [23:0] tmp_44_d0;
output  [7:0] tmp_45_address0;
output   tmp_45_ce0;
output   tmp_45_we0;
output  [23:0] tmp_45_d0;
output  [7:0] tmp_46_address0;
output   tmp_46_ce0;
output   tmp_46_we0;
output  [23:0] tmp_46_d0;
output  [7:0] tmp_47_address0;
output   tmp_47_ce0;
output   tmp_47_we0;
output  [23:0] tmp_47_d0;
output  [7:0] tmp_48_address0;
output   tmp_48_ce0;
output   tmp_48_we0;
output  [23:0] tmp_48_d0;
output  [7:0] tmp_49_address0;
output   tmp_49_ce0;
output   tmp_49_we0;
output  [23:0] tmp_49_d0;
output  [7:0] tmp_50_address0;
output   tmp_50_ce0;
output   tmp_50_we0;
output  [23:0] tmp_50_d0;
output  [7:0] tmp_51_address0;
output   tmp_51_ce0;
output   tmp_51_we0;
output  [23:0] tmp_51_d0;
output  [7:0] tmp_52_address0;
output   tmp_52_ce0;
output   tmp_52_we0;
output  [23:0] tmp_52_d0;
output  [7:0] tmp_53_address0;
output   tmp_53_ce0;
output   tmp_53_we0;
output  [23:0] tmp_53_d0;
output  [7:0] tmp_54_address0;
output   tmp_54_ce0;
output   tmp_54_we0;
output  [23:0] tmp_54_d0;
output  [7:0] tmp_55_address0;
output   tmp_55_ce0;
output   tmp_55_we0;
output  [23:0] tmp_55_d0;
output  [7:0] tmp_56_address0;
output   tmp_56_ce0;
output   tmp_56_we0;
output  [23:0] tmp_56_d0;
output  [7:0] tmp_57_address0;
output   tmp_57_ce0;
output   tmp_57_we0;
output  [23:0] tmp_57_d0;
output  [7:0] tmp_58_address0;
output   tmp_58_ce0;
output   tmp_58_we0;
output  [23:0] tmp_58_d0;
output  [7:0] tmp_59_address0;
output   tmp_59_ce0;
output   tmp_59_we0;
output  [23:0] tmp_59_d0;
output  [7:0] tmp_60_address0;
output   tmp_60_ce0;
output   tmp_60_we0;
output  [23:0] tmp_60_d0;
output  [7:0] tmp_61_address0;
output   tmp_61_ce0;
output   tmp_61_we0;
output  [23:0] tmp_61_d0;
output  [7:0] tmp_62_address0;
output   tmp_62_ce0;
output   tmp_62_we0;
output  [23:0] tmp_62_d0;
output  [7:0] tmp_63_address0;
output   tmp_63_ce0;
output   tmp_63_we0;
output  [23:0] tmp_63_d0;
input  [23:0] conv_i366;
input  [2:0] empty;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_149_fu_1202_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [2:0] tmp_148_reg_2328;
wire    ap_block_pp0_stage0_11001;
wire  signed [37:0] conv_i366_cast_fu_1190_p1;
reg  signed [37:0] conv_i366_cast_reg_2337;
wire   [2:0] lshr_ln6_fu_1210_p4;
reg   [2:0] lshr_ln6_reg_2353;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter1_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter2_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter3_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter4_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter5_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter6_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter7_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter8_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter9_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter10_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter11_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter12_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter13_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter14_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter15_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter16_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter17_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter18_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter19_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter20_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter21_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter22_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter23_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter24_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter25_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter26_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter27_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter28_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter29_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter30_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter31_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter32_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter33_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter34_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter35_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter36_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter37_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter38_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter39_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter40_reg;
reg   [2:0] lshr_ln6_reg_2353_pp0_iter41_reg;
wire   [63:0] zext_ln46_fu_1228_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln46_1_fu_1389_p1;
reg   [6:0] j_fu_232;
wire   [6:0] add_ln43_fu_1258_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_1;
reg    A_1_ce0_local;
reg    A_1_19_ce0_local;
reg    A_2_ce0_local;
reg    A_3_ce0_local;
reg    A_4_ce0_local;
reg    A_5_ce0_local;
reg    A_6_ce0_local;
reg    A_7_ce0_local;
reg    tmp_48_we0_local;
wire   [23:0] select_ln46_1_fu_1549_p3;
reg    tmp_48_ce0_local;
reg    tmp_49_we0_local;
wire   [23:0] select_ln46_3_fu_1657_p3;
reg    tmp_49_ce0_local;
reg    tmp_50_we0_local;
wire   [23:0] select_ln46_5_fu_1765_p3;
reg    tmp_50_ce0_local;
reg    tmp_51_we0_local;
wire   [23:0] select_ln46_7_fu_1873_p3;
reg    tmp_51_ce0_local;
reg    tmp_52_we0_local;
wire   [23:0] select_ln46_9_fu_1981_p3;
reg    tmp_52_ce0_local;
reg    tmp_53_we0_local;
wire   [23:0] select_ln46_11_fu_2089_p3;
reg    tmp_53_ce0_local;
reg    tmp_54_we0_local;
wire   [23:0] select_ln46_13_fu_2197_p3;
reg    tmp_54_ce0_local;
reg    tmp_55_we0_local;
wire   [23:0] select_ln46_15_fu_2305_p3;
reg    tmp_55_ce0_local;
reg    tmp_40_we0_local;
reg    tmp_40_ce0_local;
reg    tmp_41_we0_local;
reg    tmp_41_ce0_local;
reg    tmp_42_we0_local;
reg    tmp_42_ce0_local;
reg    tmp_43_we0_local;
reg    tmp_43_ce0_local;
reg    tmp_44_we0_local;
reg    tmp_44_ce0_local;
reg    tmp_45_we0_local;
reg    tmp_45_ce0_local;
reg    tmp_46_we0_local;
reg    tmp_46_ce0_local;
reg    tmp_47_we0_local;
reg    tmp_47_ce0_local;
reg    tmp_32_we0_local;
reg    tmp_32_ce0_local;
reg    tmp_33_we0_local;
reg    tmp_33_ce0_local;
reg    tmp_34_we0_local;
reg    tmp_34_ce0_local;
reg    tmp_35_we0_local;
reg    tmp_35_ce0_local;
reg    tmp_36_we0_local;
reg    tmp_36_ce0_local;
reg    tmp_37_we0_local;
reg    tmp_37_ce0_local;
reg    tmp_38_we0_local;
reg    tmp_38_ce0_local;
reg    tmp_39_we0_local;
reg    tmp_39_ce0_local;
reg    tmp_24_we0_local;
reg    tmp_24_ce0_local;
reg    tmp_25_we0_local;
reg    tmp_25_ce0_local;
reg    tmp_26_we0_local;
reg    tmp_26_ce0_local;
reg    tmp_27_we0_local;
reg    tmp_27_ce0_local;
reg    tmp_28_we0_local;
reg    tmp_28_ce0_local;
reg    tmp_29_we0_local;
reg    tmp_29_ce0_local;
reg    tmp_30_we0_local;
reg    tmp_30_ce0_local;
reg    tmp_31_we0_local;
reg    tmp_31_ce0_local;
reg    tmp_16_we0_local;
reg    tmp_16_ce0_local;
reg    tmp_17_we0_local;
reg    tmp_17_ce0_local;
reg    tmp_18_we0_local;
reg    tmp_18_ce0_local;
reg    tmp_19_we0_local;
reg    tmp_19_ce0_local;
reg    tmp_20_we0_local;
reg    tmp_20_ce0_local;
reg    tmp_21_we0_local;
reg    tmp_21_ce0_local;
reg    tmp_22_we0_local;
reg    tmp_22_ce0_local;
reg    tmp_23_we0_local;
reg    tmp_23_ce0_local;
reg    tmp_8_we0_local;
reg    tmp_8_ce0_local;
reg    tmp_9_we0_local;
reg    tmp_9_ce0_local;
reg    tmp_10_we0_local;
reg    tmp_10_ce0_local;
reg    tmp_11_we0_local;
reg    tmp_11_ce0_local;
reg    tmp_12_we0_local;
reg    tmp_12_ce0_local;
reg    tmp_13_we0_local;
reg    tmp_13_ce0_local;
reg    tmp_14_we0_local;
reg    tmp_14_ce0_local;
reg    tmp_15_we0_local;
reg    tmp_15_ce0_local;
reg    tmp_we0_local;
reg    tmp_ce0_local;
reg    tmp_1_we0_local;
reg    tmp_1_ce0_local;
reg    tmp_2_we0_local;
reg    tmp_2_ce0_local;
reg    tmp_3_we0_local;
reg    tmp_3_ce0_local;
reg    tmp_4_we0_local;
reg    tmp_4_ce0_local;
reg    tmp_5_we0_local;
reg    tmp_5_ce0_local;
reg    tmp_6_we0_local;
reg    tmp_6_ce0_local;
reg    tmp_7_we0_local;
reg    tmp_7_ce0_local;
reg    tmp_56_we0_local;
reg    tmp_56_ce0_local;
reg    tmp_57_we0_local;
reg    tmp_57_ce0_local;
reg    tmp_58_we0_local;
reg    tmp_58_ce0_local;
reg    tmp_59_we0_local;
reg    tmp_59_ce0_local;
reg    tmp_60_we0_local;
reg    tmp_60_ce0_local;
reg    tmp_61_we0_local;
reg    tmp_61_ce0_local;
reg    tmp_62_we0_local;
reg    tmp_62_ce0_local;
reg    tmp_63_we0_local;
reg    tmp_63_ce0_local;
wire   [10:0] tmp_s_fu_1220_p3;
wire   [37:0] grp_fu_1277_p0;
wire  signed [23:0] grp_fu_1277_p1;
wire   [37:0] grp_fu_1290_p0;
wire  signed [23:0] grp_fu_1290_p1;
wire   [37:0] grp_fu_1303_p0;
wire  signed [23:0] grp_fu_1303_p1;
wire   [37:0] grp_fu_1316_p0;
wire  signed [23:0] grp_fu_1316_p1;
wire   [37:0] grp_fu_1329_p0;
wire  signed [23:0] grp_fu_1329_p1;
wire   [37:0] grp_fu_1342_p0;
wire  signed [23:0] grp_fu_1342_p1;
wire   [37:0] grp_fu_1355_p0;
wire  signed [23:0] grp_fu_1355_p1;
wire   [37:0] grp_fu_1368_p0;
wire  signed [23:0] grp_fu_1368_p1;
wire   [4:0] tmp_150_fu_1373_p4;
wire   [7:0] tmp_123_fu_1382_p3;
wire   [37:0] grp_fu_1277_p2;
wire   [13:0] tmp_110_fu_1477_p4;
wire   [0:0] tmp_152_fu_1469_p3;
wire   [0:0] icmp_ln46_1_fu_1493_p2;
wire   [0:0] tmp_151_fu_1457_p3;
wire   [0:0] or_ln46_fu_1499_p2;
wire   [0:0] xor_ln46_fu_1505_p2;
wire   [0:0] icmp_ln46_fu_1487_p2;
wire   [0:0] xor_ln46_1_fu_1517_p2;
wire   [0:0] or_ln46_1_fu_1523_p2;
wire   [0:0] and_ln46_fu_1511_p2;
wire   [0:0] and_ln46_1_fu_1529_p2;
wire   [0:0] or_ln46_2_fu_1543_p2;
wire   [23:0] select_ln46_fu_1535_p3;
wire   [23:0] trunc_ln46_fu_1465_p1;
wire   [37:0] grp_fu_1290_p2;
wire   [13:0] tmp_113_fu_1585_p4;
wire   [0:0] tmp_154_fu_1577_p3;
wire   [0:0] icmp_ln46_3_fu_1601_p2;
wire   [0:0] tmp_153_fu_1565_p3;
wire   [0:0] or_ln46_3_fu_1607_p2;
wire   [0:0] xor_ln46_2_fu_1613_p2;
wire   [0:0] icmp_ln46_2_fu_1595_p2;
wire   [0:0] xor_ln46_3_fu_1625_p2;
wire   [0:0] or_ln46_4_fu_1631_p2;
wire   [0:0] and_ln46_2_fu_1619_p2;
wire   [0:0] and_ln46_3_fu_1637_p2;
wire   [0:0] or_ln46_5_fu_1651_p2;
wire   [23:0] select_ln46_2_fu_1643_p3;
wire   [23:0] trunc_ln46_1_fu_1573_p1;
wire   [37:0] grp_fu_1303_p2;
wire   [13:0] tmp_116_fu_1693_p4;
wire   [0:0] tmp_156_fu_1685_p3;
wire   [0:0] icmp_ln46_5_fu_1709_p2;
wire   [0:0] tmp_155_fu_1673_p3;
wire   [0:0] or_ln46_6_fu_1715_p2;
wire   [0:0] xor_ln46_4_fu_1721_p2;
wire   [0:0] icmp_ln46_4_fu_1703_p2;
wire   [0:0] xor_ln46_5_fu_1733_p2;
wire   [0:0] or_ln46_7_fu_1739_p2;
wire   [0:0] and_ln46_4_fu_1727_p2;
wire   [0:0] and_ln46_5_fu_1745_p2;
wire   [0:0] or_ln46_8_fu_1759_p2;
wire   [23:0] select_ln46_4_fu_1751_p3;
wire   [23:0] trunc_ln46_2_fu_1681_p1;
wire   [37:0] grp_fu_1316_p2;
wire   [13:0] tmp_119_fu_1801_p4;
wire   [0:0] tmp_158_fu_1793_p3;
wire   [0:0] icmp_ln46_7_fu_1817_p2;
wire   [0:0] tmp_157_fu_1781_p3;
wire   [0:0] or_ln46_9_fu_1823_p2;
wire   [0:0] xor_ln46_6_fu_1829_p2;
wire   [0:0] icmp_ln46_6_fu_1811_p2;
wire   [0:0] xor_ln46_7_fu_1841_p2;
wire   [0:0] or_ln46_10_fu_1847_p2;
wire   [0:0] and_ln46_6_fu_1835_p2;
wire   [0:0] and_ln46_7_fu_1853_p2;
wire   [0:0] or_ln46_11_fu_1867_p2;
wire   [23:0] select_ln46_6_fu_1859_p3;
wire   [23:0] trunc_ln46_3_fu_1789_p1;
wire   [37:0] grp_fu_1329_p2;
wire   [13:0] tmp_122_fu_1909_p4;
wire   [0:0] tmp_160_fu_1901_p3;
wire   [0:0] icmp_ln46_9_fu_1925_p2;
wire   [0:0] tmp_159_fu_1889_p3;
wire   [0:0] or_ln46_12_fu_1931_p2;
wire   [0:0] xor_ln46_8_fu_1937_p2;
wire   [0:0] icmp_ln46_8_fu_1919_p2;
wire   [0:0] xor_ln46_9_fu_1949_p2;
wire   [0:0] or_ln46_13_fu_1955_p2;
wire   [0:0] and_ln46_8_fu_1943_p2;
wire   [0:0] and_ln46_9_fu_1961_p2;
wire   [0:0] or_ln46_14_fu_1975_p2;
wire   [23:0] select_ln46_8_fu_1967_p3;
wire   [23:0] trunc_ln46_4_fu_1897_p1;
wire   [37:0] grp_fu_1342_p2;
wire   [13:0] tmp_124_fu_2017_p4;
wire   [0:0] tmp_162_fu_2009_p3;
wire   [0:0] icmp_ln46_11_fu_2033_p2;
wire   [0:0] tmp_161_fu_1997_p3;
wire   [0:0] or_ln46_15_fu_2039_p2;
wire   [0:0] xor_ln46_10_fu_2045_p2;
wire   [0:0] icmp_ln46_10_fu_2027_p2;
wire   [0:0] xor_ln46_11_fu_2057_p2;
wire   [0:0] or_ln46_16_fu_2063_p2;
wire   [0:0] and_ln46_10_fu_2051_p2;
wire   [0:0] and_ln46_11_fu_2069_p2;
wire   [0:0] or_ln46_17_fu_2083_p2;
wire   [23:0] select_ln46_10_fu_2075_p3;
wire   [23:0] trunc_ln46_5_fu_2005_p1;
wire   [37:0] grp_fu_1355_p2;
wire   [13:0] tmp_125_fu_2125_p4;
wire   [0:0] tmp_164_fu_2117_p3;
wire   [0:0] icmp_ln46_13_fu_2141_p2;
wire   [0:0] tmp_163_fu_2105_p3;
wire   [0:0] or_ln46_18_fu_2147_p2;
wire   [0:0] xor_ln46_12_fu_2153_p2;
wire   [0:0] icmp_ln46_12_fu_2135_p2;
wire   [0:0] xor_ln46_13_fu_2165_p2;
wire   [0:0] or_ln46_19_fu_2171_p2;
wire   [0:0] and_ln46_12_fu_2159_p2;
wire   [0:0] and_ln46_13_fu_2177_p2;
wire   [0:0] or_ln46_20_fu_2191_p2;
wire   [23:0] select_ln46_12_fu_2183_p3;
wire   [23:0] trunc_ln46_6_fu_2113_p1;
wire   [37:0] grp_fu_1368_p2;
wire   [13:0] tmp_126_fu_2233_p4;
wire   [0:0] tmp_166_fu_2225_p3;
wire   [0:0] icmp_ln46_15_fu_2249_p2;
wire   [0:0] tmp_165_fu_2213_p3;
wire   [0:0] or_ln46_21_fu_2255_p2;
wire   [0:0] xor_ln46_14_fu_2261_p2;
wire   [0:0] icmp_ln46_14_fu_2243_p2;
wire   [0:0] xor_ln46_15_fu_2273_p2;
wire   [0:0] or_ln46_22_fu_2279_p2;
wire   [0:0] and_ln46_14_fu_2267_p2;
wire   [0:0] and_ln46_15_fu_2285_p2;
wire   [0:0] or_ln46_23_fu_2299_p2;
wire   [23:0] select_ln46_14_fu_2291_p3;
wire   [23:0] trunc_ln46_7_fu_2221_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 j_fu_232 = 7'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1277_p0),
    .din1(grp_fu_1277_p1),
    .ce(1'b1),
    .dout(grp_fu_1277_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1290_p0),
    .din1(grp_fu_1290_p1),
    .ce(1'b1),
    .dout(grp_fu_1290_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1303_p0),
    .din1(grp_fu_1303_p1),
    .ce(1'b1),
    .dout(grp_fu_1303_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1316_p0),
    .din1(grp_fu_1316_p1),
    .ce(1'b1),
    .dout(grp_fu_1316_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1329_p0),
    .din1(grp_fu_1329_p1),
    .ce(1'b1),
    .dout(grp_fu_1329_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1342_p0),
    .din1(grp_fu_1342_p1),
    .ce(1'b1),
    .dout(grp_fu_1342_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1355_p0),
    .din1(grp_fu_1355_p1),
    .ce(1'b1),
    .dout(grp_fu_1355_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1368_p0),
    .din1(grp_fu_1368_p1),
    .ce(1'b1),
    .dout(grp_fu_1368_p2)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_149_fu_1202_p3 == 1'd0))) begin
            j_fu_232 <= add_ln43_fu_1258_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_232 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        lshr_ln6_reg_2353_pp0_iter10_reg <= lshr_ln6_reg_2353_pp0_iter9_reg;
        lshr_ln6_reg_2353_pp0_iter11_reg <= lshr_ln6_reg_2353_pp0_iter10_reg;
        lshr_ln6_reg_2353_pp0_iter12_reg <= lshr_ln6_reg_2353_pp0_iter11_reg;
        lshr_ln6_reg_2353_pp0_iter13_reg <= lshr_ln6_reg_2353_pp0_iter12_reg;
        lshr_ln6_reg_2353_pp0_iter14_reg <= lshr_ln6_reg_2353_pp0_iter13_reg;
        lshr_ln6_reg_2353_pp0_iter15_reg <= lshr_ln6_reg_2353_pp0_iter14_reg;
        lshr_ln6_reg_2353_pp0_iter16_reg <= lshr_ln6_reg_2353_pp0_iter15_reg;
        lshr_ln6_reg_2353_pp0_iter17_reg <= lshr_ln6_reg_2353_pp0_iter16_reg;
        lshr_ln6_reg_2353_pp0_iter18_reg <= lshr_ln6_reg_2353_pp0_iter17_reg;
        lshr_ln6_reg_2353_pp0_iter19_reg <= lshr_ln6_reg_2353_pp0_iter18_reg;
        lshr_ln6_reg_2353_pp0_iter20_reg <= lshr_ln6_reg_2353_pp0_iter19_reg;
        lshr_ln6_reg_2353_pp0_iter21_reg <= lshr_ln6_reg_2353_pp0_iter20_reg;
        lshr_ln6_reg_2353_pp0_iter22_reg <= lshr_ln6_reg_2353_pp0_iter21_reg;
        lshr_ln6_reg_2353_pp0_iter23_reg <= lshr_ln6_reg_2353_pp0_iter22_reg;
        lshr_ln6_reg_2353_pp0_iter24_reg <= lshr_ln6_reg_2353_pp0_iter23_reg;
        lshr_ln6_reg_2353_pp0_iter25_reg <= lshr_ln6_reg_2353_pp0_iter24_reg;
        lshr_ln6_reg_2353_pp0_iter26_reg <= lshr_ln6_reg_2353_pp0_iter25_reg;
        lshr_ln6_reg_2353_pp0_iter27_reg <= lshr_ln6_reg_2353_pp0_iter26_reg;
        lshr_ln6_reg_2353_pp0_iter28_reg <= lshr_ln6_reg_2353_pp0_iter27_reg;
        lshr_ln6_reg_2353_pp0_iter29_reg <= lshr_ln6_reg_2353_pp0_iter28_reg;
        lshr_ln6_reg_2353_pp0_iter2_reg <= lshr_ln6_reg_2353_pp0_iter1_reg;
        lshr_ln6_reg_2353_pp0_iter30_reg <= lshr_ln6_reg_2353_pp0_iter29_reg;
        lshr_ln6_reg_2353_pp0_iter31_reg <= lshr_ln6_reg_2353_pp0_iter30_reg;
        lshr_ln6_reg_2353_pp0_iter32_reg <= lshr_ln6_reg_2353_pp0_iter31_reg;
        lshr_ln6_reg_2353_pp0_iter33_reg <= lshr_ln6_reg_2353_pp0_iter32_reg;
        lshr_ln6_reg_2353_pp0_iter34_reg <= lshr_ln6_reg_2353_pp0_iter33_reg;
        lshr_ln6_reg_2353_pp0_iter35_reg <= lshr_ln6_reg_2353_pp0_iter34_reg;
        lshr_ln6_reg_2353_pp0_iter36_reg <= lshr_ln6_reg_2353_pp0_iter35_reg;
        lshr_ln6_reg_2353_pp0_iter37_reg <= lshr_ln6_reg_2353_pp0_iter36_reg;
        lshr_ln6_reg_2353_pp0_iter38_reg <= lshr_ln6_reg_2353_pp0_iter37_reg;
        lshr_ln6_reg_2353_pp0_iter39_reg <= lshr_ln6_reg_2353_pp0_iter38_reg;
        lshr_ln6_reg_2353_pp0_iter3_reg <= lshr_ln6_reg_2353_pp0_iter2_reg;
        lshr_ln6_reg_2353_pp0_iter40_reg <= lshr_ln6_reg_2353_pp0_iter39_reg;
        lshr_ln6_reg_2353_pp0_iter41_reg <= lshr_ln6_reg_2353_pp0_iter40_reg;
        lshr_ln6_reg_2353_pp0_iter4_reg <= lshr_ln6_reg_2353_pp0_iter3_reg;
        lshr_ln6_reg_2353_pp0_iter5_reg <= lshr_ln6_reg_2353_pp0_iter4_reg;
        lshr_ln6_reg_2353_pp0_iter6_reg <= lshr_ln6_reg_2353_pp0_iter5_reg;
        lshr_ln6_reg_2353_pp0_iter7_reg <= lshr_ln6_reg_2353_pp0_iter6_reg;
        lshr_ln6_reg_2353_pp0_iter8_reg <= lshr_ln6_reg_2353_pp0_iter7_reg;
        lshr_ln6_reg_2353_pp0_iter9_reg <= lshr_ln6_reg_2353_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        conv_i366_cast_reg_2337 <= conv_i366_cast_fu_1190_p1;
        lshr_ln6_reg_2353 <= {{ap_sig_allocacmp_j_1[5:3]}};
        lshr_ln6_reg_2353_pp0_iter1_reg <= lshr_ln6_reg_2353;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_1_19_ce0_local = 1'b1;
    end else begin
        A_1_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_1_ce0_local = 1'b1;
    end else begin
        A_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_2_ce0_local = 1'b1;
    end else begin
        A_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_3_ce0_local = 1'b1;
    end else begin
        A_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_4_ce0_local = 1'b1;
    end else begin
        A_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_5_ce0_local = 1'b1;
    end else begin
        A_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_6_ce0_local = 1'b1;
    end else begin
        A_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_7_ce0_local = 1'b1;
    end else begin
        A_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_149_fu_1202_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) 
    & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_1 = 7'd0;
    end else begin
        ap_sig_allocacmp_j_1 = j_fu_232;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_10_ce0_local = 1'b1;
    end else begin
        tmp_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_10_we0_local = 1'b1;
    end else begin
        tmp_10_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_11_ce0_local = 1'b1;
    end else begin
        tmp_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_11_we0_local = 1'b1;
    end else begin
        tmp_11_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_12_ce0_local = 1'b1;
    end else begin
        tmp_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_12_we0_local = 1'b1;
    end else begin
        tmp_12_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_13_ce0_local = 1'b1;
    end else begin
        tmp_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_13_we0_local = 1'b1;
    end else begin
        tmp_13_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_14_ce0_local = 1'b1;
    end else begin
        tmp_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_14_we0_local = 1'b1;
    end else begin
        tmp_14_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_15_ce0_local = 1'b1;
    end else begin
        tmp_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_15_we0_local = 1'b1;
    end else begin
        tmp_15_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_16_ce0_local = 1'b1;
    end else begin
        tmp_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_16_we0_local = 1'b1;
    end else begin
        tmp_16_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_17_ce0_local = 1'b1;
    end else begin
        tmp_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_17_we0_local = 1'b1;
    end else begin
        tmp_17_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_18_ce0_local = 1'b1;
    end else begin
        tmp_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_18_we0_local = 1'b1;
    end else begin
        tmp_18_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_19_ce0_local = 1'b1;
    end else begin
        tmp_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_19_we0_local = 1'b1;
    end else begin
        tmp_19_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_1_ce0_local = 1'b1;
    end else begin
        tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_1_we0_local = 1'b1;
    end else begin
        tmp_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_20_ce0_local = 1'b1;
    end else begin
        tmp_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_20_we0_local = 1'b1;
    end else begin
        tmp_20_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_21_ce0_local = 1'b1;
    end else begin
        tmp_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_21_we0_local = 1'b1;
    end else begin
        tmp_21_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_22_ce0_local = 1'b1;
    end else begin
        tmp_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_22_we0_local = 1'b1;
    end else begin
        tmp_22_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_23_ce0_local = 1'b1;
    end else begin
        tmp_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_23_we0_local = 1'b1;
    end else begin
        tmp_23_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_24_ce0_local = 1'b1;
    end else begin
        tmp_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_24_we0_local = 1'b1;
    end else begin
        tmp_24_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_25_ce0_local = 1'b1;
    end else begin
        tmp_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_25_we0_local = 1'b1;
    end else begin
        tmp_25_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_26_ce0_local = 1'b1;
    end else begin
        tmp_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_26_we0_local = 1'b1;
    end else begin
        tmp_26_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_27_ce0_local = 1'b1;
    end else begin
        tmp_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_27_we0_local = 1'b1;
    end else begin
        tmp_27_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_28_ce0_local = 1'b1;
    end else begin
        tmp_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_28_we0_local = 1'b1;
    end else begin
        tmp_28_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_29_ce0_local = 1'b1;
    end else begin
        tmp_29_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_29_we0_local = 1'b1;
    end else begin
        tmp_29_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_2_ce0_local = 1'b1;
    end else begin
        tmp_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_2_we0_local = 1'b1;
    end else begin
        tmp_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_30_ce0_local = 1'b1;
    end else begin
        tmp_30_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_30_we0_local = 1'b1;
    end else begin
        tmp_30_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_31_ce0_local = 1'b1;
    end else begin
        tmp_31_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_31_we0_local = 1'b1;
    end else begin
        tmp_31_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_32_ce0_local = 1'b1;
    end else begin
        tmp_32_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_32_we0_local = 1'b1;
    end else begin
        tmp_32_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_33_ce0_local = 1'b1;
    end else begin
        tmp_33_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_33_we0_local = 1'b1;
    end else begin
        tmp_33_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_34_ce0_local = 1'b1;
    end else begin
        tmp_34_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_34_we0_local = 1'b1;
    end else begin
        tmp_34_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_35_ce0_local = 1'b1;
    end else begin
        tmp_35_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_35_we0_local = 1'b1;
    end else begin
        tmp_35_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_36_ce0_local = 1'b1;
    end else begin
        tmp_36_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_36_we0_local = 1'b1;
    end else begin
        tmp_36_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_37_ce0_local = 1'b1;
    end else begin
        tmp_37_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_37_we0_local = 1'b1;
    end else begin
        tmp_37_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_38_ce0_local = 1'b1;
    end else begin
        tmp_38_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_38_we0_local = 1'b1;
    end else begin
        tmp_38_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_39_ce0_local = 1'b1;
    end else begin
        tmp_39_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_39_we0_local = 1'b1;
    end else begin
        tmp_39_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_3_ce0_local = 1'b1;
    end else begin
        tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_3_we0_local = 1'b1;
    end else begin
        tmp_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_40_ce0_local = 1'b1;
    end else begin
        tmp_40_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_40_we0_local = 1'b1;
    end else begin
        tmp_40_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_41_ce0_local = 1'b1;
    end else begin
        tmp_41_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_41_we0_local = 1'b1;
    end else begin
        tmp_41_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_42_ce0_local = 1'b1;
    end else begin
        tmp_42_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_42_we0_local = 1'b1;
    end else begin
        tmp_42_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_43_ce0_local = 1'b1;
    end else begin
        tmp_43_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_43_we0_local = 1'b1;
    end else begin
        tmp_43_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_44_ce0_local = 1'b1;
    end else begin
        tmp_44_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_44_we0_local = 1'b1;
    end else begin
        tmp_44_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_45_ce0_local = 1'b1;
    end else begin
        tmp_45_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_45_we0_local = 1'b1;
    end else begin
        tmp_45_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_46_ce0_local = 1'b1;
    end else begin
        tmp_46_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_46_we0_local = 1'b1;
    end else begin
        tmp_46_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_47_ce0_local = 1'b1;
    end else begin
        tmp_47_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_47_we0_local = 1'b1;
    end else begin
        tmp_47_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_48_ce0_local = 1'b1;
    end else begin
        tmp_48_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_48_we0_local = 1'b1;
    end else begin
        tmp_48_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_49_ce0_local = 1'b1;
    end else begin
        tmp_49_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_49_we0_local = 1'b1;
    end else begin
        tmp_49_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_4_ce0_local = 1'b1;
    end else begin
        tmp_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_4_we0_local = 1'b1;
    end else begin
        tmp_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_50_ce0_local = 1'b1;
    end else begin
        tmp_50_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_50_we0_local = 1'b1;
    end else begin
        tmp_50_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_51_ce0_local = 1'b1;
    end else begin
        tmp_51_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_51_we0_local = 1'b1;
    end else begin
        tmp_51_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_52_ce0_local = 1'b1;
    end else begin
        tmp_52_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_52_we0_local = 1'b1;
    end else begin
        tmp_52_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_53_ce0_local = 1'b1;
    end else begin
        tmp_53_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_53_we0_local = 1'b1;
    end else begin
        tmp_53_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_54_ce0_local = 1'b1;
    end else begin
        tmp_54_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_54_we0_local = 1'b1;
    end else begin
        tmp_54_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_55_ce0_local = 1'b1;
    end else begin
        tmp_55_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_55_we0_local = 1'b1;
    end else begin
        tmp_55_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_56_ce0_local = 1'b1;
    end else begin
        tmp_56_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_56_we0_local = 1'b1;
    end else begin
        tmp_56_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_57_ce0_local = 1'b1;
    end else begin
        tmp_57_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_57_we0_local = 1'b1;
    end else begin
        tmp_57_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_58_ce0_local = 1'b1;
    end else begin
        tmp_58_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_58_we0_local = 1'b1;
    end else begin
        tmp_58_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_59_ce0_local = 1'b1;
    end else begin
        tmp_59_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_59_we0_local = 1'b1;
    end else begin
        tmp_59_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_5_ce0_local = 1'b1;
    end else begin
        tmp_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_5_we0_local = 1'b1;
    end else begin
        tmp_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_60_ce0_local = 1'b1;
    end else begin
        tmp_60_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_60_we0_local = 1'b1;
    end else begin
        tmp_60_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_61_ce0_local = 1'b1;
    end else begin
        tmp_61_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_61_we0_local = 1'b1;
    end else begin
        tmp_61_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_62_ce0_local = 1'b1;
    end else begin
        tmp_62_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_62_we0_local = 1'b1;
    end else begin
        tmp_62_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_63_ce0_local = 1'b1;
    end else begin
        tmp_63_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_63_we0_local = 1'b1;
    end else begin
        tmp_63_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_6_ce0_local = 1'b1;
    end else begin
        tmp_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_6_we0_local = 1'b1;
    end else begin
        tmp_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_7_ce0_local = 1'b1;
    end else begin
        tmp_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_7_we0_local = 1'b1;
    end else begin
        tmp_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_8_ce0_local = 1'b1;
    end else begin
        tmp_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_8_we0_local = 1'b1;
    end else begin
        tmp_8_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_9_ce0_local = 1'b1;
    end else begin
        tmp_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_9_we0_local = 1'b1;
    end else begin
        tmp_9_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_ce0_local = 1'b1;
    end else begin
        tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_148_reg_2328 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_we0_local = 1'b1;
    end else begin
        tmp_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_1_19_address0 = zext_ln46_fu_1228_p1;

assign A_1_19_ce0 = A_1_19_ce0_local;

assign A_1_address0 = zext_ln46_fu_1228_p1;

assign A_1_ce0 = A_1_ce0_local;

assign A_2_address0 = zext_ln46_fu_1228_p1;

assign A_2_ce0 = A_2_ce0_local;

assign A_3_address0 = zext_ln46_fu_1228_p1;

assign A_3_ce0 = A_3_ce0_local;

assign A_4_address0 = zext_ln46_fu_1228_p1;

assign A_4_ce0 = A_4_ce0_local;

assign A_5_address0 = zext_ln46_fu_1228_p1;

assign A_5_ce0 = A_5_ce0_local;

assign A_6_address0 = zext_ln46_fu_1228_p1;

assign A_6_ce0 = A_6_ce0_local;

assign A_7_address0 = zext_ln46_fu_1228_p1;

assign A_7_ce0 = A_7_ce0_local;

assign add_ln43_fu_1258_p2 = (ap_sig_allocacmp_j_1 + 7'd8);

assign and_ln46_10_fu_2051_p2 = (xor_ln46_10_fu_2045_p2 & or_ln46_15_fu_2039_p2);

assign and_ln46_11_fu_2069_p2 = (tmp_161_fu_1997_p3 & or_ln46_16_fu_2063_p2);

assign and_ln46_12_fu_2159_p2 = (xor_ln46_12_fu_2153_p2 & or_ln46_18_fu_2147_p2);

assign and_ln46_13_fu_2177_p2 = (tmp_163_fu_2105_p3 & or_ln46_19_fu_2171_p2);

assign and_ln46_14_fu_2267_p2 = (xor_ln46_14_fu_2261_p2 & or_ln46_21_fu_2255_p2);

assign and_ln46_15_fu_2285_p2 = (tmp_165_fu_2213_p3 & or_ln46_22_fu_2279_p2);

assign and_ln46_1_fu_1529_p2 = (tmp_151_fu_1457_p3 & or_ln46_1_fu_1523_p2);

assign and_ln46_2_fu_1619_p2 = (xor_ln46_2_fu_1613_p2 & or_ln46_3_fu_1607_p2);

assign and_ln46_3_fu_1637_p2 = (tmp_153_fu_1565_p3 & or_ln46_4_fu_1631_p2);

assign and_ln46_4_fu_1727_p2 = (xor_ln46_4_fu_1721_p2 & or_ln46_6_fu_1715_p2);

assign and_ln46_5_fu_1745_p2 = (tmp_155_fu_1673_p3 & or_ln46_7_fu_1739_p2);

assign and_ln46_6_fu_1835_p2 = (xor_ln46_6_fu_1829_p2 & or_ln46_9_fu_1823_p2);

assign and_ln46_7_fu_1853_p2 = (tmp_157_fu_1781_p3 & or_ln46_10_fu_1847_p2);

assign and_ln46_8_fu_1943_p2 = (xor_ln46_8_fu_1937_p2 & or_ln46_12_fu_1931_p2);

assign and_ln46_9_fu_1961_p2 = (tmp_159_fu_1889_p3 & or_ln46_13_fu_1955_p2);

assign and_ln46_fu_1511_p2 = (xor_ln46_fu_1505_p2 & or_ln46_fu_1499_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign conv_i366_cast_fu_1190_p1 = $signed(conv_i366);

assign grp_fu_1277_p0 = {{A_1_q0}, {14'd0}};

assign grp_fu_1277_p1 = conv_i366_cast_reg_2337;

assign grp_fu_1290_p0 = {{A_1_19_q0}, {14'd0}};

assign grp_fu_1290_p1 = conv_i366_cast_reg_2337;

assign grp_fu_1303_p0 = {{A_2_q0}, {14'd0}};

assign grp_fu_1303_p1 = conv_i366_cast_reg_2337;

assign grp_fu_1316_p0 = {{A_3_q0}, {14'd0}};

assign grp_fu_1316_p1 = conv_i366_cast_reg_2337;

assign grp_fu_1329_p0 = {{A_4_q0}, {14'd0}};

assign grp_fu_1329_p1 = conv_i366_cast_reg_2337;

assign grp_fu_1342_p0 = {{A_5_q0}, {14'd0}};

assign grp_fu_1342_p1 = conv_i366_cast_reg_2337;

assign grp_fu_1355_p0 = {{A_6_q0}, {14'd0}};

assign grp_fu_1355_p1 = conv_i366_cast_reg_2337;

assign grp_fu_1368_p0 = {{A_7_q0}, {14'd0}};

assign grp_fu_1368_p1 = conv_i366_cast_reg_2337;

assign icmp_ln46_10_fu_2027_p2 = ((tmp_124_fu_2017_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln46_11_fu_2033_p2 = ((tmp_124_fu_2017_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_12_fu_2135_p2 = ((tmp_125_fu_2125_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln46_13_fu_2141_p2 = ((tmp_125_fu_2125_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_14_fu_2243_p2 = ((tmp_126_fu_2233_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln46_15_fu_2249_p2 = ((tmp_126_fu_2233_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_1_fu_1493_p2 = ((tmp_110_fu_1477_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_2_fu_1595_p2 = ((tmp_113_fu_1585_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln46_3_fu_1601_p2 = ((tmp_113_fu_1585_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_4_fu_1703_p2 = ((tmp_116_fu_1693_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln46_5_fu_1709_p2 = ((tmp_116_fu_1693_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_6_fu_1811_p2 = ((tmp_119_fu_1801_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln46_7_fu_1817_p2 = ((tmp_119_fu_1801_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_8_fu_1919_p2 = ((tmp_122_fu_1909_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln46_9_fu_1925_p2 = ((tmp_122_fu_1909_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_1487_p2 = ((tmp_110_fu_1477_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign lshr_ln6_fu_1210_p4 = {{ap_sig_allocacmp_j_1[5:3]}};

assign or_ln46_10_fu_1847_p2 = (xor_ln46_7_fu_1841_p2 | icmp_ln46_6_fu_1811_p2);

assign or_ln46_11_fu_1867_p2 = (and_ln46_7_fu_1853_p2 | and_ln46_6_fu_1835_p2);

assign or_ln46_12_fu_1931_p2 = (tmp_160_fu_1901_p3 | icmp_ln46_9_fu_1925_p2);

assign or_ln46_13_fu_1955_p2 = (xor_ln46_9_fu_1949_p2 | icmp_ln46_8_fu_1919_p2);

assign or_ln46_14_fu_1975_p2 = (and_ln46_9_fu_1961_p2 | and_ln46_8_fu_1943_p2);

assign or_ln46_15_fu_2039_p2 = (tmp_162_fu_2009_p3 | icmp_ln46_11_fu_2033_p2);

assign or_ln46_16_fu_2063_p2 = (xor_ln46_11_fu_2057_p2 | icmp_ln46_10_fu_2027_p2);

assign or_ln46_17_fu_2083_p2 = (and_ln46_11_fu_2069_p2 | and_ln46_10_fu_2051_p2);

assign or_ln46_18_fu_2147_p2 = (tmp_164_fu_2117_p3 | icmp_ln46_13_fu_2141_p2);

assign or_ln46_19_fu_2171_p2 = (xor_ln46_13_fu_2165_p2 | icmp_ln46_12_fu_2135_p2);

assign or_ln46_1_fu_1523_p2 = (xor_ln46_1_fu_1517_p2 | icmp_ln46_fu_1487_p2);

assign or_ln46_20_fu_2191_p2 = (and_ln46_13_fu_2177_p2 | and_ln46_12_fu_2159_p2);

assign or_ln46_21_fu_2255_p2 = (tmp_166_fu_2225_p3 | icmp_ln46_15_fu_2249_p2);

assign or_ln46_22_fu_2279_p2 = (xor_ln46_15_fu_2273_p2 | icmp_ln46_14_fu_2243_p2);

assign or_ln46_23_fu_2299_p2 = (and_ln46_15_fu_2285_p2 | and_ln46_14_fu_2267_p2);

assign or_ln46_2_fu_1543_p2 = (and_ln46_fu_1511_p2 | and_ln46_1_fu_1529_p2);

assign or_ln46_3_fu_1607_p2 = (tmp_154_fu_1577_p3 | icmp_ln46_3_fu_1601_p2);

assign or_ln46_4_fu_1631_p2 = (xor_ln46_3_fu_1625_p2 | icmp_ln46_2_fu_1595_p2);

assign or_ln46_5_fu_1651_p2 = (and_ln46_3_fu_1637_p2 | and_ln46_2_fu_1619_p2);

assign or_ln46_6_fu_1715_p2 = (tmp_156_fu_1685_p3 | icmp_ln46_5_fu_1709_p2);

assign or_ln46_7_fu_1739_p2 = (xor_ln46_5_fu_1733_p2 | icmp_ln46_4_fu_1703_p2);

assign or_ln46_8_fu_1759_p2 = (and_ln46_5_fu_1745_p2 | and_ln46_4_fu_1727_p2);

assign or_ln46_9_fu_1823_p2 = (tmp_158_fu_1793_p3 | icmp_ln46_7_fu_1817_p2);

assign or_ln46_fu_1499_p2 = (tmp_152_fu_1469_p3 | icmp_ln46_1_fu_1493_p2);

assign select_ln46_10_fu_2075_p3 = ((and_ln46_10_fu_2051_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln46_11_fu_2089_p3 = ((or_ln46_17_fu_2083_p2[0:0] == 1'b1) ? select_ln46_10_fu_2075_p3 : trunc_ln46_5_fu_2005_p1);

assign select_ln46_12_fu_2183_p3 = ((and_ln46_12_fu_2159_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln46_13_fu_2197_p3 = ((or_ln46_20_fu_2191_p2[0:0] == 1'b1) ? select_ln46_12_fu_2183_p3 : trunc_ln46_6_fu_2113_p1);

assign select_ln46_14_fu_2291_p3 = ((and_ln46_14_fu_2267_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln46_15_fu_2305_p3 = ((or_ln46_23_fu_2299_p2[0:0] == 1'b1) ? select_ln46_14_fu_2291_p3 : trunc_ln46_7_fu_2221_p1);

assign select_ln46_1_fu_1549_p3 = ((or_ln46_2_fu_1543_p2[0:0] == 1'b1) ? select_ln46_fu_1535_p3 : trunc_ln46_fu_1465_p1);

assign select_ln46_2_fu_1643_p3 = ((and_ln46_2_fu_1619_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln46_3_fu_1657_p3 = ((or_ln46_5_fu_1651_p2[0:0] == 1'b1) ? select_ln46_2_fu_1643_p3 : trunc_ln46_1_fu_1573_p1);

assign select_ln46_4_fu_1751_p3 = ((and_ln46_4_fu_1727_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln46_5_fu_1765_p3 = ((or_ln46_8_fu_1759_p2[0:0] == 1'b1) ? select_ln46_4_fu_1751_p3 : trunc_ln46_2_fu_1681_p1);

assign select_ln46_6_fu_1859_p3 = ((and_ln46_6_fu_1835_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln46_7_fu_1873_p3 = ((or_ln46_11_fu_1867_p2[0:0] == 1'b1) ? select_ln46_6_fu_1859_p3 : trunc_ln46_3_fu_1789_p1);

assign select_ln46_8_fu_1967_p3 = ((and_ln46_8_fu_1943_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln46_9_fu_1981_p3 = ((or_ln46_14_fu_1975_p2[0:0] == 1'b1) ? select_ln46_8_fu_1967_p3 : trunc_ln46_4_fu_1897_p1);

assign select_ln46_fu_1535_p3 = ((and_ln46_fu_1511_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign tmp_10_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_10_ce0 = tmp_10_ce0_local;

assign tmp_10_d0 = select_ln46_5_fu_1765_p3;

assign tmp_10_we0 = tmp_10_we0_local;

assign tmp_110_fu_1477_p4 = {{grp_fu_1277_p2[37:24]}};

assign tmp_113_fu_1585_p4 = {{grp_fu_1290_p2[37:24]}};

assign tmp_116_fu_1693_p4 = {{grp_fu_1303_p2[37:24]}};

assign tmp_119_fu_1801_p4 = {{grp_fu_1316_p2[37:24]}};

assign tmp_11_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_11_ce0 = tmp_11_ce0_local;

assign tmp_11_d0 = select_ln46_7_fu_1873_p3;

assign tmp_11_we0 = tmp_11_we0_local;

assign tmp_122_fu_1909_p4 = {{grp_fu_1329_p2[37:24]}};

assign tmp_123_fu_1382_p3 = {{tmp_150_fu_1373_p4}, {lshr_ln6_reg_2353_pp0_iter41_reg}};

assign tmp_124_fu_2017_p4 = {{grp_fu_1342_p2[37:24]}};

assign tmp_125_fu_2125_p4 = {{grp_fu_1355_p2[37:24]}};

assign tmp_126_fu_2233_p4 = {{grp_fu_1368_p2[37:24]}};

assign tmp_12_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_12_ce0 = tmp_12_ce0_local;

assign tmp_12_d0 = select_ln46_9_fu_1981_p3;

assign tmp_12_we0 = tmp_12_we0_local;

assign tmp_13_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_13_ce0 = tmp_13_ce0_local;

assign tmp_13_d0 = select_ln46_11_fu_2089_p3;

assign tmp_13_we0 = tmp_13_we0_local;

assign tmp_148_reg_2328 = empty;

assign tmp_149_fu_1202_p3 = ap_sig_allocacmp_j_1[32'd6];

assign tmp_14_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_14_ce0 = tmp_14_ce0_local;

assign tmp_14_d0 = select_ln46_13_fu_2197_p3;

assign tmp_14_we0 = tmp_14_we0_local;

assign tmp_150_fu_1373_p4 = {{i_1[7:3]}};

assign tmp_151_fu_1457_p3 = grp_fu_1277_p2[32'd37];

assign tmp_152_fu_1469_p3 = grp_fu_1277_p2[32'd23];

assign tmp_153_fu_1565_p3 = grp_fu_1290_p2[32'd37];

assign tmp_154_fu_1577_p3 = grp_fu_1290_p2[32'd23];

assign tmp_155_fu_1673_p3 = grp_fu_1303_p2[32'd37];

assign tmp_156_fu_1685_p3 = grp_fu_1303_p2[32'd23];

assign tmp_157_fu_1781_p3 = grp_fu_1316_p2[32'd37];

assign tmp_158_fu_1793_p3 = grp_fu_1316_p2[32'd23];

assign tmp_159_fu_1889_p3 = grp_fu_1329_p2[32'd37];

assign tmp_15_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_15_ce0 = tmp_15_ce0_local;

assign tmp_15_d0 = select_ln46_15_fu_2305_p3;

assign tmp_15_we0 = tmp_15_we0_local;

assign tmp_160_fu_1901_p3 = grp_fu_1329_p2[32'd23];

assign tmp_161_fu_1997_p3 = grp_fu_1342_p2[32'd37];

assign tmp_162_fu_2009_p3 = grp_fu_1342_p2[32'd23];

assign tmp_163_fu_2105_p3 = grp_fu_1355_p2[32'd37];

assign tmp_164_fu_2117_p3 = grp_fu_1355_p2[32'd23];

assign tmp_165_fu_2213_p3 = grp_fu_1368_p2[32'd37];

assign tmp_166_fu_2225_p3 = grp_fu_1368_p2[32'd23];

assign tmp_16_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_16_ce0 = tmp_16_ce0_local;

assign tmp_16_d0 = select_ln46_1_fu_1549_p3;

assign tmp_16_we0 = tmp_16_we0_local;

assign tmp_17_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_17_ce0 = tmp_17_ce0_local;

assign tmp_17_d0 = select_ln46_3_fu_1657_p3;

assign tmp_17_we0 = tmp_17_we0_local;

assign tmp_18_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_18_ce0 = tmp_18_ce0_local;

assign tmp_18_d0 = select_ln46_5_fu_1765_p3;

assign tmp_18_we0 = tmp_18_we0_local;

assign tmp_19_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_19_ce0 = tmp_19_ce0_local;

assign tmp_19_d0 = select_ln46_7_fu_1873_p3;

assign tmp_19_we0 = tmp_19_we0_local;

assign tmp_1_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_1_ce0 = tmp_1_ce0_local;

assign tmp_1_d0 = select_ln46_3_fu_1657_p3;

assign tmp_1_we0 = tmp_1_we0_local;

assign tmp_20_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_20_ce0 = tmp_20_ce0_local;

assign tmp_20_d0 = select_ln46_9_fu_1981_p3;

assign tmp_20_we0 = tmp_20_we0_local;

assign tmp_21_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_21_ce0 = tmp_21_ce0_local;

assign tmp_21_d0 = select_ln46_11_fu_2089_p3;

assign tmp_21_we0 = tmp_21_we0_local;

assign tmp_22_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_22_ce0 = tmp_22_ce0_local;

assign tmp_22_d0 = select_ln46_13_fu_2197_p3;

assign tmp_22_we0 = tmp_22_we0_local;

assign tmp_23_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_23_ce0 = tmp_23_ce0_local;

assign tmp_23_d0 = select_ln46_15_fu_2305_p3;

assign tmp_23_we0 = tmp_23_we0_local;

assign tmp_24_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_24_ce0 = tmp_24_ce0_local;

assign tmp_24_d0 = select_ln46_1_fu_1549_p3;

assign tmp_24_we0 = tmp_24_we0_local;

assign tmp_25_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_25_ce0 = tmp_25_ce0_local;

assign tmp_25_d0 = select_ln46_3_fu_1657_p3;

assign tmp_25_we0 = tmp_25_we0_local;

assign tmp_26_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_26_ce0 = tmp_26_ce0_local;

assign tmp_26_d0 = select_ln46_5_fu_1765_p3;

assign tmp_26_we0 = tmp_26_we0_local;

assign tmp_27_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_27_ce0 = tmp_27_ce0_local;

assign tmp_27_d0 = select_ln46_7_fu_1873_p3;

assign tmp_27_we0 = tmp_27_we0_local;

assign tmp_28_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_28_ce0 = tmp_28_ce0_local;

assign tmp_28_d0 = select_ln46_9_fu_1981_p3;

assign tmp_28_we0 = tmp_28_we0_local;

assign tmp_29_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_29_ce0 = tmp_29_ce0_local;

assign tmp_29_d0 = select_ln46_11_fu_2089_p3;

assign tmp_29_we0 = tmp_29_we0_local;

assign tmp_2_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_2_ce0 = tmp_2_ce0_local;

assign tmp_2_d0 = select_ln46_5_fu_1765_p3;

assign tmp_2_we0 = tmp_2_we0_local;

assign tmp_30_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_30_ce0 = tmp_30_ce0_local;

assign tmp_30_d0 = select_ln46_13_fu_2197_p3;

assign tmp_30_we0 = tmp_30_we0_local;

assign tmp_31_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_31_ce0 = tmp_31_ce0_local;

assign tmp_31_d0 = select_ln46_15_fu_2305_p3;

assign tmp_31_we0 = tmp_31_we0_local;

assign tmp_32_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_32_ce0 = tmp_32_ce0_local;

assign tmp_32_d0 = select_ln46_1_fu_1549_p3;

assign tmp_32_we0 = tmp_32_we0_local;

assign tmp_33_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_33_ce0 = tmp_33_ce0_local;

assign tmp_33_d0 = select_ln46_3_fu_1657_p3;

assign tmp_33_we0 = tmp_33_we0_local;

assign tmp_34_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_34_ce0 = tmp_34_ce0_local;

assign tmp_34_d0 = select_ln46_5_fu_1765_p3;

assign tmp_34_we0 = tmp_34_we0_local;

assign tmp_35_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_35_ce0 = tmp_35_ce0_local;

assign tmp_35_d0 = select_ln46_7_fu_1873_p3;

assign tmp_35_we0 = tmp_35_we0_local;

assign tmp_36_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_36_ce0 = tmp_36_ce0_local;

assign tmp_36_d0 = select_ln46_9_fu_1981_p3;

assign tmp_36_we0 = tmp_36_we0_local;

assign tmp_37_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_37_ce0 = tmp_37_ce0_local;

assign tmp_37_d0 = select_ln46_11_fu_2089_p3;

assign tmp_37_we0 = tmp_37_we0_local;

assign tmp_38_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_38_ce0 = tmp_38_ce0_local;

assign tmp_38_d0 = select_ln46_13_fu_2197_p3;

assign tmp_38_we0 = tmp_38_we0_local;

assign tmp_39_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_39_ce0 = tmp_39_ce0_local;

assign tmp_39_d0 = select_ln46_15_fu_2305_p3;

assign tmp_39_we0 = tmp_39_we0_local;

assign tmp_3_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_3_ce0 = tmp_3_ce0_local;

assign tmp_3_d0 = select_ln46_7_fu_1873_p3;

assign tmp_3_we0 = tmp_3_we0_local;

assign tmp_40_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_40_ce0 = tmp_40_ce0_local;

assign tmp_40_d0 = select_ln46_1_fu_1549_p3;

assign tmp_40_we0 = tmp_40_we0_local;

assign tmp_41_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_41_ce0 = tmp_41_ce0_local;

assign tmp_41_d0 = select_ln46_3_fu_1657_p3;

assign tmp_41_we0 = tmp_41_we0_local;

assign tmp_42_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_42_ce0 = tmp_42_ce0_local;

assign tmp_42_d0 = select_ln46_5_fu_1765_p3;

assign tmp_42_we0 = tmp_42_we0_local;

assign tmp_43_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_43_ce0 = tmp_43_ce0_local;

assign tmp_43_d0 = select_ln46_7_fu_1873_p3;

assign tmp_43_we0 = tmp_43_we0_local;

assign tmp_44_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_44_ce0 = tmp_44_ce0_local;

assign tmp_44_d0 = select_ln46_9_fu_1981_p3;

assign tmp_44_we0 = tmp_44_we0_local;

assign tmp_45_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_45_ce0 = tmp_45_ce0_local;

assign tmp_45_d0 = select_ln46_11_fu_2089_p3;

assign tmp_45_we0 = tmp_45_we0_local;

assign tmp_46_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_46_ce0 = tmp_46_ce0_local;

assign tmp_46_d0 = select_ln46_13_fu_2197_p3;

assign tmp_46_we0 = tmp_46_we0_local;

assign tmp_47_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_47_ce0 = tmp_47_ce0_local;

assign tmp_47_d0 = select_ln46_15_fu_2305_p3;

assign tmp_47_we0 = tmp_47_we0_local;

assign tmp_48_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_48_ce0 = tmp_48_ce0_local;

assign tmp_48_d0 = select_ln46_1_fu_1549_p3;

assign tmp_48_we0 = tmp_48_we0_local;

assign tmp_49_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_49_ce0 = tmp_49_ce0_local;

assign tmp_49_d0 = select_ln46_3_fu_1657_p3;

assign tmp_49_we0 = tmp_49_we0_local;

assign tmp_4_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_4_ce0 = tmp_4_ce0_local;

assign tmp_4_d0 = select_ln46_9_fu_1981_p3;

assign tmp_4_we0 = tmp_4_we0_local;

assign tmp_50_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_50_ce0 = tmp_50_ce0_local;

assign tmp_50_d0 = select_ln46_5_fu_1765_p3;

assign tmp_50_we0 = tmp_50_we0_local;

assign tmp_51_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_51_ce0 = tmp_51_ce0_local;

assign tmp_51_d0 = select_ln46_7_fu_1873_p3;

assign tmp_51_we0 = tmp_51_we0_local;

assign tmp_52_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_52_ce0 = tmp_52_ce0_local;

assign tmp_52_d0 = select_ln46_9_fu_1981_p3;

assign tmp_52_we0 = tmp_52_we0_local;

assign tmp_53_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_53_ce0 = tmp_53_ce0_local;

assign tmp_53_d0 = select_ln46_11_fu_2089_p3;

assign tmp_53_we0 = tmp_53_we0_local;

assign tmp_54_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_54_ce0 = tmp_54_ce0_local;

assign tmp_54_d0 = select_ln46_13_fu_2197_p3;

assign tmp_54_we0 = tmp_54_we0_local;

assign tmp_55_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_55_ce0 = tmp_55_ce0_local;

assign tmp_55_d0 = select_ln46_15_fu_2305_p3;

assign tmp_55_we0 = tmp_55_we0_local;

assign tmp_56_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_56_ce0 = tmp_56_ce0_local;

assign tmp_56_d0 = select_ln46_1_fu_1549_p3;

assign tmp_56_we0 = tmp_56_we0_local;

assign tmp_57_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_57_ce0 = tmp_57_ce0_local;

assign tmp_57_d0 = select_ln46_3_fu_1657_p3;

assign tmp_57_we0 = tmp_57_we0_local;

assign tmp_58_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_58_ce0 = tmp_58_ce0_local;

assign tmp_58_d0 = select_ln46_5_fu_1765_p3;

assign tmp_58_we0 = tmp_58_we0_local;

assign tmp_59_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_59_ce0 = tmp_59_ce0_local;

assign tmp_59_d0 = select_ln46_7_fu_1873_p3;

assign tmp_59_we0 = tmp_59_we0_local;

assign tmp_5_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_5_ce0 = tmp_5_ce0_local;

assign tmp_5_d0 = select_ln46_11_fu_2089_p3;

assign tmp_5_we0 = tmp_5_we0_local;

assign tmp_60_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_60_ce0 = tmp_60_ce0_local;

assign tmp_60_d0 = select_ln46_9_fu_1981_p3;

assign tmp_60_we0 = tmp_60_we0_local;

assign tmp_61_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_61_ce0 = tmp_61_ce0_local;

assign tmp_61_d0 = select_ln46_11_fu_2089_p3;

assign tmp_61_we0 = tmp_61_we0_local;

assign tmp_62_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_62_ce0 = tmp_62_ce0_local;

assign tmp_62_d0 = select_ln46_13_fu_2197_p3;

assign tmp_62_we0 = tmp_62_we0_local;

assign tmp_63_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_63_ce0 = tmp_63_ce0_local;

assign tmp_63_d0 = select_ln46_15_fu_2305_p3;

assign tmp_63_we0 = tmp_63_we0_local;

assign tmp_6_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_6_ce0 = tmp_6_ce0_local;

assign tmp_6_d0 = select_ln46_13_fu_2197_p3;

assign tmp_6_we0 = tmp_6_we0_local;

assign tmp_7_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_7_ce0 = tmp_7_ce0_local;

assign tmp_7_d0 = select_ln46_15_fu_2305_p3;

assign tmp_7_we0 = tmp_7_we0_local;

assign tmp_8_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_8_ce0 = tmp_8_ce0_local;

assign tmp_8_d0 = select_ln46_1_fu_1549_p3;

assign tmp_8_we0 = tmp_8_we0_local;

assign tmp_9_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_9_ce0 = tmp_9_ce0_local;

assign tmp_9_d0 = select_ln46_3_fu_1657_p3;

assign tmp_9_we0 = tmp_9_we0_local;

assign tmp_address0 = zext_ln46_1_fu_1389_p1;

assign tmp_ce0 = tmp_ce0_local;

assign tmp_d0 = select_ln46_1_fu_1549_p3;

assign tmp_s_fu_1220_p3 = {{i_1}, {lshr_ln6_fu_1210_p4}};

assign tmp_we0 = tmp_we0_local;

assign trunc_ln46_1_fu_1573_p1 = grp_fu_1290_p2[23:0];

assign trunc_ln46_2_fu_1681_p1 = grp_fu_1303_p2[23:0];

assign trunc_ln46_3_fu_1789_p1 = grp_fu_1316_p2[23:0];

assign trunc_ln46_4_fu_1897_p1 = grp_fu_1329_p2[23:0];

assign trunc_ln46_5_fu_2005_p1 = grp_fu_1342_p2[23:0];

assign trunc_ln46_6_fu_2113_p1 = grp_fu_1355_p2[23:0];

assign trunc_ln46_7_fu_2221_p1 = grp_fu_1368_p2[23:0];

assign trunc_ln46_fu_1465_p1 = grp_fu_1277_p2[23:0];

assign xor_ln46_10_fu_2045_p2 = (tmp_161_fu_1997_p3 ^ 1'd1);

assign xor_ln46_11_fu_2057_p2 = (tmp_162_fu_2009_p3 ^ 1'd1);

assign xor_ln46_12_fu_2153_p2 = (tmp_163_fu_2105_p3 ^ 1'd1);

assign xor_ln46_13_fu_2165_p2 = (tmp_164_fu_2117_p3 ^ 1'd1);

assign xor_ln46_14_fu_2261_p2 = (tmp_165_fu_2213_p3 ^ 1'd1);

assign xor_ln46_15_fu_2273_p2 = (tmp_166_fu_2225_p3 ^ 1'd1);

assign xor_ln46_1_fu_1517_p2 = (tmp_152_fu_1469_p3 ^ 1'd1);

assign xor_ln46_2_fu_1613_p2 = (tmp_153_fu_1565_p3 ^ 1'd1);

assign xor_ln46_3_fu_1625_p2 = (tmp_154_fu_1577_p3 ^ 1'd1);

assign xor_ln46_4_fu_1721_p2 = (tmp_155_fu_1673_p3 ^ 1'd1);

assign xor_ln46_5_fu_1733_p2 = (tmp_156_fu_1685_p3 ^ 1'd1);

assign xor_ln46_6_fu_1829_p2 = (tmp_157_fu_1781_p3 ^ 1'd1);

assign xor_ln46_7_fu_1841_p2 = (tmp_158_fu_1793_p3 ^ 1'd1);

assign xor_ln46_8_fu_1937_p2 = (tmp_159_fu_1889_p3 ^ 1'd1);

assign xor_ln46_9_fu_1949_p2 = (tmp_160_fu_1901_p3 ^ 1'd1);

assign xor_ln46_fu_1505_p2 = (tmp_151_fu_1457_p3 ^ 1'd1);

assign zext_ln46_1_fu_1389_p1 = tmp_123_fu_1382_p3;

assign zext_ln46_fu_1228_p1 = tmp_s_fu_1220_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_5
