// Seed: 2639628742
module module_0 (
    input  wand id_0,
    output tri0 id_1
);
  wire id_3;
  parameter id_4 = 1;
  assign id_3 = id_4;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri1  id_1,
    output wire  id_2,
    input  uwire id_3,
    output wor   id_4,
    input  uwire id_5,
    output uwire id_6,
    output tri0  id_7,
    output uwire id_8,
    output wire  id_9,
    input  tri0  id_10,
    output uwire id_11,
    output tri0  id_12,
    output tri   id_13
);
  assign #id_15 id_7 = id_3 ? id_0 + -1 : 1'd0 ? id_15 : -1'h0 !== id_5;
  wire id_16;
  module_0 modCall_1 (
      id_5,
      id_9
  );
  integer [-1 : 1 'b0] id_17;
  ;
endmodule
