{
  "module_name": "adv7842.h",
  "hash_id": "9f2a7328a202e908a0a174cf6fbe2846e60eebb45b534a597c8c32cf436c14fa",
  "original_prompt": "Ingested from linux-6.6.14/include/media/i2c/adv7842.h",
  "human_readable_source": " \n \n\n#ifndef _ADV7842_\n#define _ADV7842_\n\n \nenum adv7842_ain_sel {\n\tADV7842_AIN1_2_3_NC_SYNC_1_2 = 0,\n\tADV7842_AIN4_5_6_NC_SYNC_2_1 = 1,\n\tADV7842_AIN7_8_9_NC_SYNC_3_1 = 2,\n\tADV7842_AIN10_11_12_NC_SYNC_4_1 = 3,\n\tADV7842_AIN9_4_5_6_SYNC_2_1 = 4,\n};\n\n \nenum adv7842_bus_order {\n\tADV7842_BUS_ORDER_RGB,\t\t \n\tADV7842_BUS_ORDER_GRB,\t\t \n\tADV7842_BUS_ORDER_RBG,\t\t \n\tADV7842_BUS_ORDER_BGR,\t\t \n\tADV7842_BUS_ORDER_BRG,\t\t \n\tADV7842_BUS_ORDER_GBR,\t\t \n};\n\n \nenum adv7842_inp_color_space {\n\tADV7842_INP_COLOR_SPACE_LIM_RGB = 0,\n\tADV7842_INP_COLOR_SPACE_FULL_RGB = 1,\n\tADV7842_INP_COLOR_SPACE_LIM_YCbCr_601 = 2,\n\tADV7842_INP_COLOR_SPACE_LIM_YCbCr_709 = 3,\n\tADV7842_INP_COLOR_SPACE_XVYCC_601 = 4,\n\tADV7842_INP_COLOR_SPACE_XVYCC_709 = 5,\n\tADV7842_INP_COLOR_SPACE_FULL_YCbCr_601 = 6,\n\tADV7842_INP_COLOR_SPACE_FULL_YCbCr_709 = 7,\n\tADV7842_INP_COLOR_SPACE_AUTO = 0xf,\n};\n\n \nenum adv7842_op_format_mode_sel {\n\tADV7842_OP_FORMAT_MODE0 = 0x00,\n\tADV7842_OP_FORMAT_MODE1 = 0x04,\n\tADV7842_OP_FORMAT_MODE2 = 0x08,\n};\n\n \nenum adv7842_mode {\n\tADV7842_MODE_SDP,\n\tADV7842_MODE_COMP,\n\tADV7842_MODE_RGB,\n\tADV7842_MODE_HDMI\n};\n\n \nenum adv7842_vid_std_select {\n\t \n\tADV7842_SDP_VID_STD_CVBS_SD_4x1 = 0x01,\n\tADV7842_SDP_VID_STD_YC_SD4_x1 = 0x09,\n\t \n\tADV7842_RGB_VID_STD_AUTO_GRAPH_MODE = 0x07,\n\t \n\tADV7842_HDMI_GR_VID_STD_AUTO_GRAPH_MODE = 0x02,\n\t \n\tADV7842_HDMI_COMP_VID_STD_HD_1250P = 0x1e,\n};\n\nenum adv7842_select_input {\n\tADV7842_SELECT_HDMI_PORT_A,\n\tADV7842_SELECT_HDMI_PORT_B,\n\tADV7842_SELECT_VGA_RGB,\n\tADV7842_SELECT_VGA_COMP,\n\tADV7842_SELECT_SDP_CVBS,\n\tADV7842_SELECT_SDP_YC,\n};\n\nenum adv7842_drive_strength {\n\tADV7842_DR_STR_LOW = 0,\n\tADV7842_DR_STR_MEDIUM_LOW = 1,\n\tADV7842_DR_STR_MEDIUM_HIGH = 2,\n\tADV7842_DR_STR_HIGH = 3,\n};\n\nstruct adv7842_sdp_csc_coeff {\n\tbool manual;\n\tu16 scaling;\n\tu16 A1;\n\tu16 A2;\n\tu16 A3;\n\tu16 A4;\n\tu16 B1;\n\tu16 B2;\n\tu16 B3;\n\tu16 B4;\n\tu16 C1;\n\tu16 C2;\n\tu16 C3;\n\tu16 C4;\n};\n\nstruct adv7842_sdp_io_sync_adjustment {\n\tbool adjust;\n\tu16 hs_beg;\n\tu16 hs_width;\n\tu16 de_beg;\n\tu16 de_end;\n\tu8 vs_beg_o;\n\tu8 vs_beg_e;\n\tu8 vs_end_o;\n\tu8 vs_end_e;\n\tu8 de_v_beg_o;\n\tu8 de_v_beg_e;\n\tu8 de_v_end_o;\n\tu8 de_v_end_e;\n};\n\n \nstruct adv7842_platform_data {\n\t \n\tunsigned chip_reset:1;\n\n\t \n\tunsigned disable_pwrdnb:1;\n\n\t \n\tunsigned disable_cable_det_rst:1;\n\n\t \n\tenum adv7842_ain_sel ain_sel;\n\n\t \n\tenum adv7842_bus_order bus_order;\n\n\t \n\tenum adv7842_op_format_mode_sel op_format_mode_sel;\n\n\t \n\tenum adv7842_mode mode;\n\n\t \n\tunsigned input;\n\n\t \n\tenum adv7842_vid_std_select vid_std_select;\n\n\t \n\tunsigned alt_gamma:1;\n\n\t \n\tunsigned blank_data:1;\n\tunsigned insert_av_codes:1;\n\tunsigned replicate_av_codes:1;\n\n\t \n\tunsigned output_bus_lsb_to_msb:1;\n\n\t \n\tenum adv7842_drive_strength dr_str_data;\n\tenum adv7842_drive_strength dr_str_clk;\n\tenum adv7842_drive_strength dr_str_sync;\n\n\t \n\tunsigned llc_dll_phase:5;\n\n\t \n\tunsigned sd_ram_size;  \n\tunsigned sd_ram_ddr:1;  \n\n\t \n\tunsigned hdmi_free_run_enable:1;\n\t \n\tunsigned hdmi_free_run_mode:1;\n\n\t \n\tunsigned sdp_free_run_auto:1;\n\tunsigned sdp_free_run_man_col_en:1;\n\tunsigned sdp_free_run_cbar_en:1;\n\tunsigned sdp_free_run_force:1;\n\n\t \n\tunsigned hpa_auto:1;\n\n\tstruct adv7842_sdp_csc_coeff sdp_csc_coeff;\n\n\tstruct adv7842_sdp_io_sync_adjustment sdp_io_sync_625;\n\tstruct adv7842_sdp_io_sync_adjustment sdp_io_sync_525;\n\n\t \n\tu8 i2c_sdp_io;\n\tu8 i2c_sdp;\n\tu8 i2c_cp;\n\tu8 i2c_vdp;\n\tu8 i2c_afe;\n\tu8 i2c_hdmi;\n\tu8 i2c_repeater;\n\tu8 i2c_edid;\n\tu8 i2c_infoframe;\n\tu8 i2c_cec;\n\tu8 i2c_avlink;\n};\n\n#define V4L2_CID_ADV_RX_ANALOG_SAMPLING_PHASE\t(V4L2_CID_DV_CLASS_BASE + 0x1000)\n#define V4L2_CID_ADV_RX_FREE_RUN_COLOR_MANUAL\t(V4L2_CID_DV_CLASS_BASE + 0x1001)\n#define V4L2_CID_ADV_RX_FREE_RUN_COLOR\t\t(V4L2_CID_DV_CLASS_BASE + 0x1002)\n\n \n#define ADV7842_CMD_RAM_TEST _IO('V', BASE_VIDIOC_PRIVATE)\n\n#define ADV7842_EDID_PORT_A   0\n#define ADV7842_EDID_PORT_B   1\n#define ADV7842_EDID_PORT_VGA 2\n#define ADV7842_PAD_SOURCE    3\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}