{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545024152084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545024152088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 16 22:22:31 2018 " "Processing started: Sun Dec 16 22:22:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545024152088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1545024152088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tippytop -c tippytop " "Command: quartus_sta tippytop -c tippytop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1545024152088 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1545024152183 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1545024152878 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1545024152878 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545024152918 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545024152918 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/jonathan/documents/school/ece-3710/tippytop/db/ip/audio_sample/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1545024153429 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1545024153438 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1545024153439 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1545024153439 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1545024153439 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1545024153439 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1545024153439 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\|slw_clk vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\|slw_clk " "create_clock -period 1.000 -name vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\|slw_clk vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\|slw_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1545024153440 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name audio_gen_top:audio_gen_top\|tonegen:tg1\|slwclk audio_gen_top:audio_gen_top\|tonegen:tg1\|slwclk " "create_clock -period 1.000 -name audio_gen_top:audio_gen_top\|tonegen:tg1\|slwclk audio_gen_top:audio_gen_top\|tonegen:tg1\|slwclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1545024153440 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Keyboard:Keyboard\|flag Keyboard:Keyboard\|flag " "create_clock -period 1.000 -name Keyboard:Keyboard\|flag Keyboard:Keyboard\|flag" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1545024153440 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2clk ps2clk " "create_clock -period 1.000 -name ps2clk ps2clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1545024153440 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1545024153440 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545024153443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545024153443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545024153443 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1545024153443 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1545024153445 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1545024153465 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1545024153466 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1545024153477 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1545024153526 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1545024153526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.889 " "Worst-case setup slack is -10.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024153532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024153532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.889            -254.151 Keyboard:Keyboard\|flag  " "  -10.889            -254.151 Keyboard:Keyboard\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024153532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.840             -31.327 ps2clk  " "   -7.840             -31.327 ps2clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024153532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.712            -269.406 audio_gen_top:audio_gen_top\|tonegen:tg1\|slwclk  " "   -5.712            -269.406 audio_gen_top:audio_gen_top\|tonegen:tg1\|slwclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024153532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.699            -266.084 clk  " "   -4.699            -266.084 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024153532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.861            -131.933 vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\|slw_clk  " "   -2.861            -131.933 vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\|slw_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024153532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545024153532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.145 " "Worst-case hold slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024153542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024153542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 clk  " "    0.145               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024153542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 audio_gen_top:audio_gen_top\|tonegen:tg1\|slwclk  " "    0.241               0.000 audio_gen_top:audio_gen_top\|tonegen:tg1\|slwclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024153542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 ps2clk  " "    0.282               0.000 ps2clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024153542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\|slw_clk  " "    0.436               0.000 vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\|slw_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024153542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.560               0.000 Keyboard:Keyboard\|flag  " "    0.560               0.000 Keyboard:Keyboard\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024153542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545024153542 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545024153548 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545024153553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.445 " "Worst-case minimum pulse width slack is -0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024153557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024153557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.445             -10.876 ps2clk  " "   -0.445             -10.876 ps2clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024153557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -29.209 vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\|slw_clk  " "   -0.394             -29.209 vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\|slw_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024153557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -28.087 audio_gen_top:audio_gen_top\|tonegen:tg1\|slwclk  " "   -0.394             -28.087 audio_gen_top:audio_gen_top\|tonegen:tg1\|slwclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024153557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.732 Keyboard:Keyboard\|flag  " "   -0.394             -12.732 Keyboard:Keyboard\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024153557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.689               0.000 audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024153557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.632               0.000 clk  " "    8.632               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024153557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545024153557 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545024153570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545024153570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545024153570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545024153570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 50.143 ns " "Worst Case Available Settling Time: 50.143 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545024153570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545024153570 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1545024153570 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1545024153577 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1545024153607 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1545024154944 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545024155039 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545024155039 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545024155039 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1545024155039 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1545024155061 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1545024155077 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1545024155077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.625 " "Worst-case setup slack is -10.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024155082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024155082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.625            -246.928 Keyboard:Keyboard\|flag  " "  -10.625            -246.928 Keyboard:Keyboard\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024155082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.778             -30.227 ps2clk  " "   -7.778             -30.227 ps2clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024155082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.757            -272.809 audio_gen_top:audio_gen_top\|tonegen:tg1\|slwclk  " "   -5.757            -272.809 audio_gen_top:audio_gen_top\|tonegen:tg1\|slwclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024155082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.680            -231.514 clk  " "   -4.680            -231.514 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024155082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.830            -128.207 vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\|slw_clk  " "   -2.830            -128.207 vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\|slw_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024155082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545024155082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.197 " "Worst-case hold slack is -0.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024155091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024155091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.197              -0.432 clk  " "   -0.197              -0.432 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024155091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 audio_gen_top:audio_gen_top\|tonegen:tg1\|slwclk  " "    0.327               0.000 audio_gen_top:audio_gen_top\|tonegen:tg1\|slwclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024155091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 ps2clk  " "    0.347               0.000 ps2clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024155091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\|slw_clk  " "    0.448               0.000 vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\|slw_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024155091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.554               0.000 Keyboard:Keyboard\|flag  " "    0.554               0.000 Keyboard:Keyboard\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024155091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545024155091 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545024155098 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545024155104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.570 " "Worst-case minimum pulse width slack is -0.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024155108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024155108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.570             -10.400 ps2clk  " "   -0.570             -10.400 ps2clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024155108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -28.785 vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\|slw_clk  " "   -0.394             -28.785 vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\|slw_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024155108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -27.935 audio_gen_top:audio_gen_top\|tonegen:tg1\|slwclk  " "   -0.394             -27.935 audio_gen_top:audio_gen_top\|tonegen:tg1\|slwclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024155108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.515 Keyboard:Keyboard\|flag  " "   -0.394             -12.515 Keyboard:Keyboard\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024155108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.689               0.000 audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024155108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.626               0.000 clk  " "    8.626               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024155108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545024155108 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545024155120 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545024155120 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545024155120 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545024155120 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 50.483 ns " "Worst Case Available Settling Time: 50.483 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545024155120 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545024155120 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1545024155120 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1545024155126 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1545024155287 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1545024156460 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545024156552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545024156552 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545024156552 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1545024156552 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1545024156574 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1545024156578 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1545024156578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.451 " "Worst-case setup slack is -6.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.451            -148.536 Keyboard:Keyboard\|flag  " "   -6.451            -148.536 Keyboard:Keyboard\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.391             -12.971 ps2clk  " "   -4.391             -12.971 ps2clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.828            -184.488 clk  " "   -3.828            -184.488 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.039            -137.863 audio_gen_top:audio_gen_top\|tonegen:tg1\|slwclk  " "   -3.039            -137.863 audio_gen_top:audio_gen_top\|tonegen:tg1\|slwclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.405             -60.780 vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\|slw_clk  " "   -1.405             -60.780 vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\|slw_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545024156584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.006 " "Worst-case hold slack is 0.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.006               0.000 audio_gen_top:audio_gen_top\|tonegen:tg1\|slwclk  " "    0.006               0.000 audio_gen_top:audio_gen_top\|tonegen:tg1\|slwclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 clk  " "    0.090               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 ps2clk  " "    0.161               0.000 ps2clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\|slw_clk  " "    0.165               0.000 vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\|slw_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 Keyboard:Keyboard\|flag  " "    0.270               0.000 Keyboard:Keyboard\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545024156595 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545024156600 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545024156606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.609 " "Worst-case minimum pulse width slack is -0.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.609              -7.294 ps2clk  " "   -0.609              -7.294 ps2clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.047              -0.546 audio_gen_top:audio_gen_top\|tonegen:tg1\|slwclk  " "   -0.047              -0.546 audio_gen_top:audio_gen_top\|tonegen:tg1\|slwclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.039               0.000 Keyboard:Keyboard\|flag  " "    0.039               0.000 Keyboard:Keyboard\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.061               0.000 vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\|slw_clk  " "    0.061               0.000 vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\|slw_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.689               0.000 audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.720               0.000 clk  " "    8.720               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545024156612 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545024156625 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545024156625 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545024156625 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545024156625 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 53.420 ns " "Worst Case Available Settling Time: 53.420 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545024156625 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545024156625 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1545024156625 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1545024156632 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545024156822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545024156822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545024156822 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1545024156822 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1545024156844 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1545024156849 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1545024156849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.128 " "Worst-case setup slack is -6.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.128            -141.246 Keyboard:Keyboard\|flag  " "   -6.128            -141.246 Keyboard:Keyboard\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.129             -10.699 ps2clk  " "   -4.129             -10.699 ps2clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.320            -139.278 clk  " "   -3.320            -139.278 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.867            -130.919 audio_gen_top:audio_gen_top\|tonegen:tg1\|slwclk  " "   -2.867            -130.919 audio_gen_top:audio_gen_top\|tonegen:tg1\|slwclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.241             -53.031 vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\|slw_clk  " "   -1.241             -53.031 vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\|slw_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545024156854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.143 " "Worst-case hold slack is -0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.143              -0.746 clk  " "   -0.143              -0.746 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017              -0.256 audio_gen_top:audio_gen_top\|tonegen:tg1\|slwclk  " "   -0.017              -0.256 audio_gen_top:audio_gen_top\|tonegen:tg1\|slwclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\|slw_clk  " "    0.151               0.000 vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\|slw_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 ps2clk  " "    0.169               0.000 ps2clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 Keyboard:Keyboard\|flag  " "    0.245               0.000 Keyboard:Keyboard\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545024156864 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545024156870 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1545024156876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.626 " "Worst-case minimum pulse width slack is -0.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.626              -7.225 ps2clk  " "   -0.626              -7.225 ps2clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.005              -0.048 audio_gen_top:audio_gen_top\|tonegen:tg1\|slwclk  " "   -0.005              -0.048 audio_gen_top:audio_gen_top\|tonegen:tg1\|slwclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067               0.000 Keyboard:Keyboard\|flag  " "    0.067               0.000 Keyboard:Keyboard\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\|slw_clk  " "    0.086               0.000 vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\|slw_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.689               0.000 audio_gen_top\|aud_sample\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.746               0.000 clk  " "    8.746               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545024156882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545024156882 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545024156895 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545024156895 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545024156895 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545024156895 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 54.070 ns " "Worst Case Available Settling Time: 54.070 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545024156895 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545024156895 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1545024156895 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1545024158247 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1545024158249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5215 " "Peak virtual memory: 5215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545024158336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 16 22:22:38 2018 " "Processing ended: Sun Dec 16 22:22:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545024158336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545024158336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545024158336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1545024158336 ""}
