<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Radar_VHDL\gowin\VDHL_RADAR\impl\gwsynthesis\VDHL_RADAR.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\Radar_VHDL\gowin\VDHL_RADAR\src\VDHL_RADAR.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Dec 14 13:40:55 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>713</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>576</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>78</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>79</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>n98_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>count_t/n98_s2/F </td>
</tr>
<tr>
<td>3</td>
<td>clk_dis</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>i4/clkOut_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">30.178(MHz)</td>
<td>29</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_dis</td>
<td>50.000(MHz)</td>
<td>149.698(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of n98_6!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-269.242</td>
<td>21</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n98_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n98_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_dis</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_dis</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-34.699</td>
<td>dis/mult_5_s2/DOUT[21]</td>
<td>sp/n41_s0/A[0]</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.088</td>
<td>52.542</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-32.304</td>
<td>dis/mult_5_s2/DOUT[21]</td>
<td>sp/n41_s0/A[1]</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.088</td>
<td>50.147</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-31.941</td>
<td>dis/mult_5_s2/DOUT[21]</td>
<td>dis/distance_cm_1_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.088</td>
<td>49.527</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-27.037</td>
<td>dis/mult_5_s2/DOUT[21]</td>
<td>sp/n41_s0/A[2]</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.088</td>
<td>44.880</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-26.442</td>
<td>dis/mult_5_s2/DOUT[21]</td>
<td>dis/distance_cm_2_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.088</td>
<td>44.028</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-21.936</td>
<td>dis/mult_5_s2/DOUT[21]</td>
<td>dis/distance_cm_3_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.088</td>
<td>39.521</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-21.924</td>
<td>dis/mult_5_s2/DOUT[21]</td>
<td>sp/n41_s0/A[3]</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.088</td>
<td>39.767</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-19.441</td>
<td>ser/set_p_7_s2/Q</td>
<td>dot/col_4_s1/D</td>
<td>clk:[R]</td>
<td>clk_dis:[R]</td>
<td>20.000</td>
<td>2.064</td>
<td>37.051</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-19.292</td>
<td>ser/set_p_7_s2/Q</td>
<td>dot/col_2_s1/D</td>
<td>clk:[R]</td>
<td>clk_dis:[R]</td>
<td>20.000</td>
<td>2.064</td>
<td>36.902</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-19.042</td>
<td>ser/set_p_7_s2/Q</td>
<td>dot/col_1_s1/D</td>
<td>clk:[R]</td>
<td>clk_dis:[R]</td>
<td>20.000</td>
<td>2.064</td>
<td>36.652</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-18.149</td>
<td>ser/set_p_7_s2/Q</td>
<td>dot/col_0_s1/D</td>
<td>clk:[R]</td>
<td>clk_dis:[R]</td>
<td>20.000</td>
<td>2.064</td>
<td>35.759</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-18.057</td>
<td>ser/set_p_7_s2/Q</td>
<td>dot/col_3_s1/D</td>
<td>clk:[R]</td>
<td>clk_dis:[R]</td>
<td>20.000</td>
<td>2.064</td>
<td>35.667</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-17.628</td>
<td>ser/set_p_7_s2/Q</td>
<td>dot/col_4_s1/CE</td>
<td>clk:[R]</td>
<td>clk_dis:[R]</td>
<td>20.000</td>
<td>2.064</td>
<td>35.503</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-17.524</td>
<td>dis/mult_5_s2/DOUT[21]</td>
<td>dis/distance_cm_4_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.088</td>
<td>35.110</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-17.389</td>
<td>dis/mult_5_s2/DOUT[21]</td>
<td>sp/n41_s0/A[4]</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.088</td>
<td>35.232</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-16.914</td>
<td>ser/set_p_7_s2/Q</td>
<td>dot/store_col_pos_with_row6_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk_dis:[R]</td>
<td>20.000</td>
<td>2.064</td>
<td>34.788</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-16.710</td>
<td>ser/set_p_7_s2/Q</td>
<td>dot/col_0_s1/CE</td>
<td>clk:[R]</td>
<td>clk_dis:[R]</td>
<td>20.000</td>
<td>2.064</td>
<td>34.584</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-16.710</td>
<td>ser/set_p_7_s2/Q</td>
<td>dot/col_1_s1/CE</td>
<td>clk:[R]</td>
<td>clk_dis:[R]</td>
<td>20.000</td>
<td>2.064</td>
<td>34.584</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-16.675</td>
<td>ser/set_p_7_s2/Q</td>
<td>dot/col_2_s1/CE</td>
<td>clk:[R]</td>
<td>clk_dis:[R]</td>
<td>20.000</td>
<td>2.064</td>
<td>34.549</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-16.675</td>
<td>ser/set_p_7_s2/Q</td>
<td>dot/col_3_s1/CE</td>
<td>clk:[R]</td>
<td>clk_dis:[R]</td>
<td>20.000</td>
<td>2.064</td>
<td>34.549</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-16.529</td>
<td>ser/set_p_7_s2/Q</td>
<td>dot/store_col_pos_with_row2_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk_dis:[R]</td>
<td>20.000</td>
<td>2.064</td>
<td>34.403</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-16.504</td>
<td>ser/set_p_7_s2/Q</td>
<td>dot/store_col_pos_with_row2_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk_dis:[R]</td>
<td>20.000</td>
<td>2.064</td>
<td>34.379</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-16.467</td>
<td>ser/set_p_7_s2/Q</td>
<td>dot/store_col_pos_with_row5_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk_dis:[R]</td>
<td>20.000</td>
<td>2.064</td>
<td>34.341</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-16.369</td>
<td>ser/set_p_7_s2/Q</td>
<td>dot/store_col_pos_with_row6_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk_dis:[R]</td>
<td>20.000</td>
<td>2.064</td>
<td>34.244</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-16.367</td>
<td>ser/set_p_7_s2/Q</td>
<td>dot/store_col_pos_with_row6_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk_dis:[R]</td>
<td>20.000</td>
<td>2.064</td>
<td>34.241</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.910</td>
<td>count_t/b_s0/D</td>
<td>count_t/b_s0/D</td>
<td>n98_6:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.108</td>
<td>1.228</td>
</tr>
<tr>
<td>2</td>
<td>0.524</td>
<td>i4/toggle_s1/Q</td>
<td>i4/toggle_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>3</td>
<td>0.524</td>
<td>i4/cnt_0_s0/Q</td>
<td>i4/cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>4</td>
<td>0.524</td>
<td>sp/toggle_s0/Q</td>
<td>sp/toggle_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>5</td>
<td>0.524</td>
<td>ser/loop_0_s0/Q</td>
<td>ser/loop_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>6</td>
<td>0.524</td>
<td>cv/cnt2_18_s1/Q</td>
<td>cv/cnt2_18_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>7</td>
<td>0.524</td>
<td>cv/cnt2_21_s1/Q</td>
<td>cv/cnt2_21_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>8</td>
<td>0.524</td>
<td>cv/tk_s0/Q</td>
<td>cv/tk_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>9</td>
<td>0.525</td>
<td>cv/cnt2_0_s1/Q</td>
<td>cv/cnt2_0_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>10</td>
<td>0.525</td>
<td>cv/cnt2_5_s1/Q</td>
<td>cv/cnt2_5_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>11</td>
<td>0.525</td>
<td>cv/cnt2_8_s1/Q</td>
<td>cv/cnt2_8_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>12</td>
<td>0.525</td>
<td>cv/cnt2_9_s1/Q</td>
<td>cv/cnt2_9_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>13</td>
<td>0.525</td>
<td>cv/cnt2_10_s1/Q</td>
<td>cv/cnt2_10_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>14</td>
<td>0.525</td>
<td>cv/cnt2_16_s1/Q</td>
<td>cv/cnt2_16_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>15</td>
<td>0.525</td>
<td>sp/stop_0_s0/Q</td>
<td>sp/stop_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>16</td>
<td>0.525</td>
<td>ser/counter_0_s0/Q</td>
<td>ser/counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>17</td>
<td>0.525</td>
<td>count_t/count_3_s3/Q</td>
<td>count_t/count_3_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>18</td>
<td>0.525</td>
<td>count_t/count_10_s3/Q</td>
<td>count_t/count_10_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>19</td>
<td>0.525</td>
<td>count_t/count_12_s3/Q</td>
<td>count_t/count_12_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>20</td>
<td>0.525</td>
<td>count_t/count_15_s3/Q</td>
<td>count_t/count_15_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>21</td>
<td>0.525</td>
<td>dot/cnt_0_s0/Q</td>
<td>dot/cnt_0_s0/D</td>
<td>clk_dis:[R]</td>
<td>clk_dis:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>22</td>
<td>0.525</td>
<td>dot/cnt_2_s0/Q</td>
<td>dot/cnt_2_s0/D</td>
<td>clk_dis:[R]</td>
<td>clk_dis:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>23</td>
<td>0.526</td>
<td>count_t/count_1_s3/Q</td>
<td>count_t/count_1_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>24</td>
<td>0.526</td>
<td>count_t/count_7_s3/Q</td>
<td>count_t/count_7_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>25</td>
<td>0.526</td>
<td>count_t/count_13_s3/Q</td>
<td>count_t/count_13_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>count_t/b_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>count_t/count_14_s1</td>
</tr>
<tr>
<td>3</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>count_t/count_17_s5</td>
</tr>
<tr>
<td>4</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>count_t/count_6_s3</td>
</tr>
<tr>
<td>5</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ser/counter_9_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ser/loop_4_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>sp/stop_8_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>sp/stop_9_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ser/loop_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>sp/stop_10_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-34.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>55.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>sp/n41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[0][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>DSP_R19[0][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>5.033</td>
<td>1.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>dis/n114_s188/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s188/F</td>
</tr>
<tr>
<td>5.864</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>dis/n114_s157/I3</td>
</tr>
<tr>
<td>6.624</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C8[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s157/F</td>
</tr>
<tr>
<td>6.942</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>dis/n114_s232/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s232/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>dis/n114_s171/I0</td>
</tr>
<tr>
<td>9.145</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C8[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s171/F</td>
</tr>
<tr>
<td>9.749</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>dis/n114_s132/I0</td>
</tr>
<tr>
<td>10.563</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s132/F</td>
</tr>
<tr>
<td>10.945</td>
<td>0.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>dis/n114_s145/I0</td>
</tr>
<tr>
<td>11.409</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s145/F</td>
</tr>
<tr>
<td>12.739</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>dis/n114_s103/I3</td>
</tr>
<tr>
<td>13.553</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s103/F</td>
</tr>
<tr>
<td>14.753</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][A]</td>
<td>dis/n114_s71/I2</td>
</tr>
<tr>
<td>15.518</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C11[3][A]</td>
<td style=" background: #97FFFF;">dis/n114_s71/F</td>
</tr>
<tr>
<td>16.142</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td>dis/n114_s107/I2</td>
</tr>
<tr>
<td>16.902</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s107/F</td>
</tr>
<tr>
<td>17.215</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>dis/n114_s73/I0</td>
</tr>
<tr>
<td>17.975</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s73/F</td>
</tr>
<tr>
<td>18.294</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>dis/n114_s85/I2</td>
</tr>
<tr>
<td>19.109</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s85/F</td>
</tr>
<tr>
<td>20.316</td>
<td>1.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>dis/n114_s75/I2</td>
</tr>
<tr>
<td>20.780</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s75/F</td>
</tr>
<tr>
<td>21.396</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>dis/n114_s60/I1</td>
</tr>
<tr>
<td>22.005</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">dis/n114_s60/F</td>
</tr>
<tr>
<td>22.618</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>dis/n114_s39/I0</td>
</tr>
<tr>
<td>23.227</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s39/F</td>
</tr>
<tr>
<td>24.071</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>dis/n114_s24/I1</td>
</tr>
<tr>
<td>24.535</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s24/F</td>
</tr>
<tr>
<td>25.506</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>dis/n115_s51/I2</td>
</tr>
<tr>
<td>26.320</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">dis/n115_s51/F</td>
</tr>
<tr>
<td>27.169</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>dis/n115_s31/I0</td>
</tr>
<tr>
<td>27.933</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">dis/n115_s31/F</td>
</tr>
<tr>
<td>28.541</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>dis/n115_s21/I1</td>
</tr>
<tr>
<td>29.306</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C17[0][B]</td>
<td style=" background: #97FFFF;">dis/n115_s21/F</td>
</tr>
<tr>
<td>29.318</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][A]</td>
<td>dis/n115_s18/I0</td>
</tr>
<tr>
<td>30.132</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R12C17[2][A]</td>
<td style=" background: #97FFFF;">dis/n115_s18/F</td>
</tr>
<tr>
<td>30.783</td>
<td>0.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>dis/n115_s17/I0</td>
</tr>
<tr>
<td>31.392</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">dis/n115_s17/F</td>
</tr>
<tr>
<td>32.498</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>dis/n116_s30/I3</td>
</tr>
<tr>
<td>32.962</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">dis/n116_s30/F</td>
</tr>
<tr>
<td>33.933</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>dis/n116_s25/I2</td>
</tr>
<tr>
<td>34.698</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">dis/n116_s25/F</td>
</tr>
<tr>
<td>35.664</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>dis/n116_s24/I0</td>
</tr>
<tr>
<td>36.273</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R8C17[1][A]</td>
<td style=" background: #97FFFF;">dis/n116_s24/F</td>
</tr>
<tr>
<td>37.510</td>
<td>1.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>dis/n117_s38/I3</td>
</tr>
<tr>
<td>38.324</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s38/F</td>
</tr>
<tr>
<td>38.949</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>dis/n117_s31/I0</td>
</tr>
<tr>
<td>39.558</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s31/F</td>
</tr>
<tr>
<td>40.162</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>dis/n117_s27/I3</td>
</tr>
<tr>
<td>40.926</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s27/F</td>
</tr>
<tr>
<td>41.683</td>
<td>0.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>dis/n118_s32/I3</td>
</tr>
<tr>
<td>42.498</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">dis/n118_s32/F</td>
</tr>
<tr>
<td>43.590</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>dis/n118_s25/I1</td>
</tr>
<tr>
<td>44.404</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C18[1][A]</td>
<td style=" background: #97FFFF;">dis/n118_s25/F</td>
</tr>
<tr>
<td>44.420</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[3][B]</td>
<td>dis/n118_s23/I0</td>
</tr>
<tr>
<td>44.884</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C18[3][B]</td>
<td style=" background: #97FFFF;">dis/n118_s23/F</td>
</tr>
<tr>
<td>45.988</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[1][B]</td>
<td>dis/n119_s32/I1</td>
</tr>
<tr>
<td>46.803</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[1][B]</td>
<td style=" background: #97FFFF;">dis/n119_s32/F</td>
</tr>
<tr>
<td>47.403</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[3][B]</td>
<td>dis/n119_s18/I0</td>
</tr>
<tr>
<td>48.167</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[3][B]</td>
<td style=" background: #97FFFF;">dis/n119_s18/F</td>
</tr>
<tr>
<td>48.767</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][B]</td>
<td>dis/n119_s13/I1</td>
</tr>
<tr>
<td>49.376</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C19[3][B]</td>
<td style=" background: #97FFFF;">dis/n119_s13/F</td>
</tr>
<tr>
<td>50.228</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>dis/n119_s12/I0</td>
</tr>
<tr>
<td>50.838</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">dis/n119_s12/F</td>
</tr>
<tr>
<td>51.930</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>dis/n120_s79/I2</td>
</tr>
<tr>
<td>52.525</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">dis/n120_s79/F</td>
</tr>
<tr>
<td>52.835</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td>dis/n120_s77/I1</td>
</tr>
<tr>
<td>53.600</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[2][A]</td>
<td style=" background: #97FFFF;">dis/n120_s77/F</td>
</tr>
<tr>
<td>55.639</td>
<td>2.039</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" font-weight:bold;">sp/n41_s0/A[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C22[1][A]</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>21.009</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td>sp/n41_s0/CLK</td>
</tr>
<tr>
<td>20.979</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sp/n41_s0</td>
</tr>
<tr>
<td>20.940</td>
<td>-0.039</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td>sp/n41_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 24.183, 46.027%; route: 28.119, 53.517%; tC2Q: 0.240, 0.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-32.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>sp/n41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[0][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>DSP_R19[0][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>5.033</td>
<td>1.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>dis/n114_s188/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s188/F</td>
</tr>
<tr>
<td>5.864</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>dis/n114_s157/I3</td>
</tr>
<tr>
<td>6.624</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C8[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s157/F</td>
</tr>
<tr>
<td>6.942</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>dis/n114_s232/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s232/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>dis/n114_s171/I0</td>
</tr>
<tr>
<td>9.145</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C8[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s171/F</td>
</tr>
<tr>
<td>9.749</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>dis/n114_s132/I0</td>
</tr>
<tr>
<td>10.563</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s132/F</td>
</tr>
<tr>
<td>10.945</td>
<td>0.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>dis/n114_s145/I0</td>
</tr>
<tr>
<td>11.409</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s145/F</td>
</tr>
<tr>
<td>12.739</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>dis/n114_s103/I3</td>
</tr>
<tr>
<td>13.553</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s103/F</td>
</tr>
<tr>
<td>14.753</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][A]</td>
<td>dis/n114_s71/I2</td>
</tr>
<tr>
<td>15.518</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C11[3][A]</td>
<td style=" background: #97FFFF;">dis/n114_s71/F</td>
</tr>
<tr>
<td>16.142</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td>dis/n114_s107/I2</td>
</tr>
<tr>
<td>16.902</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s107/F</td>
</tr>
<tr>
<td>17.215</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>dis/n114_s73/I0</td>
</tr>
<tr>
<td>17.975</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s73/F</td>
</tr>
<tr>
<td>18.294</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>dis/n114_s85/I2</td>
</tr>
<tr>
<td>19.109</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s85/F</td>
</tr>
<tr>
<td>20.316</td>
<td>1.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>dis/n114_s75/I2</td>
</tr>
<tr>
<td>20.780</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s75/F</td>
</tr>
<tr>
<td>21.396</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>dis/n114_s60/I1</td>
</tr>
<tr>
<td>22.005</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">dis/n114_s60/F</td>
</tr>
<tr>
<td>22.618</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>dis/n114_s39/I0</td>
</tr>
<tr>
<td>23.227</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s39/F</td>
</tr>
<tr>
<td>24.071</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>dis/n114_s24/I1</td>
</tr>
<tr>
<td>24.535</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s24/F</td>
</tr>
<tr>
<td>25.506</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>dis/n115_s51/I2</td>
</tr>
<tr>
<td>26.320</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">dis/n115_s51/F</td>
</tr>
<tr>
<td>27.169</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>dis/n115_s31/I0</td>
</tr>
<tr>
<td>27.933</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">dis/n115_s31/F</td>
</tr>
<tr>
<td>28.541</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>dis/n115_s21/I1</td>
</tr>
<tr>
<td>29.306</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C17[0][B]</td>
<td style=" background: #97FFFF;">dis/n115_s21/F</td>
</tr>
<tr>
<td>29.318</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][A]</td>
<td>dis/n115_s18/I0</td>
</tr>
<tr>
<td>30.132</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R12C17[2][A]</td>
<td style=" background: #97FFFF;">dis/n115_s18/F</td>
</tr>
<tr>
<td>30.783</td>
<td>0.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>dis/n115_s17/I0</td>
</tr>
<tr>
<td>31.392</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">dis/n115_s17/F</td>
</tr>
<tr>
<td>32.498</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>dis/n116_s30/I3</td>
</tr>
<tr>
<td>32.962</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">dis/n116_s30/F</td>
</tr>
<tr>
<td>33.933</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>dis/n116_s25/I2</td>
</tr>
<tr>
<td>34.698</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">dis/n116_s25/F</td>
</tr>
<tr>
<td>35.664</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>dis/n116_s24/I0</td>
</tr>
<tr>
<td>36.273</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R8C17[1][A]</td>
<td style=" background: #97FFFF;">dis/n116_s24/F</td>
</tr>
<tr>
<td>37.510</td>
<td>1.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>dis/n117_s38/I3</td>
</tr>
<tr>
<td>38.324</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s38/F</td>
</tr>
<tr>
<td>38.949</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>dis/n117_s31/I0</td>
</tr>
<tr>
<td>39.558</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s31/F</td>
</tr>
<tr>
<td>40.162</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>dis/n117_s27/I3</td>
</tr>
<tr>
<td>40.926</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s27/F</td>
</tr>
<tr>
<td>41.683</td>
<td>0.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>dis/n118_s32/I3</td>
</tr>
<tr>
<td>42.498</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">dis/n118_s32/F</td>
</tr>
<tr>
<td>43.590</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>dis/n118_s25/I1</td>
</tr>
<tr>
<td>44.404</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C18[1][A]</td>
<td style=" background: #97FFFF;">dis/n118_s25/F</td>
</tr>
<tr>
<td>44.420</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[3][B]</td>
<td>dis/n118_s23/I0</td>
</tr>
<tr>
<td>44.884</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C18[3][B]</td>
<td style=" background: #97FFFF;">dis/n118_s23/F</td>
</tr>
<tr>
<td>45.988</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[1][B]</td>
<td>dis/n119_s32/I1</td>
</tr>
<tr>
<td>46.803</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[1][B]</td>
<td style=" background: #97FFFF;">dis/n119_s32/F</td>
</tr>
<tr>
<td>47.403</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[3][B]</td>
<td>dis/n119_s18/I0</td>
</tr>
<tr>
<td>48.167</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[3][B]</td>
<td style=" background: #97FFFF;">dis/n119_s18/F</td>
</tr>
<tr>
<td>48.767</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][B]</td>
<td>dis/n119_s13/I1</td>
</tr>
<tr>
<td>49.376</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C19[3][B]</td>
<td style=" background: #97FFFF;">dis/n119_s13/F</td>
</tr>
<tr>
<td>50.228</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>dis/n119_s12/I0</td>
</tr>
<tr>
<td>50.838</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">dis/n119_s12/F</td>
</tr>
<tr>
<td>53.244</td>
<td>2.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" font-weight:bold;">sp/n41_s0/A[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C22[1][A]</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>21.009</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td>sp/n41_s0/CLK</td>
</tr>
<tr>
<td>20.979</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sp/n41_s0</td>
</tr>
<tr>
<td>20.940</td>
<td>-0.039</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td>sp/n41_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 22.824, 45.515%; route: 27.083, 54.008%; tC2Q: 0.240, 0.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_cm_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[0][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>DSP_R19[0][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>5.033</td>
<td>1.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>dis/n114_s188/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s188/F</td>
</tr>
<tr>
<td>5.864</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>dis/n114_s157/I3</td>
</tr>
<tr>
<td>6.624</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C8[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s157/F</td>
</tr>
<tr>
<td>6.942</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>dis/n114_s232/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s232/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>dis/n114_s171/I0</td>
</tr>
<tr>
<td>9.145</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C8[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s171/F</td>
</tr>
<tr>
<td>9.749</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>dis/n114_s132/I0</td>
</tr>
<tr>
<td>10.563</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s132/F</td>
</tr>
<tr>
<td>10.945</td>
<td>0.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>dis/n114_s145/I0</td>
</tr>
<tr>
<td>11.409</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s145/F</td>
</tr>
<tr>
<td>12.739</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>dis/n114_s103/I3</td>
</tr>
<tr>
<td>13.553</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s103/F</td>
</tr>
<tr>
<td>14.753</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][A]</td>
<td>dis/n114_s71/I2</td>
</tr>
<tr>
<td>15.518</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C11[3][A]</td>
<td style=" background: #97FFFF;">dis/n114_s71/F</td>
</tr>
<tr>
<td>16.142</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td>dis/n114_s107/I2</td>
</tr>
<tr>
<td>16.902</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s107/F</td>
</tr>
<tr>
<td>17.215</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>dis/n114_s73/I0</td>
</tr>
<tr>
<td>17.975</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s73/F</td>
</tr>
<tr>
<td>18.294</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>dis/n114_s85/I2</td>
</tr>
<tr>
<td>19.109</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s85/F</td>
</tr>
<tr>
<td>20.316</td>
<td>1.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>dis/n114_s75/I2</td>
</tr>
<tr>
<td>20.780</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s75/F</td>
</tr>
<tr>
<td>21.396</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>dis/n114_s60/I1</td>
</tr>
<tr>
<td>22.005</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">dis/n114_s60/F</td>
</tr>
<tr>
<td>22.618</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>dis/n114_s39/I0</td>
</tr>
<tr>
<td>23.227</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s39/F</td>
</tr>
<tr>
<td>24.071</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>dis/n114_s24/I1</td>
</tr>
<tr>
<td>24.535</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s24/F</td>
</tr>
<tr>
<td>25.506</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>dis/n115_s51/I2</td>
</tr>
<tr>
<td>26.320</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">dis/n115_s51/F</td>
</tr>
<tr>
<td>27.169</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>dis/n115_s31/I0</td>
</tr>
<tr>
<td>27.933</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">dis/n115_s31/F</td>
</tr>
<tr>
<td>28.541</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>dis/n115_s21/I1</td>
</tr>
<tr>
<td>29.306</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C17[0][B]</td>
<td style=" background: #97FFFF;">dis/n115_s21/F</td>
</tr>
<tr>
<td>29.318</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][A]</td>
<td>dis/n115_s18/I0</td>
</tr>
<tr>
<td>30.132</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R12C17[2][A]</td>
<td style=" background: #97FFFF;">dis/n115_s18/F</td>
</tr>
<tr>
<td>30.783</td>
<td>0.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>dis/n115_s17/I0</td>
</tr>
<tr>
<td>31.392</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">dis/n115_s17/F</td>
</tr>
<tr>
<td>32.498</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>dis/n116_s30/I3</td>
</tr>
<tr>
<td>32.962</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">dis/n116_s30/F</td>
</tr>
<tr>
<td>33.933</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>dis/n116_s25/I2</td>
</tr>
<tr>
<td>34.698</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">dis/n116_s25/F</td>
</tr>
<tr>
<td>35.664</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>dis/n116_s24/I0</td>
</tr>
<tr>
<td>36.273</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R8C17[1][A]</td>
<td style=" background: #97FFFF;">dis/n116_s24/F</td>
</tr>
<tr>
<td>37.510</td>
<td>1.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>dis/n117_s38/I3</td>
</tr>
<tr>
<td>38.324</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s38/F</td>
</tr>
<tr>
<td>38.949</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>dis/n117_s31/I0</td>
</tr>
<tr>
<td>39.558</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s31/F</td>
</tr>
<tr>
<td>40.162</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>dis/n117_s27/I3</td>
</tr>
<tr>
<td>40.926</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s27/F</td>
</tr>
<tr>
<td>41.683</td>
<td>0.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>dis/n118_s32/I3</td>
</tr>
<tr>
<td>42.498</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">dis/n118_s32/F</td>
</tr>
<tr>
<td>43.590</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>dis/n118_s25/I1</td>
</tr>
<tr>
<td>44.404</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C18[1][A]</td>
<td style=" background: #97FFFF;">dis/n118_s25/F</td>
</tr>
<tr>
<td>44.420</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[3][B]</td>
<td>dis/n118_s23/I0</td>
</tr>
<tr>
<td>44.884</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R13C18[3][B]</td>
<td style=" background: #97FFFF;">dis/n118_s23/F</td>
</tr>
<tr>
<td>45.988</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[1][B]</td>
<td>dis/n119_s32/I1</td>
</tr>
<tr>
<td>46.803</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[1][B]</td>
<td style=" background: #97FFFF;">dis/n119_s32/F</td>
</tr>
<tr>
<td>47.403</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[3][B]</td>
<td>dis/n119_s18/I0</td>
</tr>
<tr>
<td>48.167</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[3][B]</td>
<td style=" background: #97FFFF;">dis/n119_s18/F</td>
</tr>
<tr>
<td>48.767</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][B]</td>
<td>dis/n119_s13/I1</td>
</tr>
<tr>
<td>49.376</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C19[3][B]</td>
<td style=" background: #97FFFF;">dis/n119_s13/F</td>
</tr>
<tr>
<td>50.228</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>dis/n119_s12/I0</td>
</tr>
<tr>
<td>50.838</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">dis/n119_s12/F</td>
</tr>
<tr>
<td>52.624</td>
<td>1.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td style=" font-weight:bold;">dis/distance_cm_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C22[1][A]</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>21.009</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>dis/distance_cm_1_s0/CLK</td>
</tr>
<tr>
<td>20.979</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_cm_1_s0</td>
</tr>
<tr>
<td>20.682</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>dis/distance_cm_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 22.824, 46.085%; route: 26.463, 53.432%; tC2Q: 0.240, 0.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>sp/n41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[0][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>DSP_R19[0][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>5.033</td>
<td>1.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>dis/n114_s188/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s188/F</td>
</tr>
<tr>
<td>5.864</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>dis/n114_s157/I3</td>
</tr>
<tr>
<td>6.624</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C8[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s157/F</td>
</tr>
<tr>
<td>6.942</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>dis/n114_s232/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s232/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>dis/n114_s171/I0</td>
</tr>
<tr>
<td>9.145</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C8[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s171/F</td>
</tr>
<tr>
<td>9.749</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>dis/n114_s132/I0</td>
</tr>
<tr>
<td>10.563</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s132/F</td>
</tr>
<tr>
<td>10.945</td>
<td>0.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>dis/n114_s145/I0</td>
</tr>
<tr>
<td>11.409</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s145/F</td>
</tr>
<tr>
<td>12.739</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>dis/n114_s103/I3</td>
</tr>
<tr>
<td>13.553</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s103/F</td>
</tr>
<tr>
<td>14.753</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][A]</td>
<td>dis/n114_s71/I2</td>
</tr>
<tr>
<td>15.518</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C11[3][A]</td>
<td style=" background: #97FFFF;">dis/n114_s71/F</td>
</tr>
<tr>
<td>16.142</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td>dis/n114_s107/I2</td>
</tr>
<tr>
<td>16.902</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s107/F</td>
</tr>
<tr>
<td>17.215</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>dis/n114_s73/I0</td>
</tr>
<tr>
<td>17.975</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s73/F</td>
</tr>
<tr>
<td>18.294</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>dis/n114_s85/I2</td>
</tr>
<tr>
<td>19.109</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s85/F</td>
</tr>
<tr>
<td>20.316</td>
<td>1.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>dis/n114_s75/I2</td>
</tr>
<tr>
<td>20.780</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s75/F</td>
</tr>
<tr>
<td>21.396</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>dis/n114_s60/I1</td>
</tr>
<tr>
<td>22.005</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">dis/n114_s60/F</td>
</tr>
<tr>
<td>22.618</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>dis/n114_s39/I0</td>
</tr>
<tr>
<td>23.227</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s39/F</td>
</tr>
<tr>
<td>24.071</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>dis/n114_s24/I1</td>
</tr>
<tr>
<td>24.535</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s24/F</td>
</tr>
<tr>
<td>25.506</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>dis/n115_s51/I2</td>
</tr>
<tr>
<td>26.320</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">dis/n115_s51/F</td>
</tr>
<tr>
<td>27.169</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>dis/n115_s31/I0</td>
</tr>
<tr>
<td>27.933</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">dis/n115_s31/F</td>
</tr>
<tr>
<td>28.541</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>dis/n115_s21/I1</td>
</tr>
<tr>
<td>29.306</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C17[0][B]</td>
<td style=" background: #97FFFF;">dis/n115_s21/F</td>
</tr>
<tr>
<td>29.318</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][A]</td>
<td>dis/n115_s18/I0</td>
</tr>
<tr>
<td>30.132</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R12C17[2][A]</td>
<td style=" background: #97FFFF;">dis/n115_s18/F</td>
</tr>
<tr>
<td>30.783</td>
<td>0.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>dis/n115_s17/I0</td>
</tr>
<tr>
<td>31.392</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">dis/n115_s17/F</td>
</tr>
<tr>
<td>32.498</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>dis/n116_s30/I3</td>
</tr>
<tr>
<td>32.962</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">dis/n116_s30/F</td>
</tr>
<tr>
<td>33.933</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>dis/n116_s25/I2</td>
</tr>
<tr>
<td>34.698</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">dis/n116_s25/F</td>
</tr>
<tr>
<td>35.664</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>dis/n116_s24/I0</td>
</tr>
<tr>
<td>36.273</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R8C17[1][A]</td>
<td style=" background: #97FFFF;">dis/n116_s24/F</td>
</tr>
<tr>
<td>37.510</td>
<td>1.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>dis/n117_s38/I3</td>
</tr>
<tr>
<td>38.324</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s38/F</td>
</tr>
<tr>
<td>38.949</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>dis/n117_s31/I0</td>
</tr>
<tr>
<td>39.558</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s31/F</td>
</tr>
<tr>
<td>40.171</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>dis/n118_s59/I3</td>
</tr>
<tr>
<td>40.780</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">dis/n118_s59/F</td>
</tr>
<tr>
<td>41.388</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[2][B]</td>
<td>dis/n118_s40/I1</td>
</tr>
<tr>
<td>42.202</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C20[2][B]</td>
<td style=" background: #97FFFF;">dis/n118_s40/F</td>
</tr>
<tr>
<td>42.806</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][A]</td>
<td>dis/n118_s27/I1</td>
</tr>
<tr>
<td>43.401</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C22[2][A]</td>
<td style=" background: #97FFFF;">dis/n118_s27/F</td>
</tr>
<tr>
<td>43.711</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>dis/n118_s24/I0</td>
</tr>
<tr>
<td>44.525</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R11C21[0][A]</td>
<td style=" background: #97FFFF;">dis/n118_s24/F</td>
</tr>
<tr>
<td>45.161</td>
<td>0.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>dis/n118_s77/I2</td>
</tr>
<tr>
<td>45.926</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">dis/n118_s77/F</td>
</tr>
<tr>
<td>47.977</td>
<td>2.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" font-weight:bold;">sp/n41_s0/A[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C22[1][A]</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>21.009</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td>sp/n41_s0/CLK</td>
</tr>
<tr>
<td>20.979</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sp/n41_s0</td>
</tr>
<tr>
<td>20.940</td>
<td>-0.039</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td>sp/n41_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 20.767, 46.271%; route: 23.874, 53.195%; tC2Q: 0.240, 0.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_cm_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[0][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>DSP_R19[0][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>5.033</td>
<td>1.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>dis/n114_s188/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s188/F</td>
</tr>
<tr>
<td>5.864</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>dis/n114_s157/I3</td>
</tr>
<tr>
<td>6.624</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C8[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s157/F</td>
</tr>
<tr>
<td>6.942</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>dis/n114_s232/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s232/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>dis/n114_s171/I0</td>
</tr>
<tr>
<td>9.145</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C8[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s171/F</td>
</tr>
<tr>
<td>9.749</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>dis/n114_s132/I0</td>
</tr>
<tr>
<td>10.563</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s132/F</td>
</tr>
<tr>
<td>10.945</td>
<td>0.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>dis/n114_s145/I0</td>
</tr>
<tr>
<td>11.409</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s145/F</td>
</tr>
<tr>
<td>12.739</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>dis/n114_s103/I3</td>
</tr>
<tr>
<td>13.553</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s103/F</td>
</tr>
<tr>
<td>14.753</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][A]</td>
<td>dis/n114_s71/I2</td>
</tr>
<tr>
<td>15.518</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C11[3][A]</td>
<td style=" background: #97FFFF;">dis/n114_s71/F</td>
</tr>
<tr>
<td>16.142</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td>dis/n114_s107/I2</td>
</tr>
<tr>
<td>16.902</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s107/F</td>
</tr>
<tr>
<td>17.215</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>dis/n114_s73/I0</td>
</tr>
<tr>
<td>17.975</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s73/F</td>
</tr>
<tr>
<td>18.294</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>dis/n114_s85/I2</td>
</tr>
<tr>
<td>19.109</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s85/F</td>
</tr>
<tr>
<td>20.316</td>
<td>1.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>dis/n114_s75/I2</td>
</tr>
<tr>
<td>20.780</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s75/F</td>
</tr>
<tr>
<td>21.396</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>dis/n114_s60/I1</td>
</tr>
<tr>
<td>22.005</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">dis/n114_s60/F</td>
</tr>
<tr>
<td>22.618</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>dis/n114_s39/I0</td>
</tr>
<tr>
<td>23.227</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s39/F</td>
</tr>
<tr>
<td>24.071</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>dis/n114_s24/I1</td>
</tr>
<tr>
<td>24.535</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s24/F</td>
</tr>
<tr>
<td>25.506</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>dis/n115_s51/I2</td>
</tr>
<tr>
<td>26.320</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">dis/n115_s51/F</td>
</tr>
<tr>
<td>27.169</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>dis/n115_s31/I0</td>
</tr>
<tr>
<td>27.933</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">dis/n115_s31/F</td>
</tr>
<tr>
<td>28.541</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>dis/n115_s21/I1</td>
</tr>
<tr>
<td>29.306</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C17[0][B]</td>
<td style=" background: #97FFFF;">dis/n115_s21/F</td>
</tr>
<tr>
<td>29.318</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][A]</td>
<td>dis/n115_s18/I0</td>
</tr>
<tr>
<td>30.132</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R12C17[2][A]</td>
<td style=" background: #97FFFF;">dis/n115_s18/F</td>
</tr>
<tr>
<td>30.783</td>
<td>0.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>dis/n115_s17/I0</td>
</tr>
<tr>
<td>31.392</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">dis/n115_s17/F</td>
</tr>
<tr>
<td>32.498</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>dis/n116_s30/I3</td>
</tr>
<tr>
<td>32.962</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">dis/n116_s30/F</td>
</tr>
<tr>
<td>33.933</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>dis/n116_s25/I2</td>
</tr>
<tr>
<td>34.698</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">dis/n116_s25/F</td>
</tr>
<tr>
<td>35.664</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>dis/n116_s24/I0</td>
</tr>
<tr>
<td>36.273</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R8C17[1][A]</td>
<td style=" background: #97FFFF;">dis/n116_s24/F</td>
</tr>
<tr>
<td>37.510</td>
<td>1.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>dis/n117_s38/I3</td>
</tr>
<tr>
<td>38.324</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s38/F</td>
</tr>
<tr>
<td>38.949</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>dis/n117_s31/I0</td>
</tr>
<tr>
<td>39.558</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s31/F</td>
</tr>
<tr>
<td>40.171</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>dis/n118_s59/I3</td>
</tr>
<tr>
<td>40.780</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">dis/n118_s59/F</td>
</tr>
<tr>
<td>41.388</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[2][B]</td>
<td>dis/n118_s40/I1</td>
</tr>
<tr>
<td>42.202</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C20[2][B]</td>
<td style=" background: #97FFFF;">dis/n118_s40/F</td>
</tr>
<tr>
<td>42.806</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][A]</td>
<td>dis/n118_s27/I1</td>
</tr>
<tr>
<td>43.401</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C22[2][A]</td>
<td style=" background: #97FFFF;">dis/n118_s27/F</td>
</tr>
<tr>
<td>43.711</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>dis/n118_s24/I0</td>
</tr>
<tr>
<td>44.525</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R11C21[0][A]</td>
<td style=" background: #97FFFF;">dis/n118_s24/F</td>
</tr>
<tr>
<td>45.161</td>
<td>0.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>dis/n118_s77/I2</td>
</tr>
<tr>
<td>45.926</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">dis/n118_s77/F</td>
</tr>
<tr>
<td>47.124</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td style=" font-weight:bold;">dis/distance_cm_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C22[1][A]</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>21.009</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td>dis/distance_cm_2_s0/CLK</td>
</tr>
<tr>
<td>20.979</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_cm_2_s0</td>
</tr>
<tr>
<td>20.682</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[1][B]</td>
<td>dis/distance_cm_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 20.767, 47.167%; route: 23.021, 52.289%; tC2Q: 0.240, 0.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-21.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_cm_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[0][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>DSP_R19[0][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>5.033</td>
<td>1.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>dis/n114_s188/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s188/F</td>
</tr>
<tr>
<td>5.864</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>dis/n114_s157/I3</td>
</tr>
<tr>
<td>6.624</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C8[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s157/F</td>
</tr>
<tr>
<td>6.942</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>dis/n114_s232/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s232/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>dis/n114_s171/I0</td>
</tr>
<tr>
<td>9.145</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C8[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s171/F</td>
</tr>
<tr>
<td>9.749</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>dis/n114_s132/I0</td>
</tr>
<tr>
<td>10.563</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s132/F</td>
</tr>
<tr>
<td>10.945</td>
<td>0.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>dis/n114_s145/I0</td>
</tr>
<tr>
<td>11.409</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s145/F</td>
</tr>
<tr>
<td>12.739</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>dis/n114_s103/I3</td>
</tr>
<tr>
<td>13.553</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s103/F</td>
</tr>
<tr>
<td>14.753</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][A]</td>
<td>dis/n114_s71/I2</td>
</tr>
<tr>
<td>15.518</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C11[3][A]</td>
<td style=" background: #97FFFF;">dis/n114_s71/F</td>
</tr>
<tr>
<td>16.142</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td>dis/n114_s107/I2</td>
</tr>
<tr>
<td>16.902</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s107/F</td>
</tr>
<tr>
<td>17.215</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>dis/n114_s73/I0</td>
</tr>
<tr>
<td>17.975</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s73/F</td>
</tr>
<tr>
<td>18.294</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>dis/n114_s85/I2</td>
</tr>
<tr>
<td>19.109</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s85/F</td>
</tr>
<tr>
<td>20.316</td>
<td>1.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>dis/n114_s75/I2</td>
</tr>
<tr>
<td>20.780</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s75/F</td>
</tr>
<tr>
<td>21.396</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>dis/n114_s60/I1</td>
</tr>
<tr>
<td>22.005</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">dis/n114_s60/F</td>
</tr>
<tr>
<td>22.618</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>dis/n114_s39/I0</td>
</tr>
<tr>
<td>23.227</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s39/F</td>
</tr>
<tr>
<td>24.071</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>dis/n114_s24/I1</td>
</tr>
<tr>
<td>24.535</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s24/F</td>
</tr>
<tr>
<td>25.506</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>dis/n115_s51/I2</td>
</tr>
<tr>
<td>26.320</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">dis/n115_s51/F</td>
</tr>
<tr>
<td>27.169</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>dis/n115_s31/I0</td>
</tr>
<tr>
<td>27.933</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">dis/n115_s31/F</td>
</tr>
<tr>
<td>28.541</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>dis/n115_s21/I1</td>
</tr>
<tr>
<td>29.306</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C17[0][B]</td>
<td style=" background: #97FFFF;">dis/n115_s21/F</td>
</tr>
<tr>
<td>29.318</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][A]</td>
<td>dis/n115_s18/I0</td>
</tr>
<tr>
<td>30.132</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R12C17[2][A]</td>
<td style=" background: #97FFFF;">dis/n115_s18/F</td>
</tr>
<tr>
<td>30.783</td>
<td>0.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>dis/n115_s17/I0</td>
</tr>
<tr>
<td>31.392</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">dis/n115_s17/F</td>
</tr>
<tr>
<td>32.498</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>dis/n116_s30/I3</td>
</tr>
<tr>
<td>32.962</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">dis/n116_s30/F</td>
</tr>
<tr>
<td>33.933</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>dis/n116_s25/I2</td>
</tr>
<tr>
<td>34.698</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">dis/n116_s25/F</td>
</tr>
<tr>
<td>35.664</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>dis/n116_s24/I0</td>
</tr>
<tr>
<td>36.273</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R8C17[1][A]</td>
<td style=" background: #97FFFF;">dis/n116_s24/F</td>
</tr>
<tr>
<td>37.510</td>
<td>1.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>dis/n117_s38/I3</td>
</tr>
<tr>
<td>38.324</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s38/F</td>
</tr>
<tr>
<td>38.949</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>dis/n117_s31/I0</td>
</tr>
<tr>
<td>39.558</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s31/F</td>
</tr>
<tr>
<td>40.162</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>dis/n117_s27/I3</td>
</tr>
<tr>
<td>40.926</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s27/F</td>
</tr>
<tr>
<td>42.618</td>
<td>1.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" font-weight:bold;">dis/distance_cm_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C22[1][A]</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>21.009</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>dis/distance_cm_3_s0/CLK</td>
</tr>
<tr>
<td>20.979</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_cm_3_s0</td>
</tr>
<tr>
<td>20.682</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>dis/distance_cm_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.934, 45.379%; route: 21.347, 54.015%; tC2Q: 0.240, 0.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-21.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>sp/n41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[0][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>DSP_R19[0][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>5.033</td>
<td>1.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>dis/n114_s188/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s188/F</td>
</tr>
<tr>
<td>5.864</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>dis/n114_s157/I3</td>
</tr>
<tr>
<td>6.624</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C8[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s157/F</td>
</tr>
<tr>
<td>6.942</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>dis/n114_s232/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s232/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>dis/n114_s171/I0</td>
</tr>
<tr>
<td>9.145</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C8[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s171/F</td>
</tr>
<tr>
<td>9.749</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>dis/n114_s132/I0</td>
</tr>
<tr>
<td>10.563</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s132/F</td>
</tr>
<tr>
<td>10.945</td>
<td>0.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>dis/n114_s145/I0</td>
</tr>
<tr>
<td>11.409</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s145/F</td>
</tr>
<tr>
<td>12.739</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>dis/n114_s103/I3</td>
</tr>
<tr>
<td>13.553</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s103/F</td>
</tr>
<tr>
<td>14.753</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][A]</td>
<td>dis/n114_s71/I2</td>
</tr>
<tr>
<td>15.518</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C11[3][A]</td>
<td style=" background: #97FFFF;">dis/n114_s71/F</td>
</tr>
<tr>
<td>16.142</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td>dis/n114_s107/I2</td>
</tr>
<tr>
<td>16.902</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s107/F</td>
</tr>
<tr>
<td>17.215</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>dis/n114_s73/I0</td>
</tr>
<tr>
<td>17.975</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s73/F</td>
</tr>
<tr>
<td>18.294</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>dis/n114_s85/I2</td>
</tr>
<tr>
<td>19.109</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s85/F</td>
</tr>
<tr>
<td>20.316</td>
<td>1.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>dis/n114_s75/I2</td>
</tr>
<tr>
<td>20.780</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s75/F</td>
</tr>
<tr>
<td>21.396</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>dis/n114_s60/I1</td>
</tr>
<tr>
<td>22.005</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">dis/n114_s60/F</td>
</tr>
<tr>
<td>22.618</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>dis/n114_s39/I0</td>
</tr>
<tr>
<td>23.227</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s39/F</td>
</tr>
<tr>
<td>24.071</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>dis/n114_s24/I1</td>
</tr>
<tr>
<td>24.535</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s24/F</td>
</tr>
<tr>
<td>25.506</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>dis/n115_s51/I2</td>
</tr>
<tr>
<td>26.320</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">dis/n115_s51/F</td>
</tr>
<tr>
<td>27.169</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>dis/n115_s31/I0</td>
</tr>
<tr>
<td>27.933</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">dis/n115_s31/F</td>
</tr>
<tr>
<td>28.541</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>dis/n115_s21/I1</td>
</tr>
<tr>
<td>29.306</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C17[0][B]</td>
<td style=" background: #97FFFF;">dis/n115_s21/F</td>
</tr>
<tr>
<td>29.318</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][A]</td>
<td>dis/n115_s18/I0</td>
</tr>
<tr>
<td>30.132</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R12C17[2][A]</td>
<td style=" background: #97FFFF;">dis/n115_s18/F</td>
</tr>
<tr>
<td>30.783</td>
<td>0.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>dis/n115_s17/I0</td>
</tr>
<tr>
<td>31.392</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">dis/n115_s17/F</td>
</tr>
<tr>
<td>32.498</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>dis/n116_s30/I3</td>
</tr>
<tr>
<td>32.962</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">dis/n116_s30/F</td>
</tr>
<tr>
<td>33.933</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>dis/n116_s25/I2</td>
</tr>
<tr>
<td>34.698</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">dis/n116_s25/F</td>
</tr>
<tr>
<td>35.664</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>dis/n116_s24/I0</td>
</tr>
<tr>
<td>36.273</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R8C17[1][A]</td>
<td style=" background: #97FFFF;">dis/n116_s24/F</td>
</tr>
<tr>
<td>37.510</td>
<td>1.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>dis/n117_s38/I3</td>
</tr>
<tr>
<td>38.324</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s38/F</td>
</tr>
<tr>
<td>38.949</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>dis/n117_s31/I0</td>
</tr>
<tr>
<td>39.558</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s31/F</td>
</tr>
<tr>
<td>40.162</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>dis/n117_s27/I3</td>
</tr>
<tr>
<td>40.926</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s27/F</td>
</tr>
<tr>
<td>42.864</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" font-weight:bold;">sp/n41_s0/A[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C22[1][A]</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>21.009</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td>sp/n41_s0/CLK</td>
</tr>
<tr>
<td>20.979</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sp/n41_s0</td>
</tr>
<tr>
<td>20.940</td>
<td>-0.039</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td>sp/n41_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.934, 45.099%; route: 21.593, 54.299%; tC2Q: 0.240, 0.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.707</td>
</tr>
<tr>
<td class="label">From</td>
<td>ser/set_p_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dot/col_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_dis:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>ser/set_p_7_s2/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R7C19[0][B]</td>
<td style=" font-weight:bold;">ser/set_p_7_s2/Q</td>
</tr>
<tr>
<td>4.301</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>ser/n301_s15/I1</td>
</tr>
<tr>
<td>5.115</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C23[0][B]</td>
<td style=" background: #97FFFF;">ser/n301_s15/F</td>
</tr>
<tr>
<td>5.131</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[2][A]</td>
<td>ser/n301_s11/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C23[2][A]</td>
<td style=" background: #97FFFF;">ser/n301_s11/F</td>
</tr>
<tr>
<td>5.970</td>
<td>0.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[1][B]</td>
<td>ser/n301_s4/I1</td>
</tr>
<tr>
<td>6.579</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C23[1][B]</td>
<td style=" background: #97FFFF;">ser/n301_s4/F</td>
</tr>
<tr>
<td>7.196</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][A]</td>
<td>dot/n124_s118/I1</td>
</tr>
<tr>
<td>7.659</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C24[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s118/F</td>
</tr>
<tr>
<td>8.627</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>dot/n124_s101/I0</td>
</tr>
<tr>
<td>9.091</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s101/F</td>
</tr>
<tr>
<td>9.457</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>dot/n124_s81/I2</td>
</tr>
<tr>
<td>10.222</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s81/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>dot/n124_s123/I3</td>
</tr>
<tr>
<td>11.293</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C28[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s123/F</td>
</tr>
<tr>
<td>11.612</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td>dot/n124_s99/I3</td>
</tr>
<tr>
<td>12.221</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s99/F</td>
</tr>
<tr>
<td>12.234</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][B]</td>
<td>dot/n124_s126/I0</td>
</tr>
<tr>
<td>12.828</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s126/F</td>
</tr>
<tr>
<td>13.144</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>dot/n124_s127/I1</td>
</tr>
<tr>
<td>13.607</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s127/F</td>
</tr>
<tr>
<td>13.922</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[3][B]</td>
<td>dot/n124_s57/I1</td>
</tr>
<tr>
<td>14.531</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R7C28[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s57/F</td>
</tr>
<tr>
<td>15.405</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td>dot/n124_s96/I0</td>
</tr>
<tr>
<td>15.868</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s96/F</td>
</tr>
<tr>
<td>16.178</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>dot/n124_s76/I0</td>
</tr>
<tr>
<td>16.787</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s76/F</td>
</tr>
<tr>
<td>17.387</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>dot/n124_s59/I0</td>
</tr>
<tr>
<td>17.851</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s59/F</td>
</tr>
<tr>
<td>18.823</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>dot/n124_s85/I0</td>
</tr>
<tr>
<td>19.287</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s85/F</td>
</tr>
<tr>
<td>19.902</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>dot/n37_s80/I1</td>
</tr>
<tr>
<td>20.365</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s80/F</td>
</tr>
<tr>
<td>20.676</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td>dot/n37_s58/I2</td>
</tr>
<tr>
<td>21.139</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C29[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s58/F</td>
</tr>
<tr>
<td>21.451</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>dot/n37_s35/I1</td>
</tr>
<tr>
<td>22.265</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n37_s35/F</td>
</tr>
<tr>
<td>23.228</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>dot/n37_s38/I0</td>
</tr>
<tr>
<td>23.837</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">dot/n37_s38/F</td>
</tr>
<tr>
<td>24.462</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][A]</td>
<td>dot/n124_s40/I2</td>
</tr>
<tr>
<td>25.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C31[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s40/F</td>
</tr>
<tr>
<td>26.278</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>dot/n124_s27/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n124_s27/F</td>
</tr>
<tr>
<td>27.651</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>dot/n124_s19/I1</td>
</tr>
<tr>
<td>28.115</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s19/F</td>
</tr>
<tr>
<td>28.759</td>
<td>0.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>dot/n37_s23/I1</td>
</tr>
<tr>
<td>29.223</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s23/F</td>
</tr>
<tr>
<td>29.593</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>dot/n124_s22/I2</td>
</tr>
<tr>
<td>30.407</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s22/F</td>
</tr>
<tr>
<td>31.032</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>dot/n37_s90/I2</td>
</tr>
<tr>
<td>31.819</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s90/F</td>
</tr>
<tr>
<td>32.129</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>dot/n37_s12/I1</td>
</tr>
<tr>
<td>32.889</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n37_s12/F</td>
</tr>
<tr>
<td>33.200</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>dot/n37_s6/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">dot/n37_s6/F</td>
</tr>
<tr>
<td>34.272</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>dot/n39_s4/I0</td>
</tr>
<tr>
<td>35.086</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">dot/n39_s4/F</td>
</tr>
<tr>
<td>35.967</td>
<td>0.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>dot/n124_s21/I3</td>
</tr>
<tr>
<td>36.430</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s21/F</td>
</tr>
<tr>
<td>36.741</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>dot/n124_s16/I3</td>
</tr>
<tr>
<td>37.505</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s16/F</td>
</tr>
<tr>
<td>40.147</td>
<td>2.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">dot/col_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_dis</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>R6C11[2][A]</td>
<td>i4/clkOut_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>dot/col_4_s1/CLK</td>
</tr>
<tr>
<td>21.003</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dot/col_4_s1</td>
</tr>
<tr>
<td>20.707</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>dot/col_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.484, 49.887%; route: 18.227, 49.196%; tC2Q: 0.340, 0.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.707</td>
</tr>
<tr>
<td class="label">From</td>
<td>ser/set_p_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dot/col_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_dis:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>ser/set_p_7_s2/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R7C19[0][B]</td>
<td style=" font-weight:bold;">ser/set_p_7_s2/Q</td>
</tr>
<tr>
<td>4.301</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>ser/n301_s15/I1</td>
</tr>
<tr>
<td>5.115</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C23[0][B]</td>
<td style=" background: #97FFFF;">ser/n301_s15/F</td>
</tr>
<tr>
<td>5.131</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[2][A]</td>
<td>ser/n301_s11/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C23[2][A]</td>
<td style=" background: #97FFFF;">ser/n301_s11/F</td>
</tr>
<tr>
<td>5.970</td>
<td>0.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[1][B]</td>
<td>ser/n301_s4/I1</td>
</tr>
<tr>
<td>6.579</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C23[1][B]</td>
<td style=" background: #97FFFF;">ser/n301_s4/F</td>
</tr>
<tr>
<td>7.196</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][A]</td>
<td>dot/n124_s118/I1</td>
</tr>
<tr>
<td>7.659</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C24[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s118/F</td>
</tr>
<tr>
<td>8.627</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>dot/n124_s101/I0</td>
</tr>
<tr>
<td>9.091</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s101/F</td>
</tr>
<tr>
<td>9.457</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>dot/n124_s81/I2</td>
</tr>
<tr>
<td>10.222</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s81/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>dot/n124_s123/I3</td>
</tr>
<tr>
<td>11.293</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C28[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s123/F</td>
</tr>
<tr>
<td>11.612</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td>dot/n124_s99/I3</td>
</tr>
<tr>
<td>12.221</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s99/F</td>
</tr>
<tr>
<td>12.234</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][B]</td>
<td>dot/n124_s126/I0</td>
</tr>
<tr>
<td>12.828</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s126/F</td>
</tr>
<tr>
<td>13.144</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>dot/n124_s127/I1</td>
</tr>
<tr>
<td>13.607</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s127/F</td>
</tr>
<tr>
<td>13.922</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[3][B]</td>
<td>dot/n124_s57/I1</td>
</tr>
<tr>
<td>14.531</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R7C28[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s57/F</td>
</tr>
<tr>
<td>15.405</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td>dot/n124_s96/I0</td>
</tr>
<tr>
<td>15.868</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s96/F</td>
</tr>
<tr>
<td>16.178</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>dot/n124_s76/I0</td>
</tr>
<tr>
<td>16.787</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s76/F</td>
</tr>
<tr>
<td>17.387</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>dot/n124_s59/I0</td>
</tr>
<tr>
<td>17.851</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s59/F</td>
</tr>
<tr>
<td>18.823</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>dot/n124_s85/I0</td>
</tr>
<tr>
<td>19.287</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s85/F</td>
</tr>
<tr>
<td>19.902</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>dot/n37_s80/I1</td>
</tr>
<tr>
<td>20.365</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s80/F</td>
</tr>
<tr>
<td>20.676</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td>dot/n37_s58/I2</td>
</tr>
<tr>
<td>21.139</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C29[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s58/F</td>
</tr>
<tr>
<td>21.451</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>dot/n37_s35/I1</td>
</tr>
<tr>
<td>22.265</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n37_s35/F</td>
</tr>
<tr>
<td>23.228</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>dot/n37_s38/I0</td>
</tr>
<tr>
<td>23.837</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">dot/n37_s38/F</td>
</tr>
<tr>
<td>24.462</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][A]</td>
<td>dot/n124_s40/I2</td>
</tr>
<tr>
<td>25.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C31[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s40/F</td>
</tr>
<tr>
<td>26.278</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>dot/n124_s27/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n124_s27/F</td>
</tr>
<tr>
<td>27.651</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>dot/n124_s19/I1</td>
</tr>
<tr>
<td>28.115</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s19/F</td>
</tr>
<tr>
<td>28.759</td>
<td>0.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>dot/n37_s23/I1</td>
</tr>
<tr>
<td>29.223</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s23/F</td>
</tr>
<tr>
<td>29.593</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>dot/n124_s22/I2</td>
</tr>
<tr>
<td>30.407</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s22/F</td>
</tr>
<tr>
<td>31.032</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>dot/n37_s90/I2</td>
</tr>
<tr>
<td>31.819</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s90/F</td>
</tr>
<tr>
<td>32.129</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>dot/n37_s12/I1</td>
</tr>
<tr>
<td>32.889</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n37_s12/F</td>
</tr>
<tr>
<td>33.200</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>dot/n37_s6/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">dot/n37_s6/F</td>
</tr>
<tr>
<td>34.272</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>dot/n39_s4/I0</td>
</tr>
<tr>
<td>35.086</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">dot/n39_s4/F</td>
</tr>
<tr>
<td>35.844</td>
<td>0.758</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>dot/n126_s17/I2</td>
</tr>
<tr>
<td>36.659</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">dot/n126_s17/F</td>
</tr>
<tr>
<td>37.267</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>dot/n126_s15/I1</td>
</tr>
<tr>
<td>38.081</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">dot/n126_s15/F</td>
</tr>
<tr>
<td>39.998</td>
<td>1.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[B]</td>
<td style=" font-weight:bold;">dot/col_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_dis</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>R6C11[2][A]</td>
<td>i4/clkOut_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT26[B]</td>
<td>dot/col_2_s1/CLK</td>
</tr>
<tr>
<td>21.003</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dot/col_2_s1</td>
</tr>
<tr>
<td>20.707</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT26[B]</td>
<td>dot/col_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.884, 51.175%; route: 17.678, 47.905%; tC2Q: 0.340, 0.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.707</td>
</tr>
<tr>
<td class="label">From</td>
<td>ser/set_p_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dot/col_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_dis:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>ser/set_p_7_s2/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R7C19[0][B]</td>
<td style=" font-weight:bold;">ser/set_p_7_s2/Q</td>
</tr>
<tr>
<td>4.301</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>ser/n301_s15/I1</td>
</tr>
<tr>
<td>5.115</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C23[0][B]</td>
<td style=" background: #97FFFF;">ser/n301_s15/F</td>
</tr>
<tr>
<td>5.131</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[2][A]</td>
<td>ser/n301_s11/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C23[2][A]</td>
<td style=" background: #97FFFF;">ser/n301_s11/F</td>
</tr>
<tr>
<td>5.970</td>
<td>0.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[1][B]</td>
<td>ser/n301_s4/I1</td>
</tr>
<tr>
<td>6.579</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C23[1][B]</td>
<td style=" background: #97FFFF;">ser/n301_s4/F</td>
</tr>
<tr>
<td>7.196</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][A]</td>
<td>dot/n124_s118/I1</td>
</tr>
<tr>
<td>7.659</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C24[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s118/F</td>
</tr>
<tr>
<td>8.627</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>dot/n124_s101/I0</td>
</tr>
<tr>
<td>9.091</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s101/F</td>
</tr>
<tr>
<td>9.457</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>dot/n124_s81/I2</td>
</tr>
<tr>
<td>10.222</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s81/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>dot/n124_s123/I3</td>
</tr>
<tr>
<td>11.293</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C28[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s123/F</td>
</tr>
<tr>
<td>11.612</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td>dot/n124_s99/I3</td>
</tr>
<tr>
<td>12.221</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s99/F</td>
</tr>
<tr>
<td>12.234</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][B]</td>
<td>dot/n124_s126/I0</td>
</tr>
<tr>
<td>12.828</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s126/F</td>
</tr>
<tr>
<td>13.144</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>dot/n124_s127/I1</td>
</tr>
<tr>
<td>13.607</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s127/F</td>
</tr>
<tr>
<td>13.922</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[3][B]</td>
<td>dot/n124_s57/I1</td>
</tr>
<tr>
<td>14.531</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R7C28[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s57/F</td>
</tr>
<tr>
<td>15.405</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td>dot/n124_s96/I0</td>
</tr>
<tr>
<td>15.868</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s96/F</td>
</tr>
<tr>
<td>16.178</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>dot/n124_s76/I0</td>
</tr>
<tr>
<td>16.787</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s76/F</td>
</tr>
<tr>
<td>17.387</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>dot/n124_s59/I0</td>
</tr>
<tr>
<td>17.851</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s59/F</td>
</tr>
<tr>
<td>18.823</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>dot/n124_s85/I0</td>
</tr>
<tr>
<td>19.287</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s85/F</td>
</tr>
<tr>
<td>19.902</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>dot/n37_s80/I1</td>
</tr>
<tr>
<td>20.365</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s80/F</td>
</tr>
<tr>
<td>20.676</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td>dot/n37_s58/I2</td>
</tr>
<tr>
<td>21.139</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C29[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s58/F</td>
</tr>
<tr>
<td>21.451</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>dot/n37_s35/I1</td>
</tr>
<tr>
<td>22.265</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n37_s35/F</td>
</tr>
<tr>
<td>23.228</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>dot/n37_s38/I0</td>
</tr>
<tr>
<td>23.837</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">dot/n37_s38/F</td>
</tr>
<tr>
<td>24.462</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][A]</td>
<td>dot/n124_s40/I2</td>
</tr>
<tr>
<td>25.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C31[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s40/F</td>
</tr>
<tr>
<td>26.278</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>dot/n124_s27/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n124_s27/F</td>
</tr>
<tr>
<td>27.651</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>dot/n124_s19/I1</td>
</tr>
<tr>
<td>28.115</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s19/F</td>
</tr>
<tr>
<td>28.759</td>
<td>0.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>dot/n37_s23/I1</td>
</tr>
<tr>
<td>29.223</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s23/F</td>
</tr>
<tr>
<td>29.593</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>dot/n124_s22/I2</td>
</tr>
<tr>
<td>30.407</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s22/F</td>
</tr>
<tr>
<td>31.032</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>dot/n37_s90/I2</td>
</tr>
<tr>
<td>31.819</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s90/F</td>
</tr>
<tr>
<td>32.129</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>dot/n37_s12/I1</td>
</tr>
<tr>
<td>32.889</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n37_s12/F</td>
</tr>
<tr>
<td>33.200</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>dot/n37_s6/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">dot/n37_s6/F</td>
</tr>
<tr>
<td>34.272</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>dot/n39_s4/I0</td>
</tr>
<tr>
<td>35.086</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">dot/n39_s4/F</td>
</tr>
<tr>
<td>35.718</td>
<td>0.632</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>dot/n127_s19/I2</td>
</tr>
<tr>
<td>36.532</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" background: #97FFFF;">dot/n127_s19/F</td>
</tr>
<tr>
<td>37.128</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>dot/n127_s15/I3</td>
</tr>
<tr>
<td>37.943</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">dot/n127_s15/F</td>
</tr>
<tr>
<td>39.749</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT20[A]</td>
<td style=" font-weight:bold;">dot/col_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_dis</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>R6C11[2][A]</td>
<td>i4/clkOut_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>dot/col_1_s1/CLK</td>
</tr>
<tr>
<td>21.003</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dot/col_1_s1</td>
</tr>
<tr>
<td>20.707</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT20[A]</td>
<td>dot/col_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.884, 51.523%; route: 17.428, 47.550%; tC2Q: 0.340, 0.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.707</td>
</tr>
<tr>
<td class="label">From</td>
<td>ser/set_p_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dot/col_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_dis:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>ser/set_p_7_s2/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R7C19[0][B]</td>
<td style=" font-weight:bold;">ser/set_p_7_s2/Q</td>
</tr>
<tr>
<td>4.301</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>ser/n301_s15/I1</td>
</tr>
<tr>
<td>5.115</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C23[0][B]</td>
<td style=" background: #97FFFF;">ser/n301_s15/F</td>
</tr>
<tr>
<td>5.131</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[2][A]</td>
<td>ser/n301_s11/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C23[2][A]</td>
<td style=" background: #97FFFF;">ser/n301_s11/F</td>
</tr>
<tr>
<td>5.970</td>
<td>0.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[1][B]</td>
<td>ser/n301_s4/I1</td>
</tr>
<tr>
<td>6.579</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C23[1][B]</td>
<td style=" background: #97FFFF;">ser/n301_s4/F</td>
</tr>
<tr>
<td>7.196</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][A]</td>
<td>dot/n124_s118/I1</td>
</tr>
<tr>
<td>7.659</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C24[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s118/F</td>
</tr>
<tr>
<td>8.627</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>dot/n124_s101/I0</td>
</tr>
<tr>
<td>9.091</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s101/F</td>
</tr>
<tr>
<td>9.457</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>dot/n124_s81/I2</td>
</tr>
<tr>
<td>10.222</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s81/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>dot/n124_s123/I3</td>
</tr>
<tr>
<td>11.293</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C28[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s123/F</td>
</tr>
<tr>
<td>11.612</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td>dot/n124_s99/I3</td>
</tr>
<tr>
<td>12.221</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s99/F</td>
</tr>
<tr>
<td>12.234</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][B]</td>
<td>dot/n124_s126/I0</td>
</tr>
<tr>
<td>12.828</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s126/F</td>
</tr>
<tr>
<td>13.144</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>dot/n124_s127/I1</td>
</tr>
<tr>
<td>13.607</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s127/F</td>
</tr>
<tr>
<td>13.922</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[3][B]</td>
<td>dot/n124_s57/I1</td>
</tr>
<tr>
<td>14.531</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R7C28[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s57/F</td>
</tr>
<tr>
<td>15.405</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td>dot/n124_s96/I0</td>
</tr>
<tr>
<td>15.868</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s96/F</td>
</tr>
<tr>
<td>16.178</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>dot/n124_s76/I0</td>
</tr>
<tr>
<td>16.787</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s76/F</td>
</tr>
<tr>
<td>17.387</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>dot/n124_s59/I0</td>
</tr>
<tr>
<td>17.851</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s59/F</td>
</tr>
<tr>
<td>18.823</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>dot/n124_s85/I0</td>
</tr>
<tr>
<td>19.287</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s85/F</td>
</tr>
<tr>
<td>19.902</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>dot/n37_s80/I1</td>
</tr>
<tr>
<td>20.365</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s80/F</td>
</tr>
<tr>
<td>20.676</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td>dot/n37_s58/I2</td>
</tr>
<tr>
<td>21.139</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C29[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s58/F</td>
</tr>
<tr>
<td>21.451</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>dot/n37_s35/I1</td>
</tr>
<tr>
<td>22.265</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n37_s35/F</td>
</tr>
<tr>
<td>23.228</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>dot/n37_s38/I0</td>
</tr>
<tr>
<td>23.837</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">dot/n37_s38/F</td>
</tr>
<tr>
<td>24.462</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][A]</td>
<td>dot/n124_s40/I2</td>
</tr>
<tr>
<td>25.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C31[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s40/F</td>
</tr>
<tr>
<td>26.278</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>dot/n124_s27/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n124_s27/F</td>
</tr>
<tr>
<td>27.651</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>dot/n124_s19/I1</td>
</tr>
<tr>
<td>28.115</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s19/F</td>
</tr>
<tr>
<td>28.759</td>
<td>0.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>dot/n37_s23/I1</td>
</tr>
<tr>
<td>29.223</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s23/F</td>
</tr>
<tr>
<td>29.593</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>dot/n124_s22/I2</td>
</tr>
<tr>
<td>30.407</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s22/F</td>
</tr>
<tr>
<td>31.032</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>dot/n37_s90/I2</td>
</tr>
<tr>
<td>31.819</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s90/F</td>
</tr>
<tr>
<td>32.129</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>dot/n37_s12/I1</td>
</tr>
<tr>
<td>32.889</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n37_s12/F</td>
</tr>
<tr>
<td>33.200</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>dot/n37_s6/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">dot/n37_s6/F</td>
</tr>
<tr>
<td>34.272</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>dot/n39_s4/I0</td>
</tr>
<tr>
<td>35.086</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">dot/n39_s4/F</td>
</tr>
<tr>
<td>35.123</td>
<td>0.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>dot/n128_s18/I3</td>
</tr>
<tr>
<td>35.937</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n128_s18/F</td>
</tr>
<tr>
<td>36.300</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td>dot/n128_s15/I3</td>
</tr>
<tr>
<td>37.065</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td style=" background: #97FFFF;">dot/n128_s15/F</td>
</tr>
<tr>
<td>38.856</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT20[B]</td>
<td style=" font-weight:bold;">dot/col_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_dis</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>R6C11[2][A]</td>
<td>i4/clkOut_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT20[B]</td>
<td>dot/col_0_s1/CLK</td>
</tr>
<tr>
<td>21.003</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dot/col_0_s1</td>
</tr>
<tr>
<td>20.707</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT20[B]</td>
<td>dot/col_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.835, 52.671%; route: 16.585, 46.379%; tC2Q: 0.340, 0.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.707</td>
</tr>
<tr>
<td class="label">From</td>
<td>ser/set_p_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dot/col_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_dis:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>ser/set_p_7_s2/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R7C19[0][B]</td>
<td style=" font-weight:bold;">ser/set_p_7_s2/Q</td>
</tr>
<tr>
<td>4.301</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>ser/n301_s15/I1</td>
</tr>
<tr>
<td>5.115</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C23[0][B]</td>
<td style=" background: #97FFFF;">ser/n301_s15/F</td>
</tr>
<tr>
<td>5.131</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[2][A]</td>
<td>ser/n301_s11/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C23[2][A]</td>
<td style=" background: #97FFFF;">ser/n301_s11/F</td>
</tr>
<tr>
<td>5.970</td>
<td>0.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[1][B]</td>
<td>ser/n301_s4/I1</td>
</tr>
<tr>
<td>6.579</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C23[1][B]</td>
<td style=" background: #97FFFF;">ser/n301_s4/F</td>
</tr>
<tr>
<td>7.196</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][A]</td>
<td>dot/n124_s118/I1</td>
</tr>
<tr>
<td>7.659</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C24[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s118/F</td>
</tr>
<tr>
<td>8.627</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>dot/n124_s101/I0</td>
</tr>
<tr>
<td>9.091</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s101/F</td>
</tr>
<tr>
<td>9.457</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>dot/n124_s81/I2</td>
</tr>
<tr>
<td>10.222</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s81/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>dot/n124_s123/I3</td>
</tr>
<tr>
<td>11.293</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C28[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s123/F</td>
</tr>
<tr>
<td>11.612</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td>dot/n124_s99/I3</td>
</tr>
<tr>
<td>12.221</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s99/F</td>
</tr>
<tr>
<td>12.234</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][B]</td>
<td>dot/n124_s126/I0</td>
</tr>
<tr>
<td>12.828</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s126/F</td>
</tr>
<tr>
<td>13.144</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>dot/n124_s127/I1</td>
</tr>
<tr>
<td>13.607</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s127/F</td>
</tr>
<tr>
<td>13.922</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[3][B]</td>
<td>dot/n124_s57/I1</td>
</tr>
<tr>
<td>14.531</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R7C28[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s57/F</td>
</tr>
<tr>
<td>15.405</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td>dot/n124_s96/I0</td>
</tr>
<tr>
<td>15.868</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s96/F</td>
</tr>
<tr>
<td>16.178</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>dot/n124_s76/I0</td>
</tr>
<tr>
<td>16.787</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s76/F</td>
</tr>
<tr>
<td>17.387</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>dot/n124_s59/I0</td>
</tr>
<tr>
<td>17.851</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s59/F</td>
</tr>
<tr>
<td>18.823</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>dot/n124_s85/I0</td>
</tr>
<tr>
<td>19.287</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s85/F</td>
</tr>
<tr>
<td>19.902</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>dot/n37_s80/I1</td>
</tr>
<tr>
<td>20.365</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s80/F</td>
</tr>
<tr>
<td>20.676</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td>dot/n37_s58/I2</td>
</tr>
<tr>
<td>21.139</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C29[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s58/F</td>
</tr>
<tr>
<td>21.451</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>dot/n37_s35/I1</td>
</tr>
<tr>
<td>22.265</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n37_s35/F</td>
</tr>
<tr>
<td>23.228</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>dot/n37_s38/I0</td>
</tr>
<tr>
<td>23.837</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">dot/n37_s38/F</td>
</tr>
<tr>
<td>24.462</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][A]</td>
<td>dot/n124_s40/I2</td>
</tr>
<tr>
<td>25.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C31[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s40/F</td>
</tr>
<tr>
<td>26.278</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>dot/n124_s27/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n124_s27/F</td>
</tr>
<tr>
<td>27.651</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>dot/n124_s19/I1</td>
</tr>
<tr>
<td>28.115</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s19/F</td>
</tr>
<tr>
<td>28.759</td>
<td>0.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>dot/n37_s23/I1</td>
</tr>
<tr>
<td>29.223</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s23/F</td>
</tr>
<tr>
<td>29.593</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>dot/n124_s22/I2</td>
</tr>
<tr>
<td>30.407</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s22/F</td>
</tr>
<tr>
<td>31.032</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>dot/n37_s90/I2</td>
</tr>
<tr>
<td>31.819</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s90/F</td>
</tr>
<tr>
<td>32.129</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>dot/n37_s12/I1</td>
</tr>
<tr>
<td>32.889</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n37_s12/F</td>
</tr>
<tr>
<td>33.200</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>dot/n37_s6/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">dot/n37_s6/F</td>
</tr>
<tr>
<td>34.272</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>dot/n39_s4/I0</td>
</tr>
<tr>
<td>35.086</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">dot/n39_s4/F</td>
</tr>
<tr>
<td>35.492</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>dot/n125_s17/I3</td>
</tr>
<tr>
<td>36.252</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n125_s17/F</td>
</tr>
<tr>
<td>36.563</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td>dot/n125_s15/I3</td>
</tr>
<tr>
<td>37.327</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td style=" background: #97FFFF;">dot/n125_s15/F</td>
</tr>
<tr>
<td>38.763</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[A]</td>
<td style=" font-weight:bold;">dot/col_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_dis</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>R6C11[2][A]</td>
<td>i4/clkOut_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT26[A]</td>
<td>dot/col_3_s1/CLK</td>
</tr>
<tr>
<td>21.003</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dot/col_3_s1</td>
</tr>
<tr>
<td>20.707</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT26[A]</td>
<td>dot/col_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.781, 52.656%; route: 16.546, 46.392%; tC2Q: 0.340, 0.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>ser/set_p_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dot/col_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_dis:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>ser/set_p_7_s2/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R7C19[0][B]</td>
<td style=" font-weight:bold;">ser/set_p_7_s2/Q</td>
</tr>
<tr>
<td>4.301</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>ser/n301_s15/I1</td>
</tr>
<tr>
<td>5.115</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C23[0][B]</td>
<td style=" background: #97FFFF;">ser/n301_s15/F</td>
</tr>
<tr>
<td>5.131</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[2][A]</td>
<td>ser/n301_s11/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C23[2][A]</td>
<td style=" background: #97FFFF;">ser/n301_s11/F</td>
</tr>
<tr>
<td>5.970</td>
<td>0.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[1][B]</td>
<td>ser/n301_s4/I1</td>
</tr>
<tr>
<td>6.579</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C23[1][B]</td>
<td style=" background: #97FFFF;">ser/n301_s4/F</td>
</tr>
<tr>
<td>7.196</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][A]</td>
<td>dot/n124_s118/I1</td>
</tr>
<tr>
<td>7.659</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C24[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s118/F</td>
</tr>
<tr>
<td>8.627</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>dot/n124_s101/I0</td>
</tr>
<tr>
<td>9.091</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s101/F</td>
</tr>
<tr>
<td>9.457</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>dot/n124_s81/I2</td>
</tr>
<tr>
<td>10.222</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s81/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>dot/n124_s123/I3</td>
</tr>
<tr>
<td>11.293</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C28[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s123/F</td>
</tr>
<tr>
<td>11.612</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td>dot/n124_s99/I3</td>
</tr>
<tr>
<td>12.221</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s99/F</td>
</tr>
<tr>
<td>12.234</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][B]</td>
<td>dot/n124_s126/I0</td>
</tr>
<tr>
<td>12.828</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s126/F</td>
</tr>
<tr>
<td>13.144</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>dot/n124_s127/I1</td>
</tr>
<tr>
<td>13.607</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s127/F</td>
</tr>
<tr>
<td>13.922</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[3][B]</td>
<td>dot/n124_s57/I1</td>
</tr>
<tr>
<td>14.531</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R7C28[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s57/F</td>
</tr>
<tr>
<td>15.405</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td>dot/n124_s96/I0</td>
</tr>
<tr>
<td>15.868</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s96/F</td>
</tr>
<tr>
<td>16.178</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>dot/n124_s76/I0</td>
</tr>
<tr>
<td>16.787</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s76/F</td>
</tr>
<tr>
<td>17.387</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>dot/n124_s59/I0</td>
</tr>
<tr>
<td>17.851</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s59/F</td>
</tr>
<tr>
<td>18.823</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>dot/n124_s85/I0</td>
</tr>
<tr>
<td>19.287</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s85/F</td>
</tr>
<tr>
<td>19.902</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>dot/n37_s80/I1</td>
</tr>
<tr>
<td>20.365</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s80/F</td>
</tr>
<tr>
<td>20.676</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td>dot/n37_s58/I2</td>
</tr>
<tr>
<td>21.139</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C29[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s58/F</td>
</tr>
<tr>
<td>21.451</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>dot/n37_s35/I1</td>
</tr>
<tr>
<td>22.265</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n37_s35/F</td>
</tr>
<tr>
<td>23.228</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>dot/n37_s38/I0</td>
</tr>
<tr>
<td>23.837</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">dot/n37_s38/F</td>
</tr>
<tr>
<td>24.462</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][A]</td>
<td>dot/n124_s40/I2</td>
</tr>
<tr>
<td>25.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C31[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s40/F</td>
</tr>
<tr>
<td>26.278</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>dot/n124_s27/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n124_s27/F</td>
</tr>
<tr>
<td>27.651</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>dot/n124_s19/I1</td>
</tr>
<tr>
<td>28.115</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s19/F</td>
</tr>
<tr>
<td>28.759</td>
<td>0.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>dot/n37_s23/I1</td>
</tr>
<tr>
<td>29.223</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s23/F</td>
</tr>
<tr>
<td>29.593</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>dot/n124_s22/I2</td>
</tr>
<tr>
<td>30.407</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s22/F</td>
</tr>
<tr>
<td>31.032</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>dot/n37_s90/I2</td>
</tr>
<tr>
<td>31.819</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s90/F</td>
</tr>
<tr>
<td>32.129</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>dot/n37_s12/I1</td>
</tr>
<tr>
<td>32.889</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n37_s12/F</td>
</tr>
<tr>
<td>33.200</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>dot/n37_s6/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">dot/n37_s6/F</td>
</tr>
<tr>
<td>34.272</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>dot/n39_s4/I0</td>
</tr>
<tr>
<td>35.086</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">dot/n39_s4/F</td>
</tr>
<tr>
<td>35.715</td>
<td>0.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td>dot/n124_s15/I2</td>
</tr>
<tr>
<td>36.475</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C28[2][B]</td>
<td style=" background: #97FFFF;">dot/n124_s15/F</td>
</tr>
<tr>
<td>38.599</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">dot/col_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_dis</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>R6C11[2][A]</td>
<td>i4/clkOut_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>dot/col_4_s1/CLK</td>
</tr>
<tr>
<td>21.003</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dot/col_4_s1</td>
</tr>
<tr>
<td>20.971</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>dot/col_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>30</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.016, 50.745%; route: 17.147, 48.298%; tC2Q: 0.340, 0.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_cm_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[0][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>DSP_R19[0][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>5.033</td>
<td>1.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>dis/n114_s188/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s188/F</td>
</tr>
<tr>
<td>5.864</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>dis/n114_s157/I3</td>
</tr>
<tr>
<td>6.624</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C8[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s157/F</td>
</tr>
<tr>
<td>6.942</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>dis/n114_s232/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s232/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>dis/n114_s171/I0</td>
</tr>
<tr>
<td>9.145</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C8[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s171/F</td>
</tr>
<tr>
<td>9.749</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>dis/n114_s132/I0</td>
</tr>
<tr>
<td>10.563</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s132/F</td>
</tr>
<tr>
<td>10.945</td>
<td>0.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>dis/n114_s145/I0</td>
</tr>
<tr>
<td>11.409</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s145/F</td>
</tr>
<tr>
<td>12.739</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>dis/n114_s103/I3</td>
</tr>
<tr>
<td>13.553</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s103/F</td>
</tr>
<tr>
<td>14.753</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][A]</td>
<td>dis/n114_s71/I2</td>
</tr>
<tr>
<td>15.518</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C11[3][A]</td>
<td style=" background: #97FFFF;">dis/n114_s71/F</td>
</tr>
<tr>
<td>16.142</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td>dis/n114_s107/I2</td>
</tr>
<tr>
<td>16.902</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s107/F</td>
</tr>
<tr>
<td>17.215</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>dis/n114_s73/I0</td>
</tr>
<tr>
<td>17.975</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s73/F</td>
</tr>
<tr>
<td>18.294</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>dis/n114_s85/I2</td>
</tr>
<tr>
<td>19.109</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s85/F</td>
</tr>
<tr>
<td>20.316</td>
<td>1.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>dis/n114_s75/I2</td>
</tr>
<tr>
<td>20.780</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s75/F</td>
</tr>
<tr>
<td>21.396</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>dis/n114_s60/I1</td>
</tr>
<tr>
<td>22.005</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">dis/n114_s60/F</td>
</tr>
<tr>
<td>22.618</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>dis/n114_s39/I0</td>
</tr>
<tr>
<td>23.227</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s39/F</td>
</tr>
<tr>
<td>24.071</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>dis/n114_s24/I1</td>
</tr>
<tr>
<td>24.535</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s24/F</td>
</tr>
<tr>
<td>25.506</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>dis/n115_s51/I2</td>
</tr>
<tr>
<td>26.320</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">dis/n115_s51/F</td>
</tr>
<tr>
<td>27.169</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>dis/n115_s31/I0</td>
</tr>
<tr>
<td>27.933</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">dis/n115_s31/F</td>
</tr>
<tr>
<td>28.541</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>dis/n115_s21/I1</td>
</tr>
<tr>
<td>29.306</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C17[0][B]</td>
<td style=" background: #97FFFF;">dis/n115_s21/F</td>
</tr>
<tr>
<td>29.318</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][A]</td>
<td>dis/n115_s18/I0</td>
</tr>
<tr>
<td>30.132</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R12C17[2][A]</td>
<td style=" background: #97FFFF;">dis/n115_s18/F</td>
</tr>
<tr>
<td>30.783</td>
<td>0.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>dis/n115_s17/I0</td>
</tr>
<tr>
<td>31.392</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">dis/n115_s17/F</td>
</tr>
<tr>
<td>32.498</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>dis/n116_s30/I3</td>
</tr>
<tr>
<td>32.962</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">dis/n116_s30/F</td>
</tr>
<tr>
<td>33.933</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>dis/n116_s25/I2</td>
</tr>
<tr>
<td>34.698</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">dis/n116_s25/F</td>
</tr>
<tr>
<td>35.664</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>dis/n116_s24/I0</td>
</tr>
<tr>
<td>36.273</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R8C17[1][A]</td>
<td style=" background: #97FFFF;">dis/n116_s24/F</td>
</tr>
<tr>
<td>38.206</td>
<td>1.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">dis/distance_cm_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C22[1][A]</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>21.009</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>dis/distance_cm_4_s0/CLK</td>
</tr>
<tr>
<td>20.979</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_cm_4_s0</td>
</tr>
<tr>
<td>20.682</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>dis/distance_cm_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.746, 44.849%; route: 19.124, 54.469%; tC2Q: 0.240, 0.682%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>sp/n41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[0][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>DSP_R19[0][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>5.033</td>
<td>1.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>dis/n114_s188/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">dis/n114_s188/F</td>
</tr>
<tr>
<td>5.864</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>dis/n114_s157/I3</td>
</tr>
<tr>
<td>6.624</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C8[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s157/F</td>
</tr>
<tr>
<td>6.942</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>dis/n114_s232/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s232/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>dis/n114_s171/I0</td>
</tr>
<tr>
<td>9.145</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C8[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s171/F</td>
</tr>
<tr>
<td>9.749</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>dis/n114_s132/I0</td>
</tr>
<tr>
<td>10.563</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s132/F</td>
</tr>
<tr>
<td>10.945</td>
<td>0.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>dis/n114_s145/I0</td>
</tr>
<tr>
<td>11.409</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s145/F</td>
</tr>
<tr>
<td>12.739</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>dis/n114_s103/I3</td>
</tr>
<tr>
<td>13.553</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s103/F</td>
</tr>
<tr>
<td>14.753</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][A]</td>
<td>dis/n114_s71/I2</td>
</tr>
<tr>
<td>15.518</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C11[3][A]</td>
<td style=" background: #97FFFF;">dis/n114_s71/F</td>
</tr>
<tr>
<td>16.142</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td>dis/n114_s107/I2</td>
</tr>
<tr>
<td>16.902</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">dis/n114_s107/F</td>
</tr>
<tr>
<td>17.215</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>dis/n114_s73/I0</td>
</tr>
<tr>
<td>17.975</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s73/F</td>
</tr>
<tr>
<td>18.294</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>dis/n114_s85/I2</td>
</tr>
<tr>
<td>19.109</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s85/F</td>
</tr>
<tr>
<td>20.316</td>
<td>1.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>dis/n114_s75/I2</td>
</tr>
<tr>
<td>20.780</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s75/F</td>
</tr>
<tr>
<td>21.396</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>dis/n114_s60/I1</td>
</tr>
<tr>
<td>22.005</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">dis/n114_s60/F</td>
</tr>
<tr>
<td>22.618</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>dis/n114_s39/I0</td>
</tr>
<tr>
<td>23.227</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">dis/n114_s39/F</td>
</tr>
<tr>
<td>24.071</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>dis/n114_s24/I1</td>
</tr>
<tr>
<td>24.535</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">dis/n114_s24/F</td>
</tr>
<tr>
<td>25.506</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>dis/n115_s51/I2</td>
</tr>
<tr>
<td>26.320</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">dis/n115_s51/F</td>
</tr>
<tr>
<td>27.169</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>dis/n115_s31/I0</td>
</tr>
<tr>
<td>27.933</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">dis/n115_s31/F</td>
</tr>
<tr>
<td>28.541</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>dis/n115_s21/I1</td>
</tr>
<tr>
<td>29.306</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C17[0][B]</td>
<td style=" background: #97FFFF;">dis/n115_s21/F</td>
</tr>
<tr>
<td>29.318</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][A]</td>
<td>dis/n115_s18/I0</td>
</tr>
<tr>
<td>30.132</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R12C17[2][A]</td>
<td style=" background: #97FFFF;">dis/n115_s18/F</td>
</tr>
<tr>
<td>30.783</td>
<td>0.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>dis/n115_s17/I0</td>
</tr>
<tr>
<td>31.392</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">dis/n115_s17/F</td>
</tr>
<tr>
<td>32.498</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>dis/n116_s30/I3</td>
</tr>
<tr>
<td>32.962</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">dis/n116_s30/F</td>
</tr>
<tr>
<td>33.933</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>dis/n116_s25/I2</td>
</tr>
<tr>
<td>34.698</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">dis/n116_s25/F</td>
</tr>
<tr>
<td>35.664</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>dis/n116_s24/I0</td>
</tr>
<tr>
<td>36.273</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R8C17[1][A]</td>
<td style=" background: #97FFFF;">dis/n116_s24/F</td>
</tr>
<tr>
<td>38.329</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" font-weight:bold;">sp/n41_s0/A[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C22[1][A]</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>21.009</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td>sp/n41_s0/CLK</td>
</tr>
<tr>
<td>20.979</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sp/n41_s0</td>
</tr>
<tr>
<td>20.940</td>
<td>-0.039</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td>sp/n41_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.746, 44.693%; route: 19.246, 54.627%; tC2Q: 0.240, 0.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>ser/set_p_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dot/store_col_pos_with_row6_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_dis:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>ser/set_p_7_s2/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R7C19[0][B]</td>
<td style=" font-weight:bold;">ser/set_p_7_s2/Q</td>
</tr>
<tr>
<td>4.301</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>ser/n301_s15/I1</td>
</tr>
<tr>
<td>5.115</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C23[0][B]</td>
<td style=" background: #97FFFF;">ser/n301_s15/F</td>
</tr>
<tr>
<td>5.131</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[2][A]</td>
<td>ser/n301_s11/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C23[2][A]</td>
<td style=" background: #97FFFF;">ser/n301_s11/F</td>
</tr>
<tr>
<td>5.970</td>
<td>0.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[1][B]</td>
<td>ser/n301_s4/I1</td>
</tr>
<tr>
<td>6.579</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C23[1][B]</td>
<td style=" background: #97FFFF;">ser/n301_s4/F</td>
</tr>
<tr>
<td>7.196</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][A]</td>
<td>dot/n124_s118/I1</td>
</tr>
<tr>
<td>7.659</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C24[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s118/F</td>
</tr>
<tr>
<td>8.627</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>dot/n124_s101/I0</td>
</tr>
<tr>
<td>9.091</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s101/F</td>
</tr>
<tr>
<td>9.457</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>dot/n124_s81/I2</td>
</tr>
<tr>
<td>10.222</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s81/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>dot/n124_s123/I3</td>
</tr>
<tr>
<td>11.293</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C28[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s123/F</td>
</tr>
<tr>
<td>11.612</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td>dot/n124_s99/I3</td>
</tr>
<tr>
<td>12.221</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s99/F</td>
</tr>
<tr>
<td>12.234</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][B]</td>
<td>dot/n124_s126/I0</td>
</tr>
<tr>
<td>12.828</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s126/F</td>
</tr>
<tr>
<td>13.144</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>dot/n124_s127/I1</td>
</tr>
<tr>
<td>13.607</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s127/F</td>
</tr>
<tr>
<td>13.922</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[3][B]</td>
<td>dot/n124_s57/I1</td>
</tr>
<tr>
<td>14.531</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R7C28[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s57/F</td>
</tr>
<tr>
<td>15.405</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td>dot/n124_s96/I0</td>
</tr>
<tr>
<td>15.868</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s96/F</td>
</tr>
<tr>
<td>16.178</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>dot/n124_s76/I0</td>
</tr>
<tr>
<td>16.787</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s76/F</td>
</tr>
<tr>
<td>17.387</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>dot/n124_s59/I0</td>
</tr>
<tr>
<td>17.851</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s59/F</td>
</tr>
<tr>
<td>18.823</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>dot/n124_s85/I0</td>
</tr>
<tr>
<td>19.287</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s85/F</td>
</tr>
<tr>
<td>19.902</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>dot/n37_s80/I1</td>
</tr>
<tr>
<td>20.365</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s80/F</td>
</tr>
<tr>
<td>20.676</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td>dot/n37_s58/I2</td>
</tr>
<tr>
<td>21.139</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C29[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s58/F</td>
</tr>
<tr>
<td>21.451</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>dot/n37_s35/I1</td>
</tr>
<tr>
<td>22.265</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n37_s35/F</td>
</tr>
<tr>
<td>23.228</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>dot/n37_s38/I0</td>
</tr>
<tr>
<td>23.837</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">dot/n37_s38/F</td>
</tr>
<tr>
<td>24.462</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][A]</td>
<td>dot/n124_s40/I2</td>
</tr>
<tr>
<td>25.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C31[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s40/F</td>
</tr>
<tr>
<td>26.278</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>dot/n124_s27/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n124_s27/F</td>
</tr>
<tr>
<td>27.651</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>dot/n124_s19/I1</td>
</tr>
<tr>
<td>28.115</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s19/F</td>
</tr>
<tr>
<td>28.759</td>
<td>0.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>dot/n37_s23/I1</td>
</tr>
<tr>
<td>29.223</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s23/F</td>
</tr>
<tr>
<td>29.593</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>dot/n124_s22/I2</td>
</tr>
<tr>
<td>30.407</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s22/F</td>
</tr>
<tr>
<td>31.032</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>dot/n37_s90/I2</td>
</tr>
<tr>
<td>31.819</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s90/F</td>
</tr>
<tr>
<td>32.129</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>dot/n37_s12/I1</td>
</tr>
<tr>
<td>32.889</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n37_s12/F</td>
</tr>
<tr>
<td>33.200</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>dot/n37_s6/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">dot/n37_s6/F</td>
</tr>
<tr>
<td>34.272</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>dot/n39_s4/I0</td>
</tr>
<tr>
<td>35.086</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">dot/n39_s4/F</td>
</tr>
<tr>
<td>35.967</td>
<td>0.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>dot/n52_s2/I0</td>
</tr>
<tr>
<td>36.753</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R13C29[1][A]</td>
<td style=" background: #97FFFF;">dot/n52_s2/F</td>
</tr>
<tr>
<td>37.885</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td style=" font-weight:bold;">dot/store_col_pos_with_row6_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_dis</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>R6C11[2][A]</td>
<td>i4/clkOut_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>dot/store_col_pos_with_row6_4_s0/CLK</td>
</tr>
<tr>
<td>21.003</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dot/store_col_pos_with_row6_4_s0</td>
</tr>
<tr>
<td>20.971</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>dot/store_col_pos_with_row6_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>30</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.042, 51.862%; route: 16.407, 47.162%; tC2Q: 0.340, 0.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>ser/set_p_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dot/col_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_dis:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>ser/set_p_7_s2/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R7C19[0][B]</td>
<td style=" font-weight:bold;">ser/set_p_7_s2/Q</td>
</tr>
<tr>
<td>4.301</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>ser/n301_s15/I1</td>
</tr>
<tr>
<td>5.115</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C23[0][B]</td>
<td style=" background: #97FFFF;">ser/n301_s15/F</td>
</tr>
<tr>
<td>5.131</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[2][A]</td>
<td>ser/n301_s11/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C23[2][A]</td>
<td style=" background: #97FFFF;">ser/n301_s11/F</td>
</tr>
<tr>
<td>5.970</td>
<td>0.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[1][B]</td>
<td>ser/n301_s4/I1</td>
</tr>
<tr>
<td>6.579</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C23[1][B]</td>
<td style=" background: #97FFFF;">ser/n301_s4/F</td>
</tr>
<tr>
<td>7.196</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][A]</td>
<td>dot/n124_s118/I1</td>
</tr>
<tr>
<td>7.659</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C24[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s118/F</td>
</tr>
<tr>
<td>8.627</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>dot/n124_s101/I0</td>
</tr>
<tr>
<td>9.091</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s101/F</td>
</tr>
<tr>
<td>9.457</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>dot/n124_s81/I2</td>
</tr>
<tr>
<td>10.222</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s81/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>dot/n124_s123/I3</td>
</tr>
<tr>
<td>11.293</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C28[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s123/F</td>
</tr>
<tr>
<td>11.612</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td>dot/n124_s99/I3</td>
</tr>
<tr>
<td>12.221</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s99/F</td>
</tr>
<tr>
<td>12.234</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][B]</td>
<td>dot/n124_s126/I0</td>
</tr>
<tr>
<td>12.828</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s126/F</td>
</tr>
<tr>
<td>13.144</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>dot/n124_s127/I1</td>
</tr>
<tr>
<td>13.607</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s127/F</td>
</tr>
<tr>
<td>13.922</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[3][B]</td>
<td>dot/n124_s57/I1</td>
</tr>
<tr>
<td>14.531</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R7C28[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s57/F</td>
</tr>
<tr>
<td>15.405</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td>dot/n124_s96/I0</td>
</tr>
<tr>
<td>15.868</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s96/F</td>
</tr>
<tr>
<td>16.178</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>dot/n124_s76/I0</td>
</tr>
<tr>
<td>16.787</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s76/F</td>
</tr>
<tr>
<td>17.387</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>dot/n124_s59/I0</td>
</tr>
<tr>
<td>17.851</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s59/F</td>
</tr>
<tr>
<td>18.823</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>dot/n124_s85/I0</td>
</tr>
<tr>
<td>19.287</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s85/F</td>
</tr>
<tr>
<td>19.902</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>dot/n37_s80/I1</td>
</tr>
<tr>
<td>20.365</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s80/F</td>
</tr>
<tr>
<td>20.676</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td>dot/n37_s58/I2</td>
</tr>
<tr>
<td>21.139</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C29[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s58/F</td>
</tr>
<tr>
<td>21.451</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>dot/n37_s35/I1</td>
</tr>
<tr>
<td>22.265</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n37_s35/F</td>
</tr>
<tr>
<td>23.228</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>dot/n37_s38/I0</td>
</tr>
<tr>
<td>23.837</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">dot/n37_s38/F</td>
</tr>
<tr>
<td>24.462</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][A]</td>
<td>dot/n124_s40/I2</td>
</tr>
<tr>
<td>25.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C31[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s40/F</td>
</tr>
<tr>
<td>26.278</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>dot/n124_s27/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n124_s27/F</td>
</tr>
<tr>
<td>27.651</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>dot/n124_s19/I1</td>
</tr>
<tr>
<td>28.115</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s19/F</td>
</tr>
<tr>
<td>28.759</td>
<td>0.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>dot/n37_s23/I1</td>
</tr>
<tr>
<td>29.223</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s23/F</td>
</tr>
<tr>
<td>29.593</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>dot/n124_s22/I2</td>
</tr>
<tr>
<td>30.407</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s22/F</td>
</tr>
<tr>
<td>31.032</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>dot/n37_s90/I2</td>
</tr>
<tr>
<td>31.819</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s90/F</td>
</tr>
<tr>
<td>32.129</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>dot/n37_s12/I1</td>
</tr>
<tr>
<td>32.889</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n37_s12/F</td>
</tr>
<tr>
<td>33.200</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>dot/n37_s6/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">dot/n37_s6/F</td>
</tr>
<tr>
<td>34.272</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>dot/n39_s4/I0</td>
</tr>
<tr>
<td>35.086</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">dot/n39_s4/F</td>
</tr>
<tr>
<td>35.715</td>
<td>0.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td>dot/n124_s15/I2</td>
</tr>
<tr>
<td>36.475</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C28[2][B]</td>
<td style=" background: #97FFFF;">dot/n124_s15/F</td>
</tr>
<tr>
<td>37.681</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT20[B]</td>
<td style=" font-weight:bold;">dot/col_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_dis</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>R6C11[2][A]</td>
<td>i4/clkOut_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT20[B]</td>
<td>dot/col_0_s1/CLK</td>
</tr>
<tr>
<td>21.003</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dot/col_0_s1</td>
</tr>
<tr>
<td>20.971</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT20[B]</td>
<td>dot/col_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>30</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.016, 52.093%; route: 16.229, 46.925%; tC2Q: 0.340, 0.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>ser/set_p_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dot/col_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_dis:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>ser/set_p_7_s2/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R7C19[0][B]</td>
<td style=" font-weight:bold;">ser/set_p_7_s2/Q</td>
</tr>
<tr>
<td>4.301</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>ser/n301_s15/I1</td>
</tr>
<tr>
<td>5.115</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C23[0][B]</td>
<td style=" background: #97FFFF;">ser/n301_s15/F</td>
</tr>
<tr>
<td>5.131</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[2][A]</td>
<td>ser/n301_s11/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C23[2][A]</td>
<td style=" background: #97FFFF;">ser/n301_s11/F</td>
</tr>
<tr>
<td>5.970</td>
<td>0.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[1][B]</td>
<td>ser/n301_s4/I1</td>
</tr>
<tr>
<td>6.579</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C23[1][B]</td>
<td style=" background: #97FFFF;">ser/n301_s4/F</td>
</tr>
<tr>
<td>7.196</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][A]</td>
<td>dot/n124_s118/I1</td>
</tr>
<tr>
<td>7.659</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C24[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s118/F</td>
</tr>
<tr>
<td>8.627</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>dot/n124_s101/I0</td>
</tr>
<tr>
<td>9.091</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s101/F</td>
</tr>
<tr>
<td>9.457</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>dot/n124_s81/I2</td>
</tr>
<tr>
<td>10.222</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s81/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>dot/n124_s123/I3</td>
</tr>
<tr>
<td>11.293</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C28[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s123/F</td>
</tr>
<tr>
<td>11.612</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td>dot/n124_s99/I3</td>
</tr>
<tr>
<td>12.221</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s99/F</td>
</tr>
<tr>
<td>12.234</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][B]</td>
<td>dot/n124_s126/I0</td>
</tr>
<tr>
<td>12.828</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s126/F</td>
</tr>
<tr>
<td>13.144</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>dot/n124_s127/I1</td>
</tr>
<tr>
<td>13.607</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s127/F</td>
</tr>
<tr>
<td>13.922</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[3][B]</td>
<td>dot/n124_s57/I1</td>
</tr>
<tr>
<td>14.531</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R7C28[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s57/F</td>
</tr>
<tr>
<td>15.405</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td>dot/n124_s96/I0</td>
</tr>
<tr>
<td>15.868</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s96/F</td>
</tr>
<tr>
<td>16.178</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>dot/n124_s76/I0</td>
</tr>
<tr>
<td>16.787</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s76/F</td>
</tr>
<tr>
<td>17.387</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>dot/n124_s59/I0</td>
</tr>
<tr>
<td>17.851</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s59/F</td>
</tr>
<tr>
<td>18.823</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>dot/n124_s85/I0</td>
</tr>
<tr>
<td>19.287</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s85/F</td>
</tr>
<tr>
<td>19.902</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>dot/n37_s80/I1</td>
</tr>
<tr>
<td>20.365</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s80/F</td>
</tr>
<tr>
<td>20.676</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td>dot/n37_s58/I2</td>
</tr>
<tr>
<td>21.139</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C29[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s58/F</td>
</tr>
<tr>
<td>21.451</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>dot/n37_s35/I1</td>
</tr>
<tr>
<td>22.265</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n37_s35/F</td>
</tr>
<tr>
<td>23.228</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>dot/n37_s38/I0</td>
</tr>
<tr>
<td>23.837</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">dot/n37_s38/F</td>
</tr>
<tr>
<td>24.462</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][A]</td>
<td>dot/n124_s40/I2</td>
</tr>
<tr>
<td>25.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C31[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s40/F</td>
</tr>
<tr>
<td>26.278</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>dot/n124_s27/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n124_s27/F</td>
</tr>
<tr>
<td>27.651</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>dot/n124_s19/I1</td>
</tr>
<tr>
<td>28.115</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s19/F</td>
</tr>
<tr>
<td>28.759</td>
<td>0.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>dot/n37_s23/I1</td>
</tr>
<tr>
<td>29.223</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s23/F</td>
</tr>
<tr>
<td>29.593</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>dot/n124_s22/I2</td>
</tr>
<tr>
<td>30.407</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s22/F</td>
</tr>
<tr>
<td>31.032</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>dot/n37_s90/I2</td>
</tr>
<tr>
<td>31.819</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s90/F</td>
</tr>
<tr>
<td>32.129</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>dot/n37_s12/I1</td>
</tr>
<tr>
<td>32.889</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n37_s12/F</td>
</tr>
<tr>
<td>33.200</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>dot/n37_s6/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">dot/n37_s6/F</td>
</tr>
<tr>
<td>34.272</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>dot/n39_s4/I0</td>
</tr>
<tr>
<td>35.086</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">dot/n39_s4/F</td>
</tr>
<tr>
<td>35.715</td>
<td>0.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td>dot/n124_s15/I2</td>
</tr>
<tr>
<td>36.475</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C28[2][B]</td>
<td style=" background: #97FFFF;">dot/n124_s15/F</td>
</tr>
<tr>
<td>37.681</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td style=" font-weight:bold;">dot/col_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_dis</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>R6C11[2][A]</td>
<td>i4/clkOut_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>dot/col_1_s1/CLK</td>
</tr>
<tr>
<td>21.003</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dot/col_1_s1</td>
</tr>
<tr>
<td>20.971</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT20[A]</td>
<td>dot/col_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>30</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.016, 52.093%; route: 16.229, 46.925%; tC2Q: 0.340, 0.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>ser/set_p_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dot/col_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_dis:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>ser/set_p_7_s2/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R7C19[0][B]</td>
<td style=" font-weight:bold;">ser/set_p_7_s2/Q</td>
</tr>
<tr>
<td>4.301</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>ser/n301_s15/I1</td>
</tr>
<tr>
<td>5.115</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C23[0][B]</td>
<td style=" background: #97FFFF;">ser/n301_s15/F</td>
</tr>
<tr>
<td>5.131</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[2][A]</td>
<td>ser/n301_s11/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C23[2][A]</td>
<td style=" background: #97FFFF;">ser/n301_s11/F</td>
</tr>
<tr>
<td>5.970</td>
<td>0.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[1][B]</td>
<td>ser/n301_s4/I1</td>
</tr>
<tr>
<td>6.579</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C23[1][B]</td>
<td style=" background: #97FFFF;">ser/n301_s4/F</td>
</tr>
<tr>
<td>7.196</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][A]</td>
<td>dot/n124_s118/I1</td>
</tr>
<tr>
<td>7.659</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C24[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s118/F</td>
</tr>
<tr>
<td>8.627</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>dot/n124_s101/I0</td>
</tr>
<tr>
<td>9.091</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s101/F</td>
</tr>
<tr>
<td>9.457</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>dot/n124_s81/I2</td>
</tr>
<tr>
<td>10.222</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s81/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>dot/n124_s123/I3</td>
</tr>
<tr>
<td>11.293</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C28[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s123/F</td>
</tr>
<tr>
<td>11.612</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td>dot/n124_s99/I3</td>
</tr>
<tr>
<td>12.221</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s99/F</td>
</tr>
<tr>
<td>12.234</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][B]</td>
<td>dot/n124_s126/I0</td>
</tr>
<tr>
<td>12.828</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s126/F</td>
</tr>
<tr>
<td>13.144</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>dot/n124_s127/I1</td>
</tr>
<tr>
<td>13.607</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s127/F</td>
</tr>
<tr>
<td>13.922</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[3][B]</td>
<td>dot/n124_s57/I1</td>
</tr>
<tr>
<td>14.531</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R7C28[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s57/F</td>
</tr>
<tr>
<td>15.405</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td>dot/n124_s96/I0</td>
</tr>
<tr>
<td>15.868</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s96/F</td>
</tr>
<tr>
<td>16.178</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>dot/n124_s76/I0</td>
</tr>
<tr>
<td>16.787</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s76/F</td>
</tr>
<tr>
<td>17.387</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>dot/n124_s59/I0</td>
</tr>
<tr>
<td>17.851</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s59/F</td>
</tr>
<tr>
<td>18.823</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>dot/n124_s85/I0</td>
</tr>
<tr>
<td>19.287</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s85/F</td>
</tr>
<tr>
<td>19.902</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>dot/n37_s80/I1</td>
</tr>
<tr>
<td>20.365</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s80/F</td>
</tr>
<tr>
<td>20.676</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td>dot/n37_s58/I2</td>
</tr>
<tr>
<td>21.139</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C29[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s58/F</td>
</tr>
<tr>
<td>21.451</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>dot/n37_s35/I1</td>
</tr>
<tr>
<td>22.265</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n37_s35/F</td>
</tr>
<tr>
<td>23.228</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>dot/n37_s38/I0</td>
</tr>
<tr>
<td>23.837</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">dot/n37_s38/F</td>
</tr>
<tr>
<td>24.462</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][A]</td>
<td>dot/n124_s40/I2</td>
</tr>
<tr>
<td>25.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C31[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s40/F</td>
</tr>
<tr>
<td>26.278</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>dot/n124_s27/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n124_s27/F</td>
</tr>
<tr>
<td>27.651</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>dot/n124_s19/I1</td>
</tr>
<tr>
<td>28.115</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s19/F</td>
</tr>
<tr>
<td>28.759</td>
<td>0.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>dot/n37_s23/I1</td>
</tr>
<tr>
<td>29.223</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s23/F</td>
</tr>
<tr>
<td>29.593</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>dot/n124_s22/I2</td>
</tr>
<tr>
<td>30.407</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s22/F</td>
</tr>
<tr>
<td>31.032</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>dot/n37_s90/I2</td>
</tr>
<tr>
<td>31.819</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s90/F</td>
</tr>
<tr>
<td>32.129</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>dot/n37_s12/I1</td>
</tr>
<tr>
<td>32.889</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n37_s12/F</td>
</tr>
<tr>
<td>33.200</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>dot/n37_s6/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">dot/n37_s6/F</td>
</tr>
<tr>
<td>34.272</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>dot/n39_s4/I0</td>
</tr>
<tr>
<td>35.086</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">dot/n39_s4/F</td>
</tr>
<tr>
<td>35.715</td>
<td>0.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td>dot/n124_s15/I2</td>
</tr>
<tr>
<td>36.475</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C28[2][B]</td>
<td style=" background: #97FFFF;">dot/n124_s15/F</td>
</tr>
<tr>
<td>37.646</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT26[B]</td>
<td style=" font-weight:bold;">dot/col_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_dis</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>R6C11[2][A]</td>
<td>i4/clkOut_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT26[B]</td>
<td>dot/col_2_s1/CLK</td>
</tr>
<tr>
<td>21.003</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dot/col_2_s1</td>
</tr>
<tr>
<td>20.971</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT26[B]</td>
<td>dot/col_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>30</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.016, 52.146%; route: 16.193, 46.871%; tC2Q: 0.340, 0.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>ser/set_p_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dot/col_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_dis:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>ser/set_p_7_s2/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R7C19[0][B]</td>
<td style=" font-weight:bold;">ser/set_p_7_s2/Q</td>
</tr>
<tr>
<td>4.301</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>ser/n301_s15/I1</td>
</tr>
<tr>
<td>5.115</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C23[0][B]</td>
<td style=" background: #97FFFF;">ser/n301_s15/F</td>
</tr>
<tr>
<td>5.131</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[2][A]</td>
<td>ser/n301_s11/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C23[2][A]</td>
<td style=" background: #97FFFF;">ser/n301_s11/F</td>
</tr>
<tr>
<td>5.970</td>
<td>0.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[1][B]</td>
<td>ser/n301_s4/I1</td>
</tr>
<tr>
<td>6.579</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C23[1][B]</td>
<td style=" background: #97FFFF;">ser/n301_s4/F</td>
</tr>
<tr>
<td>7.196</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][A]</td>
<td>dot/n124_s118/I1</td>
</tr>
<tr>
<td>7.659</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C24[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s118/F</td>
</tr>
<tr>
<td>8.627</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>dot/n124_s101/I0</td>
</tr>
<tr>
<td>9.091</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s101/F</td>
</tr>
<tr>
<td>9.457</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>dot/n124_s81/I2</td>
</tr>
<tr>
<td>10.222</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s81/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>dot/n124_s123/I3</td>
</tr>
<tr>
<td>11.293</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C28[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s123/F</td>
</tr>
<tr>
<td>11.612</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td>dot/n124_s99/I3</td>
</tr>
<tr>
<td>12.221</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s99/F</td>
</tr>
<tr>
<td>12.234</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][B]</td>
<td>dot/n124_s126/I0</td>
</tr>
<tr>
<td>12.828</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s126/F</td>
</tr>
<tr>
<td>13.144</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>dot/n124_s127/I1</td>
</tr>
<tr>
<td>13.607</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s127/F</td>
</tr>
<tr>
<td>13.922</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[3][B]</td>
<td>dot/n124_s57/I1</td>
</tr>
<tr>
<td>14.531</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R7C28[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s57/F</td>
</tr>
<tr>
<td>15.405</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td>dot/n124_s96/I0</td>
</tr>
<tr>
<td>15.868</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s96/F</td>
</tr>
<tr>
<td>16.178</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>dot/n124_s76/I0</td>
</tr>
<tr>
<td>16.787</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s76/F</td>
</tr>
<tr>
<td>17.387</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>dot/n124_s59/I0</td>
</tr>
<tr>
<td>17.851</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s59/F</td>
</tr>
<tr>
<td>18.823</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>dot/n124_s85/I0</td>
</tr>
<tr>
<td>19.287</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s85/F</td>
</tr>
<tr>
<td>19.902</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>dot/n37_s80/I1</td>
</tr>
<tr>
<td>20.365</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s80/F</td>
</tr>
<tr>
<td>20.676</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td>dot/n37_s58/I2</td>
</tr>
<tr>
<td>21.139</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C29[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s58/F</td>
</tr>
<tr>
<td>21.451</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>dot/n37_s35/I1</td>
</tr>
<tr>
<td>22.265</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n37_s35/F</td>
</tr>
<tr>
<td>23.228</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>dot/n37_s38/I0</td>
</tr>
<tr>
<td>23.837</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">dot/n37_s38/F</td>
</tr>
<tr>
<td>24.462</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][A]</td>
<td>dot/n124_s40/I2</td>
</tr>
<tr>
<td>25.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C31[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s40/F</td>
</tr>
<tr>
<td>26.278</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>dot/n124_s27/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n124_s27/F</td>
</tr>
<tr>
<td>27.651</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>dot/n124_s19/I1</td>
</tr>
<tr>
<td>28.115</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s19/F</td>
</tr>
<tr>
<td>28.759</td>
<td>0.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>dot/n37_s23/I1</td>
</tr>
<tr>
<td>29.223</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s23/F</td>
</tr>
<tr>
<td>29.593</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>dot/n124_s22/I2</td>
</tr>
<tr>
<td>30.407</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s22/F</td>
</tr>
<tr>
<td>31.032</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>dot/n37_s90/I2</td>
</tr>
<tr>
<td>31.819</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s90/F</td>
</tr>
<tr>
<td>32.129</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>dot/n37_s12/I1</td>
</tr>
<tr>
<td>32.889</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n37_s12/F</td>
</tr>
<tr>
<td>33.200</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>dot/n37_s6/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">dot/n37_s6/F</td>
</tr>
<tr>
<td>34.272</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>dot/n39_s4/I0</td>
</tr>
<tr>
<td>35.086</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">dot/n39_s4/F</td>
</tr>
<tr>
<td>35.715</td>
<td>0.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td>dot/n124_s15/I2</td>
</tr>
<tr>
<td>36.475</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C28[2][B]</td>
<td style=" background: #97FFFF;">dot/n124_s15/F</td>
</tr>
<tr>
<td>37.646</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT26[A]</td>
<td style=" font-weight:bold;">dot/col_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_dis</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>R6C11[2][A]</td>
<td>i4/clkOut_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT26[A]</td>
<td>dot/col_3_s1/CLK</td>
</tr>
<tr>
<td>21.003</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dot/col_3_s1</td>
</tr>
<tr>
<td>20.971</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT26[A]</td>
<td>dot/col_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>30</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.016, 52.146%; route: 16.193, 46.871%; tC2Q: 0.340, 0.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>ser/set_p_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dot/store_col_pos_with_row2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_dis:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>ser/set_p_7_s2/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R7C19[0][B]</td>
<td style=" font-weight:bold;">ser/set_p_7_s2/Q</td>
</tr>
<tr>
<td>4.301</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>ser/n301_s15/I1</td>
</tr>
<tr>
<td>5.115</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C23[0][B]</td>
<td style=" background: #97FFFF;">ser/n301_s15/F</td>
</tr>
<tr>
<td>5.131</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[2][A]</td>
<td>ser/n301_s11/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C23[2][A]</td>
<td style=" background: #97FFFF;">ser/n301_s11/F</td>
</tr>
<tr>
<td>5.970</td>
<td>0.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[1][B]</td>
<td>ser/n301_s4/I1</td>
</tr>
<tr>
<td>6.579</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C23[1][B]</td>
<td style=" background: #97FFFF;">ser/n301_s4/F</td>
</tr>
<tr>
<td>7.196</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][A]</td>
<td>dot/n124_s118/I1</td>
</tr>
<tr>
<td>7.659</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C24[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s118/F</td>
</tr>
<tr>
<td>8.627</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>dot/n124_s101/I0</td>
</tr>
<tr>
<td>9.091</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s101/F</td>
</tr>
<tr>
<td>9.457</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>dot/n124_s81/I2</td>
</tr>
<tr>
<td>10.222</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s81/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>dot/n124_s123/I3</td>
</tr>
<tr>
<td>11.293</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C28[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s123/F</td>
</tr>
<tr>
<td>11.612</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td>dot/n124_s99/I3</td>
</tr>
<tr>
<td>12.221</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s99/F</td>
</tr>
<tr>
<td>12.234</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][B]</td>
<td>dot/n124_s126/I0</td>
</tr>
<tr>
<td>12.828</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s126/F</td>
</tr>
<tr>
<td>13.144</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>dot/n124_s127/I1</td>
</tr>
<tr>
<td>13.607</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s127/F</td>
</tr>
<tr>
<td>13.922</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[3][B]</td>
<td>dot/n124_s57/I1</td>
</tr>
<tr>
<td>14.531</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R7C28[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s57/F</td>
</tr>
<tr>
<td>15.405</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td>dot/n124_s96/I0</td>
</tr>
<tr>
<td>15.868</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s96/F</td>
</tr>
<tr>
<td>16.178</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>dot/n124_s76/I0</td>
</tr>
<tr>
<td>16.787</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s76/F</td>
</tr>
<tr>
<td>17.387</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>dot/n124_s59/I0</td>
</tr>
<tr>
<td>17.851</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s59/F</td>
</tr>
<tr>
<td>18.823</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>dot/n124_s85/I0</td>
</tr>
<tr>
<td>19.287</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s85/F</td>
</tr>
<tr>
<td>19.902</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>dot/n37_s80/I1</td>
</tr>
<tr>
<td>20.365</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s80/F</td>
</tr>
<tr>
<td>20.676</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td>dot/n37_s58/I2</td>
</tr>
<tr>
<td>21.139</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C29[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s58/F</td>
</tr>
<tr>
<td>21.451</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>dot/n37_s35/I1</td>
</tr>
<tr>
<td>22.265</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n37_s35/F</td>
</tr>
<tr>
<td>23.228</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>dot/n37_s38/I0</td>
</tr>
<tr>
<td>23.837</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">dot/n37_s38/F</td>
</tr>
<tr>
<td>24.462</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][A]</td>
<td>dot/n124_s40/I2</td>
</tr>
<tr>
<td>25.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C31[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s40/F</td>
</tr>
<tr>
<td>26.278</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>dot/n124_s27/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n124_s27/F</td>
</tr>
<tr>
<td>27.651</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>dot/n124_s19/I1</td>
</tr>
<tr>
<td>28.115</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s19/F</td>
</tr>
<tr>
<td>28.759</td>
<td>0.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>dot/n37_s23/I1</td>
</tr>
<tr>
<td>29.223</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s23/F</td>
</tr>
<tr>
<td>29.593</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>dot/n124_s22/I2</td>
</tr>
<tr>
<td>30.407</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s22/F</td>
</tr>
<tr>
<td>31.032</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>dot/n37_s90/I2</td>
</tr>
<tr>
<td>31.819</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s90/F</td>
</tr>
<tr>
<td>32.129</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>dot/n37_s12/I1</td>
</tr>
<tr>
<td>32.889</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n37_s12/F</td>
</tr>
<tr>
<td>33.200</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>dot/n37_s6/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">dot/n37_s6/F</td>
</tr>
<tr>
<td>34.272</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>dot/n39_s4/I0</td>
</tr>
<tr>
<td>35.086</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">dot/n39_s4/F</td>
</tr>
<tr>
<td>35.854</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[3][B]</td>
<td>dot/n41_s3/I0</td>
</tr>
<tr>
<td>36.641</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C31[3][B]</td>
<td style=" background: #97FFFF;">dot/n41_s3/F</td>
</tr>
<tr>
<td>37.500</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">dot/store_col_pos_with_row2_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_dis</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>R6C11[2][A]</td>
<td>i4/clkOut_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>dot/store_col_pos_with_row2_0_s0/CLK</td>
</tr>
<tr>
<td>21.003</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dot/store_col_pos_with_row2_0_s0</td>
</tr>
<tr>
<td>20.971</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>dot/store_col_pos_with_row2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>30</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.042, 52.442%; route: 16.022, 46.571%; tC2Q: 0.340, 0.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>ser/set_p_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dot/store_col_pos_with_row2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_dis:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>ser/set_p_7_s2/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R7C19[0][B]</td>
<td style=" font-weight:bold;">ser/set_p_7_s2/Q</td>
</tr>
<tr>
<td>4.301</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>ser/n301_s15/I1</td>
</tr>
<tr>
<td>5.115</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C23[0][B]</td>
<td style=" background: #97FFFF;">ser/n301_s15/F</td>
</tr>
<tr>
<td>5.131</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[2][A]</td>
<td>ser/n301_s11/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C23[2][A]</td>
<td style=" background: #97FFFF;">ser/n301_s11/F</td>
</tr>
<tr>
<td>5.970</td>
<td>0.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[1][B]</td>
<td>ser/n301_s4/I1</td>
</tr>
<tr>
<td>6.579</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C23[1][B]</td>
<td style=" background: #97FFFF;">ser/n301_s4/F</td>
</tr>
<tr>
<td>7.196</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][A]</td>
<td>dot/n124_s118/I1</td>
</tr>
<tr>
<td>7.659</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C24[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s118/F</td>
</tr>
<tr>
<td>8.627</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>dot/n124_s101/I0</td>
</tr>
<tr>
<td>9.091</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s101/F</td>
</tr>
<tr>
<td>9.457</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>dot/n124_s81/I2</td>
</tr>
<tr>
<td>10.222</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s81/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>dot/n124_s123/I3</td>
</tr>
<tr>
<td>11.293</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C28[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s123/F</td>
</tr>
<tr>
<td>11.612</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td>dot/n124_s99/I3</td>
</tr>
<tr>
<td>12.221</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s99/F</td>
</tr>
<tr>
<td>12.234</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][B]</td>
<td>dot/n124_s126/I0</td>
</tr>
<tr>
<td>12.828</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s126/F</td>
</tr>
<tr>
<td>13.144</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>dot/n124_s127/I1</td>
</tr>
<tr>
<td>13.607</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s127/F</td>
</tr>
<tr>
<td>13.922</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[3][B]</td>
<td>dot/n124_s57/I1</td>
</tr>
<tr>
<td>14.531</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R7C28[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s57/F</td>
</tr>
<tr>
<td>15.405</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td>dot/n124_s96/I0</td>
</tr>
<tr>
<td>15.868</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s96/F</td>
</tr>
<tr>
<td>16.178</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>dot/n124_s76/I0</td>
</tr>
<tr>
<td>16.787</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s76/F</td>
</tr>
<tr>
<td>17.387</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>dot/n124_s59/I0</td>
</tr>
<tr>
<td>17.851</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s59/F</td>
</tr>
<tr>
<td>18.823</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>dot/n124_s85/I0</td>
</tr>
<tr>
<td>19.287</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s85/F</td>
</tr>
<tr>
<td>19.902</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>dot/n37_s80/I1</td>
</tr>
<tr>
<td>20.365</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s80/F</td>
</tr>
<tr>
<td>20.676</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td>dot/n37_s58/I2</td>
</tr>
<tr>
<td>21.139</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C29[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s58/F</td>
</tr>
<tr>
<td>21.451</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>dot/n37_s35/I1</td>
</tr>
<tr>
<td>22.265</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n37_s35/F</td>
</tr>
<tr>
<td>23.228</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>dot/n37_s38/I0</td>
</tr>
<tr>
<td>23.837</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">dot/n37_s38/F</td>
</tr>
<tr>
<td>24.462</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][A]</td>
<td>dot/n124_s40/I2</td>
</tr>
<tr>
<td>25.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C31[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s40/F</td>
</tr>
<tr>
<td>26.278</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>dot/n124_s27/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n124_s27/F</td>
</tr>
<tr>
<td>27.651</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>dot/n124_s19/I1</td>
</tr>
<tr>
<td>28.115</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s19/F</td>
</tr>
<tr>
<td>28.759</td>
<td>0.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>dot/n37_s23/I1</td>
</tr>
<tr>
<td>29.223</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s23/F</td>
</tr>
<tr>
<td>29.593</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>dot/n124_s22/I2</td>
</tr>
<tr>
<td>30.407</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s22/F</td>
</tr>
<tr>
<td>31.032</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>dot/n37_s90/I2</td>
</tr>
<tr>
<td>31.819</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s90/F</td>
</tr>
<tr>
<td>32.129</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>dot/n37_s12/I1</td>
</tr>
<tr>
<td>32.889</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n37_s12/F</td>
</tr>
<tr>
<td>33.200</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>dot/n37_s6/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">dot/n37_s6/F</td>
</tr>
<tr>
<td>34.272</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>dot/n39_s4/I0</td>
</tr>
<tr>
<td>35.086</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">dot/n39_s4/F</td>
</tr>
<tr>
<td>35.854</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[3][B]</td>
<td>dot/n41_s3/I0</td>
</tr>
<tr>
<td>36.641</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C31[3][B]</td>
<td style=" background: #97FFFF;">dot/n41_s3/F</td>
</tr>
<tr>
<td>37.475</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][B]</td>
<td style=" font-weight:bold;">dot/store_col_pos_with_row2_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_dis</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>R6C11[2][A]</td>
<td>i4/clkOut_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][B]</td>
<td>dot/store_col_pos_with_row2_4_s0/CLK</td>
</tr>
<tr>
<td>21.003</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dot/store_col_pos_with_row2_4_s0</td>
</tr>
<tr>
<td>20.971</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C29[1][B]</td>
<td>dot/store_col_pos_with_row2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>30</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.042, 52.480%; route: 15.997, 46.532%; tC2Q: 0.340, 0.988%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>ser/set_p_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dot/store_col_pos_with_row5_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_dis:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>ser/set_p_7_s2/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R7C19[0][B]</td>
<td style=" font-weight:bold;">ser/set_p_7_s2/Q</td>
</tr>
<tr>
<td>4.301</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>ser/n301_s15/I1</td>
</tr>
<tr>
<td>5.115</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C23[0][B]</td>
<td style=" background: #97FFFF;">ser/n301_s15/F</td>
</tr>
<tr>
<td>5.131</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[2][A]</td>
<td>ser/n301_s11/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C23[2][A]</td>
<td style=" background: #97FFFF;">ser/n301_s11/F</td>
</tr>
<tr>
<td>5.970</td>
<td>0.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[1][B]</td>
<td>ser/n301_s4/I1</td>
</tr>
<tr>
<td>6.579</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C23[1][B]</td>
<td style=" background: #97FFFF;">ser/n301_s4/F</td>
</tr>
<tr>
<td>7.196</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][A]</td>
<td>dot/n124_s118/I1</td>
</tr>
<tr>
<td>7.659</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C24[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s118/F</td>
</tr>
<tr>
<td>8.627</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>dot/n124_s101/I0</td>
</tr>
<tr>
<td>9.091</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s101/F</td>
</tr>
<tr>
<td>9.457</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>dot/n124_s81/I2</td>
</tr>
<tr>
<td>10.222</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s81/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>dot/n124_s123/I3</td>
</tr>
<tr>
<td>11.293</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C28[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s123/F</td>
</tr>
<tr>
<td>11.612</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td>dot/n124_s99/I3</td>
</tr>
<tr>
<td>12.221</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s99/F</td>
</tr>
<tr>
<td>12.234</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][B]</td>
<td>dot/n124_s126/I0</td>
</tr>
<tr>
<td>12.828</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s126/F</td>
</tr>
<tr>
<td>13.144</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>dot/n124_s127/I1</td>
</tr>
<tr>
<td>13.607</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s127/F</td>
</tr>
<tr>
<td>13.922</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[3][B]</td>
<td>dot/n124_s57/I1</td>
</tr>
<tr>
<td>14.531</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R7C28[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s57/F</td>
</tr>
<tr>
<td>15.405</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td>dot/n124_s96/I0</td>
</tr>
<tr>
<td>15.868</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s96/F</td>
</tr>
<tr>
<td>16.178</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>dot/n124_s76/I0</td>
</tr>
<tr>
<td>16.787</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s76/F</td>
</tr>
<tr>
<td>17.387</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>dot/n124_s59/I0</td>
</tr>
<tr>
<td>17.851</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s59/F</td>
</tr>
<tr>
<td>18.823</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>dot/n124_s85/I0</td>
</tr>
<tr>
<td>19.287</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s85/F</td>
</tr>
<tr>
<td>19.902</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>dot/n37_s80/I1</td>
</tr>
<tr>
<td>20.365</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s80/F</td>
</tr>
<tr>
<td>20.676</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td>dot/n37_s58/I2</td>
</tr>
<tr>
<td>21.139</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C29[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s58/F</td>
</tr>
<tr>
<td>21.451</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>dot/n37_s35/I1</td>
</tr>
<tr>
<td>22.265</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n37_s35/F</td>
</tr>
<tr>
<td>23.228</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>dot/n37_s38/I0</td>
</tr>
<tr>
<td>23.837</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">dot/n37_s38/F</td>
</tr>
<tr>
<td>24.462</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][A]</td>
<td>dot/n124_s40/I2</td>
</tr>
<tr>
<td>25.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C31[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s40/F</td>
</tr>
<tr>
<td>26.278</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>dot/n124_s27/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n124_s27/F</td>
</tr>
<tr>
<td>27.651</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>dot/n124_s19/I1</td>
</tr>
<tr>
<td>28.115</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s19/F</td>
</tr>
<tr>
<td>28.759</td>
<td>0.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>dot/n37_s23/I1</td>
</tr>
<tr>
<td>29.223</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s23/F</td>
</tr>
<tr>
<td>29.593</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>dot/n124_s22/I2</td>
</tr>
<tr>
<td>30.407</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s22/F</td>
</tr>
<tr>
<td>31.032</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>dot/n37_s90/I2</td>
</tr>
<tr>
<td>31.819</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s90/F</td>
</tr>
<tr>
<td>32.129</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>dot/n37_s12/I1</td>
</tr>
<tr>
<td>32.889</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n37_s12/F</td>
</tr>
<tr>
<td>33.200</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>dot/n37_s6/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">dot/n37_s6/F</td>
</tr>
<tr>
<td>34.272</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>dot/n39_s4/I0</td>
</tr>
<tr>
<td>35.086</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">dot/n39_s4/F</td>
</tr>
<tr>
<td>35.844</td>
<td>0.758</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[3][A]</td>
<td>dot/n49_s2/I0</td>
</tr>
<tr>
<td>36.604</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R13C31[3][A]</td>
<td style=" background: #97FFFF;">dot/n49_s2/F</td>
</tr>
<tr>
<td>37.438</td>
<td>0.833</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td style=" font-weight:bold;">dot/store_col_pos_with_row5_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_dis</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>R6C11[2][A]</td>
<td>i4/clkOut_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>dot/store_col_pos_with_row5_4_s0/CLK</td>
</tr>
<tr>
<td>21.003</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dot/store_col_pos_with_row5_4_s0</td>
</tr>
<tr>
<td>20.971</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>dot/store_col_pos_with_row5_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>30</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.016, 52.462%; route: 15.986, 46.549%; tC2Q: 0.340, 0.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>ser/set_p_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dot/store_col_pos_with_row6_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_dis:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>ser/set_p_7_s2/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R7C19[0][B]</td>
<td style=" font-weight:bold;">ser/set_p_7_s2/Q</td>
</tr>
<tr>
<td>4.301</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>ser/n301_s15/I1</td>
</tr>
<tr>
<td>5.115</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C23[0][B]</td>
<td style=" background: #97FFFF;">ser/n301_s15/F</td>
</tr>
<tr>
<td>5.131</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[2][A]</td>
<td>ser/n301_s11/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C23[2][A]</td>
<td style=" background: #97FFFF;">ser/n301_s11/F</td>
</tr>
<tr>
<td>5.970</td>
<td>0.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[1][B]</td>
<td>ser/n301_s4/I1</td>
</tr>
<tr>
<td>6.579</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C23[1][B]</td>
<td style=" background: #97FFFF;">ser/n301_s4/F</td>
</tr>
<tr>
<td>7.196</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][A]</td>
<td>dot/n124_s118/I1</td>
</tr>
<tr>
<td>7.659</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C24[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s118/F</td>
</tr>
<tr>
<td>8.627</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>dot/n124_s101/I0</td>
</tr>
<tr>
<td>9.091</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s101/F</td>
</tr>
<tr>
<td>9.457</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>dot/n124_s81/I2</td>
</tr>
<tr>
<td>10.222</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s81/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>dot/n124_s123/I3</td>
</tr>
<tr>
<td>11.293</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C28[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s123/F</td>
</tr>
<tr>
<td>11.612</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td>dot/n124_s99/I3</td>
</tr>
<tr>
<td>12.221</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s99/F</td>
</tr>
<tr>
<td>12.234</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][B]</td>
<td>dot/n124_s126/I0</td>
</tr>
<tr>
<td>12.828</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s126/F</td>
</tr>
<tr>
<td>13.144</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>dot/n124_s127/I1</td>
</tr>
<tr>
<td>13.607</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s127/F</td>
</tr>
<tr>
<td>13.922</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[3][B]</td>
<td>dot/n124_s57/I1</td>
</tr>
<tr>
<td>14.531</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R7C28[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s57/F</td>
</tr>
<tr>
<td>15.405</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td>dot/n124_s96/I0</td>
</tr>
<tr>
<td>15.868</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s96/F</td>
</tr>
<tr>
<td>16.178</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>dot/n124_s76/I0</td>
</tr>
<tr>
<td>16.787</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s76/F</td>
</tr>
<tr>
<td>17.387</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>dot/n124_s59/I0</td>
</tr>
<tr>
<td>17.851</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s59/F</td>
</tr>
<tr>
<td>18.823</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>dot/n124_s85/I0</td>
</tr>
<tr>
<td>19.287</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s85/F</td>
</tr>
<tr>
<td>19.902</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>dot/n37_s80/I1</td>
</tr>
<tr>
<td>20.365</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s80/F</td>
</tr>
<tr>
<td>20.676</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td>dot/n37_s58/I2</td>
</tr>
<tr>
<td>21.139</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C29[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s58/F</td>
</tr>
<tr>
<td>21.451</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>dot/n37_s35/I1</td>
</tr>
<tr>
<td>22.265</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n37_s35/F</td>
</tr>
<tr>
<td>23.228</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>dot/n37_s38/I0</td>
</tr>
<tr>
<td>23.837</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">dot/n37_s38/F</td>
</tr>
<tr>
<td>24.462</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][A]</td>
<td>dot/n124_s40/I2</td>
</tr>
<tr>
<td>25.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C31[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s40/F</td>
</tr>
<tr>
<td>26.278</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>dot/n124_s27/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n124_s27/F</td>
</tr>
<tr>
<td>27.651</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>dot/n124_s19/I1</td>
</tr>
<tr>
<td>28.115</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s19/F</td>
</tr>
<tr>
<td>28.759</td>
<td>0.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>dot/n37_s23/I1</td>
</tr>
<tr>
<td>29.223</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s23/F</td>
</tr>
<tr>
<td>29.593</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>dot/n124_s22/I2</td>
</tr>
<tr>
<td>30.407</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s22/F</td>
</tr>
<tr>
<td>31.032</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>dot/n37_s90/I2</td>
</tr>
<tr>
<td>31.819</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s90/F</td>
</tr>
<tr>
<td>32.129</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>dot/n37_s12/I1</td>
</tr>
<tr>
<td>32.889</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n37_s12/F</td>
</tr>
<tr>
<td>33.200</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>dot/n37_s6/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">dot/n37_s6/F</td>
</tr>
<tr>
<td>34.272</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>dot/n39_s4/I0</td>
</tr>
<tr>
<td>35.086</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">dot/n39_s4/F</td>
</tr>
<tr>
<td>35.967</td>
<td>0.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>dot/n52_s2/I0</td>
</tr>
<tr>
<td>36.753</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R13C29[1][A]</td>
<td style=" background: #97FFFF;">dot/n52_s2/F</td>
</tr>
<tr>
<td>37.340</td>
<td>0.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">dot/store_col_pos_with_row6_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_dis</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>R6C11[2][A]</td>
<td>i4/clkOut_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>dot/store_col_pos_with_row6_0_s0/CLK</td>
</tr>
<tr>
<td>21.003</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dot/store_col_pos_with_row6_0_s0</td>
</tr>
<tr>
<td>20.971</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>dot/store_col_pos_with_row6_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>30</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.042, 52.687%; route: 15.862, 46.322%; tC2Q: 0.340, 0.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>ser/set_p_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dot/store_col_pos_with_row6_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_dis:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>ser/set_p_7_s2/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R7C19[0][B]</td>
<td style=" font-weight:bold;">ser/set_p_7_s2/Q</td>
</tr>
<tr>
<td>4.301</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>ser/n301_s15/I1</td>
</tr>
<tr>
<td>5.115</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C23[0][B]</td>
<td style=" background: #97FFFF;">ser/n301_s15/F</td>
</tr>
<tr>
<td>5.131</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[2][A]</td>
<td>ser/n301_s11/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C23[2][A]</td>
<td style=" background: #97FFFF;">ser/n301_s11/F</td>
</tr>
<tr>
<td>5.970</td>
<td>0.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[1][B]</td>
<td>ser/n301_s4/I1</td>
</tr>
<tr>
<td>6.579</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C23[1][B]</td>
<td style=" background: #97FFFF;">ser/n301_s4/F</td>
</tr>
<tr>
<td>7.196</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][A]</td>
<td>dot/n124_s118/I1</td>
</tr>
<tr>
<td>7.659</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C24[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s118/F</td>
</tr>
<tr>
<td>8.627</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>dot/n124_s101/I0</td>
</tr>
<tr>
<td>9.091</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s101/F</td>
</tr>
<tr>
<td>9.457</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>dot/n124_s81/I2</td>
</tr>
<tr>
<td>10.222</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s81/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>dot/n124_s123/I3</td>
</tr>
<tr>
<td>11.293</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C28[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s123/F</td>
</tr>
<tr>
<td>11.612</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td>dot/n124_s99/I3</td>
</tr>
<tr>
<td>12.221</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s99/F</td>
</tr>
<tr>
<td>12.234</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][B]</td>
<td>dot/n124_s126/I0</td>
</tr>
<tr>
<td>12.828</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s126/F</td>
</tr>
<tr>
<td>13.144</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>dot/n124_s127/I1</td>
</tr>
<tr>
<td>13.607</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s127/F</td>
</tr>
<tr>
<td>13.922</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[3][B]</td>
<td>dot/n124_s57/I1</td>
</tr>
<tr>
<td>14.531</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R7C28[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s57/F</td>
</tr>
<tr>
<td>15.405</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td>dot/n124_s96/I0</td>
</tr>
<tr>
<td>15.868</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s96/F</td>
</tr>
<tr>
<td>16.178</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>dot/n124_s76/I0</td>
</tr>
<tr>
<td>16.787</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">dot/n124_s76/F</td>
</tr>
<tr>
<td>17.387</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>dot/n124_s59/I0</td>
</tr>
<tr>
<td>17.851</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">dot/n124_s59/F</td>
</tr>
<tr>
<td>18.823</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>dot/n124_s85/I0</td>
</tr>
<tr>
<td>19.287</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s85/F</td>
</tr>
<tr>
<td>19.902</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>dot/n37_s80/I1</td>
</tr>
<tr>
<td>20.365</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s80/F</td>
</tr>
<tr>
<td>20.676</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td>dot/n37_s58/I2</td>
</tr>
<tr>
<td>21.139</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C29[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s58/F</td>
</tr>
<tr>
<td>21.451</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>dot/n37_s35/I1</td>
</tr>
<tr>
<td>22.265</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">dot/n37_s35/F</td>
</tr>
<tr>
<td>23.228</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>dot/n37_s38/I0</td>
</tr>
<tr>
<td>23.837</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">dot/n37_s38/F</td>
</tr>
<tr>
<td>24.462</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][A]</td>
<td>dot/n124_s40/I2</td>
</tr>
<tr>
<td>25.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C31[2][A]</td>
<td style=" background: #97FFFF;">dot/n124_s40/F</td>
</tr>
<tr>
<td>26.278</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>dot/n124_s27/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n124_s27/F</td>
</tr>
<tr>
<td>27.651</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>dot/n124_s19/I1</td>
</tr>
<tr>
<td>28.115</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n124_s19/F</td>
</tr>
<tr>
<td>28.759</td>
<td>0.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>dot/n37_s23/I1</td>
</tr>
<tr>
<td>29.223</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">dot/n37_s23/F</td>
</tr>
<tr>
<td>29.593</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>dot/n124_s22/I2</td>
</tr>
<tr>
<td>30.407</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">dot/n124_s22/F</td>
</tr>
<tr>
<td>31.032</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>dot/n37_s90/I2</td>
</tr>
<tr>
<td>31.819</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" background: #97FFFF;">dot/n37_s90/F</td>
</tr>
<tr>
<td>32.129</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>dot/n37_s12/I1</td>
</tr>
<tr>
<td>32.889</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">dot/n37_s12/F</td>
</tr>
<tr>
<td>33.200</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>dot/n37_s6/I0</td>
</tr>
<tr>
<td>33.960</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">dot/n37_s6/F</td>
</tr>
<tr>
<td>34.272</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>dot/n39_s4/I0</td>
</tr>
<tr>
<td>35.086</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">dot/n39_s4/F</td>
</tr>
<tr>
<td>35.967</td>
<td>0.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>dot/n52_s2/I0</td>
</tr>
<tr>
<td>36.753</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R13C29[1][A]</td>
<td style=" background: #97FFFF;">dot/n52_s2/F</td>
</tr>
<tr>
<td>37.338</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" font-weight:bold;">dot/store_col_pos_with_row6_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_dis</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>R6C11[2][A]</td>
<td>i4/clkOut_s0/Q</td>
</tr>
<tr>
<td>21.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>dot/store_col_pos_with_row6_1_s0/CLK</td>
</tr>
<tr>
<td>21.003</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dot/store_col_pos_with_row6_1_s0</td>
</tr>
<tr>
<td>20.971</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>dot/store_col_pos_with_row6_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>30</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.042, 52.691%; route: 15.859, 46.317%; tC2Q: 0.340, 0.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_t/b_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_t/b_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n98_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R16C22[1][A]</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>1.228</td>
<td>1.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" font-weight:bold;">count_t/b_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>count_t/b_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>count_t/b_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>count_t/b_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.228, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/toggle_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/toggle_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[0][A]</td>
<td>i4/toggle_s1/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C11[0][A]</td>
<td style=" font-weight:bold;">i4/toggle_s1/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[0][A]</td>
<td>i4/n71_s2/I0</td>
</tr>
<tr>
<td>2.632</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C11[0][A]</td>
<td style=" background: #97FFFF;">i4/n71_s2/F</td>
</tr>
<tr>
<td>2.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[0][A]</td>
<td style=" font-weight:bold;">i4/toggle_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[0][A]</td>
<td>i4/toggle_s1/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C11[0][A]</td>
<td>i4/toggle_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[1][A]</td>
<td>i4/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C11[1][A]</td>
<td style=" font-weight:bold;">i4/cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[1][A]</td>
<td>i4/n44_s2/I0</td>
</tr>
<tr>
<td>2.632</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C11[1][A]</td>
<td style=" background: #97FFFF;">i4/n44_s2/F</td>
</tr>
<tr>
<td>2.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[1][A]</td>
<td style=" font-weight:bold;">i4/cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[1][A]</td>
<td>i4/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C11[1][A]</td>
<td>i4/cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>sp/toggle_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sp/toggle_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>sp/toggle_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">sp/toggle_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>sp/n129_s0/I0</td>
</tr>
<tr>
<td>2.632</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" background: #97FFFF;">sp/n129_s0/F</td>
</tr>
<tr>
<td>2.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">sp/toggle_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>sp/toggle_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>sp/toggle_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>ser/loop_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ser/loop_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[1][A]</td>
<td>ser/loop_0_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C24[1][A]</td>
<td style=" font-weight:bold;">ser/loop_0_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[1][A]</td>
<td>ser/n78_s2/I0</td>
</tr>
<tr>
<td>2.632</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C24[1][A]</td>
<td style=" background: #97FFFF;">ser/n78_s2/F</td>
</tr>
<tr>
<td>2.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[1][A]</td>
<td style=" font-weight:bold;">ser/loop_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[1][A]</td>
<td>ser/loop_0_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C24[1][A]</td>
<td>ser/loop_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[1][A]</td>
<td>cv/cnt2_18_s1/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R6C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_18_s1/Q</td>
</tr>
<tr>
<td>12.696</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[1][A]</td>
<td>cv/n68_s1/I3</td>
</tr>
<tr>
<td>12.972</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C31[1][A]</td>
<td style=" background: #97FFFF;">cv/n68_s1/F</td>
</tr>
<tr>
<td>12.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[1][A]</td>
<td>cv/cnt2_18_s1/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C31[1][A]</td>
<td>cv/cnt2_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/cnt2_21_s1/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R6C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_21_s1/Q</td>
</tr>
<tr>
<td>12.696</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/n65_s1/I3</td>
</tr>
<tr>
<td>12.972</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td style=" background: #97FFFF;">cv/n65_s1/F</td>
</tr>
<tr>
<td>12.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/cnt2_21_s1/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/cnt2_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/tk_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/tk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cv/tk_s0/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R7C30[1][A]</td>
<td style=" font-weight:bold;">cv/tk_s0/Q</td>
</tr>
<tr>
<td>12.696</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cv/n115_s0/I3</td>
</tr>
<tr>
<td>12.972</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cv/n115_s0/F</td>
</tr>
<tr>
<td>12.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" font-weight:bold;">cv/tk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cv/tk_s0/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cv/tk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C27[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R6C27[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/Q</td>
</tr>
<tr>
<td>12.697</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[0][A]</td>
<td>cv/n86_s2/I0</td>
</tr>
<tr>
<td>12.973</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C27[0][A]</td>
<td style=" background: #97FFFF;">cv/n86_s2/F</td>
</tr>
<tr>
<td>12.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C27[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C27[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C27[0][A]</td>
<td>cv/cnt2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td>cv/cnt2_5_s1/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R6C28[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_5_s1/Q</td>
</tr>
<tr>
<td>12.697</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td>cv/n81_s1/I3</td>
</tr>
<tr>
<td>12.973</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td style=" background: #97FFFF;">cv/n81_s1/F</td>
</tr>
<tr>
<td>12.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td>cv/cnt2_5_s1/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C28[0][A]</td>
<td>cv/cnt2_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C27[1][A]</td>
<td>cv/cnt2_8_s1/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R6C27[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_8_s1/Q</td>
</tr>
<tr>
<td>12.697</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[1][A]</td>
<td>cv/n78_s1/I3</td>
</tr>
<tr>
<td>12.973</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C27[1][A]</td>
<td style=" background: #97FFFF;">cv/n78_s1/F</td>
</tr>
<tr>
<td>12.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C27[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C27[1][A]</td>
<td>cv/cnt2_8_s1/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C27[1][A]</td>
<td>cv/cnt2_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[1][A]</td>
<td>cv/cnt2_9_s1/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R5C30[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_9_s1/Q</td>
</tr>
<tr>
<td>12.697</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C30[1][A]</td>
<td>cv/n77_s1/I1</td>
</tr>
<tr>
<td>12.973</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C30[1][A]</td>
<td style=" background: #97FFFF;">cv/n77_s1/F</td>
</tr>
<tr>
<td>12.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[1][A]</td>
<td>cv/cnt2_9_s1/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C30[1][A]</td>
<td>cv/cnt2_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[1][A]</td>
<td>cv/cnt2_10_s1/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R5C29[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_10_s1/Q</td>
</tr>
<tr>
<td>12.697</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[1][A]</td>
<td>cv/n76_s1/I3</td>
</tr>
<tr>
<td>12.973</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C29[1][A]</td>
<td style=" background: #97FFFF;">cv/n76_s1/F</td>
</tr>
<tr>
<td>12.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[1][A]</td>
<td>cv/cnt2_10_s1/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C29[1][A]</td>
<td>cv/cnt2_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_16_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>cv/cnt2_16_s1/CLK</td>
</tr>
<tr>
<td>12.694</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R5C29[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_16_s1/Q</td>
</tr>
<tr>
<td>12.697</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>cv/n70_s1/I3</td>
</tr>
<tr>
<td>12.973</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">cv/n70_s1/F</td>
</tr>
<tr>
<td>12.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>cv/cnt2_16_s1/CLK</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>cv/cnt2_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>sp/stop_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sp/stop_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>sp/stop_0_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">sp/stop_0_s0/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>sp/n97_s2/I0</td>
</tr>
<tr>
<td>2.633</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" background: #97FFFF;">sp/n97_s2/F</td>
</tr>
<tr>
<td>2.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">sp/stop_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>sp/stop_0_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>sp/stop_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>ser/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ser/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>ser/counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">ser/counter_0_s0/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>ser/n27_s2/I0</td>
</tr>
<tr>
<td>2.633</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">ser/n27_s2/F</td>
</tr>
<tr>
<td>2.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">ser/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>ser/counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>ser/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_t/count_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_t/count_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>count_t/count_3_s3/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C19[0][A]</td>
<td style=" font-weight:bold;">count_t/count_3_s3/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>count_t/n94_s4/I2</td>
</tr>
<tr>
<td>2.633</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">count_t/n94_s4/F</td>
</tr>
<tr>
<td>2.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" font-weight:bold;">count_t/count_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>count_t/count_3_s3/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>count_t/count_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_t/count_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_t/count_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>count_t/count_10_s3/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">count_t/count_10_s3/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>count_t/n87_s4/I2</td>
</tr>
<tr>
<td>2.633</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">count_t/n87_s4/F</td>
</tr>
<tr>
<td>2.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">count_t/count_10_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>count_t/count_10_s3/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>count_t/count_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_t/count_12_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_t/count_12_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>count_t/count_12_s3/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">count_t/count_12_s3/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>count_t/n85_s4/I2</td>
</tr>
<tr>
<td>2.633</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">count_t/n85_s4/F</td>
</tr>
<tr>
<td>2.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">count_t/count_12_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>count_t/count_12_s3/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>count_t/count_12_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_t/count_15_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_t/count_15_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>count_t/count_15_s3/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">count_t/count_15_s3/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>count_t/n82_s4/I2</td>
</tr>
<tr>
<td>2.633</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" background: #97FFFF;">count_t/n82_s4/F</td>
</tr>
<tr>
<td>2.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">count_t/count_15_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>count_t/count_15_s3/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>count_t/count_15_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>dot/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dot/cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_dis:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_dis:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_dis</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>R6C11[2][A]</td>
<td>i4/clkOut_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>dot/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">dot/cnt_0_s0/Q</td>
</tr>
<tr>
<td>0.987</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>dot/n157_s2/I0</td>
</tr>
<tr>
<td>1.262</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">dot/n157_s2/F</td>
</tr>
<tr>
<td>1.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">dot/cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_dis</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>R6C11[2][A]</td>
<td>i4/clkOut_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>dot/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.737</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>dot/cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>dot/cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dot/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_dis:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_dis:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_dis</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>R6C11[2][A]</td>
<td>i4/clkOut_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>dot/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.984</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R8C26[1][A]</td>
<td style=" font-weight:bold;">dot/cnt_2_s0/Q</td>
</tr>
<tr>
<td>0.987</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>dot/n155_s0/I2</td>
</tr>
<tr>
<td>1.262</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td style=" background: #97FFFF;">dot/n155_s0/F</td>
</tr>
<tr>
<td>1.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td style=" font-weight:bold;">dot/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_dis</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>R6C11[2][A]</td>
<td>i4/clkOut_s0/Q</td>
</tr>
<tr>
<td>0.737</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>dot/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.737</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>dot/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.737, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_t/count_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_t/count_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>count_t/count_1_s3/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C22[0][A]</td>
<td style=" font-weight:bold;">count_t/count_1_s3/Q</td>
</tr>
<tr>
<td>2.359</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>count_t/n96_s3/I2</td>
</tr>
<tr>
<td>2.634</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">count_t/n96_s3/F</td>
</tr>
<tr>
<td>2.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" font-weight:bold;">count_t/count_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>count_t/count_1_s3/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>count_t/count_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_t/count_7_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_t/count_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>count_t/count_7_s3/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">count_t/count_7_s3/Q</td>
</tr>
<tr>
<td>2.359</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>count_t/n90_s4/I2</td>
</tr>
<tr>
<td>2.634</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">count_t/n90_s4/F</td>
</tr>
<tr>
<td>2.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">count_t/count_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>count_t/count_7_s3/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>count_t/count_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_t/count_13_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_t/count_13_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>count_t/count_13_s3/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">count_t/count_13_s3/Q</td>
</tr>
<tr>
<td>2.359</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>count_t/n84_s4/I2</td>
</tr>
<tr>
<td>2.634</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">count_t/n84_s4/F</td>
</tr>
<tr>
<td>2.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">count_t/count_13_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>count_t/count_13_s3/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>count_t/count_13_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_t/b_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>count_t/b_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>count_t/b_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_t/count_14_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>count_t/count_14_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>count_t/count_14_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_t/count_17_s5</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>count_t/count_17_s5/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>count_t/count_17_s5/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_t/count_6_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>count_t/count_6_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>count_t/count_6_s3/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ser/counter_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>ser/counter_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>ser/counter_9_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ser/loop_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>ser/loop_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>ser/loop_4_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sp/stop_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>sp/stop_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>sp/stop_8_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sp/stop_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>sp/stop_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>sp/stop_9_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ser/loop_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>ser/loop_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>ser/loop_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sp/stop_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>sp/stop_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>sp/stop_10_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>200</td>
<td>clk_d</td>
<td>-34.699</td>
<td>1.280</td>
</tr>
<tr>
<td>60</td>
<td>clk_dis</td>
<td>13.320</td>
<td>1.393</td>
</tr>
<tr>
<td>44</td>
<td>n19_3</td>
<td>-33.931</td>
<td>1.958</td>
</tr>
<tr>
<td>37</td>
<td>b_7</td>
<td>11.690</td>
<td>1.026</td>
</tr>
<tr>
<td>31</td>
<td>n99_4</td>
<td>10.978</td>
<td>1.467</td>
</tr>
<tr>
<td>29</td>
<td>n134_4</td>
<td>12.601</td>
<td>1.113</td>
</tr>
<tr>
<td>27</td>
<td>n16_3</td>
<td>15.456</td>
<td>0.863</td>
</tr>
<tr>
<td>26</td>
<td>n124_24</td>
<td>-19.441</td>
<td>1.388</td>
</tr>
<tr>
<td>25</td>
<td>n114_80</td>
<td>-34.699</td>
<td>1.353</td>
</tr>
<tr>
<td>24</td>
<td>toggle</td>
<td>15.105</td>
<td>0.644</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C28</td>
<td>91.67%</td>
</tr>
<tr>
<td>R7C27</td>
<td>86.11%</td>
</tr>
<tr>
<td>R6C15</td>
<td>84.72%</td>
</tr>
<tr>
<td>R6C14</td>
<td>81.94%</td>
</tr>
<tr>
<td>R12C25</td>
<td>80.56%</td>
</tr>
<tr>
<td>R6C13</td>
<td>79.17%</td>
</tr>
<tr>
<td>R12C24</td>
<td>79.17%</td>
</tr>
<tr>
<td>R6C27</td>
<td>79.17%</td>
</tr>
<tr>
<td>R7C25</td>
<td>79.17%</td>
</tr>
<tr>
<td>R5C12</td>
<td>77.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
