{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1762787826857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1762787826858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 10 22:17:06 2025 " "Processing started: Mon Nov 10 22:17:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1762787826858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1762787826858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AXI_PROJECT -c AXI_PROJECT " "Command: quartus_map --read_settings_files=on --write_settings_files=off AXI_PROJECT -c AXI_PROJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1762787826858 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1762787830498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_state.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_state " "Found entity 1: serv_state" {  } { { "../../src/cores/serv/rtl/serv_state.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_state.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_immdec.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_immdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_immdec " "Found entity 1: serv_immdec" {  } { { "../../src/cores/serv/rtl/serv_immdec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_immdec.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_compdec.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_compdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_compdec " "Found entity 1: serv_compdec" {  } { { "../../src/cores/serv/rtl/serv_compdec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_compdec.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_decode " "Found entity 1: serv_decode" {  } { { "../../src/cores/serv/rtl/serv_decode.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_decode.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_alu " "Found entity 1: serv_alu" {  } { { "../../src/cores/serv/rtl/serv_alu.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_alu.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_ctrl " "Found entity 1: serv_ctrl" {  } { { "../../src/cores/serv/rtl/serv_ctrl.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_ctrl.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_csr " "Found entity 1: serv_csr" {  } { { "../../src/cores/serv/rtl/serv_csr.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_csr.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_bufreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_bufreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_bufreg " "Found entity 1: serv_bufreg" {  } { { "../../src/cores/serv/rtl/serv_bufreg.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_bufreg.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_bufreg2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_bufreg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_bufreg2 " "Found entity 1: serv_bufreg2" {  } { { "../../src/cores/serv/rtl/serv_bufreg2.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_bufreg2.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_aligner.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_aligner.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_aligner " "Found entity 1: serv_aligner" {  } { { "../../src/cores/serv/rtl/serv_aligner.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_aligner.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_mem_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_mem_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_mem_if " "Found entity 1: serv_mem_if" {  } { { "../../src/cores/serv/rtl/serv_mem_if.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_mem_if.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_rf_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_rf_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_if " "Found entity 1: serv_rf_if" {  } { { "../../src/cores/serv/rtl/serv_rf_if.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_rf_if.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_rf_ram_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_rf_ram_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_ram_if " "Found entity 1: serv_rf_ram_if" {  } { { "../../src/cores/serv/rtl/serv_rf_ram_if.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_rf_ram_if.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_rf_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_rf_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_ram " "Found entity 1: serv_rf_ram" {  } { { "../../src/cores/serv/rtl/serv_rf_ram.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_rf_ram.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_rf_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_rf_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_top " "Found entity 1: serv_rf_top" {  } { { "../../src/cores/serv/rtl/serv_rf_top.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_rf_top.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/cores/serv/rtl/serv_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_top " "Found entity 1: serv_top" {  } { { "../../src/cores/serv/rtl/serv_top.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_top.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/wrapper/wb2axi_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/wrapper/wb2axi_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb2axi_read " "Found entity 1: wb2axi_read" {  } { { "../../src/wrapper/wb2axi_read.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/wb2axi_read.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/wrapper/wb2axi_write.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/wrapper/wb2axi_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb2axi_write " "Found entity 1: wb2axi_write" {  } { { "../../src/wrapper/wb2axi_write.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/wb2axi_write.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/wrapper/serv_axi_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/wrapper/serv_axi_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_axi_wrapper " "Found entity 1: serv_axi_wrapper" {  } { { "../../src/wrapper/serv_axi_wrapper.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_wrapper.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/utils/faling_edge_detc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/utils/faling_edge_detc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Faling_Edge_Detc " "Found entity 1: Faling_Edge_Detc" {  } { { "../../src/axi_interconnect/rtl/utils/Faling_Edge_Detc.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/utils/Faling_Edge_Detc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/utils/raising_edge_det.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/utils/raising_edge_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 Raising_Edge_Det " "Found entity 1: Raising_Edge_Det" {  } { { "../../src/axi_interconnect/rtl/utils/Raising_Edge_Det.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/utils/Raising_Edge_Det.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/handshake/aw_handshake_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/handshake/aw_handshake_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 AW_HandShake_Checker " "Found entity 1: AW_HandShake_Checker" {  } { { "../../src/axi_interconnect/rtl/handshake/AW_HandShake_Checker.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/handshake/AW_HandShake_Checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/handshake/wd_handshake.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/handshake/wd_handshake.v" { { "Info" "ISGN_ENTITY_NAME" "1 WD_HandShake " "Found entity 1: WD_HandShake" {  } { { "../../src/axi_interconnect/rtl/handshake/WD_HandShake.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/handshake/WD_HandShake.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/handshake/wr_handshake.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/handshake/wr_handshake.v" { { "Info" "ISGN_ENTITY_NAME" "1 WR_HandShake " "Found entity 1: WR_HandShake" {  } { { "../../src/axi_interconnect/rtl/handshake/WR_HandShake.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/handshake/WR_HandShake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/aw_mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/aw_mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 AW_MUX_2_1 " "Found entity 1: AW_MUX_2_1" {  } { { "../../src/axi_interconnect/rtl/datapath/mux/AW_MUX_2_1.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/AW_MUX_2_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/bready_mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/bready_mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 BReady_MUX_2_1 " "Found entity 1: BReady_MUX_2_1" {  } { { "../../src/axi_interconnect/rtl/datapath/mux/BReady_MUX_2_1.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/BReady_MUX_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2x1 " "Found entity 1: Mux_2x1" {  } { { "../../src/axi_interconnect/rtl/datapath/mux/Mux_2x1.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/Mux_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/mux_2x1_en.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/mux_2x1_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2x1_en " "Found entity 1: Mux_2x1_en" {  } { { "../../src/axi_interconnect/rtl/datapath/mux/Mux_2x1_en.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/Mux_2x1_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/mux_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4x1 " "Found entity 1: Mux_4x1" {  } { { "../../src/axi_interconnect/rtl/datapath/mux/Mux_4x1.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/Mux_4x1.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/wd_mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/wd_mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 WD_MUX_2_1 " "Found entity 1: WD_MUX_2_1" {  } { { "../../src/axi_interconnect/rtl/datapath/mux/WD_MUX_2_1.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/mux/WD_MUX_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/demux/demux_1x2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/demux/demux_1x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux_1x2 " "Found entity 1: Demux_1x2" {  } { { "../../src/axi_interconnect/rtl/datapath/demux/Demux_1x2.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/demux/Demux_1x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/demux/demux_1x2_en.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/demux/demux_1x2_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux_1x2_en " "Found entity 1: Demux_1x2_en" {  } { { "../../src/axi_interconnect/rtl/datapath/demux/Demux_1x2_en.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/demux/Demux_1x2_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/demux/demux_1x4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/demux/demux_1x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux_1x4 " "Found entity 1: Demux_1x4" {  } { { "../../src/axi_interconnect/rtl/datapath/demux/Demux_1x4.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/demux/Demux_1x4.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/demux/demux_1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/demux/demux_1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux_1_2 " "Found entity 1: Demux_1_2" {  } { { "../../src/axi_interconnect/rtl/datapath/demux/Demux_1_2.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/datapath/demux/Demux_1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/buffers/queue.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/buffers/queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 Queue " "Found entity 1: Queue" {  } { { "../../src/axi_interconnect/rtl/buffers/Queue.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/buffers/Queue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/buffers/resp_queue.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/buffers/resp_queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 Resp_Queue " "Found entity 1: Resp_Queue" {  } { { "../../src/axi_interconnect/rtl/buffers/Resp_Queue.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/buffers/Resp_Queue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/qos_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/qos_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qos_Arbiter " "Found entity 1: Qos_Arbiter" {  } { { "../../src/axi_interconnect/rtl/arbitration/Qos_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Qos_Arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/read_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/read_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Read_Arbiter " "Found entity 1: Read_Arbiter" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/write_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/write_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Arbiter " "Found entity 1: Write_Arbiter" {  } { { "../../src/axi_interconnect/rtl/arbitration/Write_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Write_Arbiter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/write_arbiter_rr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/write_arbiter_rr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Arbiter_RR " "Found entity 1: Write_Arbiter_RR" {  } { { "../../src/axi_interconnect/rtl/arbitration/Write_Arbiter_RR.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Write_Arbiter_RR.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/read_addr_channel_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/read_addr_channel_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 Read_Addr_Channel_Dec " "Found entity 1: Read_Addr_Channel_Dec" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/write_addr_channel_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/write_addr_channel_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Addr_Channel_Dec " "Found entity 1: Write_Addr_Channel_Dec" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Write_Addr_Channel_Dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/write_resp_channel_arb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/write_resp_channel_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Resp_Channel_Arb " "Found entity 1: Write_Resp_Channel_Arb" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Arb.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Arb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830787 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Write_Resp_Channel_Dec.v(17) " "Verilog HDL syntax warning at Write_Resp_Channel_Dec.v(17): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v" 17 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762787830791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/write_resp_channel_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/write_resp_channel_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Resp_Channel_Dec " "Found entity 1: Write_Resp_Channel_Dec" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830793 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "AW_Channel_Controller_Top.v(21) " "Verilog HDL syntax warning at AW_Channel_Controller_Top.v(21): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 21 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762787830798 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "AW_Channel_Controller_Top.v(25) " "Verilog HDL syntax warning at AW_Channel_Controller_Top.v(25): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 25 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762787830798 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "AW_Channel_Controller_Top.v(44) " "Verilog HDL syntax warning at AW_Channel_Controller_Top.v(44): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 44 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762787830798 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "AW_Channel_Controller_Top.v(61) " "Verilog HDL syntax warning at AW_Channel_Controller_Top.v(61): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 61 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762787830798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/aw_channel_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/aw_channel_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 AW_Channel_Controller_Top " "Found entity 1: AW_Channel_Controller_Top" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830800 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "BR_Channel_Controller_Top.v(13) " "Verilog HDL syntax warning at BR_Channel_Controller_Top.v(13): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 13 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762787830804 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "BR_Channel_Controller_Top.v(18) " "Verilog HDL syntax warning at BR_Channel_Controller_Top.v(18): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 18 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762787830804 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "BR_Channel_Controller_Top.v(24) " "Verilog HDL syntax warning at BR_Channel_Controller_Top.v(24): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 24 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762787830805 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "BR_Channel_Controller_Top.v(30) " "Verilog HDL syntax warning at BR_Channel_Controller_Top.v(30): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 30 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762787830805 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "BR_Channel_Controller_Top.v(37) " "Verilog HDL syntax warning at BR_Channel_Controller_Top.v(37): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 37 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762787830805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/br_channel_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/br_channel_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 BR_Channel_Controller_Top " "Found entity 1: BR_Channel_Controller_Top" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830807 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "WD_Channel_Controller_Top.v(21) " "Verilog HDL syntax warning at WD_Channel_Controller_Top.v(21): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 21 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762787830810 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "WD_Channel_Controller_Top.v(26) " "Verilog HDL syntax warning at WD_Channel_Controller_Top.v(26): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 26 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762787830811 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "WD_Channel_Controller_Top.v(35) " "Verilog HDL syntax warning at WD_Channel_Controller_Top.v(35): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 35 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762787830811 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "WD_Channel_Controller_Top.v(44) " "Verilog HDL syntax warning at WD_Channel_Controller_Top.v(44): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 44 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762787830811 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "WD_Channel_Controller_Top.v(53) " "Verilog HDL syntax warning at WD_Channel_Controller_Top.v(53): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 53 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762787830811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/wd_channel_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/wd_channel_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 WD_Channel_Controller_Top " "Found entity 1: WD_Channel_Controller_Top" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/read/ar_channel_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/read/ar_channel_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 AR_Channel_Controller_Top " "Found entity 1: AR_Channel_Controller_Top" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/read/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/read/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/Controller.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/read/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/core/axi_interconnect.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/core/axi_interconnect.v" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_Interconnect " "Found entity 1: AXI_Interconnect" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/core/AXI_Interconnect.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/core/axi_interconnect_2s_rdonly.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/core/axi_interconnect_2s_rdonly.v" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_Interconnect_2S_RDONLY " "Found entity 1: AXI_Interconnect_2S_RDONLY" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_2S_RDONLY.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/core/AXI_Interconnect_2S_RDONLY.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/core/axi_interconnect_full.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/axi_interconnect/rtl/core/axi_interconnect_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_Interconnect_Full " "Found entity 1: AXI_Interconnect_Full" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/wrapper/serv_axi_system.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/wrapper/serv_axi_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_axi_system " "Found entity 1: serv_axi_system" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RD_ADDR rd_addr axi_rom_slave.v(46) " "Verilog HDL Declaration information at axi_rom_slave.v(46): object \"RD_ADDR\" differs only in case from object \"rd_addr\" in the same scope" {  } { { "../../src/wrapper/axi_rom_slave.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/axi_rom_slave.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1762787830850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/wrapper/axi_rom_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/wrapper/axi_rom_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_rom_slave " "Found entity 1: axi_rom_slave" {  } { { "../../src/wrapper/axi_rom_slave.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/axi_rom_slave.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830851 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WR_ADDR wr_addr axi_memory_slave.v(74) " "Verilog HDL Declaration information at axi_memory_slave.v(74): object \"WR_ADDR\" differs only in case from object \"wr_addr\" in the same scope" {  } { { "../../src/wrapper/axi_memory_slave.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/axi_memory_slave.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1762787830854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RD_ADDR rd_addr axi_memory_slave.v(87) " "Verilog HDL Declaration information at axi_memory_slave.v(87): object \"RD_ADDR\" differs only in case from object \"rd_addr\" in the same scope" {  } { { "../../src/wrapper/axi_memory_slave.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/axi_memory_slave.v" 87 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1762787830855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nguyen ha hai/axi4-system-suite/src/wrapper/axi_memory_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nguyen ha hai/axi4-system-suite/src/wrapper/axi_memory_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_memory_slave " "Found entity 1: axi_memory_slave" {  } { { "../../src/wrapper/axi_memory_slave.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/axi_memory_slave.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787830856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787830856 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "serv_axi_system " "Elaborating entity \"serv_axi_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1762787830982 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M01_AXI_awid\[3..1\] serv_axi_system.v(107) " "Output port \"M01_AXI_awid\[3..1\]\" at serv_axi_system.v(107) has no driver" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1762787830997 "|serv_axi_system"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_axi_wrapper serv_axi_wrapper:u_serv_wrapper " "Elaborating entity \"serv_axi_wrapper\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\"" {  } { { "../../src/wrapper/serv_axi_system.v" "u_serv_wrapper" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_top serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core " "Elaborating entity \"serv_rf_top\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\"" {  } { { "../../src/wrapper/serv_axi_wrapper.v" "u_serv_core" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_wrapper.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_ram_if serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_rf_ram_if:rf_ram_if " "Elaborating entity \"serv_rf_ram_if\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_rf_ram_if:rf_ram_if\"" {  } { { "../../src/cores/serv/rtl/serv_rf_top.v" "rf_ram_if" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_rf_top.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831057 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 serv_rf_ram_if.v(100) " "Verilog HDL assignment warning at serv_rf_ram_if.v(100): truncated value with size 32 to match size of target (5)" {  } { { "../../src/cores/serv/rtl/serv_rf_ram_if.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_rf_ram_if.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762787831059 "|serv_axi_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_ram serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_rf_ram:rf_ram " "Elaborating entity \"serv_rf_ram\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_rf_ram:rf_ram\"" {  } { { "../../src/cores/serv/rtl/serv_rf_top.v" "rf_ram" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_rf_top.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_top serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu " "Elaborating entity \"serv_top\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\"" {  } { { "../../src/cores/serv/rtl/serv_rf_top.v" "cpu" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_rf_top.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_state serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_state:state " "Elaborating entity \"serv_state\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_state:state\"" {  } { { "../../src/cores/serv/rtl/serv_top.v" "state" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_top.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_decode serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_decode:decode " "Elaborating entity \"serv_decode\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_decode:decode\"" {  } { { "../../src/cores/serv/rtl/serv_top.v" "decode" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_top.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_immdec serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_immdec:immdec " "Elaborating entity \"serv_immdec\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_immdec:immdec\"" {  } { { "../../src/cores/serv/rtl/serv_top.v" "immdec" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_top.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_bufreg serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_bufreg:bufreg " "Elaborating entity \"serv_bufreg\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_bufreg:bufreg\"" {  } { { "../../src/cores/serv/rtl/serv_top.v" "bufreg" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_top.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_bufreg2 serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_bufreg2:bufreg2 " "Elaborating entity \"serv_bufreg2\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_bufreg2:bufreg2\"" {  } { { "../../src/cores/serv/rtl/serv_top.v" "bufreg2" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_top.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_ctrl serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_ctrl:ctrl " "Elaborating entity \"serv_ctrl\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_ctrl:ctrl\"" {  } { { "../../src/cores/serv/rtl/serv_top.v" "ctrl" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_top.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_alu serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_alu:alu " "Elaborating entity \"serv_alu\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_alu:alu\"" {  } { { "../../src/cores/serv/rtl/serv_top.v" "alu" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_top.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_if serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_rf_if:rf_if " "Elaborating entity \"serv_rf_if\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_rf_if:rf_if\"" {  } { { "../../src/cores/serv/rtl/serv_top.v" "rf_if" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_top.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_mem_if serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_mem_if:mem_if " "Elaborating entity \"serv_mem_if\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_mem_if:mem_if\"" {  } { { "../../src/cores/serv/rtl/serv_top.v" "mem_if" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_top.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_csr serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_csr:gen_csr.csr " "Elaborating entity \"serv_csr\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_csr:gen_csr.csr\"" {  } { { "../../src/cores/serv/rtl/serv_top.v" "gen_csr.csr" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/cores/serv/rtl/serv_top.v" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb2axi_read serv_axi_wrapper:u_serv_wrapper\|wb2axi_read:u_wb2axi_inst " "Elaborating entity \"wb2axi_read\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|wb2axi_read:u_wb2axi_inst\"" {  } { { "../../src/wrapper/serv_axi_wrapper.v" "u_wb2axi_inst" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_wrapper.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb2axi_write serv_axi_wrapper:u_serv_wrapper\|wb2axi_write:u_wb2axi_data " "Elaborating entity \"wb2axi_write\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|wb2axi_write:u_wb2axi_data\"" {  } { { "../../src/wrapper/serv_axi_wrapper.v" "u_wb2axi_data" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_wrapper.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831128 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wb2axi_write.v(184) " "Verilog HDL Case Statement information at wb2axi_write.v(184): all case item expressions in this case statement are onehot" {  } { { "../../src/wrapper/wb2axi_write.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/wb2axi_write.v" 184 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1762787831134 "|serv_axi_wrapper|wb2axi_write:u_wb2axi_data"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wb2axi_write.v(261) " "Verilog HDL Case Statement information at wb2axi_write.v(261): all case item expressions in this case statement are onehot" {  } { { "../../src/wrapper/wb2axi_write.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/wb2axi_write.v" 261 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1762787831134 "|serv_axi_wrapper|wb2axi_write:u_wb2axi_data"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wb2axi_write.v(291) " "Verilog HDL Case Statement information at wb2axi_write.v(291): all case item expressions in this case statement are onehot" {  } { { "../../src/wrapper/wb2axi_write.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/wb2axi_write.v" 291 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1762787831134 "|serv_axi_wrapper|wb2axi_write:u_wb2axi_data"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wb2axi_write.v(327) " "Verilog HDL Case Statement information at wb2axi_write.v(327): all case item expressions in this case statement are onehot" {  } { { "../../src/wrapper/wb2axi_write.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/wb2axi_write.v" 327 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1762787831134 "|serv_axi_wrapper|wb2axi_write:u_wb2axi_data"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wb2axi_write.v(392) " "Verilog HDL Case Statement information at wb2axi_write.v(392): all case item expressions in this case statement are onehot" {  } { { "../../src/wrapper/wb2axi_write.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/wb2axi_write.v" 392 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1762787831134 "|serv_axi_wrapper|wb2axi_write:u_wb2axi_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AXI_Interconnect_Full AXI_Interconnect_Full:u_axi_interconnect " "Elaborating entity \"AXI_Interconnect_Full\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\"" {  } { { "../../src/wrapper/serv_axi_system.v" "u_axi_interconnect" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AW_Channel_Controller_Top AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top " "Elaborating entity \"AW_Channel_Controller_Top\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "u_AW_Channel_Controller_Top" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831201 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 AW_Channel_Controller_Top.v(322) " "Verilog HDL assignment warning at AW_Channel_Controller_Top.v(322): truncated value with size 8 to match size of target (4)" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762787831207 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 AW_Channel_Controller_Top.v(323) " "Verilog HDL assignment warning at AW_Channel_Controller_Top.v(323): truncated value with size 8 to match size of target (4)" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762787831207 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qos_Arbiter AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Qos_Arbiter:u_Qos_Arbiter " "Elaborating entity \"Qos_Arbiter\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Qos_Arbiter:u_Qos_Arbiter\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Qos_Arbiter" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Faling_Edge_Detc AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Faling_Edge_Detc:u_Faling_Edge_Detc " "Elaborating entity \"Faling_Edge_Detc\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Faling_Edge_Detc:u_Faling_Edge_Detc\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Faling_Edge_Detc" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Raising_Edge_Det AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Raising_Edge_Det:u_Raising_Edge_Det " "Elaborating entity \"Raising_Edge_Det\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Raising_Edge_Det:u_Raising_Edge_Det\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Raising_Edge_Det" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AW_HandShake_Checker AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|AW_HandShake_Checker:u_Address_Write_HandShake_Checker " "Elaborating entity \"AW_HandShake_Checker\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|AW_HandShake_Checker:u_Address_Write_HandShake_Checker\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Address_Write_HandShake_Checker" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux_1_2 AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Demux_1_2:u_Demux_Address_Write_Ready " "Elaborating entity \"Demux_1_2\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Demux_1_2:u_Demux_Address_Write_Ready\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Demux_Address_Write_Ready" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AW_MUX_2_1 AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|AW_MUX_2_1:u_AW_MUX_2_1 " "Elaborating entity \"AW_MUX_2_1\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|AW_MUX_2_1:u_AW_MUX_2_1\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_AW_MUX_2_1" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Addr_Channel_Dec AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec " "Elaborating entity \"Write_Addr_Channel_Dec\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Write_Addr_Channel_Dec" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831306 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 Write_Addr_Channel_Dec.v(95) " "Verilog HDL assignment warning at Write_Addr_Channel_Dec.v(95): truncated value with size 4 to match size of target (2)" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Write_Addr_Channel_Dec.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762787831308 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 Write_Addr_Channel_Dec.v(141) " "Verilog HDL assignment warning at Write_Addr_Channel_Dec.v(141): truncated value with size 4 to match size of target (2)" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Write_Addr_Channel_Dec.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762787831308 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 Write_Addr_Channel_Dec.v(157) " "Verilog HDL assignment warning at Write_Addr_Channel_Dec.v(157): truncated value with size 4 to match size of target (2)" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Write_Addr_Channel_Dec.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762787831308 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Write_Addr_Channel_Dec.v(177) " "Verilog HDL Case Statement warning at Write_Addr_Channel_Dec.v(177): case item expression never matches the case expression" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Write_Addr_Channel_Dec.v" 177 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1762787831309 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Write_Addr_Channel_Dec.v(196) " "Verilog HDL Case Statement warning at Write_Addr_Channel_Dec.v(196): case item expression never matches the case expression" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Write_Addr_Channel_Dec.v" 196 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1762787831309 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 Write_Addr_Channel_Dec.v(222) " "Verilog HDL assignment warning at Write_Addr_Channel_Dec.v(222): truncated value with size 4 to match size of target (2)" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Write_Addr_Channel_Dec.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762787831309 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WD_Channel_Controller_Top AXI_Interconnect_Full:u_axi_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top " "Elaborating entity \"WD_Channel_Controller_Top\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "u_WD_Channel_Controller_Top" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Queue AXI_Interconnect_Full:u_axi_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|Queue:u_Queue " "Elaborating entity \"Queue\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|Queue:u_Queue\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "u_Queue" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831355 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Queue.v(24) " "Verilog HDL Always Construct warning at Queue.v(24): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/buffers/Queue.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/buffers/Queue.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762787831356 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Queue.v(47) " "Verilog HDL assignment warning at Queue.v(47): truncated value with size 32 to match size of target (2)" {  } { { "../../src/axi_interconnect/rtl/buffers/Queue.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/buffers/Queue.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762787831357 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Queue.v(54) " "Verilog HDL assignment warning at Queue.v(54): truncated value with size 32 to match size of target (2)" {  } { { "../../src/axi_interconnect/rtl/buffers/Queue.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/buffers/Queue.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762787831357 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WD_HandShake AXI_Interconnect_Full:u_axi_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|WD_HandShake:u_WD_HandShake " "Elaborating entity \"WD_HandShake\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|WD_HandShake:u_WD_HandShake\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "u_WD_HandShake" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WD_MUX_2_1 AXI_Interconnect_Full:u_axi_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|WD_MUX_2_1:u_WD_MUX_2_1 " "Elaborating entity \"WD_MUX_2_1\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|WD_MUX_2_1:u_WD_MUX_2_1\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "u_WD_MUX_2_1" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR_Channel_Controller_Top AXI_Interconnect_Full:u_axi_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top " "Elaborating entity \"BR_Channel_Controller_Top\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "u_BR_Channel_Controller_Top" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WR_HandShake AXI_Interconnect_Full:u_axi_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|WR_HandShake:u_WR_HandShake " "Elaborating entity \"WR_HandShake\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|WR_HandShake:u_WR_HandShake\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "u_WR_HandShake" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Resp_Channel_Arb AXI_Interconnect_Full:u_axi_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb " "Elaborating entity \"Write_Resp_Channel_Arb\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "u_Write_Resp_Channel_Arb" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831449 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 Write_Resp_Channel_Arb.v(47) " "Verilog HDL assignment warning at Write_Resp_Channel_Arb.v(47): truncated value with size 4 to match size of target (2)" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Arb.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Arb.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762787831450 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Write_Resp_Channel_Arb.v(52) " "Verilog HDL assignment warning at Write_Resp_Channel_Arb.v(52): truncated value with size 2 to match size of target (1)" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Arb.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Arb.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762787831450 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Write_Resp_Channel_Arb.v(58) " "Verilog HDL assignment warning at Write_Resp_Channel_Arb.v(58): truncated value with size 2 to match size of target (1)" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Arb.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Arb.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762787831450 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Write_Resp_Channel_Arb.v(63) " "Verilog HDL Case Statement warning at Write_Resp_Channel_Arb.v(63): case item expression never matches the case expression" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Arb.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Arb.v" 63 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1762787831450 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Write_Resp_Channel_Arb.v(69) " "Verilog HDL Case Statement warning at Write_Resp_Channel_Arb.v(69): case item expression never matches the case expression" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Arb.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Arb.v" 69 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1762787831450 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Write_Resp_Channel_Arb.v(76) " "Verilog HDL assignment warning at Write_Resp_Channel_Arb.v(76): truncated value with size 2 to match size of target (1)" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Arb.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Arb.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762787831450 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Write_Resp_Channel_Arb.v(97) " "Verilog HDL assignment warning at Write_Resp_Channel_Arb.v(97): truncated value with size 2 to match size of target (1)" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Arb.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Arb.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762787831452 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BReady_MUX_2_1 AXI_Interconnect_Full:u_axi_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|BReady_MUX_2_1:u_BReady_MUX_2_1 " "Elaborating entity \"BReady_MUX_2_1\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|BReady_MUX_2_1:u_BReady_MUX_2_1\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "u_BReady_MUX_2_1" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux_1_2 AXI_Interconnect_Full:u_axi_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Demux_1_2:u_Demux_1_2 " "Elaborating entity \"Demux_1_2\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Demux_1_2:u_Demux_1_2\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "u_Demux_1_2" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Resp_Channel_Dec AXI_Interconnect_Full:u_axi_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec " "Elaborating entity \"Write_Resp_Channel_Dec\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "u_Write_Resp_Channel_Dec" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831493 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Write_Resp_Channel_Dec.v(50) " "Verilog HDL Case Statement warning at Write_Resp_Channel_Dec.v(50): case item expression never matches the case expression" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v" 50 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1762787831494 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Write_Resp_Channel_Dec.v(56) " "Verilog HDL Case Statement warning at Write_Resp_Channel_Dec.v(56): case item expression never matches the case expression" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v" 56 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1762787831494 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AR_Channel_Controller_Top AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top " "Elaborating entity \"AR_Channel_Controller_Top\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "u_AR_Channel_Controller_Top" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Read_Arbiter AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter " "Elaborating entity \"Read_Arbiter\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "u_Read_Arbiter" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:araddr_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:araddr_mux\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "araddr_mux" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arlen_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arlen_mux\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "arlen_mux" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arsize_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arsize_mux\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "arsize_mux" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arburst_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arburst_mux\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "arburst_mux" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arcache_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arcache_mux\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "arcache_mux" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arvalid_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arvalid_mux\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "arvalid_mux" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Read_Addr_Channel_Dec AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec " "Elaborating entity \"Read_Addr_Channel_Dec\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "u_Read_Addr_Channel_Dec" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 Read_Addr_Channel_Dec.v(127) " "Verilog HDL assignment warning at Read_Addr_Channel_Dec.v(127): truncated value with size 4 to match size of target (2)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762787831636 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 Read_Addr_Channel_Dec.v(132) " "Verilog HDL assignment warning at Read_Addr_Channel_Dec.v(132): truncated value with size 4 to match size of target (2)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762787831636 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 Read_Addr_Channel_Dec.v(150) " "Verilog HDL assignment warning at Read_Addr_Channel_Dec.v(150): truncated value with size 4 to match size of target (2)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762787831636 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Read_Addr_Channel_Dec.v(171) " "Verilog HDL Case Statement warning at Read_Addr_Channel_Dec.v(171): case item expression never matches the case expression" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 171 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1762787831637 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Read_Addr_Channel_Dec.v(194) " "Verilog HDL Case Statement warning at Read_Addr_Channel_Dec.v(194): case item expression never matches the case expression" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 194 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1762787831637 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 Read_Addr_Channel_Dec.v(219) " "Verilog HDL assignment warning at Read_Addr_Channel_Dec.v(219): truncated value with size 4 to match size of target (2)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762787831637 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M01_AXI_araddr_ID Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M01_AXI_araddr_ID\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762787831638 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M01_AXI_araddr Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M01_AXI_araddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762787831638 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M01_AXI_arlen Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M01_AXI_arlen\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762787831638 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M01_AXI_arsize Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M01_AXI_arsize\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762787831638 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M01_AXI_arburst Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M01_AXI_arburst\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762787831638 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M01_AXI_arlock Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M01_AXI_arlock\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762787831639 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M01_AXI_arcache Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M01_AXI_arcache\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762787831639 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M01_AXI_arprot Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M01_AXI_arprot\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762787831639 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M01_AXI_arregion Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M01_AXI_arregion\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762787831639 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M01_AXI_arqos Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M01_AXI_arqos\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762787831639 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M00_AXI_araddr_ID Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M00_AXI_araddr_ID\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762787831639 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M00_AXI_araddr Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M00_AXI_araddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762787831639 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M00_AXI_arlen Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M00_AXI_arlen\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762787831640 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M00_AXI_arsize Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M00_AXI_arsize\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762787831640 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M00_AXI_arburst Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M00_AXI_arburst\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762787831640 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M00_AXI_arlock Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M00_AXI_arlock\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762787831640 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M00_AXI_arcache Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M00_AXI_arcache\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762787831640 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M00_AXI_arprot Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M00_AXI_arprot\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762787831640 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M00_AXI_arregion Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M00_AXI_arregion\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762787831640 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M00_AXI_arqos Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M00_AXI_arqos\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762787831641 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M02_AXI_araddr_ID\[0\] Read_Addr_Channel_Dec.v(73) " "Output port \"M02_AXI_araddr_ID\[0\]\" at Read_Addr_Channel_Dec.v(73) has no driver" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1762787831642 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M02_AXI_araddr Read_Addr_Channel_Dec.v(74) " "Output port \"M02_AXI_araddr\" at Read_Addr_Channel_Dec.v(74) has no driver" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1762787831642 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M02_AXI_arlen Read_Addr_Channel_Dec.v(75) " "Output port \"M02_AXI_arlen\" at Read_Addr_Channel_Dec.v(75) has no driver" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1762787831642 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M02_AXI_arsize Read_Addr_Channel_Dec.v(76) " "Output port \"M02_AXI_arsize\" at Read_Addr_Channel_Dec.v(76) has no driver" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1762787831643 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M02_AXI_arburst Read_Addr_Channel_Dec.v(77) " "Output port \"M02_AXI_arburst\" at Read_Addr_Channel_Dec.v(77) has no driver" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1762787831643 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M02_AXI_arlock Read_Addr_Channel_Dec.v(78) " "Output port \"M02_AXI_arlock\" at Read_Addr_Channel_Dec.v(78) has no driver" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1762787831643 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M02_AXI_arcache Read_Addr_Channel_Dec.v(79) " "Output port \"M02_AXI_arcache\" at Read_Addr_Channel_Dec.v(79) has no driver" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1762787831643 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M02_AXI_arprot Read_Addr_Channel_Dec.v(80) " "Output port \"M02_AXI_arprot\" at Read_Addr_Channel_Dec.v(80) has no driver" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1762787831643 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M02_AXI_arregion Read_Addr_Channel_Dec.v(81) " "Output port \"M02_AXI_arregion\" at Read_Addr_Channel_Dec.v(81) has no driver" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1762787831643 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M02_AXI_arqos Read_Addr_Channel_Dec.v(82) " "Output port \"M02_AXI_arqos\" at Read_Addr_Channel_Dec.v(82) has no driver" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1762787831643 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M03_AXI_araddr_ID\[0\] Read_Addr_Channel_Dec.v(87) " "Output port \"M03_AXI_araddr_ID\[0\]\" at Read_Addr_Channel_Dec.v(87) has no driver" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1762787831643 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M03_AXI_araddr Read_Addr_Channel_Dec.v(88) " "Output port \"M03_AXI_araddr\" at Read_Addr_Channel_Dec.v(88) has no driver" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1762787831643 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M03_AXI_arlen Read_Addr_Channel_Dec.v(89) " "Output port \"M03_AXI_arlen\" at Read_Addr_Channel_Dec.v(89) has no driver" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1762787831644 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M03_AXI_arsize Read_Addr_Channel_Dec.v(90) " "Output port \"M03_AXI_arsize\" at Read_Addr_Channel_Dec.v(90) has no driver" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1762787831644 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M03_AXI_arburst Read_Addr_Channel_Dec.v(91) " "Output port \"M03_AXI_arburst\" at Read_Addr_Channel_Dec.v(91) has no driver" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1762787831644 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M03_AXI_arlock Read_Addr_Channel_Dec.v(92) " "Output port \"M03_AXI_arlock\" at Read_Addr_Channel_Dec.v(92) has no driver" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1762787831644 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M03_AXI_arcache Read_Addr_Channel_Dec.v(93) " "Output port \"M03_AXI_arcache\" at Read_Addr_Channel_Dec.v(93) has no driver" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1762787831644 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M03_AXI_arprot Read_Addr_Channel_Dec.v(94) " "Output port \"M03_AXI_arprot\" at Read_Addr_Channel_Dec.v(94) has no driver" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 94 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1762787831644 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M03_AXI_arregion Read_Addr_Channel_Dec.v(95) " "Output port \"M03_AXI_arregion\" at Read_Addr_Channel_Dec.v(95) has no driver" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1762787831644 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M03_AXI_arqos Read_Addr_Channel_Dec.v(96) " "Output port \"M03_AXI_arqos\" at Read_Addr_Channel_Dec.v(96) has no driver" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1762787831645 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arqos\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arqos\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831646 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arqos\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arqos\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831646 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arqos\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arqos\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831646 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arqos\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arqos\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831646 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arregion\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arregion\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831646 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arregion\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arregion\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831647 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arregion\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arregion\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831647 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arregion\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arregion\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831647 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arprot\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arprot\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831647 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arprot\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arprot\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831647 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arprot\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arprot\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831647 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arcache\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arcache\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831647 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arcache\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arcache\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831648 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arcache\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arcache\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831648 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arcache\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arcache\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831648 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arlock\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arlock\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831648 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arlock\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arlock\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831648 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arburst\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arburst\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831648 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arburst\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arburst\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831648 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arsize\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arsize\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831649 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arsize\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arsize\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831649 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arsize\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arsize\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831649 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arlen\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arlen\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831649 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arlen\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arlen\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831649 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arlen\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arlen\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831649 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arlen\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arlen\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831649 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arlen\[4\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arlen\[4\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831650 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arlen\[5\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arlen\[5\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831650 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arlen\[6\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arlen\[6\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831650 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arlen\[7\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arlen\[7\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831650 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831650 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831650 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831650 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831651 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[4\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[4\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831651 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[5\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[5\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831651 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[6\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[6\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831651 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[7\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[7\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831651 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[8\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[8\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831651 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[9\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[9\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831651 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[10\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[10\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831652 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[11\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[11\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831652 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[12\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[12\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831652 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[13\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[13\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831652 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[14\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[14\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831652 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[15\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[15\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831652 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[16\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[16\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831652 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[17\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[17\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831652 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[18\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[18\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831652 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[19\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[19\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831652 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[20\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[20\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831652 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[21\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[21\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831653 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[22\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[22\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831653 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[23\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[23\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831653 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[24\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[24\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831653 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[25\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[25\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831653 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[26\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[26\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831653 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[27\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[27\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831653 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[28\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[28\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831653 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[29\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[29\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831653 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[30\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[30\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831653 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[31\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[31\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831653 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr_ID\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr_ID\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831655 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arqos\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arqos\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831655 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arqos\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arqos\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831655 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arqos\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arqos\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831655 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arqos\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arqos\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831655 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arregion\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arregion\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831655 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arregion\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arregion\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831655 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arregion\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arregion\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831655 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arregion\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arregion\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831656 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arprot\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arprot\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831656 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arprot\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arprot\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831656 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arprot\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arprot\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831656 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arcache\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arcache\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831656 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arcache\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arcache\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831656 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arcache\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arcache\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831656 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arcache\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arcache\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831657 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arlock\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arlock\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831657 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arlock\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arlock\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831657 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arburst\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arburst\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831657 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arburst\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arburst\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831657 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arsize\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arsize\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831657 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arsize\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arsize\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831657 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arsize\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arsize\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831657 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arlen\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arlen\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831657 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arlen\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arlen\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831657 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arlen\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arlen\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831657 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arlen\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arlen\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831657 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arlen\[4\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arlen\[4\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831658 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arlen\[5\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arlen\[5\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831658 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arlen\[6\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arlen\[6\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831658 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arlen\[7\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arlen\[7\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831658 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831658 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831658 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831658 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831659 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[4\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[4\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831659 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[5\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[5\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831659 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[6\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[6\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831659 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[7\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[7\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831659 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[8\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[8\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831659 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[9\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[9\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831659 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[10\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[10\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831660 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[11\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[11\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831660 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[12\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[12\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831660 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[13\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[13\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831660 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[14\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[14\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831660 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[15\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[15\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831660 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[16\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[16\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831660 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[17\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[17\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831661 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[18\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[18\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831661 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[19\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[19\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831661 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[20\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[20\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831661 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[21\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[21\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831661 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[22\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[22\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831661 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[23\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[23\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831661 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[24\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[24\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831661 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[25\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[25\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831662 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[26\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[26\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831662 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[27\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[27\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831662 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[28\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[28\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831662 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[29\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[29\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831662 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[30\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[30\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831662 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[31\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[31\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831662 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr_ID\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr_ID\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762787831662 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller AXI_Interconnect_Full:u_axi_interconnect\|Controller:Read_controller " "Elaborating entity \"Controller\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|Controller:Read_controller\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "Read_controller" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831697 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S0_busy Controller.v(70) " "Verilog HDL or VHDL warning at Controller.v(70): object \"S0_busy\" assigned a value but never read" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/Controller.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/read/Controller.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1762787831699 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S1_busy Controller.v(70) " "Verilog HDL or VHDL warning at Controller.v(70): object \"S1_busy\" assigned a value but never read" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/Controller.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/read/Controller.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1762787831699 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S2_busy Controller.v(70) " "Verilog HDL or VHDL warning at Controller.v(70): object \"S2_busy\" assigned a value but never read" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/Controller.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/read/Controller.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1762787831699 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S3_busy Controller.v(70) " "Verilog HDL or VHDL warning at Controller.v(70): object \"S3_busy\" assigned a value but never read" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/Controller.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/channel_controllers/read/Controller.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1762787831699 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux_1x4 AXI_Interconnect_Full:u_axi_interconnect\|Demux_1x4:rready_demux_M0 " "Elaborating entity \"Demux_1x4\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|Demux_1x4:rready_demux_M0\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "rready_demux_M0" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4x1 AXI_Interconnect_Full:u_axi_interconnect\|Mux_4x1:rvalid_mux_M0 " "Elaborating entity \"Mux_4x1\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|Mux_4x1:rvalid_mux_M0\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "rvalid_mux_M0" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4x1 AXI_Interconnect_Full:u_axi_interconnect\|Mux_4x1:rdata_mux_M0 " "Elaborating entity \"Mux_4x1\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|Mux_4x1:rdata_mux_M0\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "rdata_mux_M0" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4x1 AXI_Interconnect_Full:u_axi_interconnect\|Mux_4x1:rresp_mux_M0 " "Elaborating entity \"Mux_4x1\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|Mux_4x1:rresp_mux_M0\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "rresp_mux_M0" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787831794 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_rf_ram:rf_ram\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_rf_ram:rf_ram\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1762787833255 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1762787833255 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1762787833255 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 576 " "Parameter NUMWORDS_A set to 576" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1762787833255 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2 " "Parameter WIDTH_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1762787833255 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1762787833255 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 576 " "Parameter NUMWORDS_B set to 576" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1762787833255 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1762787833255 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1762787833255 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1762787833255 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1762787833255 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1762787833255 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1762787833255 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1762787833255 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1762787833255 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1762787833255 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1762787833255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_rf_ram:rf_ram\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_rf_ram:rf_ram\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762787833345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_rf_ram:rf_ram\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_rf_ram:rf_ram\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787833346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787833346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787833346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 576 " "Parameter \"NUMWORDS_A\" = \"576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787833346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 2 " "Parameter \"WIDTH_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787833346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787833346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 576 " "Parameter \"NUMWORDS_B\" = \"576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787833346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787833346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787833346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787833346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787833346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787833346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787833346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787833346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762787833346 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1762787833346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8rg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8rg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8rg1 " "Found entity 1: altsyncram_8rg1" {  } { { "db/altsyncram_8rg1.tdf" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/db/altsyncram_8rg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762787833444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762787833444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[2\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833803 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[3\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833803 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[4\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833803 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[5\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833804 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[6\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833804 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[7\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833804 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[8\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833804 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[9\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833804 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[10\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833805 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[11\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833805 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[12\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833806 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[13\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833806 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[14\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833806 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[15\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833806 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[16\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833806 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[17\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833807 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[18\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833807 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[19\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833807 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[20\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833807 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[21\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833807 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[22\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833808 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[23\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833808 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[24\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833808 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[25\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833808 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[26\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833809 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[27\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833809 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[28\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833809 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[29\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833809 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[30\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M00_AXI_araddr\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833810 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[2\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833810 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[3\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833810 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[4\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833810 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[5\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833810 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[6\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833811 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[7\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833811 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[8\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833811 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[9\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833811 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[10\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833811 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[11\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833812 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[12\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833812 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[13\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833812 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[14\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833812 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[15\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833812 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[16\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833813 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[17\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833813 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[18\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833813 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[19\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833813 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[20\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833813 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[21\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833814 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[22\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833814 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[23\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833814 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[24\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833814 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[25\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833814 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[26\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833815 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[27\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833815 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[28\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833816 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[29\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833816 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[30\] " "Latch AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\|M01_AXI_araddr\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\] " "Ports D and ENA on the latch are fed by the same signal AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\|Selected_Master\[0\]" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1762787833816 ""}  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1762787833816 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/axi_interconnect/rtl/handshake/AW_HandShake_Checker.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/axi_interconnect/rtl/handshake/AW_HandShake_Checker.v" 9 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1762787833822 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1762787833822 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_araddr\[0\] GND " "Pin \"M00_AXI_araddr\[0\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_araddr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_araddr\[1\] GND " "Pin \"M00_AXI_araddr\[1\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_araddr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_araddr\[31\] GND " "Pin \"M00_AXI_araddr\[31\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_araddr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arlen\[0\] GND " "Pin \"M00_AXI_arlen\[0\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arlen[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arlen\[1\] GND " "Pin \"M00_AXI_arlen\[1\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arlen[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arlen\[2\] GND " "Pin \"M00_AXI_arlen\[2\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arlen[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arlen\[3\] GND " "Pin \"M00_AXI_arlen\[3\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arlen[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arlen\[4\] GND " "Pin \"M00_AXI_arlen\[4\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arlen[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arlen\[5\] GND " "Pin \"M00_AXI_arlen\[5\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arlen[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arlen\[6\] GND " "Pin \"M00_AXI_arlen\[6\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arlen[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arlen\[7\] GND " "Pin \"M00_AXI_arlen\[7\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arlen[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arsize\[0\] GND " "Pin \"M00_AXI_arsize\[0\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arsize[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arsize\[1\] VCC " "Pin \"M00_AXI_arsize\[1\]\" is stuck at VCC" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arsize[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arsize\[2\] GND " "Pin \"M00_AXI_arsize\[2\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arsize[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arburst\[0\] VCC " "Pin \"M00_AXI_arburst\[0\]\" is stuck at VCC" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arburst[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arburst\[1\] GND " "Pin \"M00_AXI_arburst\[1\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arburst[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arlock\[0\] GND " "Pin \"M00_AXI_arlock\[0\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arlock[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arlock\[1\] GND " "Pin \"M00_AXI_arlock\[1\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arlock[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arcache\[0\] VCC " "Pin \"M00_AXI_arcache\[0\]\" is stuck at VCC" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arcache[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arcache\[1\] VCC " "Pin \"M00_AXI_arcache\[1\]\" is stuck at VCC" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arcache[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arcache\[2\] GND " "Pin \"M00_AXI_arcache\[2\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arcache[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arcache\[3\] GND " "Pin \"M00_AXI_arcache\[3\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arcache[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arprot\[0\] GND " "Pin \"M00_AXI_arprot\[0\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arprot[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arprot\[1\] GND " "Pin \"M00_AXI_arprot\[1\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arprot[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arprot\[2\] GND " "Pin \"M00_AXI_arprot\[2\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arprot[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arregion\[0\] GND " "Pin \"M00_AXI_arregion\[0\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arregion[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arregion\[1\] GND " "Pin \"M00_AXI_arregion\[1\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arregion[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arregion\[2\] GND " "Pin \"M00_AXI_arregion\[2\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arregion[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arregion\[3\] GND " "Pin \"M00_AXI_arregion\[3\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arregion[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arqos\[0\] GND " "Pin \"M00_AXI_arqos\[0\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arqos[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arqos\[1\] GND " "Pin \"M00_AXI_arqos\[1\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arqos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arqos\[2\] GND " "Pin \"M00_AXI_arqos\[2\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arqos[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_arqos\[3\] GND " "Pin \"M00_AXI_arqos\[3\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M00_AXI_arqos[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awid\[0\] GND " "Pin \"M01_AXI_awid\[0\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awid[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awid\[1\] GND " "Pin \"M01_AXI_awid\[1\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awid[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awid\[2\] GND " "Pin \"M01_AXI_awid\[2\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awid[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awid\[3\] GND " "Pin \"M01_AXI_awid\[3\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awid[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[0\] GND " "Pin \"M01_AXI_awaddr\[0\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[1\] GND " "Pin \"M01_AXI_awaddr\[1\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[2\] GND " "Pin \"M01_AXI_awaddr\[2\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[3\] GND " "Pin \"M01_AXI_awaddr\[3\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[4\] GND " "Pin \"M01_AXI_awaddr\[4\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[5\] GND " "Pin \"M01_AXI_awaddr\[5\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[6\] GND " "Pin \"M01_AXI_awaddr\[6\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[7\] GND " "Pin \"M01_AXI_awaddr\[7\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[8\] GND " "Pin \"M01_AXI_awaddr\[8\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[9\] GND " "Pin \"M01_AXI_awaddr\[9\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[10\] GND " "Pin \"M01_AXI_awaddr\[10\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[11\] GND " "Pin \"M01_AXI_awaddr\[11\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[12\] GND " "Pin \"M01_AXI_awaddr\[12\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[13\] GND " "Pin \"M01_AXI_awaddr\[13\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[14\] GND " "Pin \"M01_AXI_awaddr\[14\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[15\] GND " "Pin \"M01_AXI_awaddr\[15\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[16\] GND " "Pin \"M01_AXI_awaddr\[16\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[17\] GND " "Pin \"M01_AXI_awaddr\[17\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[18\] GND " "Pin \"M01_AXI_awaddr\[18\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[19\] GND " "Pin \"M01_AXI_awaddr\[19\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[20\] GND " "Pin \"M01_AXI_awaddr\[20\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[21\] GND " "Pin \"M01_AXI_awaddr\[21\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[22\] GND " "Pin \"M01_AXI_awaddr\[22\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[23\] GND " "Pin \"M01_AXI_awaddr\[23\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[24\] GND " "Pin \"M01_AXI_awaddr\[24\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[25\] GND " "Pin \"M01_AXI_awaddr\[25\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[26\] GND " "Pin \"M01_AXI_awaddr\[26\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[27\] GND " "Pin \"M01_AXI_awaddr\[27\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[28\] GND " "Pin \"M01_AXI_awaddr\[28\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[29\] GND " "Pin \"M01_AXI_awaddr\[29\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[30\] GND " "Pin \"M01_AXI_awaddr\[30\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[31\] GND " "Pin \"M01_AXI_awaddr\[31\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awaddr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awlen\[0\] GND " "Pin \"M01_AXI_awlen\[0\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awlen[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awlen\[1\] GND " "Pin \"M01_AXI_awlen\[1\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awlen[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awlen\[2\] GND " "Pin \"M01_AXI_awlen\[2\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awlen[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awlen\[3\] GND " "Pin \"M01_AXI_awlen\[3\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awlen[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awlen\[4\] GND " "Pin \"M01_AXI_awlen\[4\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awlen[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awlen\[5\] GND " "Pin \"M01_AXI_awlen\[5\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awlen[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awlen\[6\] GND " "Pin \"M01_AXI_awlen\[6\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awlen[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awlen\[7\] GND " "Pin \"M01_AXI_awlen\[7\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awlen[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awsize\[0\] GND " "Pin \"M01_AXI_awsize\[0\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awsize[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awsize\[1\] GND " "Pin \"M01_AXI_awsize\[1\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awsize[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awsize\[2\] GND " "Pin \"M01_AXI_awsize\[2\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awsize[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awburst\[0\] GND " "Pin \"M01_AXI_awburst\[0\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awburst[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awburst\[1\] GND " "Pin \"M01_AXI_awburst\[1\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awburst[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awlock\[0\] GND " "Pin \"M01_AXI_awlock\[0\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awlock[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awlock\[1\] GND " "Pin \"M01_AXI_awlock\[1\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awlock[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awcache\[0\] GND " "Pin \"M01_AXI_awcache\[0\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awcache[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awcache\[1\] GND " "Pin \"M01_AXI_awcache\[1\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awcache[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awcache\[2\] GND " "Pin \"M01_AXI_awcache\[2\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awcache[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awcache\[3\] GND " "Pin \"M01_AXI_awcache\[3\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awcache[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awprot\[0\] GND " "Pin \"M01_AXI_awprot\[0\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awprot[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awprot\[1\] GND " "Pin \"M01_AXI_awprot\[1\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awprot[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awprot\[2\] GND " "Pin \"M01_AXI_awprot\[2\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awprot[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awqos\[0\] GND " "Pin \"M01_AXI_awqos\[0\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awqos[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awqos\[1\] GND " "Pin \"M01_AXI_awqos\[1\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awqos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awqos\[2\] GND " "Pin \"M01_AXI_awqos\[2\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awqos[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awqos\[3\] GND " "Pin \"M01_AXI_awqos\[3\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awqos[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awregion\[0\] GND " "Pin \"M01_AXI_awregion\[0\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awregion[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awregion\[1\] GND " "Pin \"M01_AXI_awregion\[1\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awregion[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awregion\[2\] GND " "Pin \"M01_AXI_awregion\[2\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awregion[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awregion\[3\] GND " "Pin \"M01_AXI_awregion\[3\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awregion[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awvalid GND " "Pin \"M01_AXI_awvalid\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_awvalid"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[0\] GND " "Pin \"M01_AXI_wdata\[0\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[1\] GND " "Pin \"M01_AXI_wdata\[1\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[2\] GND " "Pin \"M01_AXI_wdata\[2\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[3\] GND " "Pin \"M01_AXI_wdata\[3\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[4\] GND " "Pin \"M01_AXI_wdata\[4\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[5\] GND " "Pin \"M01_AXI_wdata\[5\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[6\] GND " "Pin \"M01_AXI_wdata\[6\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[7\] GND " "Pin \"M01_AXI_wdata\[7\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[8\] GND " "Pin \"M01_AXI_wdata\[8\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[9\] GND " "Pin \"M01_AXI_wdata\[9\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[10\] GND " "Pin \"M01_AXI_wdata\[10\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[11\] GND " "Pin \"M01_AXI_wdata\[11\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[12\] GND " "Pin \"M01_AXI_wdata\[12\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[13\] GND " "Pin \"M01_AXI_wdata\[13\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[14\] GND " "Pin \"M01_AXI_wdata\[14\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[15\] GND " "Pin \"M01_AXI_wdata\[15\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[16\] GND " "Pin \"M01_AXI_wdata\[16\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[17\] GND " "Pin \"M01_AXI_wdata\[17\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[18\] GND " "Pin \"M01_AXI_wdata\[18\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[19\] GND " "Pin \"M01_AXI_wdata\[19\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[20\] GND " "Pin \"M01_AXI_wdata\[20\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[21\] GND " "Pin \"M01_AXI_wdata\[21\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[22\] GND " "Pin \"M01_AXI_wdata\[22\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[23\] GND " "Pin \"M01_AXI_wdata\[23\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[24\] GND " "Pin \"M01_AXI_wdata\[24\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[25\] GND " "Pin \"M01_AXI_wdata\[25\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[26\] GND " "Pin \"M01_AXI_wdata\[26\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[27\] GND " "Pin \"M01_AXI_wdata\[27\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[28\] GND " "Pin \"M01_AXI_wdata\[28\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[29\] GND " "Pin \"M01_AXI_wdata\[29\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[30\] GND " "Pin \"M01_AXI_wdata\[30\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wdata\[31\] GND " "Pin \"M01_AXI_wdata\[31\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wdata[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wstrb\[0\] GND " "Pin \"M01_AXI_wstrb\[0\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wstrb[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wstrb\[1\] GND " "Pin \"M01_AXI_wstrb\[1\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wstrb[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wstrb\[2\] GND " "Pin \"M01_AXI_wstrb\[2\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wstrb[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wstrb\[3\] GND " "Pin \"M01_AXI_wstrb\[3\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wstrb[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wlast GND " "Pin \"M01_AXI_wlast\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wlast"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_wvalid GND " "Pin \"M01_AXI_wvalid\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_wvalid"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_bready GND " "Pin \"M01_AXI_bready\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_bready"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arid\[0\] GND " "Pin \"M01_AXI_arid\[0\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arid[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arid\[1\] GND " "Pin \"M01_AXI_arid\[1\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arid[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arid\[2\] GND " "Pin \"M01_AXI_arid\[2\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arid[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arid\[3\] GND " "Pin \"M01_AXI_arid\[3\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arid[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_araddr\[0\] GND " "Pin \"M01_AXI_araddr\[0\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_araddr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_araddr\[1\] GND " "Pin \"M01_AXI_araddr\[1\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_araddr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_araddr\[31\] VCC " "Pin \"M01_AXI_araddr\[31\]\" is stuck at VCC" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_araddr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arlen\[0\] GND " "Pin \"M01_AXI_arlen\[0\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arlen[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arlen\[1\] GND " "Pin \"M01_AXI_arlen\[1\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arlen[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arlen\[2\] GND " "Pin \"M01_AXI_arlen\[2\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arlen[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arlen\[3\] GND " "Pin \"M01_AXI_arlen\[3\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arlen[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arlen\[4\] GND " "Pin \"M01_AXI_arlen\[4\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arlen[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arlen\[5\] GND " "Pin \"M01_AXI_arlen\[5\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arlen[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arlen\[6\] GND " "Pin \"M01_AXI_arlen\[6\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arlen[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arlen\[7\] GND " "Pin \"M01_AXI_arlen\[7\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arlen[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arsize\[0\] GND " "Pin \"M01_AXI_arsize\[0\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arsize[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arsize\[1\] VCC " "Pin \"M01_AXI_arsize\[1\]\" is stuck at VCC" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arsize[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arsize\[2\] GND " "Pin \"M01_AXI_arsize\[2\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arsize[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arburst\[0\] VCC " "Pin \"M01_AXI_arburst\[0\]\" is stuck at VCC" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arburst[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arburst\[1\] GND " "Pin \"M01_AXI_arburst\[1\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arburst[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arlock\[0\] GND " "Pin \"M01_AXI_arlock\[0\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arlock[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arlock\[1\] GND " "Pin \"M01_AXI_arlock\[1\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arlock[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arcache\[0\] VCC " "Pin \"M01_AXI_arcache\[0\]\" is stuck at VCC" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arcache[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arcache\[1\] VCC " "Pin \"M01_AXI_arcache\[1\]\" is stuck at VCC" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arcache[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arcache\[2\] GND " "Pin \"M01_AXI_arcache\[2\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arcache[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arcache\[3\] GND " "Pin \"M01_AXI_arcache\[3\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arcache[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arprot\[0\] GND " "Pin \"M01_AXI_arprot\[0\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arprot[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arprot\[1\] GND " "Pin \"M01_AXI_arprot\[1\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arprot[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arprot\[2\] GND " "Pin \"M01_AXI_arprot\[2\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arprot[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arqos\[0\] GND " "Pin \"M01_AXI_arqos\[0\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arqos[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arqos\[1\] GND " "Pin \"M01_AXI_arqos\[1\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arqos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arqos\[2\] GND " "Pin \"M01_AXI_arqos\[2\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arqos[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arqos\[3\] GND " "Pin \"M01_AXI_arqos\[3\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arqos[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arregion\[0\] GND " "Pin \"M01_AXI_arregion\[0\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arregion[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arregion\[1\] GND " "Pin \"M01_AXI_arregion\[1\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arregion[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arregion\[2\] GND " "Pin \"M01_AXI_arregion\[2\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arregion[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_arregion\[3\] GND " "Pin \"M01_AXI_arregion\[3\]\" is stuck at GND" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1762787834381 "|serv_axi_system|M01_AXI_arregion[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1762787834381 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "161 " "161 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1762787834980 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/output_files/AXI_PROJECT.map.smsg " "Generated suppressed messages file C:/Users/Nguyen Ha Hai/axi4-system-suite/sim/quartus/output_files/AXI_PROJECT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1762787835267 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1762787835589 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762787835589 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M00_AXI_rresp\[0\] " "No output dependent on input pin \"M00_AXI_rresp\[0\]\"" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762787835760 "|serv_axi_system|M00_AXI_rresp[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M00_AXI_rresp\[1\] " "No output dependent on input pin \"M00_AXI_rresp\[1\]\"" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762787835760 "|serv_axi_system|M00_AXI_rresp[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M01_AXI_awready " "No output dependent on input pin \"M01_AXI_awready\"" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 118 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762787835760 "|serv_axi_system|M01_AXI_awready"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M01_AXI_wready " "No output dependent on input pin \"M01_AXI_wready\"" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762787835760 "|serv_axi_system|M01_AXI_wready"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M01_AXI_bid\[1\] " "No output dependent on input pin \"M01_AXI_bid\[1\]\"" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762787835760 "|serv_axi_system|M01_AXI_bid[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M01_AXI_bid\[2\] " "No output dependent on input pin \"M01_AXI_bid\[2\]\"" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762787835760 "|serv_axi_system|M01_AXI_bid[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M01_AXI_bid\[3\] " "No output dependent on input pin \"M01_AXI_bid\[3\]\"" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762787835760 "|serv_axi_system|M01_AXI_bid[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M01_AXI_bresp\[0\] " "No output dependent on input pin \"M01_AXI_bresp\[0\]\"" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762787835760 "|serv_axi_system|M01_AXI_bresp[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M01_AXI_bresp\[1\] " "No output dependent on input pin \"M01_AXI_bresp\[1\]\"" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762787835760 "|serv_axi_system|M01_AXI_bresp[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M01_AXI_rid\[0\] " "No output dependent on input pin \"M01_AXI_rid\[0\]\"" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762787835760 "|serv_axi_system|M01_AXI_rid[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M01_AXI_rid\[1\] " "No output dependent on input pin \"M01_AXI_rid\[1\]\"" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762787835760 "|serv_axi_system|M01_AXI_rid[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M01_AXI_rid\[2\] " "No output dependent on input pin \"M01_AXI_rid\[2\]\"" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762787835760 "|serv_axi_system|M01_AXI_rid[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M01_AXI_rid\[3\] " "No output dependent on input pin \"M01_AXI_rid\[3\]\"" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762787835760 "|serv_axi_system|M01_AXI_rid[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M01_AXI_rresp\[0\] " "No output dependent on input pin \"M01_AXI_rresp\[0\]\"" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762787835760 "|serv_axi_system|M01_AXI_rresp[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M01_AXI_rresp\[1\] " "No output dependent on input pin \"M01_AXI_rresp\[1\]\"" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762787835760 "|serv_axi_system|M01_AXI_rresp[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M01_AXI_bid\[0\] " "No output dependent on input pin \"M01_AXI_bid\[0\]\"" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762787835760 "|serv_axi_system|M01_AXI_bid[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M01_AXI_bvalid " "No output dependent on input pin \"M01_AXI_bvalid\"" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/serv_axi_system.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762787835760 "|serv_axi_system|M01_AXI_bvalid"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1762787835760 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1076 " "Implemented 1076 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "90 " "Implemented 90 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1762787835762 ""} { "Info" "ICUT_CUT_TM_OPINS" "238 " "Implemented 238 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1762787835762 ""} { "Info" "ICUT_CUT_TM_LCELLS" "746 " "Implemented 746 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1762787835762 ""} { "Info" "ICUT_CUT_TM_RAMS" "2 " "Implemented 2 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1762787835762 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1762787835762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 398 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 398 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1762787835863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 10 22:17:15 2025 " "Processing ended: Mon Nov 10 22:17:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1762787835863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1762787835863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1762787835863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1762787835863 ""}
