Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Dec 12 14:22:26 2025
| Host         : DESKTOP-800PLQ8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file Digit_Tube_timing_summary_routed.rpt -pb Digit_Tube_timing_summary_routed.pb -rpx Digit_Tube_timing_summary_routed.rpx -warn_on_violation
| Design       : Digit_Tube
| Device       : 7a100tl-csg324
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  115         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (115)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (293)
5. checking no_input_delay (3)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (115)
--------------------------
 There are 109 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: div/count_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (293)
--------------------------------------------------
 There are 293 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  308          inf        0.000                      0                  308           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           308 Endpoints
Min Delay           308 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tube/bit_select_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.482ns  (logic 4.832ns (26.142%)  route 13.651ns (73.858%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDCE                         0.000     0.000 r  tube/bit_select_reg[0]/C
    SLICE_X88Y92         FDCE (Prop_fdce_C_Q)         0.610     0.610 r  tube/bit_select_reg[0]/Q
                         net (fo=28, routed)          4.639     5.249    tube/bit_select[0]
    SLICE_X0Y64          LUT5 (Prop_lut5_I2_O)        0.148     5.397 r  tube/SEG_OBUF[7]_inst_i_20/O
                         net (fo=1, routed)           3.534     8.931    tube/SEG_OBUF[7]_inst_i_20_n_0
    SLICE_X88Y66         LUT6 (Prop_lut6_I2_O)        0.148     9.079 r  tube/SEG_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           3.041    12.119    tube/data_x__27[3]
    SLICE_X89Y116        LUT6 (Prop_lut6_I3_O)        0.148    12.267 r  tube/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.438    14.705    SEG_OBUF[5]
    B1                   OBUF (Prop_obuf_I_O)         3.778    18.482 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.482    SEG[5]
    B1                                                                r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tube/bit_select_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.362ns  (logic 4.839ns (26.355%)  route 13.523ns (73.645%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDCE                         0.000     0.000 r  tube/bit_select_reg[0]/C
    SLICE_X88Y92         FDCE (Prop_fdce_C_Q)         0.610     0.610 r  tube/bit_select_reg[0]/Q
                         net (fo=28, routed)          4.639     5.249    tube/bit_select[0]
    SLICE_X0Y64          LUT5 (Prop_lut5_I2_O)        0.148     5.397 r  tube/SEG_OBUF[7]_inst_i_20/O
                         net (fo=1, routed)           3.534     8.931    tube/SEG_OBUF[7]_inst_i_20_n_0
    SLICE_X88Y66         LUT6 (Prop_lut6_I2_O)        0.148     9.079 r  tube/SEG_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           3.042    12.120    tube/data_x__27[3]
    SLICE_X89Y116        LUT6 (Prop_lut6_I5_O)        0.148    12.268 r  tube/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.309    14.577    SEG_OBUF[1]
    B3                   OBUF (Prop_obuf_I_O)         3.785    18.362 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.362    SEG[1]
    B3                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tube/bit_select_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.141ns  (logic 4.837ns (26.661%)  route 13.304ns (73.339%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDCE                         0.000     0.000 r  tube/bit_select_reg[0]/C
    SLICE_X88Y92         FDCE (Prop_fdce_C_Q)         0.610     0.610 r  tube/bit_select_reg[0]/Q
                         net (fo=28, routed)          4.639     5.249    tube/bit_select[0]
    SLICE_X0Y64          LUT5 (Prop_lut5_I2_O)        0.148     5.397 r  tube/SEG_OBUF[7]_inst_i_20/O
                         net (fo=1, routed)           3.534     8.931    tube/SEG_OBUF[7]_inst_i_20_n_0
    SLICE_X88Y66         LUT6 (Prop_lut6_I2_O)        0.148     9.079 r  tube/SEG_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           2.831    11.909    tube/data_x__27[3]
    SLICE_X89Y116        LUT6 (Prop_lut6_I2_O)        0.148    12.057 r  tube/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.301    14.358    SEG_OBUF[6]
    A3                   OBUF (Prop_obuf_I_O)         3.783    18.141 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.141    SEG[6]
    A3                                                                r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tube/bit_select_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.862ns  (logic 4.825ns (27.014%)  route 13.036ns (72.986%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDCE                         0.000     0.000 r  tube/bit_select_reg[0]/C
    SLICE_X88Y92         FDCE (Prop_fdce_C_Q)         0.610     0.610 r  tube/bit_select_reg[0]/Q
                         net (fo=28, routed)          4.639     5.249    tube/bit_select[0]
    SLICE_X0Y64          LUT5 (Prop_lut5_I2_O)        0.148     5.397 r  tube/SEG_OBUF[7]_inst_i_20/O
                         net (fo=1, routed)           3.534     8.931    tube/SEG_OBUF[7]_inst_i_20_n_0
    SLICE_X88Y66         LUT6 (Prop_lut6_I2_O)        0.148     9.079 r  tube/SEG_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           2.829    11.907    tube/data_x__27[3]
    SLICE_X89Y116        LUT6 (Prop_lut6_I4_O)        0.148    12.055 r  tube/SEG_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.035    14.090    SEG_OBUF[7]
    E2                   OBUF (Prop_obuf_I_O)         3.771    17.862 r  SEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.862    SEG[7]
    E2                                                                r  SEG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tube/bit_select_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.756ns  (logic 4.826ns (27.180%)  route 12.930ns (72.820%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDCE                         0.000     0.000 r  tube/bit_select_reg[0]/C
    SLICE_X88Y92         FDCE (Prop_fdce_C_Q)         0.610     0.610 r  tube/bit_select_reg[0]/Q
                         net (fo=28, routed)          4.639     5.249    tube/bit_select[0]
    SLICE_X0Y64          LUT5 (Prop_lut5_I2_O)        0.148     5.397 r  tube/SEG_OBUF[7]_inst_i_20/O
                         net (fo=1, routed)           3.534     8.931    tube/SEG_OBUF[7]_inst_i_20_n_0
    SLICE_X88Y66         LUT6 (Prop_lut6_I2_O)        0.148     9.079 r  tube/SEG_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           2.757    11.835    tube/data_x__27[3]
    SLICE_X87Y116        LUT6 (Prop_lut6_I4_O)        0.148    11.983 r  tube/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.000    13.984    SEG_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         3.772    17.756 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.756    SEG[2]
    D2                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tube/bit_select_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.541ns  (logic 4.967ns (28.316%)  route 12.574ns (71.684%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDCE                         0.000     0.000 r  tube/bit_select_reg[0]/C
    SLICE_X88Y92         FDCE (Prop_fdce_C_Q)         0.610     0.610 r  tube/bit_select_reg[0]/Q
                         net (fo=28, routed)          5.038     5.648    tube/bit_select[0]
    SLICE_X0Y76          LUT5 (Prop_lut5_I3_O)        0.148     5.796 r  tube/SEG_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           3.538     9.333    tube/SEG_OBUF[7]_inst_i_13_n_0
    SLICE_X88Y78         LUT6 (Prop_lut6_I2_O)        0.148     9.481 r  tube/SEG_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           1.705    11.186    tube/data_x__27[0]
    SLICE_X87Y114        LUT3 (Prop_lut3_I0_O)        0.148    11.334 f  tube/SEG_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.463    11.797    tube/SEG_OBUF[3]_inst_i_2_n_0
    SLICE_X87Y114        LUT6 (Prop_lut6_I2_O)        0.148    11.945 r  tube/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.831    13.776    SEG_OBUF[3]
    F1                   OBUF (Prop_obuf_I_O)         3.765    17.541 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.541    SEG[3]
    F1                                                                r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tube/bit_select_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.527ns  (logic 4.827ns (27.540%)  route 12.700ns (72.460%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDCE                         0.000     0.000 r  tube/bit_select_reg[0]/C
    SLICE_X88Y92         FDCE (Prop_fdce_C_Q)         0.610     0.610 r  tube/bit_select_reg[0]/Q
                         net (fo=28, routed)          4.639     5.249    tube/bit_select[0]
    SLICE_X0Y64          LUT5 (Prop_lut5_I2_O)        0.148     5.397 r  tube/SEG_OBUF[7]_inst_i_20/O
                         net (fo=1, routed)           3.534     8.931    tube/SEG_OBUF[7]_inst_i_20_n_0
    SLICE_X88Y66         LUT6 (Prop_lut6_I2_O)        0.148     9.079 r  tube/SEG_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           2.552    11.630    tube/data_x__27[3]
    SLICE_X89Y115        LUT6 (Prop_lut6_I3_O)        0.148    11.778 r  tube/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.976    13.754    SEG_OBUF[4]
    E1                   OBUF (Prop_obuf_I_O)         3.773    17.527 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.527    SEG[4]
    E1                                                                r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sel[0]
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.464ns  (logic 5.779ns (35.100%)  route 10.685ns (64.900%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  Sel[0] (IN)
                         net (fo=0)                   0.000     0.000    Sel[0]
    R10                  IBUF (Prop_ibuf_I_O)         1.708     1.708 f  Sel_IBUF[0]_inst/O
                         net (fo=24, routed)          6.380     8.087    hdu/Sel_IBUF[0]
    SLICE_X86Y114        LUT2 (Prop_lut2_I0_O)        0.148     8.235 r  hdu/AN_OBUF[7]_inst_i_3/O
                         net (fo=16, routed)          1.495     9.730    tube/SEG[6]_0
    SLICE_X89Y119        LUT6 (Prop_lut6_I5_O)        0.148     9.878 r  tube/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.811    12.689    AN_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.775    16.464 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.464    AN[0]
    A6                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sel[0]
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.306ns  (logic 5.779ns (35.440%)  route 10.527ns (64.560%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  Sel[0] (IN)
                         net (fo=0)                   0.000     0.000    Sel[0]
    R10                  IBUF (Prop_ibuf_I_O)         1.708     1.708 f  Sel_IBUF[0]_inst/O
                         net (fo=24, routed)          6.380     8.087    hdu/Sel_IBUF[0]
    SLICE_X86Y114        LUT2 (Prop_lut2_I0_O)        0.148     8.235 r  hdu/AN_OBUF[7]_inst_i_3/O
                         net (fo=16, routed)          1.503     9.738    tube/SEG[6]_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I5_O)        0.148     9.886 r  tube/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.645    12.531    AN_OBUF[1]
    B6                   OBUF (Prop_obuf_I_O)         3.775    16.306 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.306    AN[1]
    B6                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sel[0]
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.092ns  (logic 5.781ns (35.923%)  route 10.311ns (64.077%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  Sel[0] (IN)
                         net (fo=0)                   0.000     0.000    Sel[0]
    R10                  IBUF (Prop_ibuf_I_O)         1.708     1.708 f  Sel_IBUF[0]_inst/O
                         net (fo=24, routed)          6.380     8.087    hdu/Sel_IBUF[0]
    SLICE_X86Y114        LUT2 (Prop_lut2_I0_O)        0.148     8.235 r  hdu/AN_OBUF[7]_inst_i_3/O
                         net (fo=16, routed)          1.494     9.729    tube/SEG[6]_0
    SLICE_X89Y119        LUT6 (Prop_lut6_I5_O)        0.148     9.877 r  tube/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.438    12.315    AN_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.777    16.092 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.092    AN[4]
    B4                                                                r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdu/shift_reg_reg[63]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hdu/shift_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.193ns (72.707%)  route 0.072ns (27.293%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDCE                         0.000     0.000 r  hdu/shift_reg_reg[63]/C
    SLICE_X83Y117        FDCE (Prop_fdce_C_Q)         0.193     0.193 r  hdu/shift_reg_reg[63]/Q
                         net (fo=1, routed)           0.072     0.265    hdu/shift_reg_reg_n_0_[63]
    SLICE_X83Y117        FDPE                                         r  hdu/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdu/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDPE)
  Destination:            hdu/shift_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.177ns (65.651%)  route 0.093ns (34.349%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDPE                         0.000     0.000 r  hdu/shift_reg_reg[9]/C
    SLICE_X86Y119        FDPE (Prop_fdpe_C_Q)         0.177     0.177 r  hdu/shift_reg_reg[9]/Q
                         net (fo=3, routed)           0.093     0.270    hdu/shift_reg_reg_n_0_[9]
    SLICE_X87Y119        FDPE                                         r  hdu/shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdu/shift_reg_reg[57]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hdu/shift_reg_reg[61]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.177ns (55.546%)  route 0.142ns (44.454%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y117        FDCE                         0.000     0.000 r  hdu/shift_reg_reg[57]/C
    SLICE_X85Y117        FDCE (Prop_fdce_C_Q)         0.177     0.177 r  hdu/shift_reg_reg[57]/Q
                         net (fo=1, routed)           0.142     0.319    hdu/shift_reg_reg_n_0_[57]
    SLICE_X85Y117        FDCE                                         r  hdu/shift_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdu/shift_reg_reg[53]/C
                            (rising edge-triggered cell FDPE)
  Destination:            hdu/shift_reg_reg[57]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.177ns (55.542%)  route 0.142ns (44.458%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y117        FDPE                         0.000     0.000 r  hdu/shift_reg_reg[53]/C
    SLICE_X85Y117        FDPE (Prop_fdpe_C_Q)         0.177     0.177 r  hdu/shift_reg_reg[53]/Q
                         net (fo=1, routed)           0.142     0.319    hdu/shift_reg_reg_n_0_[53]
    SLICE_X85Y117        FDCE                                         r  hdu/shift_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdu/shift_reg_reg[49]/C
                            (rising edge-triggered cell FDPE)
  Destination:            hdu/shift_reg_reg[53]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.193ns (57.926%)  route 0.140ns (42.074%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y117        FDPE                         0.000     0.000 r  hdu/shift_reg_reg[49]/C
    SLICE_X85Y117        FDPE (Prop_fdpe_C_Q)         0.193     0.193 r  hdu/shift_reg_reg[49]/Q
                         net (fo=1, routed)           0.140     0.333    hdu/shift_reg_reg_n_0_[49]
    SLICE_X85Y117        FDPE                                         r  hdu/shift_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdu/shift_reg_reg[18]/C
                            (rising edge-triggered cell FDPE)
  Destination:            hdu/shift_reg_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.193ns (55.123%)  route 0.157ns (44.877%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y117        FDPE                         0.000     0.000 r  hdu/shift_reg_reg[18]/C
    SLICE_X86Y117        FDPE (Prop_fdpe_C_Q)         0.193     0.193 r  hdu/shift_reg_reg[18]/Q
                         net (fo=3, routed)           0.157     0.350    hdu/shift_reg_reg_n_0_[18]
    SLICE_X86Y118        FDPE                                         r  hdu/shift_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdu/shift_reg_reg[15]/C
                            (rising edge-triggered cell FDPE)
  Destination:            hdu/shift_reg_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.193ns (53.741%)  route 0.166ns (46.259%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y117        FDPE                         0.000     0.000 r  hdu/shift_reg_reg[15]/C
    SLICE_X85Y117        FDPE (Prop_fdpe_C_Q)         0.193     0.193 r  hdu/shift_reg_reg[15]/Q
                         net (fo=3, routed)           0.166     0.359    hdu/shift_reg_reg_n_0_[15]
    SLICE_X87Y117        FDPE                                         r  hdu/shift_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdu/shift_reg_reg[17]/C
                            (rising edge-triggered cell FDPE)
  Destination:            hdu/shift_reg_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.193ns (53.676%)  route 0.167ns (46.324%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y117        FDPE                         0.000     0.000 r  hdu/shift_reg_reg[17]/C
    SLICE_X86Y117        FDPE (Prop_fdpe_C_Q)         0.193     0.193 r  hdu/shift_reg_reg[17]/Q
                         net (fo=5, routed)           0.167     0.360    hdu/shift_reg_reg_n_0_[17]
    SLICE_X86Y119        FDPE                                         r  hdu/shift_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdu/shift_reg_reg[21]/C
                            (rising edge-triggered cell FDPE)
  Destination:            hdu/shift_reg_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.193ns (52.340%)  route 0.176ns (47.660%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDPE                         0.000     0.000 r  hdu/shift_reg_reg[21]/C
    SLICE_X86Y119        FDPE (Prop_fdpe_C_Q)         0.193     0.193 r  hdu/shift_reg_reg[21]/Q
                         net (fo=3, routed)           0.176     0.369    hdu/shift_reg_reg_n_0_[21]
    SLICE_X85Y119        FDPE                                         r  hdu/shift_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdu/shift_reg_reg[14]/C
                            (rising edge-triggered cell FDPE)
  Destination:            hdu/shift_reg_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.193ns (52.030%)  route 0.178ns (47.970%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDPE                         0.000     0.000 r  hdu/shift_reg_reg[14]/C
    SLICE_X86Y118        FDPE (Prop_fdpe_C_Q)         0.193     0.193 r  hdu/shift_reg_reg[14]/Q
                         net (fo=5, routed)           0.178     0.371    hdu/shift_reg_reg_n_0_[14]
    SLICE_X86Y117        FDPE                                         r  hdu/shift_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------





