ARM GAS  /tmp/cc2Jckq4.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"lv_printf.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text._out_buffer,"ax",%progbits
  17              		.align	1
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-d16
  24              	_out_buffer:
  25              	.LVL0:
  26              	.LFB0:
  27              		.file 1 "Middlewares/lvgl/src/misc/lv_printf.c"
   1:Middlewares/lvgl/src/misc/lv_printf.c **** ///////////////////////////////////////////////////////////////////////////////
   2:Middlewares/lvgl/src/misc/lv_printf.c **** // \author (c) Marco Paland (info@paland.com)
   3:Middlewares/lvgl/src/misc/lv_printf.c **** //             2014-2019, PALANDesign Hannover, Germany
   4:Middlewares/lvgl/src/misc/lv_printf.c **** //
   5:Middlewares/lvgl/src/misc/lv_printf.c **** // \license The MIT License (MIT)
   6:Middlewares/lvgl/src/misc/lv_printf.c **** //
   7:Middlewares/lvgl/src/misc/lv_printf.c **** // Permission is hereby granted, free of charge, to any person obtaining a copy
   8:Middlewares/lvgl/src/misc/lv_printf.c **** // of this software and associated documentation files (the "Software"), to deal
   9:Middlewares/lvgl/src/misc/lv_printf.c **** // in the Software without restriction, including without limitation the rights
  10:Middlewares/lvgl/src/misc/lv_printf.c **** // to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
  11:Middlewares/lvgl/src/misc/lv_printf.c **** // copies of the Software, and to permit persons to whom the Software is
  12:Middlewares/lvgl/src/misc/lv_printf.c **** // furnished to do so, subject to the following conditions:
  13:Middlewares/lvgl/src/misc/lv_printf.c **** //
  14:Middlewares/lvgl/src/misc/lv_printf.c **** // The above copyright notice and this permission notice shall be included in
  15:Middlewares/lvgl/src/misc/lv_printf.c **** // all copies or substantial portions of the Software.
  16:Middlewares/lvgl/src/misc/lv_printf.c **** //
  17:Middlewares/lvgl/src/misc/lv_printf.c **** // THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  18:Middlewares/lvgl/src/misc/lv_printf.c **** // IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  19:Middlewares/lvgl/src/misc/lv_printf.c **** // FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
  20:Middlewares/lvgl/src/misc/lv_printf.c **** // AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  21:Middlewares/lvgl/src/misc/lv_printf.c **** // LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  22:Middlewares/lvgl/src/misc/lv_printf.c **** // OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
  23:Middlewares/lvgl/src/misc/lv_printf.c **** // THE SOFTWARE.
  24:Middlewares/lvgl/src/misc/lv_printf.c **** //
  25:Middlewares/lvgl/src/misc/lv_printf.c **** // \brief Tiny printf, sprintf and (v)snprintf implementation, optimized for speed on
  26:Middlewares/lvgl/src/misc/lv_printf.c **** //        embedded systems with a very limited resources. These routines are thread
  27:Middlewares/lvgl/src/misc/lv_printf.c **** //        safe and reentrant!
  28:Middlewares/lvgl/src/misc/lv_printf.c **** //        Use this instead of the bloated standard/newlib printf cause these use
  29:Middlewares/lvgl/src/misc/lv_printf.c **** //        malloc for printf (and may not be thread safe).
  30:Middlewares/lvgl/src/misc/lv_printf.c **** //
  31:Middlewares/lvgl/src/misc/lv_printf.c **** ///////////////////////////////////////////////////////////////////////////////
ARM GAS  /tmp/cc2Jckq4.s 			page 2


  32:Middlewares/lvgl/src/misc/lv_printf.c **** 
  33:Middlewares/lvgl/src/misc/lv_printf.c **** /*Original repository: https://github.com/mpaland/printf*/
  34:Middlewares/lvgl/src/misc/lv_printf.c **** 
  35:Middlewares/lvgl/src/misc/lv_printf.c **** #include "lv_printf.h"
  36:Middlewares/lvgl/src/misc/lv_printf.c **** 
  37:Middlewares/lvgl/src/misc/lv_printf.c **** #if LV_SPRINTF_CUSTOM == 0
  38:Middlewares/lvgl/src/misc/lv_printf.c **** 
  39:Middlewares/lvgl/src/misc/lv_printf.c **** #include <stdbool.h>
  40:Middlewares/lvgl/src/misc/lv_printf.c **** #include <stdint.h>
  41:Middlewares/lvgl/src/misc/lv_printf.c **** 
  42:Middlewares/lvgl/src/misc/lv_printf.c **** #define PRINTF_DISABLE_SUPPORT_FLOAT    (!LV_SPRINTF_USE_FLOAT)
  43:Middlewares/lvgl/src/misc/lv_printf.c **** 
  44:Middlewares/lvgl/src/misc/lv_printf.c **** // 'ntoa' conversion buffer size, this must be big enough to hold one converted
  45:Middlewares/lvgl/src/misc/lv_printf.c **** // numeric number including padded zeros (dynamically created on stack)
  46:Middlewares/lvgl/src/misc/lv_printf.c **** // default: 32 byte
  47:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_NTOA_BUFFER_SIZE
  48:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_NTOA_BUFFER_SIZE    32U
  49:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  50:Middlewares/lvgl/src/misc/lv_printf.c **** 
  51:Middlewares/lvgl/src/misc/lv_printf.c **** // 'ftoa' conversion buffer size, this must be big enough to hold one converted
  52:Middlewares/lvgl/src/misc/lv_printf.c **** // float number including padded zeros (dynamically created on stack)
  53:Middlewares/lvgl/src/misc/lv_printf.c **** // default: 32 byte
  54:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_FTOA_BUFFER_SIZE
  55:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_FTOA_BUFFER_SIZE    32U
  56:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  57:Middlewares/lvgl/src/misc/lv_printf.c **** 
  58:Middlewares/lvgl/src/misc/lv_printf.c **** // support for the floating point type (%f)
  59:Middlewares/lvgl/src/misc/lv_printf.c **** // default: activated
  60:Middlewares/lvgl/src/misc/lv_printf.c **** #if !PRINTF_DISABLE_SUPPORT_FLOAT
  61:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_SUPPORT_FLOAT
  62:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  63:Middlewares/lvgl/src/misc/lv_printf.c **** 
  64:Middlewares/lvgl/src/misc/lv_printf.c **** // support for exponential floating point notation (%e/%g)
  65:Middlewares/lvgl/src/misc/lv_printf.c **** // default: activated
  66:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_DISABLE_SUPPORT_EXPONENTIAL
  67:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_SUPPORT_EXPONENTIAL
  68:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  69:Middlewares/lvgl/src/misc/lv_printf.c **** 
  70:Middlewares/lvgl/src/misc/lv_printf.c **** // define the default floating point precision
  71:Middlewares/lvgl/src/misc/lv_printf.c **** // default: 6 digits
  72:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_DEFAULT_FLOAT_PRECISION
  73:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_DEFAULT_FLOAT_PRECISION 6U
  74:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  75:Middlewares/lvgl/src/misc/lv_printf.c **** 
  76:Middlewares/lvgl/src/misc/lv_printf.c **** // define the largest float suitable to print with %f
  77:Middlewares/lvgl/src/misc/lv_printf.c **** // default: 1e9
  78:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_MAX_FLOAT
  79:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_MAX_FLOAT 1e9
  80:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  81:Middlewares/lvgl/src/misc/lv_printf.c **** 
  82:Middlewares/lvgl/src/misc/lv_printf.c **** // support for the long long types (%llu or %p)
  83:Middlewares/lvgl/src/misc/lv_printf.c **** // default: activated
  84:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_DISABLE_SUPPORT_LONG_LONG
  85:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_SUPPORT_LONG_LONG
  86:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  87:Middlewares/lvgl/src/misc/lv_printf.c **** 
  88:Middlewares/lvgl/src/misc/lv_printf.c **** // support for the ptrdiff_t type (%t)
ARM GAS  /tmp/cc2Jckq4.s 			page 3


  89:Middlewares/lvgl/src/misc/lv_printf.c **** // ptrdiff_t is normally defined in <stddef.h> as long or long long type
  90:Middlewares/lvgl/src/misc/lv_printf.c **** // default: activated
  91:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_DISABLE_SUPPORT_PTRDIFF_T
  92:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_SUPPORT_PTRDIFF_T
  93:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  94:Middlewares/lvgl/src/misc/lv_printf.c **** 
  95:Middlewares/lvgl/src/misc/lv_printf.c **** ///////////////////////////////////////////////////////////////////////////////
  96:Middlewares/lvgl/src/misc/lv_printf.c **** 
  97:Middlewares/lvgl/src/misc/lv_printf.c **** // internal flag definitions
  98:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_ZEROPAD   (1U <<  0U)
  99:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_LEFT      (1U <<  1U)
 100:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_PLUS      (1U <<  2U)
 101:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_SPACE     (1U <<  3U)
 102:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_HASH      (1U <<  4U)
 103:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_UPPERCASE (1U <<  5U)
 104:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_CHAR      (1U <<  6U)
 105:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_SHORT     (1U <<  7U)
 106:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_LONG      (1U <<  8U)
 107:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_LONG_LONG (1U <<  9U)
 108:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_PRECISION (1U << 10U)
 109:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_ADAPT_EXP (1U << 11U)
 110:Middlewares/lvgl/src/misc/lv_printf.c **** 
 111:Middlewares/lvgl/src/misc/lv_printf.c **** // import float.h for DBL_MAX
 112:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_FLOAT)
 113:Middlewares/lvgl/src/misc/lv_printf.c ****     #include <float.h>
 114:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 115:Middlewares/lvgl/src/misc/lv_printf.c **** 
 116:Middlewares/lvgl/src/misc/lv_printf.c **** // output function type
 117:Middlewares/lvgl/src/misc/lv_printf.c **** typedef void (*out_fct_type)(char character, void * buffer, size_t idx, size_t maxlen);
 118:Middlewares/lvgl/src/misc/lv_printf.c **** 
 119:Middlewares/lvgl/src/misc/lv_printf.c **** // wrapper (used as buffer) for output function type
 120:Middlewares/lvgl/src/misc/lv_printf.c **** typedef struct {
 121:Middlewares/lvgl/src/misc/lv_printf.c ****     void (*fct)(char character, void * arg);
 122:Middlewares/lvgl/src/misc/lv_printf.c ****     void * arg;
 123:Middlewares/lvgl/src/misc/lv_printf.c **** } out_fct_wrap_type;
 124:Middlewares/lvgl/src/misc/lv_printf.c **** 
 125:Middlewares/lvgl/src/misc/lv_printf.c **** // internal buffer output
 126:Middlewares/lvgl/src/misc/lv_printf.c **** static inline void _out_buffer(char character, void * buffer, size_t idx, size_t maxlen)
 127:Middlewares/lvgl/src/misc/lv_printf.c **** {
  28              		.loc 1 127 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 128:Middlewares/lvgl/src/misc/lv_printf.c ****     if(idx < maxlen) {
  33              		.loc 1 128 5 view .LVU1
  34              		.loc 1 128 7 is_stmt 0 view .LVU2
  35 0000 9A42     		cmp	r2, r3
  36 0002 00D2     		bcs	.L1
 129:Middlewares/lvgl/src/misc/lv_printf.c ****         ((char *)buffer)[idx] = character;
  37              		.loc 1 129 9 is_stmt 1 view .LVU3
  38              		.loc 1 129 31 is_stmt 0 view .LVU4
  39 0004 8854     		strb	r0, [r1, r2]
  40              	.L1:
 130:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 131:Middlewares/lvgl/src/misc/lv_printf.c **** }
  41              		.loc 1 131 1 view .LVU5
ARM GAS  /tmp/cc2Jckq4.s 			page 4


  42 0006 7047     		bx	lr
  43              		.cfi_endproc
  44              	.LFE0:
  46              		.section	.text._out_null,"ax",%progbits
  47              		.align	1
  48              		.syntax unified
  49              		.thumb
  50              		.thumb_func
  51              		.fpu fpv5-d16
  53              	_out_null:
  54              	.LVL1:
  55              	.LFB1:
 132:Middlewares/lvgl/src/misc/lv_printf.c **** 
 133:Middlewares/lvgl/src/misc/lv_printf.c **** // internal null output
 134:Middlewares/lvgl/src/misc/lv_printf.c **** static inline void _out_null(char character, void * buffer, size_t idx, size_t maxlen)
 135:Middlewares/lvgl/src/misc/lv_printf.c **** {
  56              		.loc 1 135 1 is_stmt 1 view -0
  57              		.cfi_startproc
  58              		@ args = 0, pretend = 0, frame = 0
  59              		@ frame_needed = 0, uses_anonymous_args = 0
  60              		@ link register save eliminated.
 136:Middlewares/lvgl/src/misc/lv_printf.c ****     (void)character;
  61              		.loc 1 136 5 view .LVU7
 137:Middlewares/lvgl/src/misc/lv_printf.c ****     (void)buffer;
  62              		.loc 1 137 5 view .LVU8
 138:Middlewares/lvgl/src/misc/lv_printf.c ****     (void)idx;
  63              		.loc 1 138 5 view .LVU9
 139:Middlewares/lvgl/src/misc/lv_printf.c ****     (void)maxlen;
  64              		.loc 1 139 5 view .LVU10
 140:Middlewares/lvgl/src/misc/lv_printf.c **** }
  65              		.loc 1 140 1 is_stmt 0 view .LVU11
  66 0000 7047     		bx	lr
  67              		.cfi_endproc
  68              	.LFE1:
  70              		.section	.text._atoi,"ax",%progbits
  71              		.align	1
  72              		.syntax unified
  73              		.thumb
  74              		.thumb_func
  75              		.fpu fpv5-d16
  77              	_atoi:
  78              	.LVL2:
  79              	.LFB4:
 141:Middlewares/lvgl/src/misc/lv_printf.c **** 
 142:Middlewares/lvgl/src/misc/lv_printf.c **** // internal secure strlen
 143:Middlewares/lvgl/src/misc/lv_printf.c **** // \return The length of the string (excluding the terminating 0) limited by 'maxsize'
 144:Middlewares/lvgl/src/misc/lv_printf.c **** static inline unsigned int _strnlen_s(const char * str, size_t maxsize)
 145:Middlewares/lvgl/src/misc/lv_printf.c **** {
 146:Middlewares/lvgl/src/misc/lv_printf.c ****     const char * s;
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     for(s = str; *s && maxsize--; ++s);
 148:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 149:Middlewares/lvgl/src/misc/lv_printf.c **** }
 150:Middlewares/lvgl/src/misc/lv_printf.c **** 
 151:Middlewares/lvgl/src/misc/lv_printf.c **** // internal test if char is a digit (0-9)
 152:Middlewares/lvgl/src/misc/lv_printf.c **** // \return true if char is a digit
 153:Middlewares/lvgl/src/misc/lv_printf.c **** static inline bool _is_digit(char ch)
 154:Middlewares/lvgl/src/misc/lv_printf.c **** {
ARM GAS  /tmp/cc2Jckq4.s 			page 5


 155:Middlewares/lvgl/src/misc/lv_printf.c ****     return (ch >= '0') && (ch <= '9');
 156:Middlewares/lvgl/src/misc/lv_printf.c **** }
 157:Middlewares/lvgl/src/misc/lv_printf.c **** 
 158:Middlewares/lvgl/src/misc/lv_printf.c **** // internal ASCII string to unsigned int conversion
 159:Middlewares/lvgl/src/misc/lv_printf.c **** static unsigned int _atoi(const char ** str)
 160:Middlewares/lvgl/src/misc/lv_printf.c **** {
  80              		.loc 1 160 1 is_stmt 1 view -0
  81              		.cfi_startproc
  82              		@ args = 0, pretend = 0, frame = 0
  83              		@ frame_needed = 0, uses_anonymous_args = 0
  84              		@ link register save eliminated.
  85              		.loc 1 160 1 is_stmt 0 view .LVU13
  86 0000 0146     		mov	r1, r0
 161:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int i = 0U;
  87              		.loc 1 161 5 is_stmt 1 view .LVU14
  88              	.LVL3:
 162:Middlewares/lvgl/src/misc/lv_printf.c ****     while(_is_digit(**str)) {
  89              		.loc 1 162 5 view .LVU15
 161:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int i = 0U;
  90              		.loc 1 161 18 is_stmt 0 view .LVU16
  91 0002 0020     		movs	r0, #0
  92              	.LVL4:
  93              		.loc 1 162 10 view .LVU17
  94 0004 07E0     		b	.L5
  95              	.LVL5:
  96              	.L6:
 163:Middlewares/lvgl/src/misc/lv_printf.c ****         i = i * 10U + (unsigned int)(*((*str)++) - '0');
  97              		.loc 1 163 9 is_stmt 1 view .LVU18
  98              		.loc 1 163 15 is_stmt 0 view .LVU19
  99 0006 00EB8000 		add	r0, r0, r0, lsl #2
 100              	.LVL6:
 101              		.loc 1 163 46 view .LVU20
 102 000a 531C     		adds	r3, r2, #1
 103 000c 0B60     		str	r3, [r1]
 104              		.loc 1 163 38 view .LVU21
 105 000e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 106              		.loc 1 163 21 view .LVU22
 107 0010 03EB4000 		add	r0, r3, r0, lsl #1
 108              		.loc 1 163 11 view .LVU23
 109 0014 3038     		subs	r0, r0, #48
 110              	.LVL7:
 111              	.L5:
 162:Middlewares/lvgl/src/misc/lv_printf.c ****     while(_is_digit(**str)) {
 112              		.loc 1 162 10 is_stmt 1 view .LVU24
 162:Middlewares/lvgl/src/misc/lv_printf.c ****     while(_is_digit(**str)) {
 113              		.loc 1 162 22 is_stmt 0 view .LVU25
 114 0016 0A68     		ldr	r2, [r1]
 162:Middlewares/lvgl/src/misc/lv_printf.c ****     while(_is_digit(**str)) {
 115              		.loc 1 162 11 view .LVU26
 116 0018 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 117              	.LVL8:
 118              	.LBB19:
 119              	.LBI19:
 153:Middlewares/lvgl/src/misc/lv_printf.c **** {
 120              		.loc 1 153 20 is_stmt 1 view .LVU27
 121              	.LBB20:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
ARM GAS  /tmp/cc2Jckq4.s 			page 6


 122              		.loc 1 155 5 view .LVU28
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 123              		.loc 1 155 24 is_stmt 0 view .LVU29
 124 001a 303B     		subs	r3, r3, #48
 125              	.LVL9:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 126              		.loc 1 155 24 view .LVU30
 127 001c DBB2     		uxtb	r3, r3
 128              	.LVL10:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 129              		.loc 1 155 24 view .LVU31
 130              	.LBE20:
 131              	.LBE19:
 162:Middlewares/lvgl/src/misc/lv_printf.c ****         i = i * 10U + (unsigned int)(*((*str)++) - '0');
 132              		.loc 1 162 10 view .LVU32
 133 001e 092B     		cmp	r3, #9
 134 0020 F1D9     		bls	.L6
 164:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 165:Middlewares/lvgl/src/misc/lv_printf.c ****     return i;
 135              		.loc 1 165 5 is_stmt 1 view .LVU33
 166:Middlewares/lvgl/src/misc/lv_printf.c **** }
 136              		.loc 1 166 1 is_stmt 0 view .LVU34
 137 0022 7047     		bx	lr
 138              		.cfi_endproc
 139              	.LFE4:
 141              		.section	.text._out_rev,"ax",%progbits
 142              		.align	1
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 146              		.fpu fpv5-d16
 148              	_out_rev:
 149              	.LVL11:
 150              	.LFB5:
 167:Middlewares/lvgl/src/misc/lv_printf.c **** 
 168:Middlewares/lvgl/src/misc/lv_printf.c **** // output the specified string in reverse, taking care of any zero-padding
 169:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _out_rev(out_fct_type out, char * buffer, size_t idx, size_t maxlen, const char * buf
 170:Middlewares/lvgl/src/misc/lv_printf.c ****                        unsigned int width, unsigned int flags)
 171:Middlewares/lvgl/src/misc/lv_printf.c **** {
 151              		.loc 1 171 1 is_stmt 1 view -0
 152              		.cfi_startproc
 153              		@ args = 16, pretend = 0, frame = 8
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155              		.loc 1 171 1 is_stmt 0 view .LVU36
 156 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 157              	.LCFI0:
 158              		.cfi_def_cfa_offset 36
 159              		.cfi_offset 4, -36
 160              		.cfi_offset 5, -32
 161              		.cfi_offset 6, -28
 162              		.cfi_offset 7, -24
 163              		.cfi_offset 8, -20
 164              		.cfi_offset 9, -16
 165              		.cfi_offset 10, -12
 166              		.cfi_offset 11, -8
 167              		.cfi_offset 14, -4
 168 0004 83B0     		sub	sp, sp, #12
ARM GAS  /tmp/cc2Jckq4.s 			page 7


 169              	.LCFI1:
 170              		.cfi_def_cfa_offset 48
 171 0006 0546     		mov	r5, r0
 172 0008 0E46     		mov	r6, r1
 173 000a 9346     		mov	fp, r2
 174 000c 1F46     		mov	r7, r3
 175 000e DDF830A0 		ldr	r10, [sp, #48]
 176 0012 0D9C     		ldr	r4, [sp, #52]
 177 0014 DDF83890 		ldr	r9, [sp, #56]
 172:Middlewares/lvgl/src/misc/lv_printf.c ****     const size_t start_idx = idx;
 178              		.loc 1 172 5 is_stmt 1 view .LVU37
 179              	.LVL12:
 173:Middlewares/lvgl/src/misc/lv_printf.c **** 
 174:Middlewares/lvgl/src/misc/lv_printf.c ****     // pad spaces up to given width
 175:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 180              		.loc 1 175 5 view .LVU38
 181              		.loc 1 175 7 is_stmt 0 view .LVU39
 182 0018 0F9B     		ldr	r3, [sp, #60]
 183              	.LVL13:
 184              		.loc 1 175 7 view .LVU40
 185 001a 13F0030F 		tst	r3, #3
 186 001e 19D1     		bne	.L9
 187              	.LBB21:
 176:Middlewares/lvgl/src/misc/lv_printf.c ****         size_t i;
 177:Middlewares/lvgl/src/misc/lv_printf.c ****         for(i = len; i < width; i++) {
 188              		.loc 1 177 15 view .LVU41
 189 0020 A046     		mov	r8, r4
 190              	.LBE21:
 191 0022 0192     		str	r2, [sp, #4]
 192              	.LVL14:
 193              	.L8:
 194              	.LBB22:
 195              		.loc 1 177 22 is_stmt 1 discriminator 1 view .LVU42
 196              		.loc 1 177 9 is_stmt 0 discriminator 1 view .LVU43
 197 0024 C845     		cmp	r8, r9
 198 0026 09D2     		bcs	.L19
 178:Middlewares/lvgl/src/misc/lv_printf.c ****             out(' ', buffer, idx++, maxlen);
 199              		.loc 1 178 13 is_stmt 1 discriminator 3 view .LVU44
 200 0028 02F1010B 		add	fp, r2, #1
 201              	.LVL15:
 202              		.loc 1 178 13 is_stmt 0 discriminator 3 view .LVU45
 203 002c 3B46     		mov	r3, r7
 204 002e 3146     		mov	r1, r6
 205 0030 2020     		movs	r0, #32
 206 0032 A847     		blx	r5
 207              	.LVL16:
 177:Middlewares/lvgl/src/misc/lv_printf.c ****             out(' ', buffer, idx++, maxlen);
 208              		.loc 1 177 33 is_stmt 1 discriminator 3 view .LVU46
 177:Middlewares/lvgl/src/misc/lv_printf.c ****             out(' ', buffer, idx++, maxlen);
 209              		.loc 1 177 34 is_stmt 0 discriminator 3 view .LVU47
 210 0034 08F10108 		add	r8, r8, #1
 211              	.LVL17:
 212              		.loc 1 178 13 discriminator 3 view .LVU48
 213 0038 5A46     		mov	r2, fp
 214 003a F3E7     		b	.L8
 215              	.LVL18:
 216              	.L19:
ARM GAS  /tmp/cc2Jckq4.s 			page 8


 217              		.loc 1 178 13 discriminator 3 view .LVU49
 218 003c DDF804B0 		ldr	fp, [sp, #4]
 219 0040 08E0     		b	.L9
 220              	.LVL19:
 221              	.L12:
 222              		.loc 1 178 13 discriminator 3 view .LVU50
 223              	.LBE22:
 179:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 180:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 181:Middlewares/lvgl/src/misc/lv_printf.c **** 
 182:Middlewares/lvgl/src/misc/lv_printf.c ****     // reverse string
 183:Middlewares/lvgl/src/misc/lv_printf.c ****     while(len) {
 184:Middlewares/lvgl/src/misc/lv_printf.c ****         out(buf[--len], buffer, idx++, maxlen);
 224              		.loc 1 184 9 is_stmt 1 view .LVU51
 225 0042 013C     		subs	r4, r4, #1
 226              	.LVL20:
 227              		.loc 1 184 9 is_stmt 0 view .LVU52
 228 0044 02F10108 		add	r8, r2, #1
 229              	.LVL21:
 230              		.loc 1 184 9 view .LVU53
 231 0048 3B46     		mov	r3, r7
 232 004a 3146     		mov	r1, r6
 233 004c 1AF80400 		ldrb	r0, [r10, r4]	@ zero_extendqisi2
 234 0050 A847     		blx	r5
 235              	.LVL22:
 236 0052 4246     		mov	r2, r8
 237              	.LVL23:
 238              	.L9:
 183:Middlewares/lvgl/src/misc/lv_printf.c ****         out(buf[--len], buffer, idx++, maxlen);
 239              		.loc 1 183 10 is_stmt 1 view .LVU54
 240 0054 002C     		cmp	r4, #0
 241 0056 F4D1     		bne	.L12
 185:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 186:Middlewares/lvgl/src/misc/lv_printf.c **** 
 187:Middlewares/lvgl/src/misc/lv_printf.c ****     // append pad spaces up to given width
 188:Middlewares/lvgl/src/misc/lv_printf.c ****     if(flags & FLAGS_LEFT) {
 242              		.loc 1 188 5 view .LVU55
 243              		.loc 1 188 7 is_stmt 0 view .LVU56
 244 0058 0F9B     		ldr	r3, [sp, #60]
 245 005a 13F0020F 		tst	r3, #2
 246 005e 03D1     		bne	.L13
 247              	.LVL24:
 248              	.L7:
 189:Middlewares/lvgl/src/misc/lv_printf.c ****         while(idx - start_idx < width) {
 190:Middlewares/lvgl/src/misc/lv_printf.c ****             out(' ', buffer, idx++, maxlen);
 191:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 192:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 193:Middlewares/lvgl/src/misc/lv_printf.c **** 
 194:Middlewares/lvgl/src/misc/lv_printf.c ****     return idx;
 195:Middlewares/lvgl/src/misc/lv_printf.c **** }
 249              		.loc 1 195 1 view .LVU57
 250 0060 1046     		mov	r0, r2
 251 0062 03B0     		add	sp, sp, #12
 252              	.LCFI2:
 253              		.cfi_remember_state
 254              		.cfi_def_cfa_offset 36
 255              		@ sp needed
ARM GAS  /tmp/cc2Jckq4.s 			page 9


 256 0064 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 257              	.LVL25:
 258              	.L13:
 259              	.LCFI3:
 260              		.cfi_restore_state
 189:Middlewares/lvgl/src/misc/lv_printf.c ****         while(idx - start_idx < width) {
 261              		.loc 1 189 14 is_stmt 1 view .LVU58
 189:Middlewares/lvgl/src/misc/lv_printf.c ****         while(idx - start_idx < width) {
 262              		.loc 1 189 19 is_stmt 0 view .LVU59
 263 0068 A2EB0B03 		sub	r3, r2, fp
 189:Middlewares/lvgl/src/misc/lv_printf.c ****         while(idx - start_idx < width) {
 264              		.loc 1 189 14 view .LVU60
 265 006c 4B45     		cmp	r3, r9
 266 006e F7D2     		bcs	.L7
 190:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 267              		.loc 1 190 13 is_stmt 1 view .LVU61
 268 0070 541C     		adds	r4, r2, #1
 269              	.LVL26:
 190:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 270              		.loc 1 190 13 is_stmt 0 view .LVU62
 271 0072 3B46     		mov	r3, r7
 272 0074 3146     		mov	r1, r6
 273 0076 2020     		movs	r0, #32
 274 0078 A847     		blx	r5
 275              	.LVL27:
 276 007a 2246     		mov	r2, r4
 277 007c F4E7     		b	.L13
 278              		.cfi_endproc
 279              	.LFE5:
 281              		.section	.text._ntoa_format,"ax",%progbits
 282              		.align	1
 283              		.syntax unified
 284              		.thumb
 285              		.thumb_func
 286              		.fpu fpv5-d16
 288              	_ntoa_format:
 289              	.LVL28:
 290              	.LFB6:
 196:Middlewares/lvgl/src/misc/lv_printf.c **** 
 197:Middlewares/lvgl/src/misc/lv_printf.c **** // internal itoa format
 198:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _ntoa_format(out_fct_type out, char * buffer, size_t idx, size_t maxlen, char * buf, 
 199:Middlewares/lvgl/src/misc/lv_printf.c ****                            bool negative, unsigned int base, unsigned int prec, unsigned int width,
 200:Middlewares/lvgl/src/misc/lv_printf.c **** {
 291              		.loc 1 200 1 is_stmt 1 view -0
 292              		.cfi_startproc
 293              		@ args = 28, pretend = 0, frame = 0
 294              		@ frame_needed = 0, uses_anonymous_args = 0
 295              		.loc 1 200 1 is_stmt 0 view .LVU64
 296 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 297              	.LCFI4:
 298              		.cfi_def_cfa_offset 28
 299              		.cfi_offset 4, -28
 300              		.cfi_offset 5, -24
 301              		.cfi_offset 6, -20
 302              		.cfi_offset 7, -16
 303              		.cfi_offset 8, -12
 304              		.cfi_offset 9, -8
ARM GAS  /tmp/cc2Jckq4.s 			page 10


 305              		.cfi_offset 14, -4
 306 0004 85B0     		sub	sp, sp, #20
 307              	.LCFI5:
 308              		.cfi_def_cfa_offset 48
 309 0006 9E46     		mov	lr, r3
 310 0008 0C9D     		ldr	r5, [sp, #48]
 311 000a 0D9C     		ldr	r4, [sp, #52]
 312 000c 9DF83890 		ldrb	r9, [sp, #56]	@ zero_extendqisi2
 313 0010 DDF83C80 		ldr	r8, [sp, #60]
 314 0014 DDF840C0 		ldr	ip, [sp, #64]
 315 0018 119B     		ldr	r3, [sp, #68]
 316              	.LVL29:
 317              		.loc 1 200 1 view .LVU65
 318 001a 129E     		ldr	r6, [sp, #72]
 201:Middlewares/lvgl/src/misc/lv_printf.c ****     // pad leading zeros
 202:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_LEFT)) {
 319              		.loc 1 202 5 is_stmt 1 view .LVU66
 320              		.loc 1 202 7 is_stmt 0 view .LVU67
 321 001c 16F0020F 		tst	r6, #2
 322 0020 20D1     		bne	.L21
 203:Middlewares/lvgl/src/misc/lv_printf.c ****         if(width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) 
 323              		.loc 1 203 9 is_stmt 1 view .LVU68
 324              		.loc 1 203 11 is_stmt 0 view .LVU69
 325 0022 6BB1     		cbz	r3, .L24
 326              		.loc 1 203 18 discriminator 1 view .LVU70
 327 0024 16F0010F 		tst	r6, #1
 328 0028 0AD0     		beq	.L24
 329              		.loc 1 203 45 discriminator 2 view .LVU71
 330 002a B9F1000F 		cmp	r9, #0
 331 002e 02D1     		bne	.L23
 332              		.loc 1 203 58 discriminator 3 view .LVU72
 333 0030 16F00C0F 		tst	r6, #12
 334 0034 04D0     		beq	.L24
 335              	.L23:
 204:Middlewares/lvgl/src/misc/lv_printf.c ****             width--;
 336              		.loc 1 204 13 is_stmt 1 view .LVU73
 337              		.loc 1 204 18 is_stmt 0 view .LVU74
 338 0036 013B     		subs	r3, r3, #1
 339              	.LVL30:
 340              		.loc 1 204 18 view .LVU75
 341 0038 02E0     		b	.L24
 342              	.LVL31:
 343              	.L25:
 205:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 206:Middlewares/lvgl/src/misc/lv_printf.c ****         while((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 207:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 344              		.loc 1 207 13 is_stmt 1 view .LVU76
 345              		.loc 1 207 24 is_stmt 0 view .LVU77
 346 003a 3027     		movs	r7, #48
 347 003c 2F55     		strb	r7, [r5, r4]
 348              		.loc 1 207 20 view .LVU78
 349 003e 0134     		adds	r4, r4, #1
 350              	.LVL32:
 351              	.L24:
 206:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 352              		.loc 1 206 14 is_stmt 1 view .LVU79
 353 0040 1F2C     		cmp	r4, #31
ARM GAS  /tmp/cc2Jckq4.s 			page 11


 354 0042 98BF     		it	ls
 355 0044 6445     		cmpls	r4, ip
 356 0046 F8D3     		bcc	.L25
 357              	.L26:
 208:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 209:Middlewares/lvgl/src/misc/lv_printf.c ****         while((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 358              		.loc 1 209 14 view .LVU80
 359 0048 16F0010F 		tst	r6, #1
 360 004c 0AD0     		beq	.L21
 361              		.loc 1 209 64 is_stmt 0 discriminator 1 view .LVU81
 362 004e 1F2C     		cmp	r4, #31
 363 0050 8CBF     		ite	hi
 364 0052 0027     		movhi	r7, #0
 365 0054 0127     		movls	r7, #1
 366              		.loc 1 209 56 discriminator 1 view .LVU82
 367 0056 9C42     		cmp	r4, r3
 368 0058 04D2     		bcs	.L21
 369 005a 1FB1     		cbz	r7, .L21
 210:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 370              		.loc 1 210 13 is_stmt 1 view .LVU83
 371              	.LVL33:
 372              		.loc 1 210 24 is_stmt 0 view .LVU84
 373 005c 3027     		movs	r7, #48
 374 005e 2F55     		strb	r7, [r5, r4]
 375              		.loc 1 210 20 view .LVU85
 376 0060 0134     		adds	r4, r4, #1
 377              	.LVL34:
 378              		.loc 1 210 20 view .LVU86
 379 0062 F1E7     		b	.L26
 380              	.LVL35:
 381              	.L21:
 211:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 212:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 213:Middlewares/lvgl/src/misc/lv_printf.c **** 
 214:Middlewares/lvgl/src/misc/lv_printf.c ****     // handle hash
 215:Middlewares/lvgl/src/misc/lv_printf.c ****     if(flags & FLAGS_HASH) {
 382              		.loc 1 215 5 is_stmt 1 view .LVU87
 383              		.loc 1 215 7 is_stmt 0 view .LVU88
 384 0064 16F0100F 		tst	r6, #16
 385 0068 27D0     		beq	.L29
 216:Middlewares/lvgl/src/misc/lv_printf.c ****         if(!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 386              		.loc 1 216 9 is_stmt 1 view .LVU89
 387              		.loc 1 216 11 is_stmt 0 view .LVU90
 388 006a 16F4806F 		tst	r6, #1024
 389 006e 11D1     		bne	.L30
 390              		.loc 1 216 39 discriminator 1 view .LVU91
 391 0070 84B1     		cbz	r4, .L30
 392              		.loc 1 216 46 discriminator 2 view .LVU92
 393 0072 9C42     		cmp	r4, r3
 394 0074 18BF     		it	ne
 395 0076 6445     		cmpne	r4, ip
 396 0078 0CD1     		bne	.L30
 217:Middlewares/lvgl/src/misc/lv_printf.c ****             len--;
 397              		.loc 1 217 13 is_stmt 1 view .LVU93
 398              	.LVL36:
 218:Middlewares/lvgl/src/misc/lv_printf.c ****             if(len && (base == 16U)) {
 399              		.loc 1 218 13 view .LVU94
ARM GAS  /tmp/cc2Jckq4.s 			page 12


 400              		.loc 1 218 16 is_stmt 0 view .LVU95
 401 007a B4F1010C 		subs	ip, r4, #1
 402              	.LVL37:
 403              		.loc 1 218 16 view .LVU96
 404 007e 14BF     		ite	ne
 405 0080 0127     		movne	r7, #1
 406 0082 0027     		moveq	r7, #0
 407              		.loc 1 218 20 view .LVU97
 408 0084 B8F1100F 		cmp	r8, #16
 409 0088 14BF     		ite	ne
 410 008a 0027     		movne	r7, #0
 411 008c 07F00107 		andeq	r7, r7, #1
 412              		.loc 1 218 15 view .LVU98
 413 0090 2FB3     		cbz	r7, .L37
 219:Middlewares/lvgl/src/misc/lv_printf.c ****                 len--;
 414              		.loc 1 219 17 is_stmt 1 view .LVU99
 415              		.loc 1 219 20 is_stmt 0 view .LVU100
 416 0092 023C     		subs	r4, r4, #2
 417              	.LVL38:
 418              	.L30:
 220:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 221:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 222:Middlewares/lvgl/src/misc/lv_printf.c ****         if((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 419              		.loc 1 222 9 is_stmt 1 view .LVU101
 420              		.loc 1 222 11 is_stmt 0 view .LVU102
 421 0094 B8F1100F 		cmp	r8, #16
 422 0098 23D0     		beq	.L39
 423              	.L31:
 223:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'x';
 224:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 225:Middlewares/lvgl/src/misc/lv_printf.c ****         else if((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 424              		.loc 1 225 14 is_stmt 1 view .LVU103
 425              		.loc 1 225 16 is_stmt 0 view .LVU104
 426 009a B8F1100F 		cmp	r8, #16
 427 009e 29D0     		beq	.L40
 428              	.L33:
 226:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'X';
 227:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 228:Middlewares/lvgl/src/misc/lv_printf.c ****         else if((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 429              		.loc 1 228 14 is_stmt 1 view .LVU105
 430              		.loc 1 228 16 is_stmt 0 view .LVU106
 431 00a0 1F2C     		cmp	r4, #31
 432 00a2 98BF     		it	ls
 433 00a4 B8F1020F 		cmpls	r8, #2
 434 00a8 02D1     		bne	.L32
 229:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'b';
 435              		.loc 1 229 13 is_stmt 1 view .LVU107
 436              	.LVL39:
 437              		.loc 1 229 24 is_stmt 0 view .LVU108
 438 00aa 6227     		movs	r7, #98
 439 00ac 2F55     		strb	r7, [r5, r4]
 440              		.loc 1 229 20 view .LVU109
 441 00ae 0134     		adds	r4, r4, #1
 442              	.LVL40:
 443              	.L32:
 230:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 231:Middlewares/lvgl/src/misc/lv_printf.c ****         if(len < PRINTF_NTOA_BUFFER_SIZE) {
ARM GAS  /tmp/cc2Jckq4.s 			page 13


 444              		.loc 1 231 9 is_stmt 1 view .LVU110
 445              		.loc 1 231 11 is_stmt 0 view .LVU111
 446 00b0 1F2C     		cmp	r4, #31
 447 00b2 02D8     		bhi	.L29
 232:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 448              		.loc 1 232 13 is_stmt 1 view .LVU112
 449              	.LVL41:
 450              		.loc 1 232 24 is_stmt 0 view .LVU113
 451 00b4 3027     		movs	r7, #48
 452 00b6 2F55     		strb	r7, [r5, r4]
 453              		.loc 1 232 20 view .LVU114
 454 00b8 0134     		adds	r4, r4, #1
 455              	.LVL42:
 456              	.L29:
 233:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 234:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 235:Middlewares/lvgl/src/misc/lv_printf.c **** 
 236:Middlewares/lvgl/src/misc/lv_printf.c ****     if(len < PRINTF_NTOA_BUFFER_SIZE) {
 457              		.loc 1 236 5 is_stmt 1 view .LVU115
 458              		.loc 1 236 7 is_stmt 0 view .LVU116
 459 00ba 1F2C     		cmp	r4, #31
 460 00bc 05D8     		bhi	.L34
 237:Middlewares/lvgl/src/misc/lv_printf.c ****         if(negative) {
 461              		.loc 1 237 9 is_stmt 1 view .LVU117
 462              		.loc 1 237 11 is_stmt 0 view .LVU118
 463 00be B9F1000F 		cmp	r9, #0
 464 00c2 20D0     		beq	.L35
 238:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '-';
 465              		.loc 1 238 13 is_stmt 1 view .LVU119
 466              	.LVL43:
 467              		.loc 1 238 24 is_stmt 0 view .LVU120
 468 00c4 2D27     		movs	r7, #45
 469 00c6 2F55     		strb	r7, [r5, r4]
 470              		.loc 1 238 20 view .LVU121
 471 00c8 0134     		adds	r4, r4, #1
 472              	.LVL44:
 473              	.L34:
 239:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 240:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(flags & FLAGS_PLUS) {
 241:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '+';  // ignore the space if the '+' exists
 242:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 243:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(flags & FLAGS_SPACE) {
 244:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = ' ';
 245:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 246:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 247:Middlewares/lvgl/src/misc/lv_printf.c **** 
 248:Middlewares/lvgl/src/misc/lv_printf.c ****     return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 474              		.loc 1 248 5 is_stmt 1 view .LVU122
 475              		.loc 1 248 12 is_stmt 0 view .LVU123
 476 00ca 0396     		str	r6, [sp, #12]
 477 00cc 0293     		str	r3, [sp, #8]
 478 00ce 0194     		str	r4, [sp, #4]
 479 00d0 0095     		str	r5, [sp]
 480 00d2 7346     		mov	r3, lr
 481              	.LVL45:
 482              		.loc 1 248 12 view .LVU124
 483 00d4 FFF7FEFF 		bl	_out_rev
ARM GAS  /tmp/cc2Jckq4.s 			page 14


 484              	.LVL46:
 249:Middlewares/lvgl/src/misc/lv_printf.c **** }
 485              		.loc 1 249 1 view .LVU125
 486 00d8 05B0     		add	sp, sp, #20
 487              	.LCFI6:
 488              		.cfi_remember_state
 489              		.cfi_def_cfa_offset 28
 490              		@ sp needed
 491 00da BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 492              	.LVL47:
 493              	.L37:
 494              	.LCFI7:
 495              		.cfi_restore_state
 217:Middlewares/lvgl/src/misc/lv_printf.c ****             if(len && (base == 16U)) {
 496              		.loc 1 217 16 view .LVU126
 497 00de 6446     		mov	r4, ip
 498 00e0 D8E7     		b	.L30
 499              	.LVL48:
 500              	.L39:
 222:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'x';
 501              		.loc 1 222 26 discriminator 1 view .LVU127
 502 00e2 16F0200F 		tst	r6, #32
 503 00e6 D8D1     		bne	.L31
 222:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'x';
 504              		.loc 1 222 56 discriminator 2 view .LVU128
 505 00e8 1F2C     		cmp	r4, #31
 506 00ea D6D8     		bhi	.L31
 223:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 507              		.loc 1 223 13 is_stmt 1 view .LVU129
 508              	.LVL49:
 223:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 509              		.loc 1 223 24 is_stmt 0 view .LVU130
 510 00ec 7827     		movs	r7, #120
 511 00ee 2F55     		strb	r7, [r5, r4]
 223:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 512              		.loc 1 223 20 view .LVU131
 513 00f0 0134     		adds	r4, r4, #1
 514              	.LVL50:
 223:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 515              		.loc 1 223 24 view .LVU132
 516 00f2 DDE7     		b	.L32
 517              	.L40:
 225:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'X';
 518              		.loc 1 225 31 discriminator 1 view .LVU133
 519 00f4 16F0200F 		tst	r6, #32
 520 00f8 D2D0     		beq	.L33
 225:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'X';
 521              		.loc 1 225 60 discriminator 2 view .LVU134
 522 00fa 1F2C     		cmp	r4, #31
 523 00fc D0D8     		bhi	.L33
 226:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 524              		.loc 1 226 13 is_stmt 1 view .LVU135
 525              	.LVL51:
 226:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 526              		.loc 1 226 24 is_stmt 0 view .LVU136
 527 00fe 5827     		movs	r7, #88
 528 0100 2F55     		strb	r7, [r5, r4]
ARM GAS  /tmp/cc2Jckq4.s 			page 15


 226:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 529              		.loc 1 226 20 view .LVU137
 530 0102 0134     		adds	r4, r4, #1
 531              	.LVL52:
 226:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 532              		.loc 1 226 24 view .LVU138
 533 0104 D4E7     		b	.L32
 534              	.L35:
 240:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '+';  // ignore the space if the '+' exists
 535              		.loc 1 240 14 is_stmt 1 view .LVU139
 240:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '+';  // ignore the space if the '+' exists
 536              		.loc 1 240 16 is_stmt 0 view .LVU140
 537 0106 16F0040F 		tst	r6, #4
 538 010a 03D0     		beq	.L36
 241:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 539              		.loc 1 241 13 is_stmt 1 view .LVU141
 540              	.LVL53:
 241:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 541              		.loc 1 241 24 is_stmt 0 view .LVU142
 542 010c 2B27     		movs	r7, #43
 543 010e 2F55     		strb	r7, [r5, r4]
 241:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 544              		.loc 1 241 20 view .LVU143
 545 0110 0134     		adds	r4, r4, #1
 546              	.LVL54:
 241:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 547              		.loc 1 241 20 view .LVU144
 548 0112 DAE7     		b	.L34
 549              	.L36:
 243:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = ' ';
 550              		.loc 1 243 14 is_stmt 1 view .LVU145
 243:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = ' ';
 551              		.loc 1 243 16 is_stmt 0 view .LVU146
 552 0114 16F0080F 		tst	r6, #8
 553 0118 D7D0     		beq	.L34
 244:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 554              		.loc 1 244 13 is_stmt 1 view .LVU147
 555              	.LVL55:
 244:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 556              		.loc 1 244 24 is_stmt 0 view .LVU148
 557 011a 2027     		movs	r7, #32
 558 011c 2F55     		strb	r7, [r5, r4]
 244:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 559              		.loc 1 244 20 view .LVU149
 560 011e 0134     		adds	r4, r4, #1
 561              	.LVL56:
 244:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 562              		.loc 1 244 20 view .LVU150
 563 0120 D3E7     		b	.L34
 564              		.cfi_endproc
 565              	.LFE6:
 567              		.section	.text._ntoa_long,"ax",%progbits
 568              		.align	1
 569              		.syntax unified
 570              		.thumb
 571              		.thumb_func
 572              		.fpu fpv5-d16
ARM GAS  /tmp/cc2Jckq4.s 			page 16


 574              	_ntoa_long:
 575              	.LVL57:
 576              	.LFB7:
 250:Middlewares/lvgl/src/misc/lv_printf.c **** 
 251:Middlewares/lvgl/src/misc/lv_printf.c **** // internal itoa for 'long' type
 252:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _ntoa_long(out_fct_type out, char * buffer, size_t idx, size_t maxlen, unsigned long 
 253:Middlewares/lvgl/src/misc/lv_printf.c ****                          unsigned long base, unsigned int prec, unsigned int width, unsigned int fl
 254:Middlewares/lvgl/src/misc/lv_printf.c **** {
 577              		.loc 1 254 1 is_stmt 1 view -0
 578              		.cfi_startproc
 579              		@ args = 24, pretend = 0, frame = 32
 580              		@ frame_needed = 0, uses_anonymous_args = 0
 581              		.loc 1 254 1 is_stmt 0 view .LVU152
 582 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 583              	.LCFI8:
 584              		.cfi_def_cfa_offset 20
 585              		.cfi_offset 4, -20
 586              		.cfi_offset 5, -16
 587              		.cfi_offset 6, -12
 588              		.cfi_offset 7, -8
 589              		.cfi_offset 14, -4
 590 0002 91B0     		sub	sp, sp, #68
 591              	.LCFI9:
 592              		.cfi_def_cfa_offset 88
 593 0004 169C     		ldr	r4, [sp, #88]
 594 0006 189D     		ldr	r5, [sp, #96]
 595 0008 1B9E     		ldr	r6, [sp, #108]
 255:Middlewares/lvgl/src/misc/lv_printf.c ****     char buf[PRINTF_NTOA_BUFFER_SIZE];
 596              		.loc 1 255 5 is_stmt 1 view .LVU153
 256:Middlewares/lvgl/src/misc/lv_printf.c ****     size_t len = 0U;
 597              		.loc 1 256 5 view .LVU154
 598              	.LVL58:
 257:Middlewares/lvgl/src/misc/lv_printf.c **** 
 258:Middlewares/lvgl/src/misc/lv_printf.c ****     // no hash for 0 values
 259:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!value) {
 599              		.loc 1 259 5 view .LVU155
 600              		.loc 1 259 7 is_stmt 0 view .LVU156
 601 000a 0CB9     		cbnz	r4, .L42
 260:Middlewares/lvgl/src/misc/lv_printf.c ****         flags &= ~FLAGS_HASH;
 602              		.loc 1 260 9 is_stmt 1 view .LVU157
 603              		.loc 1 260 15 is_stmt 0 view .LVU158
 604 000c 26F01006 		bic	r6, r6, #16
 605              	.LVL59:
 606              	.L42:
 261:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 262:Middlewares/lvgl/src/misc/lv_printf.c **** 
 263:Middlewares/lvgl/src/misc/lv_printf.c ****     // write if precision != 0 and value is != 0
 264:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_PRECISION) || value) {
 607              		.loc 1 264 5 is_stmt 1 view .LVU159
 608              		.loc 1 264 7 is_stmt 0 view .LVU160
 609 0010 16F4806E 		ands	lr, r6, #1024
 610 0014 1AD0     		beq	.L48
 611              		.loc 1 264 35 discriminator 1 view .LVU161
 612 0016 84B3     		cbz	r4, .L49
 613 0018 4FF0000E 		mov	lr, #0
 614 001c 16E0     		b	.L48
 615              	.LVL60:
ARM GAS  /tmp/cc2Jckq4.s 			page 17


 616              	.L53:
 617              	.LBB23:
 265:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 266:Middlewares/lvgl/src/misc/lv_printf.c ****             const char digit = (char)(value % base);
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 618              		.loc 1 267 24 discriminator 1 view .LVU162
 619 001e 0CF1300C 		add	ip, ip, #48
 620              	.LVL61:
 621              		.loc 1 267 24 discriminator 1 view .LVU163
 622 0022 5FFA8CFC 		uxtb	ip, ip
 623              	.LVL62:
 624              	.L46:
 625              		.loc 1 267 20 discriminator 8 view .LVU164
 626 0026 0EF10107 		add	r7, lr, #1
 627              	.LVL63:
 628              		.loc 1 267 24 discriminator 8 view .LVU165
 629 002a 0EF1400E 		add	lr, lr, #64
 630 002e EE44     		add	lr, sp, lr
 631 0030 0EF820CC 		strb	ip, [lr, #-32]
 268:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 632              		.loc 1 268 13 is_stmt 1 discriminator 8 view .LVU166
 633              		.loc 1 268 19 is_stmt 0 discriminator 8 view .LVU167
 634 0034 B4FBF5FC 		udiv	ip, r4, r5
 635              	.LVL64:
 636              		.loc 1 268 19 discriminator 8 view .LVU168
 637              	.LBE23:
 269:Middlewares/lvgl/src/misc/lv_printf.c ****         } while(value && (len < PRINTF_NTOA_BUFFER_SIZE));
 638              		.loc 1 269 16 is_stmt 1 discriminator 8 view .LVU169
 639              		.loc 1 269 23 is_stmt 0 discriminator 8 view .LVU170
 640 0038 AC42     		cmp	r4, r5
 641 003a 34BF     		ite	cc
 642 003c 0024     		movcc	r4, #0
 643              	.LVL65:
 644              		.loc 1 269 23 discriminator 8 view .LVU171
 645 003e 0124     		movcs	r4, #1
 646 0040 1F2F     		cmp	r7, #31
 647 0042 88BF     		it	hi
 648 0044 0024     		movhi	r4, #0
 649              		.loc 1 269 9 discriminator 8 view .LVU172
 650 0046 CCB1     		cbz	r4, .L44
 651              	.LBB24:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 652              		.loc 1 267 20 view .LVU173
 653 0048 BE46     		mov	lr, r7
 268:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 654              		.loc 1 268 19 view .LVU174
 655 004a 6446     		mov	r4, ip
 656              	.LVL66:
 657              	.L48:
 268:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 658              		.loc 1 268 19 view .LVU175
 659              	.LBE24:
 265:Middlewares/lvgl/src/misc/lv_printf.c ****             const char digit = (char)(value % base);
 660              		.loc 1 265 9 is_stmt 1 view .LVU176
 661              	.LBB25:
 266:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 662              		.loc 1 266 13 view .LVU177
ARM GAS  /tmp/cc2Jckq4.s 			page 18


 266:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 663              		.loc 1 266 45 is_stmt 0 view .LVU178
 664 004c B4FBF5FC 		udiv	ip, r4, r5
 665 0050 05FB1C4C 		mls	ip, r5, ip, r4
 266:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 666              		.loc 1 266 24 view .LVU179
 667 0054 5FFA8CFC 		uxtb	ip, ip
 668              	.LVL67:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 669              		.loc 1 267 13 is_stmt 1 view .LVU180
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 670              		.loc 1 267 24 is_stmt 0 view .LVU181
 671 0058 BCF1090F 		cmp	ip, #9
 672 005c DFD9     		bls	.L53
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 673              		.loc 1 267 91 discriminator 2 view .LVU182
 674 005e 16F0200F 		tst	r6, #32
 675 0062 08D0     		beq	.L50
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 676              		.loc 1 267 91 view .LVU183
 677 0064 4127     		movs	r7, #65
 678              	.L47:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 679              		.loc 1 267 91 discriminator 7 view .LVU184
 680 0066 BC44     		add	ip, ip, r7
 681              	.LVL68:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 682              		.loc 1 267 91 discriminator 7 view .LVU185
 683 0068 5FFA8CFC 		uxtb	ip, ip
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 684              		.loc 1 267 24 discriminator 7 view .LVU186
 685 006c ACF10A0C 		sub	ip, ip, #10
 686 0070 5FFA8CFC 		uxtb	ip, ip
 687 0074 D7E7     		b	.L46
 688              	.LVL69:
 689              	.L50:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 690              		.loc 1 267 91 view .LVU187
 691 0076 6127     		movs	r7, #97
 692 0078 F5E7     		b	.L47
 693              	.LVL70:
 694              	.L49:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 695              		.loc 1 267 91 view .LVU188
 696              	.LBE25:
 256:Middlewares/lvgl/src/misc/lv_printf.c **** 
 697              		.loc 1 256 12 view .LVU189
 698 007a 2746     		mov	r7, r4
 699              	.LVL71:
 700              	.L44:
 270:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 271:Middlewares/lvgl/src/misc/lv_printf.c **** 
 272:Middlewares/lvgl/src/misc/lv_printf.c ****     return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, wid
 701              		.loc 1 272 5 is_stmt 1 view .LVU190
 702              		.loc 1 272 12 is_stmt 0 view .LVU191
 703 007c 0696     		str	r6, [sp, #24]
 704 007e 1A9C     		ldr	r4, [sp, #104]
ARM GAS  /tmp/cc2Jckq4.s 			page 19


 705 0080 0594     		str	r4, [sp, #20]
 706 0082 199C     		ldr	r4, [sp, #100]
 707 0084 0494     		str	r4, [sp, #16]
 708 0086 0395     		str	r5, [sp, #12]
 709 0088 9DF85C40 		ldrb	r4, [sp, #92]	@ zero_extendqisi2
 710 008c 0294     		str	r4, [sp, #8]
 711 008e 0197     		str	r7, [sp, #4]
 712 0090 08AC     		add	r4, sp, #32
 713 0092 0094     		str	r4, [sp]
 714 0094 FFF7FEFF 		bl	_ntoa_format
 715              	.LVL72:
 273:Middlewares/lvgl/src/misc/lv_printf.c **** }
 716              		.loc 1 273 1 view .LVU192
 717 0098 11B0     		add	sp, sp, #68
 718              	.LCFI10:
 719              		.cfi_def_cfa_offset 20
 720              		@ sp needed
 721 009a F0BD     		pop	{r4, r5, r6, r7, pc}
 722              		.loc 1 273 1 view .LVU193
 723              		.cfi_endproc
 724              	.LFE7:
 726              		.global	__aeabi_uldivmod
 727              		.section	.text._ntoa_long_long,"ax",%progbits
 728              		.align	1
 729              		.syntax unified
 730              		.thumb
 731              		.thumb_func
 732              		.fpu fpv5-d16
 734              	_ntoa_long_long:
 735              	.LVL73:
 736              	.LFB8:
 274:Middlewares/lvgl/src/misc/lv_printf.c **** 
 275:Middlewares/lvgl/src/misc/lv_printf.c **** // internal itoa for 'long long' type
 276:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 277:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _ntoa_long_long(out_fct_type out, char * buffer, size_t idx, size_t maxlen, unsigned 
 278:Middlewares/lvgl/src/misc/lv_printf.c ****                               bool negative, unsigned long long base, unsigned int prec, unsigned i
 279:Middlewares/lvgl/src/misc/lv_printf.c **** {
 737              		.loc 1 279 1 is_stmt 1 view -0
 738              		.cfi_startproc
 739              		@ args = 36, pretend = 0, frame = 48
 740              		@ frame_needed = 0, uses_anonymous_args = 0
 741              		.loc 1 279 1 is_stmt 0 view .LVU195
 742 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 743              	.LCFI11:
 744              		.cfi_def_cfa_offset 36
 745              		.cfi_offset 4, -36
 746              		.cfi_offset 5, -32
 747              		.cfi_offset 6, -28
 748              		.cfi_offset 7, -24
 749              		.cfi_offset 8, -20
 750              		.cfi_offset 9, -16
 751              		.cfi_offset 10, -12
 752              		.cfi_offset 11, -8
 753              		.cfi_offset 14, -4
 754 0004 95B0     		sub	sp, sp, #84
 755              	.LCFI12:
 756              		.cfi_def_cfa_offset 120
ARM GAS  /tmp/cc2Jckq4.s 			page 20


 757 0006 0990     		str	r0, [sp, #36]
 758 0008 0A91     		str	r1, [sp, #40]
 759 000a 0B92     		str	r2, [sp, #44]
 760 000c 9B46     		mov	fp, r3
 761 000e 1E9D     		ldr	r5, [sp, #120]
 762 0010 1F9E     		ldr	r6, [sp, #124]
 763 0012 229F     		ldr	r7, [sp, #136]
 764 0014 DDF88C80 		ldr	r8, [sp, #140]
 765 0018 DDF898A0 		ldr	r10, [sp, #152]
 280:Middlewares/lvgl/src/misc/lv_printf.c ****     char buf[PRINTF_NTOA_BUFFER_SIZE];
 766              		.loc 1 280 5 is_stmt 1 view .LVU196
 281:Middlewares/lvgl/src/misc/lv_printf.c ****     size_t len = 0U;
 767              		.loc 1 281 5 view .LVU197
 768              	.LVL74:
 282:Middlewares/lvgl/src/misc/lv_printf.c **** 
 283:Middlewares/lvgl/src/misc/lv_printf.c ****     // no hash for 0 values
 284:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!value) {
 769              		.loc 1 284 5 view .LVU198
 770              		.loc 1 284 7 is_stmt 0 view .LVU199
 771 001c 55EA0603 		orrs	r3, r5, r6
 772              	.LVL75:
 773              		.loc 1 284 7 view .LVU200
 774 0020 01D1     		bne	.L55
 285:Middlewares/lvgl/src/misc/lv_printf.c ****         flags &= ~FLAGS_HASH;
 775              		.loc 1 285 9 is_stmt 1 view .LVU201
 776              		.loc 1 285 15 is_stmt 0 view .LVU202
 777 0022 2AF0100A 		bic	r10, r10, #16
 778              	.LVL76:
 779              	.L55:
 286:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 287:Middlewares/lvgl/src/misc/lv_printf.c **** 
 288:Middlewares/lvgl/src/misc/lv_printf.c ****     // write if precision != 0 and value is != 0
 289:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_PRECISION) || value) {
 780              		.loc 1 289 5 is_stmt 1 view .LVU203
 781              		.loc 1 289 7 is_stmt 0 view .LVU204
 782 0026 1AF48064 		ands	r4, r10, #1024
 783 002a 25D0     		beq	.L61
 784              		.loc 1 289 35 discriminator 1 view .LVU205
 785 002c 55EA0603 		orrs	r3, r5, r6
 786 0030 36D0     		beq	.L62
 787 0032 0024     		movs	r4, #0
 788 0034 20E0     		b	.L61
 789              	.LVL77:
 790              	.L67:
 791              	.LBB26:
 290:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 291:Middlewares/lvgl/src/misc/lv_printf.c ****             const char digit = (char)(value % base);
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 792              		.loc 1 292 24 discriminator 1 view .LVU206
 793 0036 03F13002 		add	r2, r3, #48
 794 003a D2B2     		uxtb	r2, r2
 795              	.L59:
 796              		.loc 1 292 20 discriminator 8 view .LVU207
 797 003c 04F10109 		add	r9, r4, #1
 798              	.LVL78:
 799              		.loc 1 292 24 discriminator 8 view .LVU208
 800 0040 04F15003 		add	r3, r4, #80
ARM GAS  /tmp/cc2Jckq4.s 			page 21


 801              	.LVL79:
 802              		.loc 1 292 24 discriminator 8 view .LVU209
 803 0044 0DEB0304 		add	r4, sp, r3
 804 0048 04F8202C 		strb	r2, [r4, #-32]
 293:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 805              		.loc 1 293 13 is_stmt 1 discriminator 8 view .LVU210
 806              		.loc 1 293 19 is_stmt 0 discriminator 8 view .LVU211
 807 004c 3A46     		mov	r2, r7
 808 004e 4346     		mov	r3, r8
 809 0050 2846     		mov	r0, r5
 810 0052 3146     		mov	r1, r6
 811 0054 FFF7FEFF 		bl	__aeabi_uldivmod
 812              	.LVL80:
 813              		.loc 1 293 19 discriminator 8 view .LVU212
 814              	.LBE26:
 294:Middlewares/lvgl/src/misc/lv_printf.c ****         } while(value && (len < PRINTF_NTOA_BUFFER_SIZE));
 815              		.loc 1 294 16 is_stmt 1 discriminator 8 view .LVU213
 816              		.loc 1 294 17 is_stmt 0 discriminator 8 view .LVU214
 817 0058 BD42     		cmp	r5, r7
 818 005a 76EB0803 		sbcs	r3, r6, r8
 819 005e 2CBF     		ite	cs
 820 0060 0123     		movcs	r3, #1
 821 0062 0023     		movcc	r3, #0
 822              		.loc 1 294 23 discriminator 8 view .LVU215
 823 0064 B9F11F0F 		cmp	r9, #31
 824 0068 8CBF     		ite	hi
 825 006a 0023     		movhi	r3, #0
 826 006c 03F00103 		andls	r3, r3, #1
 827              		.loc 1 294 9 discriminator 8 view .LVU216
 828 0070 C3B1     		cbz	r3, .L57
 829              	.LBB27:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 830              		.loc 1 292 20 view .LVU217
 831 0072 4C46     		mov	r4, r9
 293:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 832              		.loc 1 293 19 view .LVU218
 833 0074 0546     		mov	r5, r0
 834 0076 0E46     		mov	r6, r1
 835              	.LVL81:
 836              	.L61:
 293:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 837              		.loc 1 293 19 view .LVU219
 838              	.LBE27:
 290:Middlewares/lvgl/src/misc/lv_printf.c ****             const char digit = (char)(value % base);
 839              		.loc 1 290 9 is_stmt 1 view .LVU220
 840              	.LBB28:
 291:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 841              		.loc 1 291 13 view .LVU221
 291:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 842              		.loc 1 291 45 is_stmt 0 view .LVU222
 843 0078 3A46     		mov	r2, r7
 844 007a 4346     		mov	r3, r8
 845 007c 2846     		mov	r0, r5
 846 007e 3146     		mov	r1, r6
 847 0080 FFF7FEFF 		bl	__aeabi_uldivmod
 848              	.LVL82:
 291:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
ARM GAS  /tmp/cc2Jckq4.s 			page 22


 849              		.loc 1 291 24 view .LVU223
 850 0084 D3B2     		uxtb	r3, r2
 851              	.LVL83:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 852              		.loc 1 292 13 is_stmt 1 view .LVU224
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 853              		.loc 1 292 24 is_stmt 0 view .LVU225
 854 0086 092B     		cmp	r3, #9
 855 0088 D5D9     		bls	.L67
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 856              		.loc 1 292 91 discriminator 2 view .LVU226
 857 008a 1AF0200F 		tst	r10, #32
 858 008e 05D0     		beq	.L63
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 859              		.loc 1 292 91 view .LVU227
 860 0090 4122     		movs	r2, #65
 861              	.L60:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 862              		.loc 1 292 91 discriminator 7 view .LVU228
 863 0092 1A44     		add	r2, r2, r3
 864 0094 D2B2     		uxtb	r2, r2
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 865              		.loc 1 292 24 discriminator 7 view .LVU229
 866 0096 0A3A     		subs	r2, r2, #10
 867 0098 D2B2     		uxtb	r2, r2
 868 009a CFE7     		b	.L59
 869              	.L63:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 870              		.loc 1 292 91 view .LVU230
 871 009c 6122     		movs	r2, #97
 872 009e F8E7     		b	.L60
 873              	.LVL84:
 874              	.L62:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 875              		.loc 1 292 91 view .LVU231
 876              	.LBE28:
 281:Middlewares/lvgl/src/misc/lv_printf.c **** 
 877              		.loc 1 281 12 view .LVU232
 878 00a0 4FF00009 		mov	r9, #0
 879              	.LVL85:
 880              	.L57:
 295:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 296:Middlewares/lvgl/src/misc/lv_printf.c **** 
 297:Middlewares/lvgl/src/misc/lv_printf.c ****     return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, wid
 881              		.loc 1 297 5 is_stmt 1 view .LVU233
 882              		.loc 1 297 12 is_stmt 0 view .LVU234
 883 00a4 CDF818A0 		str	r10, [sp, #24]
 884 00a8 259B     		ldr	r3, [sp, #148]
 885 00aa 0593     		str	r3, [sp, #20]
 886 00ac 249B     		ldr	r3, [sp, #144]
 887 00ae 0493     		str	r3, [sp, #16]
 888 00b0 0397     		str	r7, [sp, #12]
 889 00b2 9DF88030 		ldrb	r3, [sp, #128]	@ zero_extendqisi2
 890 00b6 0293     		str	r3, [sp, #8]
 891 00b8 CDF80490 		str	r9, [sp, #4]
 892 00bc 0CAB     		add	r3, sp, #48
 893 00be 0093     		str	r3, [sp]
ARM GAS  /tmp/cc2Jckq4.s 			page 23


 894 00c0 5B46     		mov	r3, fp
 895 00c2 0B9A     		ldr	r2, [sp, #44]
 896 00c4 0A99     		ldr	r1, [sp, #40]
 897 00c6 0998     		ldr	r0, [sp, #36]
 898 00c8 FFF7FEFF 		bl	_ntoa_format
 899              	.LVL86:
 298:Middlewares/lvgl/src/misc/lv_printf.c **** }
 900              		.loc 1 298 1 view .LVU235
 901 00cc 15B0     		add	sp, sp, #84
 902              	.LCFI13:
 903              		.cfi_def_cfa_offset 36
 904              		@ sp needed
 905 00ce BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 906              		.loc 1 298 1 view .LVU236
 907              		.cfi_endproc
 908              	.LFE8:
 910              		.section	.text._vsnprintf,"ax",%progbits
 911              		.align	1
 912              		.syntax unified
 913              		.thumb
 914              		.thumb_func
 915              		.fpu fpv5-d16
 917              	_vsnprintf:
 918              	.LVL87:
 919              	.LFB9:
 299:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_LONG_LONG
 300:Middlewares/lvgl/src/misc/lv_printf.c **** 
 301:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_FLOAT)
 302:Middlewares/lvgl/src/misc/lv_printf.c **** 
 303:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 304:Middlewares/lvgl/src/misc/lv_printf.c **** // forward declaration so that _ftoa can switch to exp notation for values > PRINTF_MAX_FLOAT
 305:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _etoa(out_fct_type out, char * buffer, size_t idx, size_t maxlen, double value, unsig
 306:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int width, unsigned int flags);
 307:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 308:Middlewares/lvgl/src/misc/lv_printf.c **** 
 309:Middlewares/lvgl/src/misc/lv_printf.c **** // internal ftoa for fixed decimal floating point
 310:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _ftoa(out_fct_type out, char * buffer, size_t idx, size_t maxlen, double value, unsig
 311:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int width, unsigned int flags)
 312:Middlewares/lvgl/src/misc/lv_printf.c **** {
 313:Middlewares/lvgl/src/misc/lv_printf.c ****     char buf[PRINTF_FTOA_BUFFER_SIZE];
 314:Middlewares/lvgl/src/misc/lv_printf.c ****     size_t len  = 0U;
 315:Middlewares/lvgl/src/misc/lv_printf.c ****     double diff = 0.0;
 316:Middlewares/lvgl/src/misc/lv_printf.c **** 
 317:Middlewares/lvgl/src/misc/lv_printf.c ****     // powers of 10
 318:Middlewares/lvgl/src/misc/lv_printf.c ****     static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 
 319:Middlewares/lvgl/src/misc/lv_printf.c **** 
 320:Middlewares/lvgl/src/misc/lv_printf.c ****     // test for special values
 321:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value != value)
 322:Middlewares/lvgl/src/misc/lv_printf.c ****         return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 323:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value < -DBL_MAX)
 324:Middlewares/lvgl/src/misc/lv_printf.c ****         return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 325:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value > DBL_MAX)
 326:Middlewares/lvgl/src/misc/lv_printf.c ****         return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & F
 327:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags);
 328:Middlewares/lvgl/src/misc/lv_printf.c **** 
 329:Middlewares/lvgl/src/misc/lv_printf.c ****     // test for very large values
 330:Middlewares/lvgl/src/misc/lv_printf.c ****     // standard printf behavior is to print EVERY whole number digit -- which could be 100s of char
ARM GAS  /tmp/cc2Jckq4.s 			page 24


 331:Middlewares/lvgl/src/misc/lv_printf.c ****     if((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 332:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 333:Middlewares/lvgl/src/misc/lv_printf.c ****         return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 334:Middlewares/lvgl/src/misc/lv_printf.c **** #else
 335:Middlewares/lvgl/src/misc/lv_printf.c ****         return 0U;
 336:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 337:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 338:Middlewares/lvgl/src/misc/lv_printf.c **** 
 339:Middlewares/lvgl/src/misc/lv_printf.c ****     // test for negative
 340:Middlewares/lvgl/src/misc/lv_printf.c ****     bool negative = false;
 341:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value < 0) {
 342:Middlewares/lvgl/src/misc/lv_printf.c ****         negative = true;
 343:Middlewares/lvgl/src/misc/lv_printf.c ****         value = 0 - value;
 344:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 345:Middlewares/lvgl/src/misc/lv_printf.c **** 
 346:Middlewares/lvgl/src/misc/lv_printf.c ****     // set default precision, if not set explicitly
 347:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_PRECISION)) {
 348:Middlewares/lvgl/src/misc/lv_printf.c ****         prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 349:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 350:Middlewares/lvgl/src/misc/lv_printf.c ****     // limit precision to 9, cause a prec >= 10 can lead to overflow errors
 351:Middlewares/lvgl/src/misc/lv_printf.c ****     while((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 352:Middlewares/lvgl/src/misc/lv_printf.c ****         buf[len++] = '0';
 353:Middlewares/lvgl/src/misc/lv_printf.c ****         prec--;
 354:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 355:Middlewares/lvgl/src/misc/lv_printf.c **** 
 356:Middlewares/lvgl/src/misc/lv_printf.c ****     int whole = (int)value;
 357:Middlewares/lvgl/src/misc/lv_printf.c ****     double tmp = (value - whole) * pow10[prec];
 358:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned long frac = (unsigned long)tmp;
 359:Middlewares/lvgl/src/misc/lv_printf.c ****     diff = tmp - frac;
 360:Middlewares/lvgl/src/misc/lv_printf.c **** 
 361:Middlewares/lvgl/src/misc/lv_printf.c ****     if(diff > 0.5) {
 362:Middlewares/lvgl/src/misc/lv_printf.c ****         ++frac;
 363:Middlewares/lvgl/src/misc/lv_printf.c ****         // handle rollover, e.g. case 0.99 with prec 1 is 1.0
 364:Middlewares/lvgl/src/misc/lv_printf.c ****         if(frac >= pow10[prec]) {
 365:Middlewares/lvgl/src/misc/lv_printf.c ****             frac = 0;
 366:Middlewares/lvgl/src/misc/lv_printf.c ****             ++whole;
 367:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 368:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 369:Middlewares/lvgl/src/misc/lv_printf.c ****     else if(diff < 0.5) {
 370:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 371:Middlewares/lvgl/src/misc/lv_printf.c ****     else if((frac == 0U) || (frac & 1U)) {
 372:Middlewares/lvgl/src/misc/lv_printf.c ****         // if halfway, round up if odd OR if last digit is 0
 373:Middlewares/lvgl/src/misc/lv_printf.c ****         ++frac;
 374:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 375:Middlewares/lvgl/src/misc/lv_printf.c **** 
 376:Middlewares/lvgl/src/misc/lv_printf.c ****     if(prec == 0U) {
 377:Middlewares/lvgl/src/misc/lv_printf.c ****         diff = value - (double)whole;
 378:Middlewares/lvgl/src/misc/lv_printf.c ****         if((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 379:Middlewares/lvgl/src/misc/lv_printf.c ****             // exactly 0.5 and ODD, then round up
 380:Middlewares/lvgl/src/misc/lv_printf.c ****             // 1.5 -> 2, but 2.5 -> 2
 381:Middlewares/lvgl/src/misc/lv_printf.c ****             ++whole;
 382:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 383:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 384:Middlewares/lvgl/src/misc/lv_printf.c ****     else {
 385:Middlewares/lvgl/src/misc/lv_printf.c ****         unsigned int count = prec;
 386:Middlewares/lvgl/src/misc/lv_printf.c ****         // now do fractional part, as an unsigned number
 387:Middlewares/lvgl/src/misc/lv_printf.c ****         while(len < PRINTF_FTOA_BUFFER_SIZE) {
ARM GAS  /tmp/cc2Jckq4.s 			page 25


 388:Middlewares/lvgl/src/misc/lv_printf.c ****             --count;
 389:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = (char)(48U + (frac % 10U));
 390:Middlewares/lvgl/src/misc/lv_printf.c ****             if(!(frac /= 10U)) {
 391:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 392:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 393:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 394:Middlewares/lvgl/src/misc/lv_printf.c ****         // add extra 0s
 395:Middlewares/lvgl/src/misc/lv_printf.c ****         while((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 396:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 397:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 398:Middlewares/lvgl/src/misc/lv_printf.c ****         if(len < PRINTF_FTOA_BUFFER_SIZE) {
 399:Middlewares/lvgl/src/misc/lv_printf.c ****             // add decimal
 400:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '.';
 401:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 402:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 403:Middlewares/lvgl/src/misc/lv_printf.c **** 
 404:Middlewares/lvgl/src/misc/lv_printf.c ****     // do whole part, number is reversed
 405:Middlewares/lvgl/src/misc/lv_printf.c ****     while(len < PRINTF_FTOA_BUFFER_SIZE) {
 406:Middlewares/lvgl/src/misc/lv_printf.c ****         buf[len++] = (char)(48 + (whole % 10));
 407:Middlewares/lvgl/src/misc/lv_printf.c ****         if(!(whole /= 10)) {
 408:Middlewares/lvgl/src/misc/lv_printf.c ****             break;
 409:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 410:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 411:Middlewares/lvgl/src/misc/lv_printf.c **** 
 412:Middlewares/lvgl/src/misc/lv_printf.c ****     // pad leading zeros
 413:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 414:Middlewares/lvgl/src/misc/lv_printf.c ****         if(width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 415:Middlewares/lvgl/src/misc/lv_printf.c ****             width--;
 416:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 417:Middlewares/lvgl/src/misc/lv_printf.c ****         while((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 418:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 419:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 420:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 421:Middlewares/lvgl/src/misc/lv_printf.c **** 
 422:Middlewares/lvgl/src/misc/lv_printf.c ****     if(len < PRINTF_FTOA_BUFFER_SIZE) {
 423:Middlewares/lvgl/src/misc/lv_printf.c ****         if(negative) {
 424:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '-';
 425:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 426:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(flags & FLAGS_PLUS) {
 427:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '+';  // ignore the space if the '+' exists
 428:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 429:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(flags & FLAGS_SPACE) {
 430:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = ' ';
 431:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 432:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 433:Middlewares/lvgl/src/misc/lv_printf.c **** 
 434:Middlewares/lvgl/src/misc/lv_printf.c ****     return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 435:Middlewares/lvgl/src/misc/lv_printf.c **** }
 436:Middlewares/lvgl/src/misc/lv_printf.c **** 
 437:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 438:Middlewares/lvgl/src/misc/lv_printf.c **** // internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.ja
 439:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _etoa(out_fct_type out, char * buffer, size_t idx, size_t maxlen, double value, unsig
 440:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int width, unsigned int flags)
 441:Middlewares/lvgl/src/misc/lv_printf.c **** {
 442:Middlewares/lvgl/src/misc/lv_printf.c ****     // check for NaN and special values
 443:Middlewares/lvgl/src/misc/lv_printf.c ****     if((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 444:Middlewares/lvgl/src/misc/lv_printf.c ****         return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
ARM GAS  /tmp/cc2Jckq4.s 			page 26


 445:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 446:Middlewares/lvgl/src/misc/lv_printf.c **** 
 447:Middlewares/lvgl/src/misc/lv_printf.c ****     // determine the sign
 448:Middlewares/lvgl/src/misc/lv_printf.c ****     const bool negative = value < 0;
 449:Middlewares/lvgl/src/misc/lv_printf.c ****     if(negative) {
 450:Middlewares/lvgl/src/misc/lv_printf.c ****         value = -value;
 451:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 452:Middlewares/lvgl/src/misc/lv_printf.c **** 
 453:Middlewares/lvgl/src/misc/lv_printf.c ****     // default precision
 454:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_PRECISION)) {
 455:Middlewares/lvgl/src/misc/lv_printf.c ****         prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 456:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 457:Middlewares/lvgl/src/misc/lv_printf.c **** 
 458:Middlewares/lvgl/src/misc/lv_printf.c ****     // determine the decimal exponent
 459:Middlewares/lvgl/src/misc/lv_printf.c ****     // based on the algorithm by David Gay (https://www.ampl.com/netlib/fp/dtoa.c)
 460:Middlewares/lvgl/src/misc/lv_printf.c ****     union {
 461:Middlewares/lvgl/src/misc/lv_printf.c ****         uint64_t U;
 462:Middlewares/lvgl/src/misc/lv_printf.c ****         double   F;
 463:Middlewares/lvgl/src/misc/lv_printf.c ****     } conv;
 464:Middlewares/lvgl/src/misc/lv_printf.c **** 
 465:Middlewares/lvgl/src/misc/lv_printf.c ****     conv.F = value;
 466:Middlewares/lvgl/src/misc/lv_printf.c ****     int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 467:Middlewares/lvgl/src/misc/lv_printf.c ****     conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is
 468:Middlewares/lvgl/src/misc/lv_printf.c ****     // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
 469:Middlewares/lvgl/src/misc/lv_printf.c ****     int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602
 470:Middlewares/lvgl/src/misc/lv_printf.c ****     // now we want to compute 10^expval but we want to be sure it won't overflow
 471:Middlewares/lvgl/src/misc/lv_printf.c ****     exp2 = (int)(expval * 3.321928094887362 + 0.5);
 472:Middlewares/lvgl/src/misc/lv_printf.c ****     const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 473:Middlewares/lvgl/src/misc/lv_printf.c ****     const double z2 = z * z;
 474:Middlewares/lvgl/src/misc/lv_printf.c ****     conv.U = (uint64_t)(exp2 + 1023) << 52U;
 475:Middlewares/lvgl/src/misc/lv_printf.c ****     // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_func
 476:Middlewares/lvgl/src/misc/lv_printf.c ****     conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 477:Middlewares/lvgl/src/misc/lv_printf.c ****     // correct for rounding errors
 478:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value < conv.F) {
 479:Middlewares/lvgl/src/misc/lv_printf.c ****         expval--;
 480:Middlewares/lvgl/src/misc/lv_printf.c ****         conv.F /= 10;
 481:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 482:Middlewares/lvgl/src/misc/lv_printf.c **** 
 483:Middlewares/lvgl/src/misc/lv_printf.c ****     // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
 484:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 485:Middlewares/lvgl/src/misc/lv_printf.c **** 
 486:Middlewares/lvgl/src/misc/lv_printf.c ****     // in "%g" mode, "prec" is the number of *significant figures* not decimals
 487:Middlewares/lvgl/src/misc/lv_printf.c ****     if(flags & FLAGS_ADAPT_EXP) {
 488:Middlewares/lvgl/src/misc/lv_printf.c ****         // do we want to fall-back to "%f" mode?
 489:Middlewares/lvgl/src/misc/lv_printf.c ****         if((value >= 1e-4) && (value < 1e6)) {
 490:Middlewares/lvgl/src/misc/lv_printf.c ****             if((int)prec > expval) {
 491:Middlewares/lvgl/src/misc/lv_printf.c ****                 prec = (unsigned)((int)prec - expval - 1);
 492:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 493:Middlewares/lvgl/src/misc/lv_printf.c ****             else {
 494:Middlewares/lvgl/src/misc/lv_printf.c ****                 prec = 0;
 495:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 496:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 497:Middlewares/lvgl/src/misc/lv_printf.c ****             // no characters in exponent
 498:Middlewares/lvgl/src/misc/lv_printf.c ****             minwidth = 0U;
 499:Middlewares/lvgl/src/misc/lv_printf.c ****             expval   = 0;
 500:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 501:Middlewares/lvgl/src/misc/lv_printf.c ****         else {
ARM GAS  /tmp/cc2Jckq4.s 			page 27


 502:Middlewares/lvgl/src/misc/lv_printf.c ****             // we use one sigfig for the whole part
 503:Middlewares/lvgl/src/misc/lv_printf.c ****             if((prec > 0) && (flags & FLAGS_PRECISION)) {
 504:Middlewares/lvgl/src/misc/lv_printf.c ****                 --prec;
 505:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 506:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 507:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 508:Middlewares/lvgl/src/misc/lv_printf.c **** 
 509:Middlewares/lvgl/src/misc/lv_printf.c ****     // will everything fit?
 510:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int fwidth = width;
 511:Middlewares/lvgl/src/misc/lv_printf.c ****     if(width > minwidth) {
 512:Middlewares/lvgl/src/misc/lv_printf.c ****         // we didn't fall-back so subtract the characters required for the exponent
 513:Middlewares/lvgl/src/misc/lv_printf.c ****         fwidth -= minwidth;
 514:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 515:Middlewares/lvgl/src/misc/lv_printf.c ****     else {
 516:Middlewares/lvgl/src/misc/lv_printf.c ****         // not enough characters, so go back to default sizing
 517:Middlewares/lvgl/src/misc/lv_printf.c ****         fwidth = 0U;
 518:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 519:Middlewares/lvgl/src/misc/lv_printf.c ****     if((flags & FLAGS_LEFT) && minwidth) {
 520:Middlewares/lvgl/src/misc/lv_printf.c ****         // if we're padding on the right, DON'T pad the floating part
 521:Middlewares/lvgl/src/misc/lv_printf.c ****         fwidth = 0U;
 522:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 523:Middlewares/lvgl/src/misc/lv_printf.c **** 
 524:Middlewares/lvgl/src/misc/lv_printf.c ****     // rescale the float value
 525:Middlewares/lvgl/src/misc/lv_printf.c ****     if(expval) {
 526:Middlewares/lvgl/src/misc/lv_printf.c ****         value /= conv.F;
 527:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 528:Middlewares/lvgl/src/misc/lv_printf.c **** 
 529:Middlewares/lvgl/src/misc/lv_printf.c ****     // output the floating part
 530:Middlewares/lvgl/src/misc/lv_printf.c ****     const size_t start_idx = idx;
 531:Middlewares/lvgl/src/misc/lv_printf.c ****     idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_A
 532:Middlewares/lvgl/src/misc/lv_printf.c **** 
 533:Middlewares/lvgl/src/misc/lv_printf.c ****     // output the exponent part
 534:Middlewares/lvgl/src/misc/lv_printf.c ****     if(minwidth) {
 535:Middlewares/lvgl/src/misc/lv_printf.c ****         // output the exponential symbol
 536:Middlewares/lvgl/src/misc/lv_printf.c ****         out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 537:Middlewares/lvgl/src/misc/lv_printf.c ****         // output the exponent value
 538:Middlewares/lvgl/src/misc/lv_printf.c ****         idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10,
 539:Middlewares/lvgl/src/misc/lv_printf.c ****                          FLAGS_ZEROPAD | FLAGS_PLUS);
 540:Middlewares/lvgl/src/misc/lv_printf.c ****         // might need to right-pad spaces
 541:Middlewares/lvgl/src/misc/lv_printf.c ****         if(flags & FLAGS_LEFT) {
 542:Middlewares/lvgl/src/misc/lv_printf.c ****             while(idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 543:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 544:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 545:Middlewares/lvgl/src/misc/lv_printf.c ****     return idx;
 546:Middlewares/lvgl/src/misc/lv_printf.c **** }
 547:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_EXPONENTIAL
 548:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_FLOAT
 549:Middlewares/lvgl/src/misc/lv_printf.c **** 
 550:Middlewares/lvgl/src/misc/lv_printf.c **** // internal vsnprintf
 551:Middlewares/lvgl/src/misc/lv_printf.c **** static int _vsnprintf(out_fct_type out, char * buffer, const size_t maxlen, const char * format, va
 552:Middlewares/lvgl/src/misc/lv_printf.c **** {
 920              		.loc 1 552 1 is_stmt 1 view -0
 921              		.cfi_startproc
 922              		@ args = 4, pretend = 0, frame = 16
 923              		@ frame_needed = 0, uses_anonymous_args = 0
 924              		.loc 1 552 1 is_stmt 0 view .LVU238
 925 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
ARM GAS  /tmp/cc2Jckq4.s 			page 28


 926              	.LCFI14:
 927              		.cfi_def_cfa_offset 36
 928              		.cfi_offset 4, -36
 929              		.cfi_offset 5, -32
 930              		.cfi_offset 6, -28
 931              		.cfi_offset 7, -24
 932              		.cfi_offset 8, -20
 933              		.cfi_offset 9, -16
 934              		.cfi_offset 10, -12
 935              		.cfi_offset 11, -8
 936              		.cfi_offset 14, -4
 937 0004 8FB0     		sub	sp, sp, #60
 938              	.LCFI15:
 939              		.cfi_def_cfa_offset 96
 940 0006 0746     		mov	r7, r0
 941 0008 1646     		mov	r6, r2
 942 000a 0D93     		str	r3, [sp, #52]
 553:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int flags, width, precision, n;
 943              		.loc 1 553 5 is_stmt 1 view .LVU239
 554:Middlewares/lvgl/src/misc/lv_printf.c ****     size_t idx = 0U;
 944              		.loc 1 554 5 view .LVU240
 945              	.LVL88:
 555:Middlewares/lvgl/src/misc/lv_printf.c **** 
 556:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!buffer) {
 946              		.loc 1 556 5 view .LVU241
 947              		.loc 1 556 7 is_stmt 0 view .LVU242
 948 000c 8B46     		mov	fp, r1
 949 000e 0029     		cmp	r1, #0
 950 0010 00F0CD82 		beq	.L159
 951              	.L69:
 952              	.LVL89:
 557:Middlewares/lvgl/src/misc/lv_printf.c ****         // use null output function
 558:Middlewares/lvgl/src/misc/lv_printf.c ****         out = _out_null;
 559:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 560:Middlewares/lvgl/src/misc/lv_printf.c **** 
 561:Middlewares/lvgl/src/misc/lv_printf.c ****     while(*format) {
 562:Middlewares/lvgl/src/misc/lv_printf.c ****         // format specifier?  %[flags][width][.precision][length]
 563:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format != '%') {
 564:Middlewares/lvgl/src/misc/lv_printf.c ****             // no
 565:Middlewares/lvgl/src/misc/lv_printf.c ****             out(*format, buffer, idx++, maxlen);
 566:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 567:Middlewares/lvgl/src/misc/lv_printf.c ****             continue;
 568:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 569:Middlewares/lvgl/src/misc/lv_printf.c ****         else {
 570:Middlewares/lvgl/src/misc/lv_printf.c ****             // yes, evaluate it
 571:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 572:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 573:Middlewares/lvgl/src/misc/lv_printf.c **** 
 574:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate flags
 575:Middlewares/lvgl/src/misc/lv_printf.c ****         flags = 0U;
 576:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 577:Middlewares/lvgl/src/misc/lv_printf.c ****             switch(*format) {
 578:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '0':
 579:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_ZEROPAD;
 580:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 581:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 582:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
ARM GAS  /tmp/cc2Jckq4.s 			page 29


 583:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '-':
 584:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LEFT;
 585:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 586:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 587:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 588:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '+':
 589:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_PLUS;
 590:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 591:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 592:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 593:Middlewares/lvgl/src/misc/lv_printf.c ****                 case ' ':
 594:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_SPACE;
 595:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 596:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 597:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 598:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '#':
 599:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_HASH;
 600:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 601:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 602:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 603:Middlewares/lvgl/src/misc/lv_printf.c ****                 default :
 604:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 0U;
 605:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 606:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 607:Middlewares/lvgl/src/misc/lv_printf.c ****         } while(n);
 608:Middlewares/lvgl/src/misc/lv_printf.c **** 
 609:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate width field
 610:Middlewares/lvgl/src/misc/lv_printf.c ****         width = 0U;
 611:Middlewares/lvgl/src/misc/lv_printf.c ****         if(_is_digit(*format)) {
 612:Middlewares/lvgl/src/misc/lv_printf.c ****             width = _atoi(&format);
 613:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 614:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(*format == '*') {
 615:Middlewares/lvgl/src/misc/lv_printf.c ****             const int w = va_arg(va, int);
 616:Middlewares/lvgl/src/misc/lv_printf.c ****             if(w < 0) {
 617:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_LEFT;    // reverse padding
 618:Middlewares/lvgl/src/misc/lv_printf.c ****                 width = (unsigned int) - w;
 619:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 620:Middlewares/lvgl/src/misc/lv_printf.c ****             else {
 621:Middlewares/lvgl/src/misc/lv_printf.c ****                 width = (unsigned int)w;
 622:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 623:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 624:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 625:Middlewares/lvgl/src/misc/lv_printf.c **** 
 626:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate precision field
 627:Middlewares/lvgl/src/misc/lv_printf.c ****         precision = 0U;
 628:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format == '.') {
 629:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;
 630:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 631:Middlewares/lvgl/src/misc/lv_printf.c ****             if(_is_digit(*format)) {
 632:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = _atoi(&format);
 633:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 634:Middlewares/lvgl/src/misc/lv_printf.c ****             else if(*format == '*') {
 635:Middlewares/lvgl/src/misc/lv_printf.c ****                 const int prec = (int)va_arg(va, int);
 636:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = prec > 0 ? (unsigned int)prec : 0U;
 637:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 638:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 639:Middlewares/lvgl/src/misc/lv_printf.c ****         }
ARM GAS  /tmp/cc2Jckq4.s 			page 30


 640:Middlewares/lvgl/src/misc/lv_printf.c **** 
 641:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate length field
 642:Middlewares/lvgl/src/misc/lv_printf.c ****         switch(*format) {
 643:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'l' :
 644:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_LONG;
 645:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 646:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'l') {
 647:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LONG_LONG;
 648:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 649:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 650:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 651:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'h' :
 652:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_SHORT;
 653:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 654:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'h') {
 655:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_CHAR;
 656:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 657:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 658:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 659:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_PTRDIFF_T)
 660:Middlewares/lvgl/src/misc/lv_printf.c ****             case 't' :
 661:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 662:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 663:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 664:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 665:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'j' :
 666:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 667:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 668:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 669:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'z' :
 670:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 671:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 672:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 673:Middlewares/lvgl/src/misc/lv_printf.c ****             default :
 674:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 675:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 676:Middlewares/lvgl/src/misc/lv_printf.c **** 
 677:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate specifier
 678:Middlewares/lvgl/src/misc/lv_printf.c ****         switch(*format) {
 679:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'd' :
 680:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'i' :
 681:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'u' :
 682:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'x' :
 683:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'X' :
 684:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'p' :
 685:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'P' :
 686:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'o' :
 687:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'b' : {
 688:Middlewares/lvgl/src/misc/lv_printf.c ****                     // set the base
 689:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int base;
 690:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(*format == 'x' || *format == 'X') {
 691:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 692:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 693:Middlewares/lvgl/src/misc/lv_printf.c ****                     else if(*format == 'p' || *format == 'P') {
 694:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 695:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_HASH;   // always hash for pointer format
 696:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
ARM GAS  /tmp/cc2Jckq4.s 			page 31


 697:Middlewares/lvgl/src/misc/lv_printf.c ****                         if(sizeof(uintptr_t) == sizeof(long long))
 698:Middlewares/lvgl/src/misc/lv_printf.c ****                             flags |= FLAGS_LONG_LONG;
 699:Middlewares/lvgl/src/misc/lv_printf.c ****                         else
 700:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 701:Middlewares/lvgl/src/misc/lv_printf.c ****                             flags |= FLAGS_LONG;
 702:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 703:Middlewares/lvgl/src/misc/lv_printf.c ****                     else if(*format == 'o') {
 704:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  8U;
 705:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 706:Middlewares/lvgl/src/misc/lv_printf.c ****                     else if(*format == 'b') {
 707:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  2U;
 708:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 709:Middlewares/lvgl/src/misc/lv_printf.c ****                     else {
 710:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 10U;
 711:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_HASH;   // no hash for dec format
 712:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 713:Middlewares/lvgl/src/misc/lv_printf.c ****                     // uppercase
 714:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(*format == 'X' || *format == 'P') {
 715:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_UPPERCASE;
 716:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 717:Middlewares/lvgl/src/misc/lv_printf.c **** 
 718:Middlewares/lvgl/src/misc/lv_printf.c ****                     // no plus or space flag for u, x, X, o, b
 719:Middlewares/lvgl/src/misc/lv_printf.c ****                     if((*format != 'i') && (*format != 'd')) {
 720:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 721:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 722:Middlewares/lvgl/src/misc/lv_printf.c **** 
 723:Middlewares/lvgl/src/misc/lv_printf.c ****                     // ignore '0' flag when precision is given
 724:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(flags & FLAGS_PRECISION) {
 725:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_ZEROPAD;
 726:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 727:Middlewares/lvgl/src/misc/lv_printf.c **** 
 728:Middlewares/lvgl/src/misc/lv_printf.c ****                     // convert the integer
 729:Middlewares/lvgl/src/misc/lv_printf.c ****                     if((*format == 'i') || (*format == 'd')) {
 730:Middlewares/lvgl/src/misc/lv_printf.c ****                         // signed
 731:Middlewares/lvgl/src/misc/lv_printf.c ****                         if(flags & FLAGS_LONG_LONG) {
 732:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 733:Middlewares/lvgl/src/misc/lv_printf.c ****                             const long long value = va_arg(va, long long);
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(va
 735:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 736:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 737:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 738:Middlewares/lvgl/src/misc/lv_printf.c ****                         else if(flags & FLAGS_LONG) {
 739:Middlewares/lvgl/src/misc/lv_printf.c ****                             const long value = va_arg(va, long);
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? 
 741:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 742:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 743:Middlewares/lvgl/src/misc/lv_printf.c ****                         else {
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                             const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags
 745:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? v
 747:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 748:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 749:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 750:Middlewares/lvgl/src/misc/lv_printf.c ****                     else {
 751:Middlewares/lvgl/src/misc/lv_printf.c ****                         // unsigned
 752:Middlewares/lvgl/src/misc/lv_printf.c ****                         if(flags & FLAGS_LONG_LONG) {
 753:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
ARM GAS  /tmp/cc2Jckq4.s 			page 32


 754:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned lon
 755:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 756:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 757:Middlewares/lvgl/src/misc/lv_printf.c ****                         else if(flags & FLAGS_LONG) {
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), f
 759:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 760:Middlewares/lvgl/src/misc/lv_printf.c ****                         else {
 761:Middlewares/lvgl/src/misc/lv_printf.c ****                             const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 764:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 765:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 766:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 767:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 768:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 769:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_FLOAT)
 770:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'f' :
 771:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'F' :
 772:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'F') flags |= FLAGS_UPPERCASE;
 773:Middlewares/lvgl/src/misc/lv_printf.c ****                 idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 774:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 775:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 776:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 777:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'e':
 778:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'E':
 779:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'g':
 780:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'G':
 781:Middlewares/lvgl/src/misc/lv_printf.c ****                 if((*format == 'g') || (*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 782:Middlewares/lvgl/src/misc/lv_printf.c ****                 if((*format == 'E') || (*format == 'G')) flags |= FLAGS_UPPERCASE;
 783:Middlewares/lvgl/src/misc/lv_printf.c ****                 idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 784:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 785:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 786:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_EXPONENTIAL
 787:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_FLOAT
 788:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'c' : {
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int l = 1U;
 790:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 791:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(!(flags & FLAGS_LEFT)) {
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 793:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 794:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 795:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 796:Middlewares/lvgl/src/misc/lv_printf.c ****                     // char output
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     out((char)va_arg(va, int), buffer, idx++, maxlen);
 798:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 799:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(flags & FLAGS_LEFT) {
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 801:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 802:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 803:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 804:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 805:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 806:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 807:Middlewares/lvgl/src/misc/lv_printf.c **** 
 808:Middlewares/lvgl/src/misc/lv_printf.c ****             case 's' : {
 809:Middlewares/lvgl/src/misc/lv_printf.c ****                     const char * p = va_arg(va, char *);
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int l = _strnlen_s(p, precision ? precision : (size_t) -1);
ARM GAS  /tmp/cc2Jckq4.s 			page 33


 811:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 812:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(flags & FLAGS_PRECISION) {
 813:Middlewares/lvgl/src/misc/lv_printf.c ****                         l = (l < precision ? l : precision);
 814:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(!(flags & FLAGS_LEFT)) {
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 817:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 818:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 819:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 820:Middlewares/lvgl/src/misc/lv_printf.c ****                     // string output
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                     while((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 823:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 824:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 825:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(flags & FLAGS_LEFT) {
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 827:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 828:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 829:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 830:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 831:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 832:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 833:Middlewares/lvgl/src/misc/lv_printf.c **** 
 834:Middlewares/lvgl/src/misc/lv_printf.c ****             case '%' :
 835:Middlewares/lvgl/src/misc/lv_printf.c ****                 out('%', buffer, idx++, maxlen);
 953              		.loc 1 835 17 view .LVU243
 954 0014 0024     		movs	r4, #0
 955              	.LVL90:
 956              	.L141:
 561:Middlewares/lvgl/src/misc/lv_printf.c ****         // format specifier?  %[flags][width][.precision][length]
 957              		.loc 1 561 10 is_stmt 1 view .LVU244
 561:Middlewares/lvgl/src/misc/lv_printf.c ****         // format specifier?  %[flags][width][.precision][length]
 958              		.loc 1 561 11 is_stmt 0 view .LVU245
 959 0016 0D9B     		ldr	r3, [sp, #52]
 960 0018 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 561:Middlewares/lvgl/src/misc/lv_printf.c ****         // format specifier?  %[flags][width][.precision][length]
 961              		.loc 1 561 10 view .LVU246
 962 001a 0028     		cmp	r0, #0
 963 001c 00F0C982 		beq	.L160
 563:Middlewares/lvgl/src/misc/lv_printf.c ****             // no
 964              		.loc 1 563 9 is_stmt 1 view .LVU247
 563:Middlewares/lvgl/src/misc/lv_printf.c ****             // no
 965              		.loc 1 563 11 is_stmt 0 view .LVU248
 966 0020 2528     		cmp	r0, #37
 967 0022 09D0     		beq	.L71
 565:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 968              		.loc 1 565 13 is_stmt 1 view .LVU249
 969 0024 651C     		adds	r5, r4, #1
 970              	.LVL91:
 565:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 971              		.loc 1 565 13 is_stmt 0 view .LVU250
 972 0026 3346     		mov	r3, r6
 973 0028 2246     		mov	r2, r4
 974 002a 5946     		mov	r1, fp
 975 002c B847     		blx	r7
 976              	.LVL92:
 566:Middlewares/lvgl/src/misc/lv_printf.c ****             continue;
ARM GAS  /tmp/cc2Jckq4.s 			page 34


 977              		.loc 1 566 13 is_stmt 1 view .LVU251
 566:Middlewares/lvgl/src/misc/lv_printf.c ****             continue;
 978              		.loc 1 566 19 is_stmt 0 view .LVU252
 979 002e 0D9B     		ldr	r3, [sp, #52]
 980 0030 0133     		adds	r3, r3, #1
 981 0032 0D93     		str	r3, [sp, #52]
 567:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 982              		.loc 1 567 13 is_stmt 1 view .LVU253
 565:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 983              		.loc 1 565 13 is_stmt 0 view .LVU254
 984 0034 2C46     		mov	r4, r5
 567:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 985              		.loc 1 567 13 view .LVU255
 986 0036 EEE7     		b	.L141
 987              	.LVL93:
 988              	.L71:
 571:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 989              		.loc 1 571 13 is_stmt 1 view .LVU256
 571:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 990              		.loc 1 571 19 is_stmt 0 view .LVU257
 991 0038 0133     		adds	r3, r3, #1
 992 003a 0D93     		str	r3, [sp, #52]
 575:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 993              		.loc 1 575 9 is_stmt 1 view .LVU258
 994              	.LVL94:
 575:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 995              		.loc 1 575 15 is_stmt 0 view .LVU259
 996 003c 0025     		movs	r5, #0
 997              	.LVL95:
 998              	.L73:
 576:Middlewares/lvgl/src/misc/lv_printf.c ****             switch(*format) {
 999              		.loc 1 576 9 is_stmt 1 view .LVU260
 577:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '0':
 1000              		.loc 1 577 13 view .LVU261
 577:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '0':
 1001              		.loc 1 577 20 is_stmt 0 view .LVU262
 1002 003e 0D9B     		ldr	r3, [sp, #52]
 1003 0040 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 577:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '0':
 1004              		.loc 1 577 13 view .LVU263
 1005 0042 A1F12002 		sub	r2, r1, #32
 1006 0046 102A     		cmp	r2, #16
 1007 0048 0AD8     		bhi	.L74
 1008 004a DFE802F0 		tbb	[pc, r2]
 1009              	.L76:
 1010 004e 38       		.byte	(.L80-.L76)/2
 1011 004f 09       		.byte	(.L74-.L76)/2
 1012 0050 09       		.byte	(.L74-.L76)/2
 1013 0051 3D       		.byte	(.L79-.L76)/2
 1014 0052 09       		.byte	(.L74-.L76)/2
 1015 0053 09       		.byte	(.L74-.L76)/2
 1016 0054 09       		.byte	(.L74-.L76)/2
 1017 0055 09       		.byte	(.L74-.L76)/2
 1018 0056 09       		.byte	(.L74-.L76)/2
 1019 0057 09       		.byte	(.L74-.L76)/2
 1020 0058 09       		.byte	(.L74-.L76)/2
 1021 0059 33       		.byte	(.L78-.L76)/2
ARM GAS  /tmp/cc2Jckq4.s 			page 35


 1022 005a 09       		.byte	(.L74-.L76)/2
 1023 005b 2E       		.byte	(.L77-.L76)/2
 1024 005c 09       		.byte	(.L74-.L76)/2
 1025 005d 09       		.byte	(.L74-.L76)/2
 1026 005e 29       		.byte	(.L75-.L76)/2
 1027 005f 00       		.p2align 1
 1028              	.L74:
 1029              	.LVL96:
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1030              		.loc 1 607 16 is_stmt 1 view .LVU264
 610:Middlewares/lvgl/src/misc/lv_printf.c ****         if(_is_digit(*format)) {
 1031              		.loc 1 610 9 view .LVU265
 611:Middlewares/lvgl/src/misc/lv_printf.c ****             width = _atoi(&format);
 1032              		.loc 1 611 9 view .LVU266
 1033              	.LBB29:
 1034              	.LBI29:
 153:Middlewares/lvgl/src/misc/lv_printf.c **** {
 1035              		.loc 1 153 20 view .LVU267
 1036              	.LBB30:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1037              		.loc 1 155 5 view .LVU268
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1038              		.loc 1 155 24 is_stmt 0 view .LVU269
 1039 0060 A1F13003 		sub	r3, r1, #48
 1040 0064 DBB2     		uxtb	r3, r3
 1041              	.LVL97:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1042              		.loc 1 155 24 view .LVU270
 1043              	.LBE30:
 1044              	.LBE29:
 611:Middlewares/lvgl/src/misc/lv_printf.c ****             width = _atoi(&format);
 1045              		.loc 1 611 11 view .LVU271
 1046 0066 092B     		cmp	r3, #9
 1047 0068 33D9     		bls	.L161
 614:Middlewares/lvgl/src/misc/lv_printf.c ****             const int w = va_arg(va, int);
 1048              		.loc 1 614 14 is_stmt 1 view .LVU272
 614:Middlewares/lvgl/src/misc/lv_printf.c ****             const int w = va_arg(va, int);
 1049              		.loc 1 614 16 is_stmt 0 view .LVU273
 1050 006a 2A29     		cmp	r1, #42
 1051 006c 36D0     		beq	.L162
 610:Middlewares/lvgl/src/misc/lv_printf.c ****         if(_is_digit(*format)) {
 1052              		.loc 1 610 15 view .LVU274
 1053 006e 0023     		movs	r3, #0
 1054 0070 0A93     		str	r3, [sp, #40]
 1055              	.LVL98:
 1056              	.L84:
 627:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format == '.') {
 1057              		.loc 1 627 9 is_stmt 1 view .LVU275
 628:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;
 1058              		.loc 1 628 9 view .LVU276
 628:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;
 1059              		.loc 1 628 12 is_stmt 0 view .LVU277
 1060 0072 0D9B     		ldr	r3, [sp, #52]
 1061 0074 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 628:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;
 1062              		.loc 1 628 11 view .LVU278
 1063 0076 2E2A     		cmp	r2, #46
ARM GAS  /tmp/cc2Jckq4.s 			page 36


 1064 0078 40D0     		beq	.L163
 627:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format == '.') {
 1065              		.loc 1 627 19 view .LVU279
 1066 007a 4FF0000A 		mov	r10, #0
 1067              	.LVL99:
 1068              	.L87:
 642:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'l' :
 1069              		.loc 1 642 9 is_stmt 1 view .LVU280
 642:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'l' :
 1070              		.loc 1 642 16 is_stmt 0 view .LVU281
 1071 007e 0D9A     		ldr	r2, [sp, #52]
 1072 0080 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 642:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'l' :
 1073              		.loc 1 642 9 view .LVU282
 1074 0082 683B     		subs	r3, r3, #104
 1075 0084 122B     		cmp	r3, #18
 1076 0086 77D8     		bhi	.L89
 1077 0088 DFE803F0 		tbb	[pc, r3]
 1078              	.L91:
 1079 008c 64       		.byte	(.L95-.L91)/2
 1080 008d 76       		.byte	(.L89-.L91)/2
 1081 008e D3       		.byte	(.L94-.L91)/2
 1082 008f 76       		.byte	(.L89-.L91)/2
 1083 0090 56       		.byte	(.L93-.L91)/2
 1084 0091 76       		.byte	(.L89-.L91)/2
 1085 0092 76       		.byte	(.L89-.L91)/2
 1086 0093 76       		.byte	(.L89-.L91)/2
 1087 0094 76       		.byte	(.L89-.L91)/2
 1088 0095 76       		.byte	(.L89-.L91)/2
 1089 0096 76       		.byte	(.L89-.L91)/2
 1090 0097 76       		.byte	(.L89-.L91)/2
 1091 0098 72       		.byte	(.L92-.L91)/2
 1092 0099 76       		.byte	(.L89-.L91)/2
 1093 009a 76       		.byte	(.L89-.L91)/2
 1094 009b 76       		.byte	(.L89-.L91)/2
 1095 009c 76       		.byte	(.L89-.L91)/2
 1096 009d 76       		.byte	(.L89-.L91)/2
 1097 009e D8       		.byte	(.L90-.L91)/2
 1098              	.LVL100:
 1099 009f 00       		.p2align 1
 1100              	.L75:
 579:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1101              		.loc 1 579 21 is_stmt 1 view .LVU283
 579:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1102              		.loc 1 579 27 is_stmt 0 view .LVU284
 1103 00a0 45F00105 		orr	r5, r5, #1
 1104              	.LVL101:
 580:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1105              		.loc 1 580 21 is_stmt 1 view .LVU285
 580:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1106              		.loc 1 580 27 is_stmt 0 view .LVU286
 1107 00a4 0133     		adds	r3, r3, #1
 1108 00a6 0D93     		str	r3, [sp, #52]
 581:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1109              		.loc 1 581 21 is_stmt 1 view .LVU287
 1110              	.LVL102:
 582:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '-':
ARM GAS  /tmp/cc2Jckq4.s 			page 37


 1111              		.loc 1 582 21 view .LVU288
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1112              		.loc 1 607 16 view .LVU289
 1113 00a8 C9E7     		b	.L73
 1114              	.LVL103:
 1115              	.L77:
 584:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1116              		.loc 1 584 21 view .LVU290
 584:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1117              		.loc 1 584 27 is_stmt 0 view .LVU291
 1118 00aa 45F00205 		orr	r5, r5, #2
 1119              	.LVL104:
 585:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1120              		.loc 1 585 21 is_stmt 1 view .LVU292
 585:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1121              		.loc 1 585 27 is_stmt 0 view .LVU293
 1122 00ae 0133     		adds	r3, r3, #1
 1123 00b0 0D93     		str	r3, [sp, #52]
 586:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1124              		.loc 1 586 21 is_stmt 1 view .LVU294
 1125              	.LVL105:
 587:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '+':
 1126              		.loc 1 587 21 view .LVU295
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1127              		.loc 1 607 16 view .LVU296
 1128 00b2 C4E7     		b	.L73
 1129              	.LVL106:
 1130              	.L78:
 589:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1131              		.loc 1 589 21 view .LVU297
 589:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1132              		.loc 1 589 27 is_stmt 0 view .LVU298
 1133 00b4 45F00405 		orr	r5, r5, #4
 1134              	.LVL107:
 590:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1135              		.loc 1 590 21 is_stmt 1 view .LVU299
 590:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1136              		.loc 1 590 27 is_stmt 0 view .LVU300
 1137 00b8 0133     		adds	r3, r3, #1
 1138 00ba 0D93     		str	r3, [sp, #52]
 591:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1139              		.loc 1 591 21 is_stmt 1 view .LVU301
 1140              	.LVL108:
 592:Middlewares/lvgl/src/misc/lv_printf.c ****                 case ' ':
 1141              		.loc 1 592 21 view .LVU302
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1142              		.loc 1 607 16 view .LVU303
 1143 00bc BFE7     		b	.L73
 1144              	.LVL109:
 1145              	.L80:
 594:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1146              		.loc 1 594 21 view .LVU304
 594:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1147              		.loc 1 594 27 is_stmt 0 view .LVU305
 1148 00be 45F00805 		orr	r5, r5, #8
 1149              	.LVL110:
 595:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
ARM GAS  /tmp/cc2Jckq4.s 			page 38


 1150              		.loc 1 595 21 is_stmt 1 view .LVU306
 595:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1151              		.loc 1 595 27 is_stmt 0 view .LVU307
 1152 00c2 0133     		adds	r3, r3, #1
 1153 00c4 0D93     		str	r3, [sp, #52]
 596:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1154              		.loc 1 596 21 is_stmt 1 view .LVU308
 1155              	.LVL111:
 597:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '#':
 1156              		.loc 1 597 21 view .LVU309
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1157              		.loc 1 607 16 view .LVU310
 1158 00c6 BAE7     		b	.L73
 1159              	.LVL112:
 1160              	.L79:
 599:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1161              		.loc 1 599 21 view .LVU311
 599:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1162              		.loc 1 599 27 is_stmt 0 view .LVU312
 1163 00c8 45F01005 		orr	r5, r5, #16
 1164              	.LVL113:
 600:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1165              		.loc 1 600 21 is_stmt 1 view .LVU313
 600:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1166              		.loc 1 600 27 is_stmt 0 view .LVU314
 1167 00cc 0133     		adds	r3, r3, #1
 1168 00ce 0D93     		str	r3, [sp, #52]
 601:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1169              		.loc 1 601 21 is_stmt 1 view .LVU315
 1170              	.LVL114:
 602:Middlewares/lvgl/src/misc/lv_printf.c ****                 default :
 1171              		.loc 1 602 21 view .LVU316
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1172              		.loc 1 607 16 view .LVU317
 1173 00d0 B5E7     		b	.L73
 1174              	.LVL115:
 1175              	.L161:
 612:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1176              		.loc 1 612 13 view .LVU318
 612:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1177              		.loc 1 612 21 is_stmt 0 view .LVU319
 1178 00d2 0DA8     		add	r0, sp, #52
 1179 00d4 FFF7FEFF 		bl	_atoi
 1180              	.LVL116:
 1181 00d8 0A90     		str	r0, [sp, #40]
 1182              	.LVL117:
 612:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1183              		.loc 1 612 21 view .LVU320
 1184 00da CAE7     		b	.L84
 1185              	.LVL118:
 1186              	.L162:
 1187              	.LBB31:
 615:Middlewares/lvgl/src/misc/lv_printf.c ****             if(w < 0) {
 1188              		.loc 1 615 13 is_stmt 1 view .LVU321
 615:Middlewares/lvgl/src/misc/lv_printf.c ****             if(w < 0) {
 1189              		.loc 1 615 23 is_stmt 0 view .LVU322
 1190 00dc 189B     		ldr	r3, [sp, #96]
ARM GAS  /tmp/cc2Jckq4.s 			page 39


 1191 00de 1A1D     		adds	r2, r3, #4
 1192 00e0 1892     		str	r2, [sp, #96]
 1193 00e2 1868     		ldr	r0, [r3]
 616:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_LEFT;    // reverse padding
 1194              		.loc 1 616 13 is_stmt 1 view .LVU323
 616:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_LEFT;    // reverse padding
 1195              		.loc 1 616 15 is_stmt 0 view .LVU324
 1196 00e4 0028     		cmp	r0, #0
 1197 00e6 04DB     		blt	.L164
 621:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1198              		.loc 1 621 17 is_stmt 1 view .LVU325
 621:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1199              		.loc 1 621 23 is_stmt 0 view .LVU326
 1200 00e8 0A90     		str	r0, [sp, #40]
 1201              	.LVL119:
 1202              	.L86:
 623:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1203              		.loc 1 623 13 is_stmt 1 view .LVU327
 623:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1204              		.loc 1 623 19 is_stmt 0 view .LVU328
 1205 00ea 0D9B     		ldr	r3, [sp, #52]
 1206 00ec 0133     		adds	r3, r3, #1
 1207 00ee 0D93     		str	r3, [sp, #52]
 1208 00f0 BFE7     		b	.L84
 1209              	.LVL120:
 1210              	.L164:
 617:Middlewares/lvgl/src/misc/lv_printf.c ****                 width = (unsigned int) - w;
 1211              		.loc 1 617 17 is_stmt 1 view .LVU329
 617:Middlewares/lvgl/src/misc/lv_printf.c ****                 width = (unsigned int) - w;
 1212              		.loc 1 617 23 is_stmt 0 view .LVU330
 1213 00f2 45F00205 		orr	r5, r5, #2
 1214              	.LVL121:
 618:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1215              		.loc 1 618 17 is_stmt 1 view .LVU331
 618:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1216              		.loc 1 618 40 is_stmt 0 view .LVU332
 1217 00f6 4342     		rsbs	r3, r0, #0
 1218 00f8 0A93     		str	r3, [sp, #40]
 1219              	.LVL122:
 618:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1220              		.loc 1 618 40 view .LVU333
 1221 00fa F6E7     		b	.L86
 1222              	.LVL123:
 1223              	.L163:
 618:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1224              		.loc 1 618 40 view .LVU334
 1225              	.LBE31:
 629:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 1226              		.loc 1 629 13 is_stmt 1 view .LVU335
 629:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 1227              		.loc 1 629 19 is_stmt 0 view .LVU336
 1228 00fc 45F48065 		orr	r5, r5, #1024
 1229              	.LVL124:
 630:Middlewares/lvgl/src/misc/lv_printf.c ****             if(_is_digit(*format)) {
 1230              		.loc 1 630 13 is_stmt 1 view .LVU337
 630:Middlewares/lvgl/src/misc/lv_printf.c ****             if(_is_digit(*format)) {
 1231              		.loc 1 630 19 is_stmt 0 view .LVU338
ARM GAS  /tmp/cc2Jckq4.s 			page 40


 1232 0100 5A1C     		adds	r2, r3, #1
 1233 0102 0D92     		str	r2, [sp, #52]
 631:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = _atoi(&format);
 1234              		.loc 1 631 13 is_stmt 1 view .LVU339
 631:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = _atoi(&format);
 1235              		.loc 1 631 16 is_stmt 0 view .LVU340
 1236 0104 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 1237              	.LVL125:
 1238              	.LBB32:
 1239              	.LBI32:
 153:Middlewares/lvgl/src/misc/lv_printf.c **** {
 1240              		.loc 1 153 20 is_stmt 1 view .LVU341
 1241              	.LBB33:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1242              		.loc 1 155 5 view .LVU342
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1243              		.loc 1 155 24 is_stmt 0 view .LVU343
 1244 0106 A2F13003 		sub	r3, r2, #48
 1245 010a DBB2     		uxtb	r3, r3
 1246              	.LVL126:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1247              		.loc 1 155 24 view .LVU344
 1248              	.LBE33:
 1249              	.LBE32:
 631:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = _atoi(&format);
 1250              		.loc 1 631 15 view .LVU345
 1251 010c 092B     		cmp	r3, #9
 1252 010e 04D9     		bls	.L165
 634:Middlewares/lvgl/src/misc/lv_printf.c ****                 const int prec = (int)va_arg(va, int);
 1253              		.loc 1 634 18 is_stmt 1 view .LVU346
 634:Middlewares/lvgl/src/misc/lv_printf.c ****                 const int prec = (int)va_arg(va, int);
 1254              		.loc 1 634 20 is_stmt 0 view .LVU347
 1255 0110 2A2A     		cmp	r2, #42
 1256 0112 07D0     		beq	.L166
 627:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format == '.') {
 1257              		.loc 1 627 19 view .LVU348
 1258 0114 4FF0000A 		mov	r10, #0
 1259 0118 B1E7     		b	.L87
 1260              	.L165:
 632:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1261              		.loc 1 632 17 is_stmt 1 view .LVU349
 632:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1262              		.loc 1 632 29 is_stmt 0 view .LVU350
 1263 011a 0DA8     		add	r0, sp, #52
 1264 011c FFF7FEFF 		bl	_atoi
 1265              	.LVL127:
 1266 0120 8246     		mov	r10, r0
 1267              	.LVL128:
 632:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1268              		.loc 1 632 29 view .LVU351
 1269 0122 ACE7     		b	.L87
 1270              	.LVL129:
 1271              	.L166:
 1272              	.LBB34:
 635:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = prec > 0 ? (unsigned int)prec : 0U;
 1273              		.loc 1 635 17 is_stmt 1 view .LVU352
 635:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = prec > 0 ? (unsigned int)prec : 0U;
ARM GAS  /tmp/cc2Jckq4.s 			page 41


 1274              		.loc 1 635 27 is_stmt 0 view .LVU353
 1275 0124 189B     		ldr	r3, [sp, #96]
 1276 0126 1A1D     		adds	r2, r3, #4
 1277 0128 1892     		str	r2, [sp, #96]
 1278 012a 1B68     		ldr	r3, [r3]
 636:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1279              		.loc 1 636 17 is_stmt 1 view .LVU354
 636:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1280              		.loc 1 636 59 is_stmt 0 view .LVU355
 1281 012c 23EAE37A 		bic	r10, r3, r3, asr #31
 1282              	.LVL130:
 637:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1283              		.loc 1 637 17 is_stmt 1 view .LVU356
 637:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1284              		.loc 1 637 23 is_stmt 0 view .LVU357
 1285 0130 0D9B     		ldr	r3, [sp, #52]
 1286 0132 0133     		adds	r3, r3, #1
 1287 0134 0D93     		str	r3, [sp, #52]
 1288 0136 A2E7     		b	.L87
 1289              	.L93:
 637:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1290              		.loc 1 637 23 view .LVU358
 1291              	.LBE34:
 644:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1292              		.loc 1 644 17 is_stmt 1 view .LVU359
 644:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1293              		.loc 1 644 23 is_stmt 0 view .LVU360
 1294 0138 45F48071 		orr	r1, r5, #256
 1295              	.LVL131:
 645:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'l') {
 1296              		.loc 1 645 17 is_stmt 1 view .LVU361
 645:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'l') {
 1297              		.loc 1 645 23 is_stmt 0 view .LVU362
 1298 013c 531C     		adds	r3, r2, #1
 1299 013e 0D93     		str	r3, [sp, #52]
 646:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LONG_LONG;
 1300              		.loc 1 646 17 is_stmt 1 view .LVU363
 646:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LONG_LONG;
 1301              		.loc 1 646 20 is_stmt 0 view .LVU364
 1302 0140 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
 646:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LONG_LONG;
 1303              		.loc 1 646 19 view .LVU365
 1304 0142 6C2A     		cmp	r2, #108
 1305 0144 01D0     		beq	.L167
 644:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1306              		.loc 1 644 23 view .LVU366
 1307 0146 0D46     		mov	r5, r1
 1308 0148 16E0     		b	.L89
 1309              	.L167:
 647:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1310              		.loc 1 647 21 is_stmt 1 view .LVU367
 647:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1311              		.loc 1 647 27 is_stmt 0 view .LVU368
 1312 014a 45F44075 		orr	r5, r5, #768
 1313              	.LVL132:
 648:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1314              		.loc 1 648 21 is_stmt 1 view .LVU369
ARM GAS  /tmp/cc2Jckq4.s 			page 42


 648:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1315              		.loc 1 648 27 is_stmt 0 view .LVU370
 1316 014e 0133     		adds	r3, r3, #1
 1317 0150 0D93     		str	r3, [sp, #52]
 1318 0152 11E0     		b	.L89
 1319              	.L95:
 652:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1320              		.loc 1 652 17 is_stmt 1 view .LVU371
 652:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1321              		.loc 1 652 23 is_stmt 0 view .LVU372
 1322 0154 45F08001 		orr	r1, r5, #128
 1323              	.LVL133:
 653:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'h') {
 1324              		.loc 1 653 17 is_stmt 1 view .LVU373
 653:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'h') {
 1325              		.loc 1 653 23 is_stmt 0 view .LVU374
 1326 0158 531C     		adds	r3, r2, #1
 1327 015a 0D93     		str	r3, [sp, #52]
 654:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_CHAR;
 1328              		.loc 1 654 17 is_stmt 1 view .LVU375
 654:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_CHAR;
 1329              		.loc 1 654 20 is_stmt 0 view .LVU376
 1330 015c 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
 654:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_CHAR;
 1331              		.loc 1 654 19 view .LVU377
 1332 015e 682A     		cmp	r2, #104
 1333 0160 01D0     		beq	.L168
 652:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1334              		.loc 1 652 23 view .LVU378
 1335 0162 0D46     		mov	r5, r1
 1336 0164 08E0     		b	.L89
 1337              	.L168:
 655:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1338              		.loc 1 655 21 is_stmt 1 view .LVU379
 655:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1339              		.loc 1 655 27 is_stmt 0 view .LVU380
 1340 0166 45F0C005 		orr	r5, r5, #192
 1341              	.LVL134:
 656:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1342              		.loc 1 656 21 is_stmt 1 view .LVU381
 656:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1343              		.loc 1 656 27 is_stmt 0 view .LVU382
 1344 016a 0133     		adds	r3, r3, #1
 1345 016c 0D93     		str	r3, [sp, #52]
 1346 016e 03E0     		b	.L89
 1347              	.L92:
 661:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1348              		.loc 1 661 17 is_stmt 1 view .LVU383
 661:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1349              		.loc 1 661 23 is_stmt 0 view .LVU384
 1350 0170 45F48075 		orr	r5, r5, #256
 1351              	.LVL135:
 662:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1352              		.loc 1 662 17 is_stmt 1 view .LVU385
 662:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1353              		.loc 1 662 23 is_stmt 0 view .LVU386
 1354 0174 0132     		adds	r2, r2, #1
ARM GAS  /tmp/cc2Jckq4.s 			page 43


 1355 0176 0D92     		str	r2, [sp, #52]
 663:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1356              		.loc 1 663 17 is_stmt 1 view .LVU387
 1357              	.L89:
 678:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'd' :
 1358              		.loc 1 678 9 view .LVU388
 678:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'd' :
 1359              		.loc 1 678 16 is_stmt 0 view .LVU389
 1360 0178 0D9B     		ldr	r3, [sp, #52]
 1361 017a 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 678:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'd' :
 1362              		.loc 1 678 9 view .LVU390
 1363 017c A0F12503 		sub	r3, r0, #37
 1364 0180 532B     		cmp	r3, #83
 1365 0182 00F20A82 		bhi	.L96
 1366 0186 DFE813F0 		tbh	[pc, r3, lsl #1]
 1367              	.L98:
 1368 018a FD01     		.2byte	(.L101-.L98)/2
 1369 018c 0802     		.2byte	(.L96-.L98)/2
 1370 018e 0802     		.2byte	(.L96-.L98)/2
 1371 0190 0802     		.2byte	(.L96-.L98)/2
 1372 0192 0802     		.2byte	(.L96-.L98)/2
 1373 0194 0802     		.2byte	(.L96-.L98)/2
 1374 0196 0802     		.2byte	(.L96-.L98)/2
 1375 0198 0802     		.2byte	(.L96-.L98)/2
 1376 019a 0802     		.2byte	(.L96-.L98)/2
 1377 019c 0802     		.2byte	(.L96-.L98)/2
 1378 019e 0802     		.2byte	(.L96-.L98)/2
 1379 01a0 0802     		.2byte	(.L96-.L98)/2
 1380 01a2 0802     		.2byte	(.L96-.L98)/2
 1381 01a4 0802     		.2byte	(.L96-.L98)/2
 1382 01a6 0802     		.2byte	(.L96-.L98)/2
 1383 01a8 0802     		.2byte	(.L96-.L98)/2
 1384 01aa 0802     		.2byte	(.L96-.L98)/2
 1385 01ac 0802     		.2byte	(.L96-.L98)/2
 1386 01ae 0802     		.2byte	(.L96-.L98)/2
 1387 01b0 0802     		.2byte	(.L96-.L98)/2
 1388 01b2 0802     		.2byte	(.L96-.L98)/2
 1389 01b4 0802     		.2byte	(.L96-.L98)/2
 1390 01b6 0802     		.2byte	(.L96-.L98)/2
 1391 01b8 0802     		.2byte	(.L96-.L98)/2
 1392 01ba 0802     		.2byte	(.L96-.L98)/2
 1393 01bc 0802     		.2byte	(.L96-.L98)/2
 1394 01be 0802     		.2byte	(.L96-.L98)/2
 1395 01c0 0802     		.2byte	(.L96-.L98)/2
 1396 01c2 0802     		.2byte	(.L96-.L98)/2
 1397 01c4 0802     		.2byte	(.L96-.L98)/2
 1398 01c6 0802     		.2byte	(.L96-.L98)/2
 1399 01c8 0802     		.2byte	(.L96-.L98)/2
 1400 01ca 0802     		.2byte	(.L96-.L98)/2
 1401 01cc 0802     		.2byte	(.L96-.L98)/2
 1402 01ce 0802     		.2byte	(.L96-.L98)/2
 1403 01d0 0802     		.2byte	(.L96-.L98)/2
 1404 01d2 0802     		.2byte	(.L96-.L98)/2
 1405 01d4 0802     		.2byte	(.L96-.L98)/2
 1406 01d6 0802     		.2byte	(.L96-.L98)/2
 1407 01d8 0802     		.2byte	(.L96-.L98)/2
ARM GAS  /tmp/cc2Jckq4.s 			page 44


 1408 01da 0802     		.2byte	(.L96-.L98)/2
 1409 01dc 0802     		.2byte	(.L96-.L98)/2
 1410 01de 0802     		.2byte	(.L96-.L98)/2
 1411 01e0 5E00     		.2byte	(.L97-.L98)/2
 1412 01e2 0802     		.2byte	(.L96-.L98)/2
 1413 01e4 0802     		.2byte	(.L96-.L98)/2
 1414 01e6 0802     		.2byte	(.L96-.L98)/2
 1415 01e8 0802     		.2byte	(.L96-.L98)/2
 1416 01ea 0802     		.2byte	(.L96-.L98)/2
 1417 01ec 0802     		.2byte	(.L96-.L98)/2
 1418 01ee 0802     		.2byte	(.L96-.L98)/2
 1419 01f0 5E00     		.2byte	(.L97-.L98)/2
 1420 01f2 0802     		.2byte	(.L96-.L98)/2
 1421 01f4 0802     		.2byte	(.L96-.L98)/2
 1422 01f6 0802     		.2byte	(.L96-.L98)/2
 1423 01f8 0802     		.2byte	(.L96-.L98)/2
 1424 01fa 0802     		.2byte	(.L96-.L98)/2
 1425 01fc 0802     		.2byte	(.L96-.L98)/2
 1426 01fe 0802     		.2byte	(.L96-.L98)/2
 1427 0200 0802     		.2byte	(.L96-.L98)/2
 1428 0202 0802     		.2byte	(.L96-.L98)/2
 1429 0204 5E00     		.2byte	(.L97-.L98)/2
 1430 0206 5F01     		.2byte	(.L100-.L98)/2
 1431 0208 5E00     		.2byte	(.L97-.L98)/2
 1432 020a 0802     		.2byte	(.L96-.L98)/2
 1433 020c 0802     		.2byte	(.L96-.L98)/2
 1434 020e 0802     		.2byte	(.L96-.L98)/2
 1435 0210 0802     		.2byte	(.L96-.L98)/2
 1436 0212 5E00     		.2byte	(.L97-.L98)/2
 1437 0214 0802     		.2byte	(.L96-.L98)/2
 1438 0216 0802     		.2byte	(.L96-.L98)/2
 1439 0218 0802     		.2byte	(.L96-.L98)/2
 1440 021a 0802     		.2byte	(.L96-.L98)/2
 1441 021c 0802     		.2byte	(.L96-.L98)/2
 1442 021e 5E00     		.2byte	(.L97-.L98)/2
 1443 0220 5E00     		.2byte	(.L97-.L98)/2
 1444 0222 0802     		.2byte	(.L96-.L98)/2
 1445 0224 0802     		.2byte	(.L96-.L98)/2
 1446 0226 9801     		.2byte	(.L99-.L98)/2
 1447 0228 0802     		.2byte	(.L96-.L98)/2
 1448 022a 5E00     		.2byte	(.L97-.L98)/2
 1449 022c 0802     		.2byte	(.L96-.L98)/2
 1450 022e 0802     		.2byte	(.L96-.L98)/2
 1451 0230 5E00     		.2byte	(.L97-.L98)/2
 1452              		.p2align 1
 1453              	.L94:
 666:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1454              		.loc 1 666 17 is_stmt 1 view .LVU391
 666:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1455              		.loc 1 666 23 is_stmt 0 view .LVU392
 1456 0232 45F40075 		orr	r5, r5, #512
 1457              	.LVL136:
 667:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1458              		.loc 1 667 17 is_stmt 1 view .LVU393
 667:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1459              		.loc 1 667 23 is_stmt 0 view .LVU394
 1460 0236 0132     		adds	r2, r2, #1
ARM GAS  /tmp/cc2Jckq4.s 			page 45


 1461 0238 0D92     		str	r2, [sp, #52]
 668:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'z' :
 1462              		.loc 1 668 17 is_stmt 1 view .LVU395
 1463 023a 9DE7     		b	.L89
 1464              	.L90:
 670:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1465              		.loc 1 670 17 view .LVU396
 670:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1466              		.loc 1 670 23 is_stmt 0 view .LVU397
 1467 023c 45F48075 		orr	r5, r5, #256
 1468              	.LVL137:
 671:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1469              		.loc 1 671 17 is_stmt 1 view .LVU398
 671:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1470              		.loc 1 671 23 is_stmt 0 view .LVU399
 1471 0240 0132     		adds	r2, r2, #1
 1472 0242 0D92     		str	r2, [sp, #52]
 672:Middlewares/lvgl/src/misc/lv_printf.c ****             default :
 1473              		.loc 1 672 17 is_stmt 1 view .LVU400
 1474 0244 98E7     		b	.L89
 1475              	.L97:
 1476              	.LBB35:
 689:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(*format == 'x' || *format == 'X') {
 1477              		.loc 1 689 21 view .LVU401
 690:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1478              		.loc 1 690 21 view .LVU402
 690:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1479              		.loc 1 690 39 is_stmt 0 view .LVU403
 1480 0246 5828     		cmp	r0, #88
 1481 0248 14BF     		ite	ne
 1482 024a 0023     		movne	r3, #0
 1483 024c 0123     		moveq	r3, #1
 1484 024e 7828     		cmp	r0, #120
 1485 0250 14BF     		ite	ne
 1486 0252 1A46     		movne	r2, r3
 1487 0254 43F00102 		orreq	r2, r3, #1
 690:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1488              		.loc 1 690 23 view .LVU404
 1489 0258 7AB9     		cbnz	r2, .L150
 693:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1490              		.loc 1 693 26 is_stmt 1 view .LVU405
 693:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1491              		.loc 1 693 28 is_stmt 0 view .LVU406
 1492 025a 5028     		cmp	r0, #80
 1493 025c 18BF     		it	ne
 1494 025e 7028     		cmpne	r0, #112
 1495 0260 03D1     		bne	.L103
 694:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_HASH;   // always hash for pointer format
 1496              		.loc 1 694 25 is_stmt 1 view .LVU407
 1497              	.LVL138:
 695:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1498              		.loc 1 695 25 view .LVU408
 697:Middlewares/lvgl/src/misc/lv_printf.c ****                             flags |= FLAGS_LONG_LONG;
 1499              		.loc 1 697 25 view .LVU409
 701:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1500              		.loc 1 701 29 view .LVU410
 701:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
ARM GAS  /tmp/cc2Jckq4.s 			page 46


 1501              		.loc 1 701 35 is_stmt 0 view .LVU411
 1502 0262 45F48875 		orr	r5, r5, #272
 1503              	.LVL139:
 694:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_HASH;   // always hash for pointer format
 1504              		.loc 1 694 30 view .LVU412
 1505 0266 1022     		movs	r2, #16
 1506 0268 08E0     		b	.L102
 1507              	.LVL140:
 1508              	.L103:
 703:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  8U;
 1509              		.loc 1 703 26 is_stmt 1 view .LVU413
 703:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  8U;
 1510              		.loc 1 703 28 is_stmt 0 view .LVU414
 1511 026a 6F28     		cmp	r0, #111
 1512 026c 41D0     		beq	.L151
 706:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  2U;
 1513              		.loc 1 706 26 is_stmt 1 view .LVU415
 706:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  2U;
 1514              		.loc 1 706 28 is_stmt 0 view .LVU416
 1515 026e 6228     		cmp	r0, #98
 1516 0270 41D0     		beq	.L152
 710:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_HASH;   // no hash for dec format
 1517              		.loc 1 710 25 is_stmt 1 view .LVU417
 1518              	.LVL141:
 711:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1519              		.loc 1 711 25 view .LVU418
 711:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1520              		.loc 1 711 31 is_stmt 0 view .LVU419
 1521 0272 25F01005 		bic	r5, r5, #16
 1522              	.LVL142:
 710:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_HASH;   // no hash for dec format
 1523              		.loc 1 710 30 view .LVU420
 1524 0276 0A22     		movs	r2, #10
 1525 0278 00E0     		b	.L102
 1526              	.LVL143:
 1527              	.L150:
 691:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1528              		.loc 1 691 30 view .LVU421
 1529 027a 1022     		movs	r2, #16
 1530              	.L102:
 1531              	.LVL144:
 714:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_UPPERCASE;
 1532              		.loc 1 714 21 is_stmt 1 view .LVU422
 714:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_UPPERCASE;
 1533              		.loc 1 714 39 is_stmt 0 view .LVU423
 1534 027c 5028     		cmp	r0, #80
 1535 027e 08BF     		it	eq
 1536 0280 43F00103 		orreq	r3, r3, #1
 714:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_UPPERCASE;
 1537              		.loc 1 714 23 view .LVU424
 1538 0284 0BB1     		cbz	r3, .L104
 715:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1539              		.loc 1 715 25 is_stmt 1 view .LVU425
 715:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1540              		.loc 1 715 31 is_stmt 0 view .LVU426
 1541 0286 45F02005 		orr	r5, r5, #32
 1542              	.LVL145:
ARM GAS  /tmp/cc2Jckq4.s 			page 47


 1543              	.L104:
 719:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 1544              		.loc 1 719 21 is_stmt 1 view .LVU427
 719:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 1545              		.loc 1 719 23 is_stmt 0 view .LVU428
 1546 028a 6928     		cmp	r0, #105
 1547 028c 18BF     		it	ne
 1548 028e 6428     		cmpne	r0, #100
 1549 0290 01D0     		beq	.L105
 720:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1550              		.loc 1 720 25 is_stmt 1 view .LVU429
 720:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1551              		.loc 1 720 31 is_stmt 0 view .LVU430
 1552 0292 25F00C05 		bic	r5, r5, #12
 1553              	.LVL146:
 1554              	.L105:
 724:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_ZEROPAD;
 1555              		.loc 1 724 21 is_stmt 1 view .LVU431
 724:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_ZEROPAD;
 1556              		.loc 1 724 23 is_stmt 0 view .LVU432
 1557 0296 15F4806F 		tst	r5, #1024
 1558 029a 01D0     		beq	.L106
 725:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1559              		.loc 1 725 25 is_stmt 1 view .LVU433
 725:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1560              		.loc 1 725 31 is_stmt 0 view .LVU434
 1561 029c 25F00105 		bic	r5, r5, #1
 1562              	.LVL147:
 1563              	.L106:
 729:Middlewares/lvgl/src/misc/lv_printf.c ****                         // signed
 1564              		.loc 1 729 21 is_stmt 1 view .LVU435
 729:Middlewares/lvgl/src/misc/lv_printf.c ****                         // signed
 1565              		.loc 1 729 23 is_stmt 0 view .LVU436
 1566 02a0 6428     		cmp	r0, #100
 1567 02a2 18BF     		it	ne
 1568 02a4 6928     		cmpne	r0, #105
 1569 02a6 73D1     		bne	.L107
 731:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1570              		.loc 1 731 25 is_stmt 1 view .LVU437
 731:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1571              		.loc 1 731 27 is_stmt 0 view .LVU438
 1572 02a8 15F4007F 		tst	r5, #512
 1573 02ac 25D1     		bne	.L169
 738:Middlewares/lvgl/src/misc/lv_printf.c ****                             const long value = va_arg(va, long);
 1574              		.loc 1 738 30 is_stmt 1 view .LVU439
 738:Middlewares/lvgl/src/misc/lv_printf.c ****                             const long value = va_arg(va, long);
 1575              		.loc 1 738 32 is_stmt 0 view .LVU440
 1576 02ae 15F4807F 		tst	r5, #256
 1577 02b2 46D1     		bne	.L170
 1578              	.LBB36:
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1579              		.loc 1 744 29 is_stmt 1 view .LVU441
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1580              		.loc 1 744 92 is_stmt 0 view .LVU442
 1581 02b4 15F0400F 		tst	r5, #64
 1582 02b8 5CD0     		beq	.L112
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
ARM GAS  /tmp/cc2Jckq4.s 			page 48


 1583              		.loc 1 744 76 view .LVU443
 1584 02ba 189B     		ldr	r3, [sp, #96]
 1585 02bc 191D     		adds	r1, r3, #4
 1586 02be 1891     		str	r1, [sp, #96]
 1587 02c0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1588              	.L113:
 1589              	.LVL148:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1590              		.loc 1 746 29 is_stmt 1 discriminator 3 view .LVU444
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1591              		.loc 1 746 72 is_stmt 0 discriminator 3 view .LVU445
 1592 02c2 83EAE371 		eor	r1, r3, r3, asr #31
 1593 02c6 A1EBE371 		sub	r1, r1, r3, asr #31
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1594              		.loc 1 746 35 discriminator 3 view .LVU446
 1595 02ca 0595     		str	r5, [sp, #20]
 1596 02cc 0A98     		ldr	r0, [sp, #40]
 1597 02ce 0490     		str	r0, [sp, #16]
 1598 02d0 CDF80CA0 		str	r10, [sp, #12]
 1599 02d4 0292     		str	r2, [sp, #8]
 1600 02d6 DB0F     		lsrs	r3, r3, #31
 1601              	.LVL149:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1602              		.loc 1 746 35 discriminator 3 view .LVU447
 1603 02d8 0193     		str	r3, [sp, #4]
 1604 02da 0091     		str	r1, [sp]
 1605 02dc 3346     		mov	r3, r6
 1606 02de 2246     		mov	r2, r4
 1607              	.LVL150:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1608              		.loc 1 746 35 discriminator 3 view .LVU448
 1609 02e0 5946     		mov	r1, fp
 1610 02e2 3846     		mov	r0, r7
 1611 02e4 FFF7FEFF 		bl	_ntoa_long
 1612              	.LVL151:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1613              		.loc 1 746 35 discriminator 3 view .LVU449
 1614 02e8 0446     		mov	r4, r0
 1615              	.LVL152:
 1616              	.L110:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1617              		.loc 1 746 35 discriminator 3 view .LVU450
 1618              	.LBE36:
 766:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1619              		.loc 1 766 21 is_stmt 1 view .LVU451
 766:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1620              		.loc 1 766 27 is_stmt 0 view .LVU452
 1621 02ea 0D9B     		ldr	r3, [sp, #52]
 1622 02ec 0133     		adds	r3, r3, #1
 1623 02ee 0D93     		str	r3, [sp, #52]
 767:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1624              		.loc 1 767 21 is_stmt 1 view .LVU453
 1625 02f0 91E6     		b	.L141
 1626              	.LVL153:
 1627              	.L151:
 704:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1628              		.loc 1 704 30 is_stmt 0 view .LVU454
ARM GAS  /tmp/cc2Jckq4.s 			page 49


 1629 02f2 0822     		movs	r2, #8
 1630 02f4 C2E7     		b	.L102
 1631              	.L152:
 707:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1632              		.loc 1 707 30 view .LVU455
 1633 02f6 0222     		movs	r2, #2
 1634 02f8 C0E7     		b	.L102
 1635              	.LVL154:
 1636              	.L169:
 1637              	.LBB37:
 733:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(va
 1638              		.loc 1 733 29 is_stmt 1 view .LVU456
 733:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(va
 1639              		.loc 1 733 45 is_stmt 0 view .LVU457
 1640 02fa 189B     		ldr	r3, [sp, #96]
 1641 02fc 0733     		adds	r3, r3, #7
 1642 02fe 23F00703 		bic	r3, r3, #7
 1643 0302 03F10801 		add	r1, r3, #8
 1644 0306 1891     		str	r1, [sp, #96]
 1645 0308 5968     		ldr	r1, [r3, #4]
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1646              		.loc 1 734 29 is_stmt 1 view .LVU458
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1647              		.loc 1 734 77 is_stmt 0 view .LVU459
 1648 030a 1B68     		ldr	r3, [r3]
 1649 030c 0846     		mov	r0, r1
 1650 030e 0029     		cmp	r1, #0
 1651 0310 13DB     		blt	.L171
 1652              	.L109:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1653              		.loc 1 734 35 view .LVU460
 1654 0312 0895     		str	r5, [sp, #32]
 1655 0314 0A9D     		ldr	r5, [sp, #40]
 1656              	.LVL155:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1657              		.loc 1 734 35 view .LVU461
 1658 0316 0795     		str	r5, [sp, #28]
 1659 0318 CDF818A0 		str	r10, [sp, #24]
 1660 031c 0492     		str	r2, [sp, #16]
 1661 031e 0022     		movs	r2, #0
 1662              	.LVL156:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1663              		.loc 1 734 35 view .LVU462
 1664 0320 0592     		str	r2, [sp, #20]
 1665 0322 C90F     		lsrs	r1, r1, #31
 1666 0324 0291     		str	r1, [sp, #8]
 1667 0326 0093     		str	r3, [sp]
 1668 0328 0190     		str	r0, [sp, #4]
 1669 032a 3346     		mov	r3, r6
 1670 032c 2246     		mov	r2, r4
 1671 032e 5946     		mov	r1, fp
 1672 0330 3846     		mov	r0, r7
 1673 0332 FFF7FEFF 		bl	_ntoa_long_long
 1674              	.LVL157:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1675              		.loc 1 734 35 view .LVU463
 1676 0336 0446     		mov	r4, r0
ARM GAS  /tmp/cc2Jckq4.s 			page 50


 1677              	.LVL158:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1678              		.loc 1 734 35 view .LVU464
 1679              	.LBE37:
 1680 0338 D7E7     		b	.L110
 1681              	.LVL159:
 1682              	.L171:
 1683              	.LBB38:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1684              		.loc 1 734 77 view .LVU465
 1685 033a 5B42     		negs	r3, r3
 1686 033c 61EB4100 		sbc	r0, r1, r1, lsl #1
 1687 0340 E7E7     		b	.L109
 1688              	.L170:
 1689              	.LBE38:
 1690              	.LBB39:
 739:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? 
 1691              		.loc 1 739 29 is_stmt 1 view .LVU466
 739:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? 
 1692              		.loc 1 739 40 is_stmt 0 view .LVU467
 1693 0342 189B     		ldr	r3, [sp, #96]
 1694 0344 191D     		adds	r1, r3, #4
 1695 0346 1891     		str	r1, [sp, #96]
 1696 0348 1B68     		ldr	r3, [r3]
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1697              		.loc 1 740 29 is_stmt 1 view .LVU468
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1698              		.loc 1 740 72 is_stmt 0 view .LVU469
 1699 034a 83EAE371 		eor	r1, r3, r3, asr #31
 1700 034e A1EBE371 		sub	r1, r1, r3, asr #31
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1701              		.loc 1 740 35 view .LVU470
 1702 0352 0595     		str	r5, [sp, #20]
 1703 0354 0A98     		ldr	r0, [sp, #40]
 1704 0356 0490     		str	r0, [sp, #16]
 1705 0358 CDF80CA0 		str	r10, [sp, #12]
 1706 035c 0292     		str	r2, [sp, #8]
 1707 035e DB0F     		lsrs	r3, r3, #31
 1708 0360 0193     		str	r3, [sp, #4]
 1709 0362 0091     		str	r1, [sp]
 1710 0364 3346     		mov	r3, r6
 1711 0366 2246     		mov	r2, r4
 1712              	.LVL160:
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1713              		.loc 1 740 35 view .LVU471
 1714 0368 5946     		mov	r1, fp
 1715 036a 3846     		mov	r0, r7
 1716 036c FFF7FEFF 		bl	_ntoa_long
 1717              	.LVL161:
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1718              		.loc 1 740 35 view .LVU472
 1719 0370 0446     		mov	r4, r0
 1720              	.LVL162:
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1721              		.loc 1 740 35 view .LVU473
 1722              	.LBE39:
 1723 0372 BAE7     		b	.L110
ARM GAS  /tmp/cc2Jckq4.s 			page 51


 1724              	.LVL163:
 1725              	.L112:
 1726              	.LBB40:
 745:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? v
 1727              		.loc 1 745 141 discriminator 2 view .LVU474
 1728 0374 15F0800F 		tst	r5, #128
 1729 0378 05D0     		beq	.L114
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1730              		.loc 1 744 129 view .LVU475
 1731 037a 189B     		ldr	r3, [sp, #96]
 1732 037c 191D     		adds	r1, r3, #4
 1733 037e 1891     		str	r1, [sp, #96]
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1734              		.loc 1 744 118 view .LVU476
 1735 0380 B3F90030 		ldrsh	r3, [r3]
 1736 0384 9DE7     		b	.L113
 1737              	.L114:
 745:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? v
 1738              		.loc 1 745 141 view .LVU477
 1739 0386 189B     		ldr	r3, [sp, #96]
 1740 0388 191D     		adds	r1, r3, #4
 1741 038a 1891     		str	r1, [sp, #96]
 1742 038c 1B68     		ldr	r3, [r3]
 1743 038e 98E7     		b	.L113
 1744              	.L107:
 745:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? v
 1745              		.loc 1 745 141 view .LVU478
 1746              	.LBE40:
 752:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1747              		.loc 1 752 25 is_stmt 1 view .LVU479
 752:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1748              		.loc 1 752 27 is_stmt 0 view .LVU480
 1749 0390 15F4007F 		tst	r5, #512
 1750 0394 1AD1     		bne	.L172
 757:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), f
 1751              		.loc 1 757 30 is_stmt 1 view .LVU481
 757:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), f
 1752              		.loc 1 757 32 is_stmt 0 view .LVU482
 1753 0396 15F4807F 		tst	r5, #256
 1754 039a 33D1     		bne	.L173
 1755              	.LBB41:
 761:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1756              		.loc 1 761 29 is_stmt 1 view .LVU483
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1757              		.loc 1 762 115 is_stmt 0 view .LVU484
 1758 039c 15F0400F 		tst	r5, #64
 1759 03a0 45D0     		beq	.L117
 761:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1760              		.loc 1 761 94 view .LVU485
 1761 03a2 189B     		ldr	r3, [sp, #96]
 1762 03a4 191D     		adds	r1, r3, #4
 1763 03a6 1891     		str	r1, [sp, #96]
 1764 03a8 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 1765              	.L118:
 1766              	.LVL164:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1767              		.loc 1 763 29 is_stmt 1 view .LVU486
ARM GAS  /tmp/cc2Jckq4.s 			page 52


 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1768              		.loc 1 763 35 is_stmt 0 view .LVU487
 1769 03aa 0595     		str	r5, [sp, #20]
 1770 03ac 0A9B     		ldr	r3, [sp, #40]
 1771 03ae 0493     		str	r3, [sp, #16]
 1772 03b0 CDF80CA0 		str	r10, [sp, #12]
 1773 03b4 0292     		str	r2, [sp, #8]
 1774 03b6 0023     		movs	r3, #0
 1775 03b8 0193     		str	r3, [sp, #4]
 1776 03ba 0091     		str	r1, [sp]
 1777 03bc 3346     		mov	r3, r6
 1778 03be 2246     		mov	r2, r4
 1779              	.LVL165:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1780              		.loc 1 763 35 view .LVU488
 1781 03c0 5946     		mov	r1, fp
 1782              	.LVL166:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1783              		.loc 1 763 35 view .LVU489
 1784 03c2 3846     		mov	r0, r7
 1785 03c4 FFF7FEFF 		bl	_ntoa_long
 1786              	.LVL167:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1787              		.loc 1 763 35 view .LVU490
 1788 03c8 0446     		mov	r4, r0
 1789              	.LVL168:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1790              		.loc 1 763 35 view .LVU491
 1791 03ca 8EE7     		b	.L110
 1792              	.LVL169:
 1793              	.L172:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1794              		.loc 1 763 35 view .LVU492
 1795              	.LBE41:
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1796              		.loc 1 754 29 is_stmt 1 view .LVU493
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1797              		.loc 1 754 35 is_stmt 0 view .LVU494
 1798 03cc 189B     		ldr	r3, [sp, #96]
 1799 03ce 0733     		adds	r3, r3, #7
 1800 03d0 23F00703 		bic	r3, r3, #7
 1801 03d4 03F10801 		add	r1, r3, #8
 1802 03d8 1891     		str	r1, [sp, #96]
 1803 03da 0895     		str	r5, [sp, #32]
 1804 03dc 0A99     		ldr	r1, [sp, #40]
 1805 03de 0791     		str	r1, [sp, #28]
 1806 03e0 CDF818A0 		str	r10, [sp, #24]
 1807 03e4 0021     		movs	r1, #0
 1808 03e6 0492     		str	r2, [sp, #16]
 1809 03e8 0591     		str	r1, [sp, #20]
 1810 03ea 0291     		str	r1, [sp, #8]
 1811 03ec D3E90023 		ldrd	r2, [r3]
 1812              	.LVL170:
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1813              		.loc 1 754 35 view .LVU495
 1814 03f0 CDE90023 		strd	r2, [sp]
 1815 03f4 3346     		mov	r3, r6
ARM GAS  /tmp/cc2Jckq4.s 			page 53


 1816 03f6 2246     		mov	r2, r4
 1817 03f8 5946     		mov	r1, fp
 1818 03fa 3846     		mov	r0, r7
 1819 03fc FFF7FEFF 		bl	_ntoa_long_long
 1820              	.LVL171:
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1821              		.loc 1 754 35 view .LVU496
 1822 0400 0446     		mov	r4, r0
 1823              	.LVL172:
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1824              		.loc 1 754 35 view .LVU497
 1825 0402 72E7     		b	.L110
 1826              	.LVL173:
 1827              	.L173:
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1828              		.loc 1 758 29 is_stmt 1 view .LVU498
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1829              		.loc 1 758 35 is_stmt 0 view .LVU499
 1830 0404 189B     		ldr	r3, [sp, #96]
 1831 0406 191D     		adds	r1, r3, #4
 1832 0408 1891     		str	r1, [sp, #96]
 1833 040a 0595     		str	r5, [sp, #20]
 1834 040c 0A99     		ldr	r1, [sp, #40]
 1835 040e 0491     		str	r1, [sp, #16]
 1836 0410 CDF80CA0 		str	r10, [sp, #12]
 1837 0414 0292     		str	r2, [sp, #8]
 1838 0416 0022     		movs	r2, #0
 1839              	.LVL174:
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1840              		.loc 1 758 35 view .LVU500
 1841 0418 0192     		str	r2, [sp, #4]
 1842 041a 1B68     		ldr	r3, [r3]
 1843 041c 0093     		str	r3, [sp]
 1844 041e 3346     		mov	r3, r6
 1845 0420 2246     		mov	r2, r4
 1846 0422 5946     		mov	r1, fp
 1847 0424 3846     		mov	r0, r7
 1848 0426 FFF7FEFF 		bl	_ntoa_long
 1849              	.LVL175:
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1850              		.loc 1 758 35 view .LVU501
 1851 042a 0446     		mov	r4, r0
 1852              	.LVL176:
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1853              		.loc 1 758 35 view .LVU502
 1854 042c 5DE7     		b	.L110
 1855              	.LVL177:
 1856              	.L117:
 1857              	.LBB42:
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1858              		.loc 1 762 186 discriminator 2 view .LVU503
 1859 042e 15F0800F 		tst	r5, #128
 1860 0432 04D0     		beq	.L119
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1861              		.loc 1 762 161 view .LVU504
 1862 0434 189B     		ldr	r3, [sp, #96]
 1863 0436 191D     		adds	r1, r3, #4
ARM GAS  /tmp/cc2Jckq4.s 			page 54


 1864 0438 1891     		str	r1, [sp, #96]
 1865 043a 1988     		ldrh	r1, [r3]
 1866 043c B5E7     		b	.L118
 1867              	.L119:
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1868              		.loc 1 762 186 view .LVU505
 1869 043e 189B     		ldr	r3, [sp, #96]
 1870 0440 191D     		adds	r1, r3, #4
 1871 0442 1891     		str	r1, [sp, #96]
 1872 0444 1968     		ldr	r1, [r3]
 1873 0446 B0E7     		b	.L118
 1874              	.LVL178:
 1875              	.L100:
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1876              		.loc 1 762 186 view .LVU506
 1877              	.LBE42:
 1878              	.LBE35:
 1879              	.LBB43:
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1880              		.loc 1 789 21 is_stmt 1 view .LVU507
 791:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 1881              		.loc 1 791 21 view .LVU508
 791:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 1882              		.loc 1 791 23 is_stmt 0 view .LVU509
 1883 0448 15F00205 		ands	r5, r5, #2
 1884              	.LVL179:
 791:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 1885              		.loc 1 791 23 view .LVU510
 1886 044c 1FD0     		beq	.L153
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1887              		.loc 1 789 34 view .LVU511
 1888 044e 4FF00108 		mov	r8, #1
 1889              	.LVL180:
 1890              	.L121:
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 1891              		.loc 1 797 21 is_stmt 1 view .LVU512
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 1892              		.loc 1 797 31 is_stmt 0 view .LVU513
 1893 0452 1898     		ldr	r0, [sp, #96]
 1894 0454 031D     		adds	r3, r0, #4
 1895 0456 1893     		str	r3, [sp, #96]
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 1896              		.loc 1 797 21 view .LVU514
 1897 0458 04F10109 		add	r9, r4, #1
 1898              	.LVL181:
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 1899              		.loc 1 797 21 view .LVU515
 1900 045c 3346     		mov	r3, r6
 1901 045e 2246     		mov	r2, r4
 1902 0460 5946     		mov	r1, fp
 1903 0462 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
 1904 0464 B847     		blx	r7
 1905              	.LVL182:
 799:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 1906              		.loc 1 799 21 is_stmt 1 view .LVU516
 799:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 1907              		.loc 1 799 23 is_stmt 0 view .LVU517
ARM GAS  /tmp/cc2Jckq4.s 			page 55


 1908 0466 BDB9     		cbnz	r5, .L174
 1909              	.LVL183:
 1910              	.L124:
 804:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1911              		.loc 1 804 21 is_stmt 1 view .LVU518
 804:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1912              		.loc 1 804 27 is_stmt 0 view .LVU519
 1913 0468 0D9B     		ldr	r3, [sp, #52]
 1914 046a 0133     		adds	r3, r3, #1
 1915 046c 0D93     		str	r3, [sp, #52]
 805:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1916              		.loc 1 805 21 is_stmt 1 view .LVU520
 1917 046e 4C46     		mov	r4, r9
 1918 0470 D1E5     		b	.L141
 1919              	.LVL184:
 1920              	.L122:
 793:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1921              		.loc 1 793 29 view .LVU521
 1922 0472 02F10109 		add	r9, r2, #1
 1923              	.LVL185:
 793:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1924              		.loc 1 793 29 is_stmt 0 view .LVU522
 1925 0476 3346     		mov	r3, r6
 1926 0478 5946     		mov	r1, fp
 1927 047a 2020     		movs	r0, #32
 1928 047c B847     		blx	r7
 1929              	.LVL186:
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1930              		.loc 1 792 32 view .LVU523
 1931 047e 4346     		mov	r3, r8
 793:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1932              		.loc 1 793 29 view .LVU524
 1933 0480 4A46     		mov	r2, r9
 1934              	.LVL187:
 1935              	.L120:
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1936              		.loc 1 792 30 is_stmt 1 view .LVU525
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1937              		.loc 1 792 32 is_stmt 0 view .LVU526
 1938 0482 03F10108 		add	r8, r3, #1
 1939              	.LVL188:
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1940              		.loc 1 792 30 view .LVU527
 1941 0486 9A45     		cmp	r10, r3
 1942 0488 F3D8     		bhi	.L122
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1943              		.loc 1 792 30 view .LVU528
 1944 048a 1446     		mov	r4, r2
 1945 048c E1E7     		b	.L121
 1946              	.LVL189:
 1947              	.L153:
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1948              		.loc 1 789 34 view .LVU529
 1949 048e 0123     		movs	r3, #1
 1950 0490 DDF828A0 		ldr	r10, [sp, #40]
 1951              	.LVL190:
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
ARM GAS  /tmp/cc2Jckq4.s 			page 56


 1952              		.loc 1 789 34 view .LVU530
 1953 0494 2246     		mov	r2, r4
 1954 0496 F4E7     		b	.L120
 1955              	.LVL191:
 1956              	.L174:
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1957              		.loc 1 789 34 view .LVU531
 1958 0498 4A46     		mov	r2, r9
 1959 049a DDF82890 		ldr	r9, [sp, #40]
 1960              	.LVL192:
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1961              		.loc 1 789 34 view .LVU532
 1962 049e 06E0     		b	.L123
 1963              	.LVL193:
 1964              	.L125:
 801:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1965              		.loc 1 801 29 is_stmt 1 view .LVU533
 1966 04a0 551C     		adds	r5, r2, #1
 1967              	.LVL194:
 801:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1968              		.loc 1 801 29 is_stmt 0 view .LVU534
 1969 04a2 3346     		mov	r3, r6
 1970 04a4 5946     		mov	r1, fp
 1971 04a6 2020     		movs	r0, #32
 1972 04a8 B847     		blx	r7
 1973              	.LVL195:
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1974              		.loc 1 800 32 view .LVU535
 1975 04aa A046     		mov	r8, r4
 801:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1976              		.loc 1 801 29 view .LVU536
 1977 04ac 2A46     		mov	r2, r5
 1978              	.LVL196:
 1979              	.L123:
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1980              		.loc 1 800 30 is_stmt 1 view .LVU537
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1981              		.loc 1 800 32 is_stmt 0 view .LVU538
 1982 04ae 08F10104 		add	r4, r8, #1
 1983              	.LVL197:
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1984              		.loc 1 800 30 view .LVU539
 1985 04b2 C145     		cmp	r9, r8
 1986 04b4 F4D8     		bhi	.L125
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1987              		.loc 1 800 30 view .LVU540
 1988 04b6 9146     		mov	r9, r2
 1989 04b8 D6E7     		b	.L124
 1990              	.LVL198:
 1991              	.L99:
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1992              		.loc 1 800 30 view .LVU541
 1993              	.LBE43:
 1994              	.LBB44:
 809:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int l = _strnlen_s(p, precision ? precision : (size_t) -1);
 1995              		.loc 1 809 21 is_stmt 1 view .LVU542
 809:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int l = _strnlen_s(p, precision ? precision : (size_t) -1);
ARM GAS  /tmp/cc2Jckq4.s 			page 57


 1996              		.loc 1 809 34 is_stmt 0 view .LVU543
 1997 04ba 189B     		ldr	r3, [sp, #96]
 1998 04bc 1A1D     		adds	r2, r3, #4
 1999 04be 1892     		str	r2, [sp, #96]
 2000 04c0 D3F80090 		ldr	r9, [r3]
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 2001              		.loc 1 810 21 is_stmt 1 view .LVU544
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 2002              		.loc 1 810 38 is_stmt 0 view .LVU545
 2003 04c4 BAF1000F 		cmp	r10, #0
 2004 04c8 1ED1     		bne	.L126
 2005 04ca 4FF0FF33 		mov	r3, #-1
 2006              	.L127:
 2007 04ce C846     		mov	r8, r9
 2008 04d0 02E0     		b	.L128
 2009              	.LVL199:
 2010              	.L130:
 2011              	.LBB45:
 2012              	.LBB46:
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2013              		.loc 1 147 39 is_stmt 1 view .LVU546
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2014              		.loc 1 147 35 view .LVU547
 2015 04d2 08F10108 		add	r8, r8, #1
 2016              	.LVL200:
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2017              		.loc 1 147 31 is_stmt 0 view .LVU548
 2018 04d6 1346     		mov	r3, r2
 2019              	.LVL201:
 2020              	.L128:
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2021              		.loc 1 147 18 is_stmt 1 view .LVU549
 2022 04d8 98F80020 		ldrb	r2, [r8]	@ zero_extendqisi2
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2023              		.loc 1 147 5 is_stmt 0 view .LVU550
 2024 04dc 12B1     		cbz	r2, .L129
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2025              		.loc 1 147 31 view .LVU551
 2026 04de 5A1E     		subs	r2, r3, #1
 2027              	.LVL202:
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2028              		.loc 1 147 21 view .LVU552
 2029 04e0 002B     		cmp	r3, #0
 2030 04e2 F6D1     		bne	.L130
 2031              	.LVL203:
 2032              	.L129:
 148:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2033              		.loc 1 148 5 is_stmt 1 view .LVU553
 148:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2034              		.loc 1 148 29 is_stmt 0 view .LVU554
 2035 04e4 A8EB0908 		sub	r8, r8, r9
 2036              	.LVL204:
 148:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2037              		.loc 1 148 29 view .LVU555
 2038              	.LBE46:
 2039              	.LBE45:
 812:Middlewares/lvgl/src/misc/lv_printf.c ****                         l = (l < precision ? l : precision);
ARM GAS  /tmp/cc2Jckq4.s 			page 58


 2040              		.loc 1 812 21 is_stmt 1 view .LVU556
 812:Middlewares/lvgl/src/misc/lv_printf.c ****                         l = (l < precision ? l : precision);
 2041              		.loc 1 812 23 is_stmt 0 view .LVU557
 2042 04e8 15F48063 		ands	r3, r5, #1024
 2043 04ec 0B93     		str	r3, [sp, #44]
 2044 04ee 02D0     		beq	.L131
 813:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2045              		.loc 1 813 25 is_stmt 1 view .LVU558
 813:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2046              		.loc 1 813 27 is_stmt 0 view .LVU559
 2047 04f0 D045     		cmp	r8, r10
 2048 04f2 28BF     		it	cs
 2049 04f4 D046     		movcs	r8, r10
 2050              	.LVL205:
 2051              	.L131:
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2052              		.loc 1 815 21 is_stmt 1 view .LVU560
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2053              		.loc 1 815 23 is_stmt 0 view .LVU561
 2054 04f6 15F00203 		ands	r3, r5, #2
 2055 04fa 0C93     		str	r3, [sp, #48]
 2056 04fc 06D0     		beq	.L175
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2057              		.loc 1 815 23 view .LVU562
 2058 04fe 2246     		mov	r2, r4
 2059 0500 5446     		mov	r4, r10
 2060              	.LVL206:
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2061              		.loc 1 815 23 view .LVU563
 2062 0502 B246     		mov	r10, r6
 2063              	.LVL207:
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2064              		.loc 1 815 23 view .LVU564
 2065 0504 0B9E     		ldr	r6, [sp, #44]
 2066              	.LVL208:
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2067              		.loc 1 815 23 view .LVU565
 2068 0506 1DE0     		b	.L135
 2069              	.LVL209:
 2070              	.L126:
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 2071              		.loc 1 810 38 view .LVU566
 2072 0508 5346     		mov	r3, r10
 2073 050a E0E7     		b	.L127
 2074              	.LVL210:
 2075              	.L175:
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 2076              		.loc 1 810 38 view .LVU567
 2077 050c 2246     		mov	r2, r4
 2078 050e 0A9C     		ldr	r4, [sp, #40]
 2079              	.LVL211:
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 2080              		.loc 1 810 38 view .LVU568
 2081 0510 4346     		mov	r3, r8
 2082 0512 07E0     		b	.L132
 2083              	.LVL212:
 2084              	.L134:
ARM GAS  /tmp/cc2Jckq4.s 			page 59


 817:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2085              		.loc 1 817 29 is_stmt 1 view .LVU569
 2086 0514 02F10108 		add	r8, r2, #1
 2087              	.LVL213:
 817:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2088              		.loc 1 817 29 is_stmt 0 view .LVU570
 2089 0518 3346     		mov	r3, r6
 2090 051a 5946     		mov	r1, fp
 2091 051c 2020     		movs	r0, #32
 2092 051e B847     		blx	r7
 2093              	.LVL214:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2094              		.loc 1 816 32 view .LVU571
 2095 0520 2B46     		mov	r3, r5
 817:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2096              		.loc 1 817 29 view .LVU572
 2097 0522 4246     		mov	r2, r8
 2098              	.LVL215:
 2099              	.L132:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2100              		.loc 1 816 30 is_stmt 1 view .LVU573
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2101              		.loc 1 816 32 is_stmt 0 view .LVU574
 2102 0524 5D1C     		adds	r5, r3, #1
 2103              	.LVL216:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2104              		.loc 1 816 30 view .LVU575
 2105 0526 9C42     		cmp	r4, r3
 2106 0528 F4D8     		bhi	.L134
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2107              		.loc 1 816 32 view .LVU576
 2108 052a A846     		mov	r8, r5
 2109 052c 5446     		mov	r4, r10
 2110 052e B246     		mov	r10, r6
 2111              	.LVL217:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2112              		.loc 1 816 32 view .LVU577
 2113 0530 0B9E     		ldr	r6, [sp, #44]
 2114              	.LVL218:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2115              		.loc 1 816 32 view .LVU578
 2116 0532 07E0     		b	.L135
 2117              	.LVL219:
 2118              	.L154:
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2119              		.loc 1 821 80 view .LVU579
 2120 0534 1C46     		mov	r4, r3
 2121              	.LVL220:
 2122              	.L137:
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2123              		.loc 1 822 25 is_stmt 1 view .LVU580
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2124              		.loc 1 822 32 is_stmt 0 view .LVU581
 2125 0536 09F10109 		add	r9, r9, #1
 2126              	.LVL221:
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2127              		.loc 1 822 25 view .LVU582
ARM GAS  /tmp/cc2Jckq4.s 			page 60


 2128 053a 551C     		adds	r5, r2, #1
 2129              	.LVL222:
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2130              		.loc 1 822 25 view .LVU583
 2131 053c 5346     		mov	r3, r10
 2132 053e 5946     		mov	r1, fp
 2133 0540 B847     		blx	r7
 2134              	.LVL223:
 2135 0542 2A46     		mov	r2, r5
 2136              	.LVL224:
 2137              	.L135:
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2138              		.loc 1 821 26 is_stmt 1 view .LVU584
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2139              		.loc 1 821 28 is_stmt 0 view .LVU585
 2140 0544 99F80000 		ldrb	r0, [r9]	@ zero_extendqisi2
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2141              		.loc 1 821 26 view .LVU586
 2142 0548 20B1     		cbz	r0, .L136
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2143              		.loc 1 821 37 discriminator 1 view .LVU587
 2144 054a 002E     		cmp	r6, #0
 2145 054c F3D0     		beq	.L137
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2146              		.loc 1 821 80 discriminator 2 view .LVU588
 2147 054e 631E     		subs	r3, r4, #1
 2148              	.LVL225:
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2149              		.loc 1 821 68 discriminator 2 view .LVU589
 2150 0550 002C     		cmp	r4, #0
 2151 0552 EFD1     		bne	.L154
 2152              	.LVL226:
 2153              	.L136:
 825:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2154              		.loc 1 825 23 view .LVU590
 2155 0554 1446     		mov	r4, r2
 2156 0556 5646     		mov	r6, r10
 825:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2157              		.loc 1 825 21 is_stmt 1 view .LVU591
 825:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2158              		.loc 1 825 23 is_stmt 0 view .LVU592
 2159 0558 0C9B     		ldr	r3, [sp, #48]
 2160 055a 1BB9     		cbnz	r3, .L176
 2161              	.LVL227:
 2162              	.L139:
 830:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 2163              		.loc 1 830 21 is_stmt 1 view .LVU593
 830:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 2164              		.loc 1 830 27 is_stmt 0 view .LVU594
 2165 055c 0D9B     		ldr	r3, [sp, #52]
 2166 055e 0133     		adds	r3, r3, #1
 2167 0560 0D93     		str	r3, [sp, #52]
 831:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 2168              		.loc 1 831 21 is_stmt 1 view .LVU595
 2169 0562 58E5     		b	.L141
 2170              	.LVL228:
 2171              	.L176:
ARM GAS  /tmp/cc2Jckq4.s 			page 61


 831:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 2172              		.loc 1 831 21 is_stmt 0 view .LVU596
 2173 0564 DDF82890 		ldr	r9, [sp, #40]
 2174              	.LVL229:
 831:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 2175              		.loc 1 831 21 view .LVU597
 2176 0568 06E0     		b	.L138
 2177              	.LVL230:
 2178              	.L140:
 827:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2179              		.loc 1 827 29 is_stmt 1 view .LVU598
 2180 056a 551C     		adds	r5, r2, #1
 2181              	.LVL231:
 827:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2182              		.loc 1 827 29 is_stmt 0 view .LVU599
 2183 056c 3346     		mov	r3, r6
 2184 056e 5946     		mov	r1, fp
 2185 0570 2020     		movs	r0, #32
 2186 0572 B847     		blx	r7
 2187              	.LVL232:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2188              		.loc 1 826 32 view .LVU600
 2189 0574 A046     		mov	r8, r4
 827:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2190              		.loc 1 827 29 view .LVU601
 2191 0576 2A46     		mov	r2, r5
 2192              	.LVL233:
 2193              	.L138:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2194              		.loc 1 826 30 is_stmt 1 view .LVU602
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2195              		.loc 1 826 32 is_stmt 0 view .LVU603
 2196 0578 08F10104 		add	r4, r8, #1
 2197              	.LVL234:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2198              		.loc 1 826 30 view .LVU604
 2199 057c C145     		cmp	r9, r8
 2200 057e F4D8     		bhi	.L140
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2201              		.loc 1 826 30 view .LVU605
 2202 0580 1446     		mov	r4, r2
 2203              	.LVL235:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2204              		.loc 1 826 30 view .LVU606
 2205 0582 EBE7     		b	.L139
 2206              	.LVL236:
 2207              	.L101:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2208              		.loc 1 826 30 view .LVU607
 2209              	.LBE44:
 2210              		.loc 1 835 17 is_stmt 1 view .LVU608
 2211 0584 651C     		adds	r5, r4, #1
 2212              	.LVL237:
 2213              		.loc 1 835 17 is_stmt 0 view .LVU609
 2214 0586 3346     		mov	r3, r6
 2215 0588 2246     		mov	r2, r4
 2216 058a 5946     		mov	r1, fp
ARM GAS  /tmp/cc2Jckq4.s 			page 62


 2217 058c 2520     		movs	r0, #37
 2218 058e B847     		blx	r7
 2219              	.LVL238:
 836:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 2220              		.loc 1 836 17 is_stmt 1 view .LVU610
 2221              		.loc 1 836 23 is_stmt 0 view .LVU611
 2222 0590 0D9B     		ldr	r3, [sp, #52]
 2223 0592 0133     		adds	r3, r3, #1
 2224 0594 0D93     		str	r3, [sp, #52]
 837:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 2225              		.loc 1 837 17 is_stmt 1 view .LVU612
 835:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 2226              		.loc 1 835 17 is_stmt 0 view .LVU613
 2227 0596 2C46     		mov	r4, r5
 2228              		.loc 1 837 17 view .LVU614
 2229 0598 3DE5     		b	.L141
 2230              	.LVL239:
 2231              	.L96:
 838:Middlewares/lvgl/src/misc/lv_printf.c **** 
 839:Middlewares/lvgl/src/misc/lv_printf.c ****             default :
 840:Middlewares/lvgl/src/misc/lv_printf.c ****                 out(*format, buffer, idx++, maxlen);
 2232              		.loc 1 840 17 is_stmt 1 view .LVU615
 2233 059a 651C     		adds	r5, r4, #1
 2234              	.LVL240:
 2235              		.loc 1 840 17 is_stmt 0 view .LVU616
 2236 059c 3346     		mov	r3, r6
 2237 059e 2246     		mov	r2, r4
 2238 05a0 5946     		mov	r1, fp
 2239 05a2 B847     		blx	r7
 2240              	.LVL241:
 841:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 2241              		.loc 1 841 17 is_stmt 1 view .LVU617
 2242              		.loc 1 841 23 is_stmt 0 view .LVU618
 2243 05a4 0D9B     		ldr	r3, [sp, #52]
 2244 05a6 0133     		adds	r3, r3, #1
 2245 05a8 0D93     		str	r3, [sp, #52]
 842:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 2246              		.loc 1 842 17 is_stmt 1 view .LVU619
 840:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 2247              		.loc 1 840 17 is_stmt 0 view .LVU620
 2248 05aa 2C46     		mov	r4, r5
 2249              		.loc 1 842 17 view .LVU621
 2250 05ac 33E5     		b	.L141
 2251              	.LVL242:
 2252              	.L159:
 558:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 2253              		.loc 1 558 13 view .LVU622
 2254 05ae 074F     		ldr	r7, .L177
 2255 05b0 30E5     		b	.L69
 2256              	.LVL243:
 2257              	.L160:
 843:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 844:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 845:Middlewares/lvgl/src/misc/lv_printf.c **** 
 846:Middlewares/lvgl/src/misc/lv_printf.c ****     // termination
 847:Middlewares/lvgl/src/misc/lv_printf.c ****     out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 2258              		.loc 1 847 5 is_stmt 1 view .LVU623
ARM GAS  /tmp/cc2Jckq4.s 			page 63


 2259 05b2 B442     		cmp	r4, r6
 2260 05b4 01D3     		bcc	.L155
 2261              		.loc 1 847 5 is_stmt 0 discriminator 1 view .LVU624
 2262 05b6 721E     		subs	r2, r6, #1
 2263 05b8 00E0     		b	.L143
 2264              	.L155:
 2265              		.loc 1 847 5 view .LVU625
 2266 05ba 2246     		mov	r2, r4
 2267              	.L143:
 2268              		.loc 1 847 5 discriminator 4 view .LVU626
 2269 05bc 3346     		mov	r3, r6
 2270 05be 5946     		mov	r1, fp
 2271 05c0 0020     		movs	r0, #0
 2272 05c2 B847     		blx	r7
 2273              	.LVL244:
 848:Middlewares/lvgl/src/misc/lv_printf.c **** 
 849:Middlewares/lvgl/src/misc/lv_printf.c ****     // return written chars without terminating \0
 850:Middlewares/lvgl/src/misc/lv_printf.c ****     return (int)idx;
 2274              		.loc 1 850 5 is_stmt 1 discriminator 4 view .LVU627
 851:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2275              		.loc 1 851 1 is_stmt 0 discriminator 4 view .LVU628
 2276 05c4 2046     		mov	r0, r4
 2277 05c6 0FB0     		add	sp, sp, #60
 2278              	.LCFI16:
 2279              		.cfi_def_cfa_offset 36
 2280              		@ sp needed
 2281 05c8 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 2282              	.LVL245:
 2283              	.L178:
 2284              		.loc 1 851 1 discriminator 4 view .LVU629
 2285              		.align	2
 2286              	.L177:
 2287 05cc 00000000 		.word	_out_null
 2288              		.cfi_endproc
 2289              	.LFE9:
 2291              		.section	.text.lv_snprintf,"ax",%progbits
 2292              		.align	1
 2293              		.global	lv_snprintf
 2294              		.syntax unified
 2295              		.thumb
 2296              		.thumb_func
 2297              		.fpu fpv5-d16
 2299              	lv_snprintf:
 2300              	.LVL246:
 2301              	.LFB10:
 852:Middlewares/lvgl/src/misc/lv_printf.c **** 
 853:Middlewares/lvgl/src/misc/lv_printf.c **** ///////////////////////////////////////////////////////////////////////////////
 854:Middlewares/lvgl/src/misc/lv_printf.c **** 
 855:Middlewares/lvgl/src/misc/lv_printf.c **** int lv_snprintf(char * buffer, size_t count, const char * format, ...)
 856:Middlewares/lvgl/src/misc/lv_printf.c **** {
 2302              		.loc 1 856 1 is_stmt 1 view -0
 2303              		.cfi_startproc
 2304              		@ args = 4, pretend = 8, frame = 8
 2305              		@ frame_needed = 0, uses_anonymous_args = 1
 2306              		.loc 1 856 1 is_stmt 0 view .LVU631
 2307 0000 0CB4     		push	{r2, r3}
 2308              	.LCFI17:
ARM GAS  /tmp/cc2Jckq4.s 			page 64


 2309              		.cfi_def_cfa_offset 8
 2310              		.cfi_offset 2, -8
 2311              		.cfi_offset 3, -4
 2312 0002 10B5     		push	{r4, lr}
 2313              	.LCFI18:
 2314              		.cfi_def_cfa_offset 16
 2315              		.cfi_offset 4, -16
 2316              		.cfi_offset 14, -12
 2317 0004 84B0     		sub	sp, sp, #16
 2318              	.LCFI19:
 2319              		.cfi_def_cfa_offset 32
 2320 0006 0A46     		mov	r2, r1
 2321 0008 06AC     		add	r4, sp, #24
 2322 000a 54F8043B 		ldr	r3, [r4], #4
 857:Middlewares/lvgl/src/misc/lv_printf.c ****     va_list va;
 2323              		.loc 1 857 5 is_stmt 1 view .LVU632
 858:Middlewares/lvgl/src/misc/lv_printf.c ****     va_start(va, format);
 2324              		.loc 1 858 5 view .LVU633
 2325 000e 0394     		str	r4, [sp, #12]
 859:Middlewares/lvgl/src/misc/lv_printf.c ****     const int ret = _vsnprintf(_out_buffer, buffer, count, format, va);
 2326              		.loc 1 859 5 view .LVU634
 2327              		.loc 1 859 21 is_stmt 0 view .LVU635
 2328 0010 0094     		str	r4, [sp]
 2329 0012 0146     		mov	r1, r0
 2330              	.LVL247:
 2331              		.loc 1 859 21 view .LVU636
 2332 0014 0348     		ldr	r0, .L181
 2333              	.LVL248:
 2334              		.loc 1 859 21 view .LVU637
 2335 0016 FFF7FEFF 		bl	_vsnprintf
 2336              	.LVL249:
 860:Middlewares/lvgl/src/misc/lv_printf.c ****     va_end(va);
 2337              		.loc 1 860 5 is_stmt 1 view .LVU638
 861:Middlewares/lvgl/src/misc/lv_printf.c ****     return ret;
 2338              		.loc 1 861 5 view .LVU639
 862:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2339              		.loc 1 862 1 is_stmt 0 view .LVU640
 2340 001a 04B0     		add	sp, sp, #16
 2341              	.LCFI20:
 2342              		.cfi_def_cfa_offset 16
 2343              		@ sp needed
 2344 001c BDE81040 		pop	{r4, lr}
 2345              	.LCFI21:
 2346              		.cfi_restore 14
 2347              		.cfi_restore 4
 2348              		.cfi_def_cfa_offset 8
 2349 0020 02B0     		add	sp, sp, #8
 2350              	.LCFI22:
 2351              		.cfi_restore 3
 2352              		.cfi_restore 2
 2353              		.cfi_def_cfa_offset 0
 2354 0022 7047     		bx	lr
 2355              	.L182:
 2356              		.align	2
 2357              	.L181:
 2358 0024 00000000 		.word	_out_buffer
 2359              		.cfi_endproc
ARM GAS  /tmp/cc2Jckq4.s 			page 65


 2360              	.LFE10:
 2362              		.section	.text.lv_vsnprintf,"ax",%progbits
 2363              		.align	1
 2364              		.global	lv_vsnprintf
 2365              		.syntax unified
 2366              		.thumb
 2367              		.thumb_func
 2368              		.fpu fpv5-d16
 2370              	lv_vsnprintf:
 2371              	.LVL250:
 2372              	.LFB11:
 863:Middlewares/lvgl/src/misc/lv_printf.c **** 
 864:Middlewares/lvgl/src/misc/lv_printf.c **** int lv_vsnprintf(char * buffer, size_t count, const char * format, va_list va)
 865:Middlewares/lvgl/src/misc/lv_printf.c **** {
 2373              		.loc 1 865 1 is_stmt 1 view -0
 2374              		.cfi_startproc
 2375              		@ args = 0, pretend = 0, frame = 0
 2376              		@ frame_needed = 0, uses_anonymous_args = 0
 2377              		.loc 1 865 1 is_stmt 0 view .LVU642
 2378 0000 00B5     		push	{lr}
 2379              	.LCFI23:
 2380              		.cfi_def_cfa_offset 4
 2381              		.cfi_offset 14, -4
 2382 0002 83B0     		sub	sp, sp, #12
 2383              	.LCFI24:
 2384              		.cfi_def_cfa_offset 16
 866:Middlewares/lvgl/src/misc/lv_printf.c ****     return _vsnprintf(_out_buffer, buffer, count, format, va);
 2385              		.loc 1 866 5 is_stmt 1 view .LVU643
 2386              		.loc 1 866 12 is_stmt 0 view .LVU644
 2387 0004 0093     		str	r3, [sp]
 2388 0006 1346     		mov	r3, r2
 2389              	.LVL251:
 2390              		.loc 1 866 12 view .LVU645
 2391 0008 0A46     		mov	r2, r1
 2392              	.LVL252:
 2393              		.loc 1 866 12 view .LVU646
 2394 000a 0146     		mov	r1, r0
 2395              	.LVL253:
 2396              		.loc 1 866 12 view .LVU647
 2397 000c 0248     		ldr	r0, .L185
 2398              	.LVL254:
 2399              		.loc 1 866 12 view .LVU648
 2400 000e FFF7FEFF 		bl	_vsnprintf
 2401              	.LVL255:
 867:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2402              		.loc 1 867 1 view .LVU649
 2403 0012 03B0     		add	sp, sp, #12
 2404              	.LCFI25:
 2405              		.cfi_def_cfa_offset 4
 2406              		@ sp needed
 2407 0014 5DF804FB 		ldr	pc, [sp], #4
 2408              	.L186:
 2409              		.align	2
 2410              	.L185:
 2411 0018 00000000 		.word	_out_buffer
 2412              		.cfi_endproc
 2413              	.LFE11:
ARM GAS  /tmp/cc2Jckq4.s 			page 66


 2415              		.text
 2416              	.Letext0:
 2417              		.file 2 "/home/akinya/gcc-arm-none-eabi/lib/gcc/arm-none-eabi/10.3.1/include/stdarg.h"
 2418              		.file 3 "/home/akinya/gcc-arm-none-eabi/lib/gcc/arm-none-eabi/10.3.1/include/stddef.h"
 2419              		.file 4 "<built-in>"
ARM GAS  /tmp/cc2Jckq4.s 			page 67


DEFINED SYMBOLS
                            *ABS*:0000000000000000 lv_printf.c
     /tmp/cc2Jckq4.s:17     .text._out_buffer:0000000000000000 $t
     /tmp/cc2Jckq4.s:24     .text._out_buffer:0000000000000000 _out_buffer
     /tmp/cc2Jckq4.s:47     .text._out_null:0000000000000000 $t
     /tmp/cc2Jckq4.s:53     .text._out_null:0000000000000000 _out_null
     /tmp/cc2Jckq4.s:71     .text._atoi:0000000000000000 $t
     /tmp/cc2Jckq4.s:77     .text._atoi:0000000000000000 _atoi
     /tmp/cc2Jckq4.s:142    .text._out_rev:0000000000000000 $t
     /tmp/cc2Jckq4.s:148    .text._out_rev:0000000000000000 _out_rev
     /tmp/cc2Jckq4.s:282    .text._ntoa_format:0000000000000000 $t
     /tmp/cc2Jckq4.s:288    .text._ntoa_format:0000000000000000 _ntoa_format
     /tmp/cc2Jckq4.s:568    .text._ntoa_long:0000000000000000 $t
     /tmp/cc2Jckq4.s:574    .text._ntoa_long:0000000000000000 _ntoa_long
     /tmp/cc2Jckq4.s:728    .text._ntoa_long_long:0000000000000000 $t
     /tmp/cc2Jckq4.s:734    .text._ntoa_long_long:0000000000000000 _ntoa_long_long
     /tmp/cc2Jckq4.s:911    .text._vsnprintf:0000000000000000 $t
     /tmp/cc2Jckq4.s:917    .text._vsnprintf:0000000000000000 _vsnprintf
     /tmp/cc2Jckq4.s:1010   .text._vsnprintf:000000000000004e $d
     /tmp/cc2Jckq4.s:1079   .text._vsnprintf:000000000000008c $d
     /tmp/cc2Jckq4.s:1368   .text._vsnprintf:000000000000018a $d
     /tmp/cc2Jckq4.s:1452   .text._vsnprintf:0000000000000232 $t
     /tmp/cc2Jckq4.s:2287   .text._vsnprintf:00000000000005cc $d
     /tmp/cc2Jckq4.s:2292   .text.lv_snprintf:0000000000000000 $t
     /tmp/cc2Jckq4.s:2299   .text.lv_snprintf:0000000000000000 lv_snprintf
     /tmp/cc2Jckq4.s:2358   .text.lv_snprintf:0000000000000024 $d
     /tmp/cc2Jckq4.s:2363   .text.lv_vsnprintf:0000000000000000 $t
     /tmp/cc2Jckq4.s:2370   .text.lv_vsnprintf:0000000000000000 lv_vsnprintf
     /tmp/cc2Jckq4.s:2411   .text.lv_vsnprintf:0000000000000018 $d
     /tmp/cc2Jckq4.s:1027   .text._vsnprintf:000000000000005f $d
     /tmp/cc2Jckq4.s:1027   .text._vsnprintf:0000000000000060 $t
     /tmp/cc2Jckq4.s:1099   .text._vsnprintf:000000000000009f $d
     /tmp/cc2Jckq4.s:1099   .text._vsnprintf:00000000000000a0 $t

UNDEFINED SYMBOLS
__aeabi_uldivmod
