#ifdefined(__ICCARM__)#pragmasystem_include#elifdefined(__clang__)#pragmaclangsystem_header#endif#ifndef__CORE_CM23_H_GENERIC#define__CORE_CM23_H_GENERIC#include<stdint.h>#ifdef__cplusplusextern"C"{#endif#include"cmsis_version.h"#define__CM23_CMSIS_VERSION_MAIN(__CM_CMSIS_VERSION_MAIN)#define__CM23_CMSIS_VERSION_SUB(__CM_CMSIS_VERSION_SUB)#define__CM23_CMSIS_VERSION((__CM23_CMSIS_VERSION_MAIN<<16U)|\__CM23_CMSIS_VERSION_SUB)#define__CORTEX_M(23U)#define__FPU_USED0U#ifdefined(__CC_ARM)#ifdefined__TARGET_FPU_VFP#error"CompilergeneratesFPUinstructionsforadevicewithoutanFPU(check__FPU_PRESENT)"#endif#elifdefined(__ARMCC_VERSION)&&(__ARMCC_VERSION>=6010050)#ifdefined__ARM_FP#error"CompilergeneratesFPUinstructionsforadevicewithoutanFPU(check__FPU_PRESENT)"#endif#elifdefined(__GNUC__)#ifdefined(__VFP_FP__)&&!defined(__SOFTFP__)#error"CompilergeneratesFPUinstructionsforadevicewithoutanFPU(check__FPU_PRESENT)"#endif#elifdefined(__ICCARM__)#ifdefined__ARMVFP__#error"CompilergeneratesFPUinstructionsforadevicewithoutanFPU(check__FPU_PRESENT)"#endif#elifdefined(__TI_ARM__)#ifdefined__TI_VFP_SUPPORT__#error"CompilergeneratesFPUinstructionsforadevicewithoutanFPU(check__FPU_PRESENT)"#endif#elifdefined(__TASKING__)#ifdefined__FPU_VFP__#error"CompilergeneratesFPUinstructionsforadevicewithoutanFPU(check__FPU_PRESENT)"#endif#elifdefined(__CSMC__)#if(__CSMC__&0x400U)#error"CompilergeneratesFPUinstructionsforadevicewithoutanFPU(check__FPU_PRESENT)"#endif#endif#include"cmsis_compiler.h"#ifdef__cplusplus}#endif#endif#ifndef__CMSIS_GENERIC#ifndef__CORE_CM23_H_DEPENDANT#define__CORE_CM23_H_DEPENDANT#ifdef__cplusplusextern"C"{#endif#ifdefined__CHECK_DEVICE_DEFINES#ifndef__CM23_REV#define__CM23_REV0x0000U#warning"__CM23_REVnotdefinedindeviceheaderfile;usingdefault!"#endif#ifndef__FPU_PRESENT#define__FPU_PRESENT0U#warning"__FPU_PRESENTnotdefinedindeviceheaderfile;usingdefault!"#endif#ifndef__MPU_PRESENT#define__MPU_PRESENT0U#warning"__MPU_PRESENTnotdefinedindeviceheaderfile;usingdefault!"#endif#ifndef__SAUREGION_PRESENT#define__SAUREGION_PRESENT0U#warning"__SAUREGION_PRESENTnotdefinedindeviceheaderfile;usingdefault!"#endif#ifndef__VTOR_PRESENT#define__VTOR_PRESENT0U#warning"__VTOR_PRESENTnotdefinedindeviceheaderfile;usingdefault!"#endif#ifndef__NVIC_PRIO_BITS#define__NVIC_PRIO_BITS2U#warning"__NVIC_PRIO_BITSnotdefinedindeviceheaderfile;usingdefault!"#endif#ifndef__Vendor_SysTickConfig#define__Vendor_SysTickConfig0U#warning"__Vendor_SysTickConfignotdefinedindeviceheaderfile;usingdefault!"#endif#ifndef__ETM_PRESENT#define__ETM_PRESENT0U#warning"__ETM_PRESENTnotdefinedindeviceheaderfile;usingdefault!"#endif#ifndef__MTB_PRESENT#define__MTB_PRESENT0U#warning"__MTB_PRESENTnotdefinedindeviceheaderfile;usingdefault!"#endif#endif#ifdef__cplusplus#define__Ivolatile#else#define__Ivolatileconst#endif#define__Ovolatile#define__IOvolatile#define__IMvolatileconst#define__OMvolatile#define__IOMvolatiletypedefunion{struct{uint32_t_reserved0:28;uint32_tV:1;uint32_tC:1;uint32_tZ:1;uint32_tN:1;}b;uint32_tw;}APSR_Type;#defineAPSR_N_Pos31U#defineAPSR_N_Msk(1UL<<APSR_N_Pos)#defineAPSR_Z_Pos30U#defineAPSR_Z_Msk(1UL<<APSR_Z_Pos)#defineAPSR_C_Pos29U#defineAPSR_C_Msk(1UL<<APSR_C_Pos)#defineAPSR_V_Pos28U#defineAPSR_V_Msk(1UL<<APSR_V_Pos)typedefunion{struct{uint32_tISR:9;uint32_t_reserved0:23;}b;uint32_tw;}IPSR_Type;#defineIPSR_ISR_Pos0U#defineIPSR_ISR_Msk(0x1FFUL)typedefunion{struct{uint32_tISR:9;uint32_t_reserved0:15;uint32_tT:1;uint32_t_reserved1:3;uint32_tV:1;uint32_tC:1;uint32_tZ:1;uint32_tN:1;}b;uint32_tw;}xPSR_Type;#definexPSR_N_Pos31U#definexPSR_N_Msk(1UL<<xPSR_N_Pos)#definexPSR_Z_Pos30U#definexPSR_Z_Msk(1UL<<xPSR_Z_Pos)#definexPSR_C_Pos29U#definexPSR_C_Msk(1UL<<xPSR_C_Pos)#definexPSR_V_Pos28U#definexPSR_V_Msk(1UL<<xPSR_V_Pos)#definexPSR_T_Pos24U#definexPSR_T_Msk(1UL<<xPSR_T_Pos)#definexPSR_ISR_Pos0U#definexPSR_ISR_Msk(0x1FFUL)typedefunion{struct{uint32_tnPRIV:1;uint32_tSPSEL:1;uint32_t_reserved1:30;}b;uint32_tw;}CONTROL_Type;#defineCONTROL_SPSEL_Pos1U#defineCONTROL_SPSEL_Msk(1UL<<CONTROL_SPSEL_Pos)#defineCONTROL_nPRIV_Pos0U#defineCONTROL_nPRIV_Msk(1UL)typedefstruct{__IOMuint32_tISER[16U];uint32_tRESERVED0[16U];__IOMuint32_tICER[16U];uint32_tRSERVED1[16U];__IOMuint32_tISPR[16U];uint32_tRESERVED2[16U];__IOMuint32_tICPR[16U];uint32_tRESERVED3[16U];__IOMuint32_tIABR[16U];uint32_tRESERVED4[16U];__IOMuint32_tITNS[16U];uint32_tRESERVED5[16U];__IOMuint32_tIPR[124U];}NVIC_Type;typedefstruct{__IMuint32_tCPUID;__IOMuint32_tICSR;#ifdefined(__VTOR_PRESENT)&&(__VTOR_PRESENT==1U)__IOMuint32_tVTOR;#elseuint32_tRESERVED0;#endif__IOMuint32_tAIRCR;__IOMuint32_tSCR;__IOMuint32_tCCR;uint32_tRESERVED1;__IOMuint32_tSHPR[2U];__IOMuint32_tSHCSR;}SCB_Type;#defineSCB_CPUID_IMPLEMENTER_Pos24U#defineSCB_CPUID_IMPLEMENTER_Msk(0xFFUL<<SCB_CPUID_IMPLEMENTER_Pos)#defineSCB_CPUID_VARIANT_Pos20U#defineSCB_CPUID_VARIANT_Msk(0xFUL<<SCB_CPUID_VARIANT_Pos)#defineSCB_CPUID_ARCHITECTURE_Pos16U#defineSCB_CPUID_ARCHITECTURE_Msk(0xFUL<<SCB_CPUID_ARCHITECTURE_Pos)#defineSCB_CPUID_PARTNO_Pos4U#defineSCB_CPUID_PARTNO_Msk(0xFFFUL<<SCB_CPUID_PARTNO_Pos)#defineSCB_CPUID_REVISION_Pos0U#defineSCB_CPUID_REVISION_Msk(0xFUL)#defineSCB_ICSR_PENDNMISET_Pos31U#defineSCB_ICSR_PENDNMISET_Msk(1UL<<SCB_ICSR_PENDNMISET_Pos)#defineSCB_ICSR_NMIPENDSET_PosSCB_ICSR_PENDNMISET_Pos#defineSCB_ICSR_NMIPENDSET_MskSCB_ICSR_PENDNMISET_Msk#defineSCB_ICSR_PENDNMICLR_Pos30U#defineSCB_ICSR_PENDNMICLR_Msk(1UL<<SCB_ICSR_PENDNMICLR_Pos)#defineSCB_ICSR_PENDSVSET_Pos28U#defineSCB_ICSR_PENDSVSET_Msk(1UL<<SCB_ICSR_PENDSVSET_Pos)#defineSCB_ICSR_PENDSVCLR_Pos27U#defineSCB_ICSR_PENDSVCLR_Msk(1UL<<SCB_ICSR_PENDSVCLR_Pos)#defineSCB_ICSR_PENDSTSET_Pos26U#defineSCB_ICSR_PENDSTSET_Msk(1UL<<SCB_ICSR_PENDSTSET_Pos)#defineSCB_ICSR_PENDSTCLR_Pos25U#defineSCB_ICSR_PENDSTCLR_Msk(1UL<<SCB_ICSR_PENDSTCLR_Pos)#defineSCB_ICSR_STTNS_Pos24U#defineSCB_ICSR_STTNS_Msk(1UL<<SCB_ICSR_STTNS_Pos)#defineSCB_ICSR_ISRPREEMPT_Pos23U#defineSCB_ICSR_ISRPREEMPT_Msk(1UL<<SCB_ICSR_ISRPREEMPT_Pos)#defineSCB_ICSR_ISRPENDING_Pos22U#defineSCB_ICSR_ISRPENDING_Msk(1UL<<SCB_ICSR_ISRPENDING_Pos)#defineSCB_ICSR_VECTPENDING_Pos12U#defineSCB_ICSR_VECTPENDING_Msk(0x1FFUL<<SCB_ICSR_VECTPENDING_Pos)#defineSCB_ICSR_RETTOBASE_Pos11U#defineSCB_ICSR_RETTOBASE_Msk(1UL<<SCB_ICSR_RETTOBASE_Pos)#defineSCB_ICSR_VECTACTIVE_Pos0U#defineSCB_ICSR_VECTACTIVE_Msk(0x1FFUL)#ifdefined(__VTOR_PRESENT)&&(__VTOR_PRESENT==1U)#defineSCB_VTOR_TBLOFF_Pos7U#defineSCB_VTOR_TBLOFF_Msk(0x1FFFFFFUL<<SCB_VTOR_TBLOFF_Pos)#endif#defineSCB_AIRCR_VECTKEY_Pos16U#defineSCB_AIRCR_VECTKEY_Msk(0xFFFFUL<<SCB_AIRCR_VECTKEY_Pos)#defineSCB_AIRCR_VECTKEYSTAT_Pos16U#defineSCB_AIRCR_VECTKEYSTAT_Msk(0xFFFFUL<<SCB_AIRCR_VECTKEYSTAT_Pos)#defineSCB_AIRCR_ENDIANESS_Pos15U#defineSCB_AIRCR_ENDIANESS_Msk(1UL<<SCB_AIRCR_ENDIANESS_Pos)#defineSCB_AIRCR_PRIS_Pos14U#defineSCB_AIRCR_PRIS_Msk(1UL<<SCB_AIRCR_PRIS_Pos)#defineSCB_AIRCR_BFHFNMINS_Pos13U#defineSCB_AIRCR_BFHFNMINS_Msk(1UL<<SCB_AIRCR_BFHFNMINS_Pos)#defineSCB_AIRCR_SYSRESETREQS_Pos3U#defineSCB_AIRCR_SYSRESETREQS_Msk(1UL<<SCB_AIRCR_SYSRESETREQS_Pos)#defineSCB_AIRCR_SYSRESETREQ_Pos2U#defineSCB_AIRCR_SYSRESETREQ_Msk(1UL<<SCB_AIRCR_SYSRESETREQ_Pos)#defineSCB_AIRCR_VECTCLRACTIVE_Pos1U#defineSCB_AIRCR_VECTCLRACTIVE_Msk(1UL<<SCB_AIRCR_VECTCLRACTIVE_Pos)#defineSCB_SCR_SEVONPEND_Pos4U#defineSCB_SCR_SEVONPEND_Msk(1UL<<SCB_SCR_SEVONPEND_Pos)#defineSCB_SCR_SLEEPDEEPS_Pos3U#defineSCB_SCR_SLEEPDEEPS_Msk(1UL<<SCB_SCR_SLEEPDEEPS_Pos)#defineSCB_SCR_SLEEPDEEP_Pos2U#defineSCB_SCR_SLEEPDEEP_Msk(1UL<<SCB_SCR_SLEEPDEEP_Pos)#defineSCB_SCR_SLEEPONEXIT_Pos1U#defineSCB_SCR_SLEEPONEXIT_Msk(1UL<<SCB_SCR_SLEEPONEXIT_Pos)#defineSCB_CCR_BP_Pos18U#defineSCB_CCR_BP_Msk(1UL<<SCB_CCR_BP_Pos)#defineSCB_CCR_IC_Pos17U#defineSCB_CCR_IC_Msk(1UL<<SCB_CCR_IC_Pos)#defineSCB_CCR_DC_Pos16U#defineSCB_CCR_DC_Msk(1UL<<SCB_CCR_DC_Pos)#defineSCB_CCR_STKOFHFNMIGN_Pos10U#defineSCB_CCR_STKOFHFNMIGN_Msk(1UL<<SCB_CCR_STKOFHFNMIGN_Pos)#defineSCB_CCR_BFHFNMIGN_Pos8U#defineSCB_CCR_BFHFNMIGN_Msk(1UL<<SCB_CCR_BFHFNMIGN_Pos)#defineSCB_CCR_DIV_0_TRP_Pos4U#defineSCB_CCR_DIV_0_TRP_Msk(1UL<<SCB_CCR_DIV_0_TRP_Pos)#defineSCB_CCR_UNALIGN_TRP_Pos3U#defineSCB_CCR_UNALIGN_TRP_Msk(1UL<<SCB_CCR_UNALIGN_TRP_Pos)#defineSCB_CCR_USERSETMPEND_Pos1U#defineSCB_CCR_USERSETMPEND_Msk(1UL<<SCB_CCR_USERSETMPEND_Pos)#defineSCB_SHCSR_HARDFAULTPENDED_Pos21U#defineSCB_SHCSR_HARDFAULTPENDED_Msk(1UL<<SCB_SHCSR_HARDFAULTPENDED_Pos)#defineSCB_SHCSR_SVCALLPENDED_Pos15U#defineSCB_SHCSR_SVCALLPENDED_Msk(1UL<<SCB_SHCSR_SVCALLPENDED_Pos)#defineSCB_SHCSR_SYSTICKACT_Pos11U#defineSCB_SHCSR_SYSTICKACT_Msk(1UL<<SCB_SHCSR_SYSTICKACT_Pos)#defineSCB_SHCSR_PENDSVACT_Pos10U#defineSCB_SHCSR_PENDSVACT_Msk(1UL<<SCB_SHCSR_PENDSVACT_Pos)#defineSCB_SHCSR_SVCALLACT_Pos7U#defineSCB_SHCSR_SVCALLACT_Msk(1UL<<SCB_SHCSR_SVCALLACT_Pos)#defineSCB_SHCSR_NMIACT_Pos5U#defineSCB_SHCSR_NMIACT_Msk(1UL<<SCB_SHCSR_NMIACT_Pos)#defineSCB_SHCSR_HARDFAULTACT_Pos2U#defineSCB_SHCSR_HARDFAULTACT_Msk(1UL<<SCB_SHCSR_HARDFAULTACT_Pos)typedefstruct{__IOMuint32_tCTRL;__IOMuint32_tLOAD;__IOMuint32_tVAL;__IMuint32_tCALIB;}SysTick_Type;#defineSysTick_CTRL_COUNTFLAG_Pos16U#defineSysTick_CTRL_COUNTFLAG_Msk(1UL<<SysTick_CTRL_COUNTFLAG_Pos)#defineSysTick_CTRL_CLKSOURCE_Pos2U#defineSysTick_CTRL_CLKSOURCE_Msk(1UL<<SysTick_CTRL_CLKSOURCE_Pos)#defineSysTick_CTRL_TICKINT_Pos1U#defineSysTick_CTRL_TICKINT_Msk(1UL<<SysTick_CTRL_TICKINT_Pos)#defineSysTick_CTRL_ENABLE_Pos0U#defineSysTick_CTRL_ENABLE_Msk(1UL)#defineSysTick_LOAD_RELOAD_Pos0U#defineSysTick_LOAD_RELOAD_Msk(0xFFFFFFUL)#defineSysTick_VAL_CURRENT_Pos0U#defineSysTick_VAL_CURRENT_Msk(0xFFFFFFUL)#defineSysTick_CALIB_NOREF_Pos31U#defineSysTick_CALIB_NOREF_Msk(1UL<<SysTick_CALIB_NOREF_Pos)#defineSysTick_CALIB_SKEW_Pos30U#defineSysTick_CALIB_SKEW_Msk(1UL<<SysTick_CALIB_SKEW_Pos)#defineSysTick_CALIB_TENMS_Pos0U#defineSysTick_CALIB_TENMS_Msk(0xFFFFFFUL)typedefstruct{__IOMuint32_tCTRL;uint32_tRESERVED0[6U];__IMuint32_tPCSR;__IOMuint32_tCOMP0;uint32_tRESERVED1[1U];__IOMuint32_tFUNCTION0;uint32_tRESERVED2[1U];__IOMuint32_tCOMP1;uint32_tRESERVED3[1U];__IOMuint32_tFUNCTION1;uint32_tRESERVED4[1U];__IOMuint32_tCOMP2;uint32_tRESERVED5[1U];__IOMuint32_tFUNCTION2;uint32_tRESERVED6[1U];__IOMuint32_tCOMP3;uint32_tRESERVED7[1U];__IOMuint32_tFUNCTION3;uint32_tRESERVED8[1U];__IOMuint32_tCOMP4;uint32_tRESERVED9[1U];__IOMuint32_tFUNCTION4;uint32_tRESERVED10[1U];__IOMuint32_tCOMP5;uint32_tRESERVED11[1U];__IOMuint32_tFUNCTION5;uint32_tRESERVED12[1U];__IOMuint32_tCOMP6;uint32_tRESERVED13[1U];__IOMuint32_tFUNCTION6;uint32_tRESERVED14[1U];__IOMuint32_tCOMP7;uint32_tRESERVED15[1U];__IOMuint32_tFUNCTION7;uint32_tRESERVED16[1U];__IOMuint32_tCOMP8;uint32_tRESERVED17[1U];__IOMuint32_tFUNCTION8;uint32_tRESERVED18[1U];__IOMuint32_tCOMP9;uint32_tRESERVED19[1U];__IOMuint32_tFUNCTION9;uint32_tRESERVED20[1U];__IOMuint32_tCOMP10;uint32_tRESERVED21[1U];__IOMuint32_tFUNCTION10;uint32_tRESERVED22[1U];__IOMuint32_tCOMP11;uint32_tRESERVED23[1U];__IOMuint32_tFUNCTION11;uint32_tRESERVED24[1U];__IOMuint32_tCOMP12;uint32_tRESERVED25[1U];__IOMuint32_tFUNCTION12;uint32_tRESERVED26[1U];__IOMuint32_tCOMP13;uint32_tRESERVED27[1U];__IOMuint32_tFUNCTION13;uint32_tRESERVED28[1U];__IOMuint32_tCOMP14;uint32_tRESERVED29[1U];__IOMuint32_tFUNCTION14;uint32_tRESERVED30[1U];__IOMuint32_tCOMP15;uint32_tRESERVED31[1U];__IOMuint32_tFUNCTION15;}DWT_Type;#defineDWT_CTRL_NUMCOMP_Pos28U#defineDWT_CTRL_NUMCOMP_Msk(0xFUL<<DWT_CTRL_NUMCOMP_Pos)#defineDWT_CTRL_NOTRCPKT_Pos27U#defineDWT_CTRL_NOTRCPKT_Msk(0x1UL<<DWT_CTRL_NOTRCPKT_Pos)#defineDWT_CTRL_NOEXTTRIG_Pos26U#defineDWT_CTRL_NOEXTTRIG_Msk(0x1UL<<DWT_CTRL_NOEXTTRIG_Pos)#defineDWT_CTRL_NOCYCCNT_Pos25U#defineDWT_CTRL_NOCYCCNT_Msk(0x1UL<<DWT_CTRL_NOCYCCNT_Pos)#defineDWT_CTRL_NOPRFCNT_Pos24U#defineDWT_CTRL_NOPRFCNT_Msk(0x1UL<<DWT_CTRL_NOPRFCNT_Pos)#defineDWT_FUNCTION_ID_Pos27U#defineDWT_FUNCTION_ID_Msk(0x1FUL<<DWT_FUNCTION_ID_Pos)#defineDWT_FUNCTION_MATCHED_Pos24U#defineDWT_FUNCTION_MATCHED_Msk(0x1UL<<DWT_FUNCTION_MATCHED_Pos)#defineDWT_FUNCTION_DATAVSIZE_Pos10U#defineDWT_FUNCTION_DATAVSIZE_Msk(0x3UL<<DWT_FUNCTION_DATAVSIZE_Pos)#defineDWT_FUNCTION_ACTION_Pos4U#defineDWT_FUNCTION_ACTION_Msk(0x3UL<<DWT_FUNCTION_ACTION_Pos)#defineDWT_FUNCTION_MATCH_Pos0U#defineDWT_FUNCTION_MATCH_Msk(0xFUL)typedefstruct{__IMuint32_tSSPSR;__IOMuint32_tCSPSR;uint32_tRESERVED0[2U];__IOMuint32_tACPR;uint32_tRESERVED1[55U];__IOMuint32_tSPPR;uint32_tRESERVED2[131U];__IMuint32_tFFSR;__IOMuint32_tFFCR;__IOMuint32_tPSCR;uint32_tRESERVED3[759U];__IMuint32_tTRIGGER;__IMuint32_tITFTTD0;__IOMuint32_tITATBCTR2;uint32_tRESERVED4[1U];__IMuint32_tITATBCTR0;__IMuint32_tITFTTD1;__IOMuint32_tITCTRL;uint32_tRESERVED5[39U];__IOMuint32_tCLAIMSET;__IOMuint32_tCLAIMCLR;uint32_tRESERVED7[8U];__IMuint32_tDEVID;__IMuint32_tDEVTYPE;}TPI_Type;#defineTPI_ACPR_PRESCALER_Pos0U#defineTPI_ACPR_PRESCALER_Msk(0x1FFFUL)#defineTPI_SPPR_TXMODE_Pos0U#defineTPI_SPPR_TXMODE_Msk(0x3UL)#defineTPI_FFSR_FtNonStop_Pos3U#defineTPI_FFSR_FtNonStop_Msk(0x1UL<<TPI_FFSR_FtNonStop_Pos)#defineTPI_FFSR_TCPresent_Pos2U#defineTPI_FFSR_TCPresent_Msk(0x1UL<<TPI_FFSR_TCPresent_Pos)#defineTPI_FFSR_FtStopped_Pos1U#defineTPI_FFSR_FtStopped_Msk(0x1UL<<TPI_FFSR_FtStopped_Pos)#defineTPI_FFSR_FlInProg_Pos0U#defineTPI_FFSR_FlInProg_Msk(0x1UL)#defineTPI_FFCR_TrigIn_Pos8U#defineTPI_FFCR_TrigIn_Msk(0x1UL<<TPI_FFCR_TrigIn_Pos)#defineTPI_FFCR_FOnMan_Pos6U#defineTPI_FFCR_FOnMan_Msk(0x1UL<<TPI_FFCR_FOnMan_Pos)#defineTPI_FFCR_EnFCont_Pos1U#defineTPI_FFCR_EnFCont_Msk(0x1UL<<TPI_FFCR_EnFCont_Pos)#defineTPI_TRIGGER_TRIGGER_Pos0U#defineTPI_TRIGGER_TRIGGER_Msk(0x1UL)#defineTPI_ITFTTD0_ATB_IF2_ATVALID_Pos29U#defineTPI_ITFTTD0_ATB_IF2_ATVALID_Msk(0x3UL<<TPI_ITFTTD0_ATB_IF2_ATVALID_Pos)#defineTPI_ITFTTD0_ATB_IF2_bytecount_Pos27U#defineTPI_ITFTTD0_ATB_IF2_bytecount_Msk(0x3UL<<TPI_ITFTTD0_ATB_IF2_bytecount_Pos)#defineTPI_ITFTTD0_ATB_IF1_ATVALID_Pos26U#defineTPI_ITFTTD0_ATB_IF1_ATVALID_Msk(0x3UL<<TPI_ITFTTD0_ATB_IF1_ATVALID_Pos)#defineTPI_ITFTTD0_ATB_IF1_bytecount_Pos24U#defineTPI_ITFTTD0_ATB_IF1_bytecount_Msk(0x3UL<<TPI_ITFTTD0_ATB_IF1_bytecount_Pos)#defineTPI_ITFTTD0_ATB_IF1_data2_Pos16U#defineTPI_ITFTTD0_ATB_IF1_data2_Msk(0xFFUL<<TPI_ITFTTD0_ATB_IF1_data1_Pos)#defineTPI_ITFTTD0_ATB_IF1_data1_Pos8U#defineTPI_ITFTTD0_ATB_IF1_data1_Msk(0xFFUL<<TPI_ITFTTD0_ATB_IF1_data1_Pos)#defineTPI_ITFTTD0_ATB_IF1_data0_Pos0U#defineTPI_ITFTTD0_ATB_IF1_data0_Msk(0xFFUL)#defineTPI_ITATBCTR2_AFVALID2S_Pos1U#defineTPI_ITATBCTR2_AFVALID2S_Msk(0x1UL<<TPI_ITATBCTR2_AFVALID2S_Pos)#defineTPI_ITATBCTR2_AFVALID1S_Pos1U#defineTPI_ITATBCTR2_AFVALID1S_Msk(0x1UL<<TPI_ITATBCTR2_AFVALID1S_Pos)#defineTPI_ITATBCTR2_ATREADY2S_Pos0U#defineTPI_ITATBCTR2_ATREADY2S_Msk(0x1UL)#defineTPI_ITATBCTR2_ATREADY1S_Pos0U#defineTPI_ITATBCTR2_ATREADY1S_Msk(0x1UL)#defineTPI_ITFTTD1_ATB_IF2_ATVALID_Pos29U#defineTPI_ITFTTD1_ATB_IF2_ATVALID_Msk(0x3UL<<TPI_ITFTTD1_ATB_IF2_ATVALID_Pos)#defineTPI_ITFTTD1_ATB_IF2_bytecount_Pos27U#defineTPI_ITFTTD1_ATB_IF2_bytecount_Msk(0x3UL<<TPI_ITFTTD1_ATB_IF2_bytecount_Pos)#defineTPI_ITFTTD1_ATB_IF1_ATVALID_Pos26U#defineTPI_ITFTTD1_ATB_IF1_ATVALID_Msk(0x3UL<<TPI_ITFTTD1_ATB_IF1_ATVALID_Pos)#defineTPI_ITFTTD1_ATB_IF1_bytecount_Pos24U#defineTPI_ITFTTD1_ATB_IF1_bytecount_Msk(0x3UL<<TPI_ITFTTD1_ATB_IF1_bytecount_Pos)#defineTPI_ITFTTD1_ATB_IF2_data2_Pos16U#defineTPI_ITFTTD1_ATB_IF2_data2_Msk(0xFFUL<<TPI_ITFTTD1_ATB_IF2_data1_Pos)#defineTPI_ITFTTD1_ATB_IF2_data1_Pos8U#defineTPI_ITFTTD1_ATB_IF2_data1_Msk(0xFFUL<<TPI_ITFTTD1_ATB_IF2_data1_Pos)#defineTPI_ITFTTD1_ATB_IF2_data0_Pos0U#defineTPI_ITFTTD1_ATB_IF2_data0_Msk(0xFFUL)#defineTPI_ITATBCTR0_AFVALID2S_Pos1U#defineTPI_ITATBCTR0_AFVALID2S_Msk(0x1UL<<TPI_ITATBCTR0_AFVALID2S_Pos)#defineTPI_ITATBCTR0_AFVALID1S_Pos1U#defineTPI_ITATBCTR0_AFVALID1S_Msk(0x1UL<<TPI_ITATBCTR0_AFVALID1S_Pos)#defineTPI_ITATBCTR0_ATREADY2S_Pos0U#defineTPI_ITATBCTR0_ATREADY2S_Msk(0x1UL)#defineTPI_ITATBCTR0_ATREADY1S_Pos0U#defineTPI_ITATBCTR0_ATREADY1S_Msk(0x1UL)#defineTPI_ITCTRL_Mode_Pos0U#defineTPI_ITCTRL_Mode_Msk(0x3UL)#defineTPI_DEVID_NRZVALID_Pos11U#defineTPI_DEVID_NRZVALID_Msk(0x1UL<<TPI_DEVID_NRZVALID_Pos)#defineTPI_DEVID_MANCVALID_Pos10U#defineTPI_DEVID_MANCVALID_Msk(0x1UL<<TPI_DEVID_MANCVALID_Pos)#defineTPI_DEVID_PTINVALID_Pos9U#defineTPI_DEVID_PTINVALID_Msk(0x1UL<<TPI_DEVID_PTINVALID_Pos)#defineTPI_DEVID_FIFOSZ_Pos6U#defineTPI_DEVID_FIFOSZ_Msk(0x7UL<<TPI_DEVID_FIFOSZ_Pos)#defineTPI_DEVID_NrTraceInput_Pos0U#defineTPI_DEVID_NrTraceInput_Msk(0x3FUL)#defineTPI_DEVTYPE_SubType_Pos4U#defineTPI_DEVTYPE_SubType_Msk(0xFUL)#defineTPI_DEVTYPE_MajorType_Pos0U#defineTPI_DEVTYPE_MajorType_Msk(0xFUL<<TPI_DEVTYPE_MajorType_Pos)#ifdefined(__MPU_PRESENT)&&(__MPU_PRESENT==1U)typedefstruct{__IMuint32_tTYPE;__IOMuint32_tCTRL;__IOMuint32_tRNR;__IOMuint32_tRBAR;__IOMuint32_tRLAR;uint32_tRESERVED0[7U];union{__IOMuint32_tMAIR[2];struct{__IOMuint32_tMAIR0;__IOMuint32_tMAIR1;};};}MPU_Type;#defineMPU_TYPE_RALIASES1U#defineMPU_TYPE_IREGION_Pos16U#defineMPU_TYPE_IREGION_Msk(0xFFUL<<MPU_TYPE_IREGION_Pos)#defineMPU_TYPE_DREGION_Pos8U#defineMPU_TYPE_DREGION_Msk(0xFFUL<<MPU_TYPE_DREGION_Pos)#defineMPU_TYPE_SEPARATE_Pos0U#defineMPU_TYPE_SEPARATE_Msk(1UL)#defineMPU_CTRL_PRIVDEFENA_Pos2U#defineMPU_CTRL_PRIVDEFENA_Msk(1UL<<MPU_CTRL_PRIVDEFENA_Pos)#defineMPU_CTRL_HFNMIENA_Pos1U#defineMPU_CTRL_HFNMIENA_Msk(1UL<<MPU_CTRL_HFNMIENA_Pos)#defineMPU_CTRL_ENABLE_Pos0U#defineMPU_CTRL_ENABLE_Msk(1UL)#defineMPU_RNR_REGION_Pos0U#defineMPU_RNR_REGION_Msk(0xFFUL)#defineMPU_RBAR_BASE_Pos5U#defineMPU_RBAR_BASE_Msk(0x7FFFFFFUL<<MPU_RBAR_BASE_Pos)#defineMPU_RBAR_SH_Pos3U#defineMPU_RBAR_SH_Msk(0x3UL<<MPU_RBAR_SH_Pos)#defineMPU_RBAR_AP_Pos1U#defineMPU_RBAR_AP_Msk(0x3UL<<MPU_RBAR_AP_Pos)#defineMPU_RBAR_XN_Pos0U#defineMPU_RBAR_XN_Msk(01UL)#defineMPU_RLAR_LIMIT_Pos5U#defineMPU_RLAR_LIMIT_Msk(0x7FFFFFFUL<<MPU_RLAR_LIMIT_Pos)#defineMPU_RLAR_AttrIndx_Pos1U#defineMPU_RLAR_AttrIndx_Msk(0x7UL<<MPU_RLAR_AttrIndx_Pos)#defineMPU_RLAR_EN_Pos0U#defineMPU_RLAR_EN_Msk(1UL)#defineMPU_MAIR0_Attr3_Pos24U#defineMPU_MAIR0_Attr3_Msk(0xFFUL<<MPU_MAIR0_Attr3_Pos)#defineMPU_MAIR0_Attr2_Pos16U#defineMPU_MAIR0_Attr2_Msk(0xFFUL<<MPU_MAIR0_Attr2_Pos)#defineMPU_MAIR0_Attr1_Pos8U#defineMPU_MAIR0_Attr1_Msk(0xFFUL<<MPU_MAIR0_Attr1_Pos)#defineMPU_MAIR0_Attr0_Pos0U#defineMPU_MAIR0_Attr0_Msk(0xFFUL)#defineMPU_MAIR1_Attr7_Pos24U#defineMPU_MAIR1_Attr7_Msk(0xFFUL<<MPU_MAIR1_Attr7_Pos)#defineMPU_MAIR1_Attr6_Pos16U#defineMPU_MAIR1_Attr6_Msk(0xFFUL<<MPU_MAIR1_Attr6_Pos)#defineMPU_MAIR1_Attr5_Pos8U#defineMPU_MAIR1_Attr5_Msk(0xFFUL<<MPU_MAIR1_Attr5_Pos)#defineMPU_MAIR1_Attr4_Pos0U#defineMPU_MAIR1_Attr4_Msk(0xFFUL)#endif#ifdefined(__ARM_FEATURE_CMSE)&&(__ARM_FEATURE_CMSE==3U)typedefstruct{__IOMuint32_tCTRL;__IMuint32_tTYPE;#ifdefined(__SAUREGION_PRESENT)&&(__SAUREGION_PRESENT==1U)__IOMuint32_tRNR;__IOMuint32_tRBAR;__IOMuint32_tRLAR;#endif}SAU_Type;#defineSAU_CTRL_ALLNS_Pos1U#defineSAU_CTRL_ALLNS_Msk(1UL<<SAU_CTRL_ALLNS_Pos)#defineSAU_CTRL_ENABLE_Pos0U#defineSAU_CTRL_ENABLE_Msk(1UL)#defineSAU_TYPE_SREGION_Pos0U#defineSAU_TYPE_SREGION_Msk(0xFFUL)#ifdefined(__SAUREGION_PRESENT)&&(__SAUREGION_PRESENT==1U)#defineSAU_RNR_REGION_Pos0U#defineSAU_RNR_REGION_Msk(0xFFUL)#defineSAU_RBAR_BADDR_Pos5U#defineSAU_RBAR_BADDR_Msk(0x7FFFFFFUL<<SAU_RBAR_BADDR_Pos)#defineSAU_RLAR_LADDR_Pos5U#defineSAU_RLAR_LADDR_Msk(0x7FFFFFFUL<<SAU_RLAR_LADDR_Pos)#defineSAU_RLAR_NSC_Pos1U#defineSAU_RLAR_NSC_Msk(1UL<<SAU_RLAR_NSC_Pos)#defineSAU_RLAR_ENABLE_Pos0U#defineSAU_RLAR_ENABLE_Msk(1UL)#endif#endiftypedefstruct{__IOMuint32_tDHCSR;__OMuint32_tDCRSR;__IOMuint32_tDCRDR;__IOMuint32_tDEMCR;uint32_tRESERVED4[1U];__IOMuint32_tDAUTHCTRL;__IOMuint32_tDSCSR;}CoreDebug_Type;#defineCoreDebug_DHCSR_DBGKEY_Pos16U#defineCoreDebug_DHCSR_DBGKEY_Msk(0xFFFFUL<<CoreDebug_DHCSR_DBGKEY_Pos)#defineCoreDebug_DHCSR_S_RESTART_ST_Pos26U#defineCoreDebug_DHCSR_S_RESTART_ST_Msk(1UL<<CoreDebug_DHCSR_S_RESTART_ST_Pos)#defineCoreDebug_DHCSR_S_RESET_ST_Pos25U#defineCoreDebug_DHCSR_S_RESET_ST_Msk(1UL<<CoreDebug_DHCSR_S_RESET_ST_Pos)#defineCoreDebug_DHCSR_S_RETIRE_ST_Pos24U#defineCoreDebug_DHCSR_S_RETIRE_ST_Msk(1UL<<CoreDebug_DHCSR_S_RETIRE_ST_Pos)#defineCoreDebug_DHCSR_S_LOCKUP_Pos19U#defineCoreDebug_DHCSR_S_LOCKUP_Msk(1UL<<CoreDebug_DHCSR_S_LOCKUP_Pos)#defineCoreDebug_DHCSR_S_SLEEP_Pos18U#defineCoreDebug_DHCSR_S_SLEEP_Msk(1UL<<CoreDebug_DHCSR_S_SLEEP_Pos)#defineCoreDebug_DHCSR_S_HALT_Pos17U#defineCoreDebug_DHCSR_S_HALT_Msk(1UL<<CoreDebug_DHCSR_S_HALT_Pos)#defineCoreDebug_DHCSR_S_REGRDY_Pos16U#defineCoreDebug_DHCSR_S_REGRDY_Msk(1UL<<CoreDebug_DHCSR_S_REGRDY_Pos)#defineCoreDebug_DHCSR_C_MASKINTS_Pos3U#defineCoreDebug_DHCSR_C_MASKINTS_Msk(1UL<<CoreDebug_DHCSR_C_MASKINTS_Pos)#defineCoreDebug_DHCSR_C_STEP_Pos2U#defineCoreDebug_DHCSR_C_STEP_Msk(1UL<<CoreDebug_DHCSR_C_STEP_Pos)#defineCoreDebug_DHCSR_C_HALT_Pos1U#defineCoreDebug_DHCSR_C_HALT_Msk(1UL<<CoreDebug_DHCSR_C_HALT_Pos)#defineCoreDebug_DHCSR_C_DEBUGEN_Pos0U#defineCoreDebug_DHCSR_C_DEBUGEN_Msk(1UL)#defineCoreDebug_DCRSR_REGWnR_Pos16U#defineCoreDebug_DCRSR_REGWnR_Msk(1UL<<CoreDebug_DCRSR_REGWnR_Pos)#defineCoreDebug_DCRSR_REGSEL_Pos0U#defineCoreDebug_DCRSR_REGSEL_Msk(0x1FUL)#defineCoreDebug_DEMCR_DWTENA_Pos24U#defineCoreDebug_DEMCR_DWTENA_Msk(1UL<<CoreDebug_DEMCR_DWTENA_Pos)#defineCoreDebug_DEMCR_VC_HARDERR_Pos10U#defineCoreDebug_DEMCR_VC_HARDERR_Msk(1UL<<CoreDebug_DEMCR_VC_HARDERR_Pos)#defineCoreDebug_DEMCR_VC_CORERESET_Pos0U#defineCoreDebug_DEMCR_VC_CORERESET_Msk(1UL)#defineCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos3U#defineCoreDebug_DAUTHCTRL_INTSPNIDEN_Msk(1UL<<CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)#defineCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos2U#defineCoreDebug_DAUTHCTRL_SPNIDENSEL_Msk(1UL<<CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)#defineCoreDebug_DAUTHCTRL_INTSPIDEN_Pos1U#defineCoreDebug_DAUTHCTRL_INTSPIDEN_Msk(1UL<<CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)#defineCoreDebug_DAUTHCTRL_SPIDENSEL_Pos0U#defineCoreDebug_DAUTHCTRL_SPIDENSEL_Msk(1UL)#defineCoreDebug_DSCSR_CDS_Pos16U#defineCoreDebug_DSCSR_CDS_Msk(1UL<<CoreDebug_DSCSR_CDS_Pos)#defineCoreDebug_DSCSR_SBRSEL_Pos1U#defineCoreDebug_DSCSR_SBRSEL_Msk(1UL<<CoreDebug_DSCSR_SBRSEL_Pos)#defineCoreDebug_DSCSR_SBRSELEN_Pos0U#defineCoreDebug_DSCSR_SBRSELEN_Msk(1UL)#define_VAL2FLD(field,value)(((uint32_t)(value)<<field##_Pos)&field##_Msk)#define_FLD2VAL(field,value)(((uint32_t)(value)&field##_Msk)>>field##_Pos)#defineSCS_BASE(0xE000E000UL)#defineDWT_BASE(0xE0001000UL)#defineTPI_BASE(0xE0040000UL)#defineCoreDebug_BASE(0xE000EDF0UL)#defineSysTick_BASE(SCS_BASE+0x0010UL)#defineNVIC_BASE(SCS_BASE+0x0100UL)#defineSCB_BASE(SCS_BASE+0x0D00UL)#defineSCB((SCB_Type*)SCB_BASE)#defineSysTick((SysTick_Type*)SysTick_BASE)#defineNVIC((NVIC_Type*)NVIC_BASE)#defineDWT((DWT_Type*)DWT_BASE)#defineTPI((TPI_Type*)TPI_BASE)#defineCoreDebug((CoreDebug_Type*)CoreDebug_BASE)#ifdefined(__MPU_PRESENT)&&(__MPU_PRESENT==1U)#defineMPU_BASE(SCS_BASE+0x0D90UL)#defineMPU((MPU_Type*)MPU_BASE)#endif#ifdefined(__ARM_FEATURE_CMSE)&&(__ARM_FEATURE_CMSE==3U)#defineSAU_BASE(SCS_BASE+0x0DD0UL)#defineSAU((SAU_Type*)SAU_BASE)#endif#ifdefined(__ARM_FEATURE_CMSE)&&(__ARM_FEATURE_CMSE==3U)#defineSCS_BASE_NS(0xE002E000UL)#defineCoreDebug_BASE_NS(0xE002EDF0UL)#defineSysTick_BASE_NS(SCS_BASE_NS+0x0010UL)#defineNVIC_BASE_NS(SCS_BASE_NS+0x0100UL)#defineSCB_BASE_NS(SCS_BASE_NS+0x0D00UL)#defineSCB_NS((SCB_Type*)SCB_BASE_NS)#defineSysTick_NS((SysTick_Type*)SysTick_BASE_NS)#defineNVIC_NS((NVIC_Type*)NVIC_BASE_NS)#defineCoreDebug_NS((CoreDebug_Type*)CoreDebug_BASE_NS)#ifdefined(__MPU_PRESENT)&&(__MPU_PRESENT==1U)#defineMPU_BASE_NS(SCS_BASE_NS+0x0D90UL)#defineMPU_NS((MPU_Type*)MPU_BASE_NS)#endif#endif#ifdefCMSIS_NVIC_VIRTUAL#ifndefCMSIS_NVIC_VIRTUAL_HEADER_FILE#defineCMSIS_NVIC_VIRTUAL_HEADER_FILE"cmsis_nvic_virtual.h"#endif#includeCMSIS_NVIC_VIRTUAL_HEADER_FILE#else#defineNVIC_EnableIRQ__NVIC_EnableIRQ#defineNVIC_GetEnableIRQ__NVIC_GetEnableIRQ#defineNVIC_DisableIRQ__NVIC_DisableIRQ#defineNVIC_GetPendingIRQ__NVIC_GetPendingIRQ#defineNVIC_SetPendingIRQ__NVIC_SetPendingIRQ#defineNVIC_ClearPendingIRQ__NVIC_ClearPendingIRQ#defineNVIC_GetActive__NVIC_GetActive#defineNVIC_SetPriority__NVIC_SetPriority#defineNVIC_GetPriority__NVIC_GetPriority#defineNVIC_SystemReset__NVIC_SystemReset#endif#ifdefCMSIS_VECTAB_VIRTUAL#ifndefCMSIS_VECTAB_VIRTUAL_HEADER_FILE#defineCMSIS_VECTAB_VIRTUAL_HEADER_FILE"cmsis_vectab_virtual.h"#endif#includeCMSIS_VECTAB_VIRTUAL_HEADER_FILE#else#defineNVIC_SetVector__NVIC_SetVector#defineNVIC_GetVector__NVIC_GetVector#endif#defineNVIC_USER_IRQ_OFFSET16#defineFNC_RETURN(0xFEFFFFFFUL)#defineEXC_RETURN_PREFIX(0xFF000000UL)#defineEXC_RETURN_S(0x00000040UL)#defineEXC_RETURN_DCRS(0x00000020UL)#defineEXC_RETURN_FTYPE(0x00000010UL)#defineEXC_RETURN_MODE(0x00000008UL)#defineEXC_RETURN_SPSEL(0x00000004UL)#defineEXC_RETURN_ES(0x00000001UL)#ifdefined(__FPU_PRESENT)&&(__FPU_PRESENT==1U)#defineEXC_INTEGRITY_SIGNATURE(0xFEFA125AUL)#else#defineEXC_INTEGRITY_SIGNATURE(0xFEFA125BUL)#endif#define_BIT_SHIFT(IRQn)(((((uint32_t)(int32_t)(IRQn)))&0x03UL)*8UL)#define_SHP_IDX(IRQn)((((((uint32_t)(int32_t)(IRQn))&0x0FUL)-8UL)>>2UL))#define_IP_IDX(IRQn)((((uint32_t)(int32_t)(IRQn))>>2UL))#define__NVIC_SetPriorityGrouping(X)(void)(X)#define__NVIC_GetPriorityGrouping()(0U)__STATIC_INLINEvoid__NVIC_EnableIRQ(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){__COMPILER_BARRIER();NVIC->ISER[(((uint32_t)IRQn)>>5UL)]=(uint32_t)(1UL<<(((uint32_t)IRQn)&0x1FUL));__COMPILER_BARRIER();}}__STATIC_INLINEuint32_t__NVIC_GetEnableIRQ(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn)>>5UL)]&(1UL<<(((uint32_t)IRQn)&0x1FUL)))!=0UL)?1UL:0UL));}else{return(0U);}}__STATIC_INLINEvoid__NVIC_DisableIRQ(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){NVIC->ICER[(((uint32_t)IRQn)>>5UL)]=(uint32_t)(1UL<<(((uint32_t)IRQn)&0x1FUL));__DSB();__ISB();}}__STATIC_INLINEuint32_t__NVIC_GetPendingIRQ(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn)>>5UL)]&(1UL<<(((uint32_t)IRQn)&0x1FUL)))!=0UL)?1UL:0UL));}else{return(0U);}}__STATIC_INLINEvoid__NVIC_SetPendingIRQ(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){NVIC->ISPR[(((uint32_t)IRQn)>>5UL)]=(uint32_t)(1UL<<(((uint32_t)IRQn)&0x1FUL));}}__STATIC_INLINEvoid__NVIC_ClearPendingIRQ(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){NVIC->ICPR[(((uint32_t)IRQn)>>5UL)]=(uint32_t)(1UL<<(((uint32_t)IRQn)&0x1FUL));}}__STATIC_INLINEuint32_t__NVIC_GetActive(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn)>>5UL)]&(1UL<<(((uint32_t)IRQn)&0x1FUL)))!=0UL)?1UL:0UL));}else{return(0U);}}#ifdefined(__ARM_FEATURE_CMSE)&&(__ARM_FEATURE_CMSE==3U)__STATIC_INLINEuint32_tNVIC_GetTargetState(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn)>>5UL)]&(1UL<<(((uint32_t)IRQn)&0x1FUL)))!=0UL)?1UL:0UL));}else{return(0U);}}__STATIC_INLINEuint32_tNVIC_SetTargetState(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){NVIC->ITNS[(((uint32_t)IRQn)>>5UL)]|=((uint32_t)(1UL<<(((uint32_t)IRQn)&0x1FUL)));return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn)>>5UL)]&(1UL<<(((uint32_t)IRQn)&0x1FUL)))!=0UL)?1UL:0UL));}else{return(0U);}}__STATIC_INLINEuint32_tNVIC_ClearTargetState(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){NVIC->ITNS[(((uint32_t)IRQn)>>5UL)]&=~((uint32_t)(1UL<<(((uint32_t)IRQn)&0x1FUL)));return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn)>>5UL)]&(1UL<<(((uint32_t)IRQn)&0x1FUL)))!=0UL)?1UL:0UL));}else{return(0U);}}#endif__STATIC_INLINEvoid__NVIC_SetPriority(IRQn_TypeIRQn,uint32_tpriority){if((int32_t)(IRQn)>=0){NVIC->IPR[_IP_IDX(IRQn)]=((uint32_t)(NVIC->IPR[_IP_IDX(IRQn)]&~(0xFFUL<<_BIT_SHIFT(IRQn)))|(((priority<<(8U-__NVIC_PRIO_BITS))&(uint32_t)0xFFUL)<<_BIT_SHIFT(IRQn)));}else{SCB->SHPR[_SHP_IDX(IRQn)]=((uint32_t)(SCB->SHPR[_SHP_IDX(IRQn)]&~(0xFFUL<<_BIT_SHIFT(IRQn)))|(((priority<<(8U-__NVIC_PRIO_BITS))&(uint32_t)0xFFUL)<<_BIT_SHIFT(IRQn)));}}__STATIC_INLINEuint32_t__NVIC_GetPriority(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){return((uint32_t)(((NVIC->IPR[_IP_IDX(IRQn)]>>_BIT_SHIFT(IRQn))&(uint32_t)0xFFUL)>>(8U-__NVIC_PRIO_BITS)));}else{return((uint32_t)(((SCB->SHPR[_SHP_IDX(IRQn)]>>_BIT_SHIFT(IRQn))&(uint32_t)0xFFUL)>>(8U-__NVIC_PRIO_BITS)));}}__STATIC_INLINEuint32_tNVIC_EncodePriority(uint32_tPriorityGroup,uint32_tPreemptPriority,uint32_tSubPriority){uint32_tPriorityGroupTmp=(PriorityGroup&(uint32_t)0x07UL);uint32_tPreemptPriorityBits;uint32_tSubPriorityBits;PreemptPriorityBits=((7UL-PriorityGroupTmp)>(uint32_t)(__NVIC_PRIO_BITS))?(uint32_t)(__NVIC_PRIO_BITS):(uint32_t)(7UL-PriorityGroupTmp);SubPriorityBits=((PriorityGroupTmp+(uint32_t)(__NVIC_PRIO_BITS))<(uint32_t)7UL)?(uint32_t)0UL:(uint32_t)((PriorityGroupTmp-7UL)+(uint32_t)(__NVIC_PRIO_BITS));return(((PreemptPriority&(uint32_t)((1UL<<(PreemptPriorityBits))-1UL))<<SubPriorityBits)|((SubPriority&(uint32_t)((1UL<<(SubPriorityBits))-1UL))));}__STATIC_INLINEvoidNVIC_DecodePriority(uint32_tPriority,uint32_tPriorityGroup,uint32_t*constpPreemptPriority,uint32_t*constpSubPriority){uint32_tPriorityGroupTmp=(PriorityGroup&(uint32_t)0x07UL);uint32_tPreemptPriorityBits;uint32_tSubPriorityBits;PreemptPriorityBits=((7UL-PriorityGroupTmp)>(uint32_t)(__NVIC_PRIO_BITS))?(uint32_t)(__NVIC_PRIO_BITS):(uint32_t)(7UL-PriorityGroupTmp);SubPriorityBits=((PriorityGroupTmp+(uint32_t)(__NVIC_PRIO_BITS))<(uint32_t)7UL)?(uint32_t)0UL:(uint32_t)((PriorityGroupTmp-7UL)+(uint32_t)(__NVIC_PRIO_BITS));*pPreemptPriority=(Priority>>SubPriorityBits)&(uint32_t)((1UL<<(PreemptPriorityBits))-1UL);*pSubPriority=(Priority)&(uint32_t)((1UL<<(SubPriorityBits))-1UL);}__STATIC_INLINEvoid__NVIC_SetVector(IRQn_TypeIRQn,uint32_tvector){#ifdefined(__VTOR_PRESENT)&&(__VTOR_PRESENT==1U)uint32_t*vectors=(uint32_t*)SCB->VTOR;#elseuint32_t*vectors=(uint32_t*)0x0U;#endifvectors[(int32_t)IRQn+NVIC_USER_IRQ_OFFSET]=vector;__DSB();}__STATIC_INLINEuint32_t__NVIC_GetVector(IRQn_TypeIRQn){#ifdefined(__VTOR_PRESENT)&&(__VTOR_PRESENT==1U)uint32_t*vectors=(uint32_t*)SCB->VTOR;#elseuint32_t*vectors=(uint32_t*)0x0U;#endifreturnvectors[(int32_t)IRQn+NVIC_USER_IRQ_OFFSET];}__NO_RETURN__STATIC_INLINEvoid__NVIC_SystemReset(void){__DSB();SCB->AIRCR=((0x5FAUL<<SCB_AIRCR_VECTKEY_Pos)|SCB_AIRCR_SYSRESETREQ_Msk);__DSB();for(;;){__NOP();}}#ifdefined(__ARM_FEATURE_CMSE)&&(__ARM_FEATURE_CMSE==3U)__STATIC_INLINEvoidTZ_NVIC_EnableIRQ_NS(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){NVIC_NS->ISER[(((uint32_t)IRQn)>>5UL)]=(uint32_t)(1UL<<(((uint32_t)IRQn)&0x1FUL));}}__STATIC_INLINEuint32_tTZ_NVIC_GetEnableIRQ_NS(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn)>>5UL)]&(1UL<<(((uint32_t)IRQn)&0x1FUL)))!=0UL)?1UL:0UL));}else{return(0U);}}__STATIC_INLINEvoidTZ_NVIC_DisableIRQ_NS(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){NVIC_NS->ICER[(((uint32_t)IRQn)>>5UL)]=(uint32_t)(1UL<<(((uint32_t)IRQn)&0x1FUL));}}__STATIC_INLINEuint32_tTZ_NVIC_GetPendingIRQ_NS(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn)>>5UL)]&(1UL<<(((uint32_t)IRQn)&0x1FUL)))!=0UL)?1UL:0UL));}else{return(0U);}}__STATIC_INLINEvoidTZ_NVIC_SetPendingIRQ_NS(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){NVIC_NS->ISPR[(((uint32_t)IRQn)>>5UL)]=(uint32_t)(1UL<<(((uint32_t)IRQn)&0x1FUL));}}__STATIC_INLINEvoidTZ_NVIC_ClearPendingIRQ_NS(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){NVIC_NS->ICPR[(((uint32_t)IRQn)>>5UL)]=(uint32_t)(1UL<<(((uint32_t)IRQn)&0x1FUL));}}__STATIC_INLINEuint32_tTZ_NVIC_GetActive_NS(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn)>>5UL)]&(1UL<<(((uint32_t)IRQn)&0x1FUL)))!=0UL)?1UL:0UL));}else{return(0U);}}__STATIC_INLINEvoidTZ_NVIC_SetPriority_NS(IRQn_TypeIRQn,uint32_tpriority){if((int32_t)(IRQn)>=0){NVIC_NS->IPR[_IP_IDX(IRQn)]=((uint32_t)(NVIC_NS->IPR[_IP_IDX(IRQn)]&~(0xFFUL<<_BIT_SHIFT(IRQn)))|(((priority<<(8U-__NVIC_PRIO_BITS))&(uint32_t)0xFFUL)<<_BIT_SHIFT(IRQn)));}else{SCB_NS->SHPR[_SHP_IDX(IRQn)]=((uint32_t)(SCB_NS->SHPR[_SHP_IDX(IRQn)]&~(0xFFUL<<_BIT_SHIFT(IRQn)))|(((priority<<(8U-__NVIC_PRIO_BITS))&(uint32_t)0xFFUL)<<_BIT_SHIFT(IRQn)));}}__STATIC_INLINEuint32_tTZ_NVIC_GetPriority_NS(IRQn_TypeIRQn){if((int32_t)(IRQn)>=0){return((uint32_t)(((NVIC_NS->IPR[_IP_IDX(IRQn)]>>_BIT_SHIFT(IRQn))&(uint32_t)0xFFUL)>>(8U-__NVIC_PRIO_BITS)));}else{return((uint32_t)(((SCB_NS->SHPR[_SHP_IDX(IRQn)]>>_BIT_SHIFT(IRQn))&(uint32_t)0xFFUL)>>(8U-__NVIC_PRIO_BITS)));}}#endif#ifdefined(__MPU_PRESENT)&&(__MPU_PRESENT==1U)#include"mpu_armv8.h"#endif__STATIC_INLINEuint32_tSCB_GetFPUType(void){return0U;}#ifdefined(__ARM_FEATURE_CMSE)&&(__ARM_FEATURE_CMSE==3U)__STATIC_INLINEvoidTZ_SAU_Enable(void){SAU->CTRL|=(SAU_CTRL_ENABLE_Msk);}__STATIC_INLINEvoidTZ_SAU_Disable(void){SAU->CTRL&=~(SAU_CTRL_ENABLE_Msk);}#endif#ifdefined(__Vendor_SysTickConfig)&&(__Vendor_SysTickConfig==0U)__STATIC_INLINEuint32_tSysTick_Config(uint32_tticks){if((ticks-1UL)>SysTick_LOAD_RELOAD_Msk){return(1UL);}SysTick->LOAD=(uint32_t)(ticks-1UL);NVIC_SetPriority(SysTick_IRQn,(1UL<<__NVIC_PRIO_BITS)-1UL);SysTick->VAL=0UL;SysTick->CTRL=SysTick_CTRL_CLKSOURCE_Msk|SysTick_CTRL_TICKINT_Msk|SysTick_CTRL_ENABLE_Msk;return(0UL);}#ifdefined(__ARM_FEATURE_CMSE)&&(__ARM_FEATURE_CMSE==3U)__STATIC_INLINEuint32_tTZ_SysTick_Config_NS(uint32_tticks){if((ticks-1UL)>SysTick_LOAD_RELOAD_Msk){return(1UL);}SysTick_NS->LOAD=(uint32_t)(ticks-1UL);TZ_NVIC_SetPriority_NS(SysTick_IRQn,(1UL<<__NVIC_PRIO_BITS)-1UL);SysTick_NS->VAL=0UL;SysTick_NS->CTRL=SysTick_CTRL_CLKSOURCE_Msk|SysTick_CTRL_TICKINT_Msk|SysTick_CTRL_ENABLE_Msk;return(0UL);}#endif#endif#ifdef__cplusplus}#endif#endif#endif