// Seed: 1572076182
module module_0 #(
    parameter id_6 = 32'd49,
    parameter id_8 = 32'd21
) (
    input id_2,
    output id_3
    , id_4,
    output id_5,
    input flow,
    input _id_6,
    output id_7,
    output logic _id_8
);
  logic id_9;
  always @(posedge (id_2))
    if (id_9) id_2 <= id_4;
    else assign id_2[id_8 : id_6] = 1;
endmodule
