000003 TEST S0 disconnect
000004 TEST S1 disconnect
000004 TEST S2 disconnect
000004 TEST S3 disconnect
000005 TEST S4 disconnect
000005 TEST S0 connect
000005 TEST S1 connect
000005 TEST S2 connect
000005 TEST S3 connect
000005 TEST S4 connect
Test (2C): more persistence ...
001946 TIMR S2 timeout
001946 VOTE S2 start vote T1
001954 PSST S2 persist
001954 TIMR S2 reset 152ms
001956 VOTE S4 -> S2 vote
001956 TIMR S4 reset 247ms
001956 PSST S4 persist
001957 VOTE S1 -> S2 vote
001957 VOTE S2 <- S4 votes 2
001957 TIMR S1 reset 166ms
001958 PSST S1 persist
001958 VOTE S0 -> S2 vote
001958 TIMR S0 reset 204ms
001958 PSST S0 persist
001958 VOTE S3 -> S2 vote
001959 TIMR S3 reset 270ms
001958 VOTE S2 <- S1 votes 3
001959 VOTE S2 win vote T1
001959 PSST S3 persist
002019 APPD S2 start append {11 1} at 1
002020 PSST S2 persist
002966 LEAD S2 -> S4 T1 PLI1 PLT1 LC0 []
002966 LEAD S2 -> S1 T1 PLI1 PLT1 LC0 []
002966 LEAD S2 -> S3 T1 PLI1 PLT1 LC0 []
002967 LEAD S2 -> S0 T1 PLI1 PLT1 LC0 []
002968 FOLL S4 <- S2 T1 PLI1 PLT1 LC0 []
002968 TIMR S4 reset 320ms
002968 FOLL S4 LI0 < PLI1 Xlen1
002968 FOLL S0 <- S2 T1 PLI1 PLT1 LC0 []
002968 TIMR S0 reset 215ms
002968 FOLL S0 LI0 < PLI1 Xlen1
002969 LEAD S2 -> S4 T1 PLI0 PLT0 LC0 [{11 1}]
002969 LEAD S2 -> S0 T1 PLI0 PLT0 LC0 [{11 1}]
002969 FOLL S1 <- S2 T1 PLI1 PLT1 LC0 []
002969 TIMR S1 reset 246ms
002970 FOLL S1 LI0 < PLI1 Xlen1
002970 FOLL S4 <- S2 T1 PLI0 PLT0 LC0 [{11 1}]
002970 TIMR S4 reset 261ms
002970 APPD S4 append {11 1} at 1
002970 PSST S4 persist
002970 LEAD S2 -> S1 T1 PLI0 PLT0 LC0 [{11 1}]
002970 FOLL S0 <- S2 T1 PLI0 PLT0 LC0 [{11 1}]
002970 FOLL S3 <- S2 T1 PLI1 PLT1 LC0 []
002970 TIMR S0 reset 246ms
002971 TIMR S3 reset 294ms
002971 APPD S0 append {11 1} at 1
002971 FOLL S3 LI0 < PLI1 Xlen1
002971 PSST S0 persist
002971 FOLL S1 <- S2 T1 PLI0 PLT0 LC0 [{11 1}]
002971 TIMR S1 reset 309ms
002971 APPD S1 append {11 1} at 1
002971 PSST S1 persist
002972 LEAD S2 -> S3 T1 PLI0 PLT0 LC0 [{11 1}]
002972 FOLL S3 <- S2 T1 PLI0 PLT0 LC0 [{11 1}]
002973 TIMR S3 reset 287ms
002973 APPD S3 append {11 1} at 1
002973 PSST S3 persist
003476 TIMR S2 timeout
003973 LEAD S2 -> S4 T1 PLI1 PLT1 LC1 []
003974 LEAD S2 -> S0 T1 PLI1 PLT1 LC1 []
003974 LEAD S2 -> S1 T1 PLI1 PLT1 LC1 []
003975 FOLL S4 <- S2 T1 PLI1 PLT1 LC1 []
003975 TIMR S4 reset 222ms
003975 FOLL S0 <- S2 T1 PLI1 PLT1 LC1 []
003975 TIMR S0 reset 347ms
003975 PSST S4 persist
003975 PSST S0 persist
003974 APPL S2 apply 11 at 1
003976 FOLL S1 <- S2 T1 PLI1 PLT1 LC1 []
003976 TIMR S1 reset 188ms
003976 LEAD S2 -> S3 T1 PLI1 PLT1 LC1 []
003976 PSST S1 persist
003976 APPL S1 apply 11 at 1
003976 APPL S4 apply 11 at 1
003976 APPL S0 apply 11 at 1
003977 FOLL S3 <- S2 T1 PLI1 PLT1 LC1 []
003977 TIMR S3 reset 152ms
003977 PSST S3 persist
003977 APPL S3 apply 11 at 1
004984 LEAD S2 -> S4 T1 PLI1 PLT1 LC1 []
004985 LEAD S2 -> S1 T1 PLI1 PLT1 LC1 []
004986 LEAD S2 -> S0 T1 PLI1 PLT1 LC1 []
004986 LEAD S2 -> S3 T1 PLI1 PLT1 LC1 []
004988 FOLL S0 <- S2 T1 PLI1 PLT1 LC1 []
004988 FOLL S1 <- S2 T1 PLI1 PLT1 LC1 []
004988 TIMR S0 reset 245ms
004988 TIMR S1 reset 248ms
004988 PSST S0 persist
004988 FOLL S3 <- S2 T1 PLI1 PLT1 LC1 []
004989 TIMR S3 reset 221ms
004989 PSST S3 persist
004989 PSST S1 persist
004988 FOLL S4 <- S2 T1 PLI1 PLT1 LC1 []
004989 TIMR S4 reset 329ms
004990 PSST S4 persist
005993 LEAD S2 -> S4 T1 PLI1 PLT1 LC1 []
005994 LEAD S2 -> S1 T1 PLI1 PLT1 LC1 []
005995 FOLL S4 <- S2 T1 PLI1 PLT1 LC1 []
005995 LEAD S2 -> S0 T1 PLI1 PLT1 LC1 []
005995 LEAD S2 -> S3 T1 PLI1 PLT1 LC1 []
005996 FOLL S1 <- S2 T1 PLI1 PLT1 LC1 []
005996 TIMR S1 reset 207ms
005996 PSST S1 persist
005995 TIMR S4 reset 222ms
005997 FOLL S0 <- S2 T1 PLI1 PLT1 LC1 []
005997 TIMR S0 reset 336ms
005997 PSST S4 persist
005997 PSST S0 persist
005997 FOLL S3 <- S2 T1 PLI1 PLT1 LC1 []
005998 TIMR S3 reset 323ms
005998 PSST S3 persist
006998 LEAD S2 -> S4 T1 PLI1 PLT1 LC1 []
006998 LEAD S2 -> S1 T1 PLI1 PLT1 LC1 []
006999 LEAD S2 -> S0 T1 PLI1 PLT1 LC1 []
006999 LEAD S2 -> S3 T1 PLI1 PLT1 LC1 []
007000 FOLL S4 <- S2 T1 PLI1 PLT1 LC1 []
007000 TIMR S4 reset 260ms
007000 FOLL S1 <- S2 T1 PLI1 PLT1 LC1 []
007001 PSST S4 persist
007001 TIMR S1 reset 340ms
007001 PSST S1 persist
007001 FOLL S0 <- S2 T1 PLI1 PLT1 LC1 []
007001 TIMR S0 reset 286ms
007001 PSST S0 persist
007001 FOLL S3 <- S2 T1 PLI1 PLT1 LC1 []
007001 TIMR S3 reset 214ms
007002 PSST S3 persist
008004 LEAD S2 -> S4 T1 PLI1 PLT1 LC1 []
008005 LEAD S2 -> S1 T1 PLI1 PLT1 LC1 []
008005 LEAD S2 -> S0 T1 PLI1 PLT1 LC1 []
008006 LEAD S2 -> S3 T1 PLI1 PLT1 LC1 []
008006 FOLL S4 <- S2 T1 PLI1 PLT1 LC1 []
008006 TIMR S4 reset 272ms
008006 PSST S4 persist
008007 FOLL S0 <- S2 T1 PLI1 PLT1 LC1 []
008007 TIMR S0 reset 207ms
008007 FOLL S1 <- S2 T1 PLI1 PLT1 LC1 []
008008 TIMR S1 reset 247ms
008008 PSST S1 persist
008007 FOLL S3 <- S2 T1 PLI1 PLT1 LC1 []
008008 TIMR S3 reset 263ms
008009 PSST S3 persist
008007 PSST S0 persist
009011 LEAD S2 -> S4 T1 PLI1 PLT1 LC1 []
009012 LEAD S2 -> S0 T1 PLI1 PLT1 LC1 []
009012 LEAD S2 -> S3 T1 PLI1 PLT1 LC1 []
009012 LEAD S2 -> S1 T1 PLI1 PLT1 LC1 []
009013 FOLL S3 <- S2 T1 PLI1 PLT1 LC1 []
009013 TIMR S3 reset 187ms
009013 FOLL S0 <- S2 T1 PLI1 PLT1 LC1 []
009013 PSST S3 persist
009013 TIMR S0 reset 240ms
009014 FOLL S1 <- S2 T1 PLI1 PLT1 LC1 []
009014 TIMR S1 reset 162ms
009014 PSST S1 persist
009014 PSST S0 persist
009013 FOLL S4 <- S2 T1 PLI1 PLT1 LC1 []
009015 TIMR S4 reset 154ms
009015 PSST S4 persist
009436 TEST S3 disconnect
009436 TEST S4 disconnect
009436 APPD S2 start append {12 1} at 2
009437 PSST S2 persist
010014 LEAD S2 -> S4 T1 PLI1 PLT1 LC1 [{12 1}]
010015 LEAD S2 -> S1 T1 PLI1 PLT1 LC1 [{12 1}]
010015 LEAD S2 -> S0 T1 PLI1 PLT1 LC1 [{12 1}]
010015 LEAD S2 -> S3 T1 PLI1 PLT1 LC1 [{12 1}]
010017 FOLL S1 <- S2 T1 PLI1 PLT1 LC1 [{12 1}]
010018 TIMR S1 reset 336ms
010018 APPD S1 append {12 1} at 2
010018 FOLL S0 <- S2 T1 PLI1 PLT1 LC1 [{12 1}]
010018 TIMR S0 reset 330ms
010018 PSST S1 persist
010018 APPD S0 append {12 1} at 2
010018 PSST S0 persist
010565 TIMR S4 timeout
010566 VOTE S4 start vote T2
010566 PSST S4 persist
010566 TIMR S4 reset 332ms
010893 TIMR S3 timeout
010893 VOTE S3 start vote T2
010894 PSST S3 persist
010894 TIMR S3 reset 184ms
011025 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
011026 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
011026 APPL S2 apply 12 at 2
011026 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
011026 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
011028 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
011028 TIMR S1 reset 292ms
011028 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
011028 PSST S1 persist
011028 TIMR S0 reset 218ms
011028 PSST S0 persist
011029 APPL S0 apply 12 at 2
011029 APPL S1 apply 12 at 2
011070 TEST S2 disconnect
011071 TEST S0 disconnect
011071 TEST S1 disconnect
011071 TEST S3 disconnect
011071 KILL S3 killed
011073 TEST S4 disconnect
011073 KILL S4 killed
011073 TEST S3 connect
011073 TEST S4 connect
012033 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
012034 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
012034 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
012034 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
012737 TIMR S3 timeout
012737 VOTE S3 start vote T3
012737 PSST S3 persist
012737 TIMR S3 reset 245ms
013040 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
013040 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
013040 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
013040 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
013214 TIMR S0 timeout
013214 VOTE S0 start vote T2
013215 PSST S0 persist
013215 TIMR S0 reset 308ms
013587 TIMR S3 timeout
013588 VOTE S3 start vote T3
013588 PSST S3 persist
013588 TIMR S3 reset 254ms
013589 VOTE S4 -> S3 vote
013589 TIMR S4 reset 164ms
013590 PSST S4 persist
013590 VOTE S3 <- S4 votes 2
013890 TIMR S4 timeout
013890 VOTE S4 start vote T3
013891 PSST S4 persist
013891 TIMR S4 reset 336ms
013952 TIMR S1 timeout
013953 VOTE S1 start vote T2
013953 PSST S1 persist
013953 TIMR S1 reset 215ms
014045 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
014046 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
014045 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
014046 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
015050 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
015050 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
015051 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
015051 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
015236 TIMR S4 timeout
015236 VOTE S4 start vote T4
015237 PSST S4 persist
015237 TIMR S4 reset 264ms
015238 VOTE S3 -> S4 vote
015238 TIMR S3 reset 304ms
015238 PSST S3 persist
015239 VOTE S4 <- S3 votes 2
016054 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
016055 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
016055 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
016055 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
016107 TIMR S1 timeout
016108 VOTE S1 start vote T3
016108 PSST S1 persist
016108 TIMR S1 reset 235ms
016302 TIMR S0 timeout
016302 VOTE S0 start vote T3
016302 PSST S0 persist
016302 TIMR S0 reset 181ms
017057 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
017057 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
017058 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
017058 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
017882 TIMR S4 timeout
017882 VOTE S4 start vote T5
017883 PSST S4 persist
017883 TIMR S4 reset 259ms
017884 VOTE S3 -> S4 vote
017885 TIMR S3 reset 281ms
017885 PSST S3 persist
017885 VOTE S4 <- S3 votes 2
018067 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
018068 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
018068 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
018068 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
018120 TIMR S0 timeout
018120 VOTE S0 start vote T4
018121 PSST S0 persist
018121 TIMR S0 reset 151ms
018462 TIMR S1 timeout
018462 VOTE S1 start vote T4
018463 PSST S1 persist
018463 TIMR S1 reset 290ms
019077 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
019077 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
019078 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
019078 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
019640 TIMR S0 timeout
019641 VOTE S0 start vote T5
019641 PSST S0 persist
019641 TIMR S0 reset 203ms
020086 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
020086 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
020086 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
020086 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
020473 TIMR S4 timeout
020474 VOTE S4 start vote T6
020474 PSST S4 persist
020474 TIMR S4 reset 207ms
020476 VOTE S3 -> S4 vote
020476 TIMR S3 reset 278ms
020476 PSST S3 persist
020477 VOTE S4 <- S3 votes 2
021079 TEST S0 disconnect
021080 KILL S0 killed
021082 TEST S0 connect
021091 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
021091 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
021092 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
021092 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
021371 TIMR S1 timeout
021371 VOTE S1 start vote T5
021372 PSST S1 persist
021372 TIMR S1 reset 310ms
021672 TIMR S0 timeout
021673 VOTE S0 start vote T6
021673 PSST S0 persist
021673 TIMR S0 reset 181ms
022095 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
022095 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
022095 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
022095 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
022546 TIMR S4 timeout
022546 VOTE S4 start vote T7
022547 PSST S4 persist
022547 TIMR S4 reset 210ms
022549 VOTE S3 -> S4 vote
022549 TIMR S3 reset 266ms
022549 PSST S3 persist
022549 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
022550 VOTE S4 <- S3 votes 2
022550 PSST S0 persist
022982 TIMR S0 timeout
022983 VOTE S0 start vote T6
022984 PSST S0 persist
022984 TIMR S0 reset 260ms
022986 VOTE S4 -> S0 not vote: T6 < T7
022987 PSST S4 persist
022987 VOTE S3 -> S0 not vote: T6 < T7
022987 PSST S3 persist
022987 TERM S0 update T6 to T7
022988 PSST S0 persist
023106 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
023107 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
023107 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
023107 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
024114 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
024113 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
024115 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
024115 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
024479 TIMR S1 timeout
024480 VOTE S1 start vote T6
024480 PSST S1 persist
024480 TIMR S1 reset 298ms
024654 TIMR S4 timeout
024654 VOTE S4 start vote T8
024655 PSST S4 persist
024655 TIMR S4 reset 181ms
024656 VOTE S3 -> S4 vote
024656 TIMR S3 reset 193ms
024656 PSST S3 persist
024657 VOTE S4 <- S3 votes 2
024658 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
024658 PSST S0 persist
025122 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
025122 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
025123 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
025123 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
025585 TIMR S0 timeout
025585 VOTE S0 start vote T8
025586 PSST S0 persist
025586 TIMR S0 reset 219ms
025588 VOTE S3 -> S0 not vote: vote S4
025588 PSST S3 persist
025588 VOTE S4 -> S0 not vote: vote S4
025588 PSST S4 persist
026132 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
026133 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
026134 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
026134 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
026473 TIMR S4 timeout
026473 VOTE S4 start vote T9
026473 PSST S4 persist
026473 TIMR S4 reset 180ms
026475 VOTE S3 -> S4 vote
026475 TIMR S3 reset 167ms
026475 PSST S3 persist
026476 VOTE S4 <- S3 votes 2
026476 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
026476 PSST S0 persist
027142 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
027142 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
027142 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
027142 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
027467 TIMR S1 timeout
027467 VOTE S1 start vote T7
027468 PSST S1 persist
027468 TIMR S1 reset 265ms
027779 TIMR S0 timeout
027780 VOTE S0 start vote T9
027780 PSST S0 persist
027780 TIMR S0 reset 284ms
027782 VOTE S4 -> S0 not vote: vote S4
027782 PSST S4 persist
027783 VOTE S3 -> S0 not vote: vote S4
027783 PSST S3 persist
028145 TIMR S3 timeout
028146 VOTE S3 start vote T10
028146 PSST S3 persist
028146 TIMR S3 reset 273ms
028146 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
028147 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
028147 VOTE S4 -> S3 vote
028147 TIMR S4 reset 340ms
028147 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
028147 PSST S4 persist
028147 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
028148 VOTE S3 <- S4 votes 2
028148 VOTE S0 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
028148 PSST S0 persist
029157 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
029156 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
029157 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
029157 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
030127 TIMR S1 timeout
030127 VOTE S1 start vote T8
030128 PSST S1 persist
030128 TIMR S1 reset 182ms
030160 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
030161 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
030160 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
030162 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
030626 TIMR S0 timeout
030626 VOTE S0 start vote T10
030627 PSST S0 persist
030627 TIMR S0 reset 225ms
030629 VOTE S4 -> S0 not vote: vote S3
030629 PSST S4 persist
030630 VOTE S3 -> S0 not vote: vote S3
030630 PSST S3 persist
030890 TIMR S3 timeout
030891 VOTE S3 start vote T11
030891 PSST S3 persist
030891 TIMR S3 reset 294ms
030894 VOTE S4 -> S3 vote
030894 VOTE S0 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
030894 TIMR S4 reset 234ms
030894 PSST S0 persist
030894 PSST S4 persist
030895 VOTE S3 <- S4 votes 2
031164 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
031164 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
031164 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
031165 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
031951 TIMR S1 timeout
031951 VOTE S1 start vote T9
031951 PSST S1 persist
031952 TIMR S1 reset 261ms
032191 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
032192 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
032193 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
032193 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
032887 TIMR S0 timeout
032888 VOTE S0 start vote T11
032888 PSST S0 persist
032888 TIMR S0 reset 188ms
032891 VOTE S4 -> S0 not vote: vote S3
032892 PSST S4 persist
032894 VOTE S3 -> S0 not vote: vote S3
032894 PSST S3 persist
033196 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
033197 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
033197 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
033197 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
033240 TIMR S4 timeout
033241 VOTE S4 start vote T12
033241 PSST S4 persist
033241 TIMR S4 reset 257ms
033243 VOTE S3 -> S4 vote
033243 TIMR S3 reset 245ms
033244 PSST S3 persist
033244 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
033245 PSST S0 persist
033245 VOTE S4 <- S3 votes 2
034200 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
034200 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
034200 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
034200 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
034570 TIMR S1 timeout
034570 VOTE S1 start vote T10
034571 PSST S1 persist
034571 TIMR S1 reset 163ms
034779 TIMR S0 timeout
034779 VOTE S0 start vote T12
034780 PSST S0 persist
034780 TIMR S0 reset 164ms
034782 VOTE S4 -> S0 not vote: vote S4
034782 PSST S4 persist
034783 VOTE S3 -> S0 not vote: vote S4
034783 PSST S3 persist
035205 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
035205 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
035205 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
035206 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
035698 TIMR S3 timeout
035699 VOTE S3 start vote T13
035701 PSST S3 persist
035701 TIMR S3 reset 178ms
035703 VOTE S4 -> S3 vote
035703 TIMR S4 reset 299ms
035703 PSST S4 persist
035703 VOTE S0 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
035703 PSST S0 persist
035703 VOTE S3 <- S4 votes 2
036202 TIMR S1 timeout
036202 VOTE S1 start vote T11
036202 PSST S1 persist
036202 TIMR S1 reset 288ms
036213 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
036214 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
036214 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
036214 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
036426 TIMR S0 timeout
036427 VOTE S0 start vote T13
036427 PSST S0 persist
036427 TIMR S0 reset 237ms
036429 VOTE S4 -> S0 not vote: vote S3
036429 PSST S4 persist
036430 VOTE S3 -> S0 not vote: vote S3
036430 PSST S3 persist
037224 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
037224 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
037224 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
037225 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
037489 TIMR S3 timeout
037489 VOTE S3 start vote T14
037489 PSST S3 persist
037489 TIMR S3 reset 197ms
037491 VOTE S4 -> S3 vote
037491 TIMR S4 reset 159ms
037491 PSST S4 persist
037491 VOTE S0 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
037492 PSST S0 persist
037492 VOTE S3 <- S4 votes 2
038230 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
038231 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
038231 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
038231 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
038805 TIMR S0 timeout
038806 VOTE S0 start vote T14
038806 PSST S0 persist
038806 TIMR S0 reset 330ms
038808 VOTE S4 -> S0 not vote: vote S3
038808 PSST S4 persist
038809 VOTE S3 -> S0 not vote: vote S3
038809 PSST S3 persist
039087 TIMR S1 timeout
039088 VOTE S1 start vote T12
039088 PSST S1 persist
039088 TIMR S1 reset 200ms
039088 TIMR S4 timeout
039088 VOTE S4 start vote T15
039088 PSST S4 persist
039088 TIMR S4 reset 155ms
039090 VOTE S3 -> S4 vote
039090 TIMR S3 reset 182ms
039090 PSST S3 persist
039090 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
039090 PSST S0 persist
039090 VOTE S4 <- S3 votes 2
039233 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
039233 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
039234 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
039234 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
040240 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
040240 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
040241 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
040240 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
040645 TIMR S4 timeout
040645 VOTE S4 start vote T16
040646 PSST S4 persist
040646 TIMR S4 reset 335ms
040647 VOTE S3 -> S4 vote
040648 TIMR S3 reset 178ms
040648 PSST S3 persist
040648 VOTE S4 <- S3 votes 2
040648 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
040648 PSST S0 persist
041093 TIMR S1 timeout
041093 VOTE S1 start vote T13
041094 PSST S1 persist
041094 TIMR S1 reset 261ms
041246 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
041246 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
041247 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
041247 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
042113 TIMR S0 timeout
042113 VOTE S0 start vote T15
042114 PSST S0 persist
042114 TIMR S0 reset 265ms
042115 VOTE S4 -> S0 not vote: T15 < T16
042115 PSST S4 persist
042116 VOTE S3 -> S0 not vote: T15 < T16
042116 TERM S0 update T15 to T16
042116 PSST S3 persist
042116 PSST S0 persist
042256 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
042257 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
042257 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
042257 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
042435 TIMR S3 timeout
042435 VOTE S3 start vote T17
042436 PSST S3 persist
042436 TIMR S3 reset 324ms
042438 VOTE S4 -> S3 vote
042438 TIMR S4 reset 296ms
042438 PSST S4 persist
042438 VOTE S0 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
042438 VOTE S3 <- S4 votes 2
042438 PSST S0 persist
043263 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
043263 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
043263 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
043264 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
043710 TIMR S1 timeout
043711 VOTE S1 start vote T14
043711 PSST S1 persist
043711 TIMR S1 reset 228ms
044273 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
044274 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
044274 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
044274 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
044768 TIMR S0 timeout
044768 VOTE S0 start vote T17
044769 PSST S0 persist
044769 TIMR S0 reset 282ms
044771 VOTE S4 -> S0 not vote: vote S3
044771 VOTE S3 -> S0 not vote: vote S3
044771 PSST S4 persist
044771 PSST S3 persist
045284 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
045284 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
045285 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
045284 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
045406 TIMR S4 timeout
045406 VOTE S4 start vote T18
045406 PSST S4 persist
045407 TIMR S4 reset 341ms
045408 VOTE S3 -> S4 vote
045408 TIMR S3 reset 296ms
045408 PSST S3 persist
045409 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
045409 PSST S0 persist
045409 VOTE S4 <- S3 votes 2
045998 TIMR S1 timeout
045999 VOTE S1 start vote T15
045999 PSST S1 persist
045999 TIMR S1 reset 285ms
046286 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
046287 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
046287 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
046287 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
047294 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
047295 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
047295 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
047294 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
047597 TIMR S0 timeout
047597 VOTE S0 start vote T18
047598 PSST S0 persist
047598 TIMR S0 reset 151ms
047599 VOTE S4 -> S0 not vote: vote S4
047599 PSST S4 persist
047600 VOTE S3 -> S0 not vote: vote S4
047606 PSST S3 persist
048302 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
048302 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
048303 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
048303 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
048371 TIMR S3 timeout
048372 VOTE S3 start vote T19
048372 PSST S3 persist
048372 TIMR S3 reset 219ms
048374 VOTE S4 -> S3 vote
048374 TIMR S4 reset 305ms
048374 PSST S4 persist
048374 VOTE S3 <- S4 votes 2
048375 VOTE S0 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
048375 PSST S0 persist
048853 TIMR S1 timeout
048853 VOTE S1 start vote T16
048853 PSST S1 persist
048853 TIMR S1 reset 310ms
049109 TIMR S0 timeout
049109 VOTE S0 start vote T19
049110 PSST S0 persist
049110 TIMR S0 reset 263ms
049112 VOTE S4 -> S0 not vote: vote S3
049112 PSST S4 persist
049113 VOTE S3 -> S0 not vote: vote S3
049113 PSST S3 persist
049311 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
049311 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
049311 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
049311 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
050318 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
050319 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
050319 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
050319 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
050569 TIMR S3 timeout
050570 VOTE S3 start vote T20
050570 PSST S3 persist
050570 TIMR S3 reset 190ms
050572 VOTE S4 -> S3 vote
050572 VOTE S0 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
050572 PSST S0 persist
050572 TIMR S4 reset 188ms
050573 PSST S4 persist
050574 VOTE S3 <- S4 votes 2
051329 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
051329 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
051330 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
051330 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
051742 TIMR S0 timeout
051742 VOTE S0 start vote T20
051743 PSST S0 persist
051743 TIMR S0 reset 159ms
051745 VOTE S4 -> S0 not vote: vote S3
051745 PSST S4 persist
051746 VOTE S3 -> S0 not vote: vote S3
051746 PSST S3 persist
051958 TIMR S1 timeout
051958 VOTE S1 start vote T17
051959 PSST S1 persist
051959 TIMR S1 reset 200ms
052337 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
052337 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
052337 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
052337 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
052456 TIMR S4 timeout
052456 VOTE S4 start vote T21
052457 PSST S4 persist
052457 TIMR S4 reset 189ms
052458 VOTE S3 -> S4 vote
052458 TIMR S3 reset 210ms
052458 PSST S3 persist
052459 VOTE S4 <- S3 votes 2
052459 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
052459 PSST S0 persist
053344 TIMR S0 timeout
053344 VOTE S0 start vote T21
053345 PSST S0 persist
053346 TIMR S0 reset 241ms
053346 VOTE S4 -> S0 not vote: vote S4
053347 PSST S4 persist
053344 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
053348 VOTE S3 -> S0 not vote: vote S4
053348 PSST S3 persist
053345 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
053345 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
053345 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
053967 TIMR S1 timeout
053967 VOTE S1 start vote T18
053968 PSST S1 persist
053968 TIMR S1 reset 203ms
054353 TIMR S4 timeout
054354 VOTE S4 start vote T22
054354 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
054354 PSST S4 persist
054354 TIMR S4 reset 212ms
054354 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
054354 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
054354 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
054355 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
054355 VOTE S3 -> S4 vote
054356 PSST S0 persist
054356 TIMR S3 reset 310ms
054356 PSST S3 persist
054357 VOTE S4 <- S3 votes 2
055364 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
055364 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
055365 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
055365 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
055761 TIMR S0 timeout
055762 VOTE S0 start vote T22
055762 PSST S0 persist
055762 TIMR S0 reset 231ms
055764 VOTE S4 -> S0 not vote: vote S4
055764 PSST S4 persist
055765 VOTE S3 -> S0 not vote: vote S4
055765 PSST S3 persist
055999 TIMR S1 timeout
055999 VOTE S1 start vote T19
056000 PSST S1 persist
056000 TIMR S1 reset 169ms
056368 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
056368 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
056368 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
056368 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
056484 TIMR S4 timeout
056484 VOTE S4 start vote T23
056485 PSST S4 persist
056485 TIMR S4 reset 227ms
056488 VOTE S3 -> S4 vote
056488 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
056488 PSST S0 persist
056488 TIMR S3 reset 290ms
056489 PSST S3 persist
056489 VOTE S4 <- S3 votes 2
057370 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
057372 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
057373 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
057373 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
057691 TIMR S1 timeout
057692 VOTE S1 start vote T20
057692 PSST S1 persist
057692 TIMR S1 reset 163ms
058082 TIMR S0 timeout
058082 VOTE S0 start vote T23
058083 PSST S0 persist
058083 TIMR S0 reset 219ms
058085 VOTE S4 -> S0 not vote: vote S4
058085 VOTE S3 -> S0 not vote: vote S4
058086 PSST S4 persist
058086 PSST S3 persist
058377 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
058378 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
058378 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
058378 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
058767 TIMR S4 timeout
058767 VOTE S4 start vote T24
058768 PSST S4 persist
058768 TIMR S4 reset 203ms
058770 VOTE S3 -> S4 vote
058770 TIMR S3 reset 248ms
058771 PSST S3 persist
058771 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
058772 VOTE S4 <- S3 votes 2
058772 PSST S0 persist
059328 TIMR S1 timeout
059328 VOTE S1 start vote T21
059329 PSST S1 persist
059329 TIMR S1 reset 224ms
059382 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
059383 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
059384 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
059384 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
060276 TIMR S0 timeout
060276 VOTE S0 start vote T24
060277 PSST S0 persist
060277 TIMR S0 reset 341ms
060279 VOTE S4 -> S0 not vote: vote S4
060279 PSST S4 persist
060282 VOTE S3 -> S0 not vote: vote S4
060282 PSST S3 persist
060386 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
060386 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
060386 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
060386 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
060802 TIMR S4 timeout
060802 VOTE S4 start vote T25
060803 PSST S4 persist
060803 TIMR S4 reset 317ms
060805 VOTE S3 -> S4 vote
060805 TIMR S3 reset 271ms
060805 PSST S3 persist
060806 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
060806 VOTE S4 <- S3 votes 2
060806 PSST S0 persist
061393 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
061393 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
061393 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
061392 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
061576 TIMR S1 timeout
061576 VOTE S1 start vote T22
061576 PSST S1 persist
061577 TIMR S1 reset 318ms
062398 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
062399 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
062399 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
062398 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
063404 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
063404 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
063404 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
063403 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
063519 TIMR S3 timeout
063520 VOTE S3 start vote T26
063520 PSST S3 persist
063520 TIMR S3 reset 171ms
063522 VOTE S4 -> S3 vote
063522 TIMR S4 reset 169ms
063523 PSST S4 persist
063523 VOTE S0 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
063523 PSST S0 persist
063524 VOTE S3 <- S4 votes 2
063691 TIMR S0 timeout
063691 VOTE S0 start vote T25
063692 PSST S0 persist
063692 TIMR S0 reset 317ms
063694 VOTE S3 -> S0 not vote: T25 < T26
063694 PSST S3 persist
063694 VOTE S4 -> S0 not vote: T25 < T26
063694 TERM S0 update T25 to T26
063694 PSST S4 persist
063694 PSST S0 persist
064412 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
064412 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
064413 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
064413 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
064766 TIMR S1 timeout
064767 VOTE S1 start vote T23
064767 PSST S1 persist
064767 TIMR S1 reset 271ms
065219 TIMR S4 timeout
065219 VOTE S4 start vote T27
065219 PSST S4 persist
065220 TIMR S4 reset 214ms
065221 VOTE S3 -> S4 vote
065221 TIMR S3 reset 227ms
065221 PSST S3 persist
065222 VOTE S4 <- S3 votes 2
065222 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
065222 PSST S0 persist
065417 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
065417 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
065418 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
065418 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
066427 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
066427 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
066427 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
066427 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
066873 TIMR S0 timeout
066873 VOTE S0 start vote T27
066874 PSST S0 persist
066874 TIMR S0 reset 231ms
066875 VOTE S4 -> S0 not vote: vote S4
066875 VOTE S3 -> S0 not vote: vote S4
066875 PSST S4 persist
066876 PSST S3 persist
067371 TIMR S4 timeout
067371 VOTE S4 start vote T28
067371 PSST S4 persist
067371 TIMR S4 reset 244ms
067373 VOTE S3 -> S4 vote
067373 TIMR S3 reset 311ms
067373 PSST S3 persist
067374 VOTE S4 <- S3 votes 2
067374 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
067374 PSST S0 persist
067434 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
067434 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
067434 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
067434 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
067479 TIMR S1 timeout
067480 VOTE S1 start vote T24
067480 PSST S1 persist
067480 TIMR S1 reset 171ms
068442 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
068443 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
068444 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
068443 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
069191 TIMR S0 timeout
069191 VOTE S0 start vote T28
069191 TIMR S1 timeout
069191 VOTE S1 start vote T25
069191 PSST S0 persist
069191 TIMR S0 reset 304ms
069191 PSST S1 persist
069191 TIMR S1 reset 267ms
069193 VOTE S4 -> S0 not vote: vote S4
069193 VOTE S3 -> S0 not vote: vote S4
069193 PSST S4 persist
069193 PSST S3 persist
069445 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
069445 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
069446 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
069446 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
069813 TIMR S4 timeout
069813 VOTE S4 start vote T29
069814 PSST S4 persist
069814 TIMR S4 reset 215ms
069815 VOTE S3 -> S4 vote
069816 TIMR S3 reset 183ms
069816 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
069816 PSST S3 persist
069816 PSST S0 persist
069817 VOTE S4 <- S3 votes 2
070454 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
070454 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
070455 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
070455 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
071461 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
071462 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
071461 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
071462 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
071655 TIMR S3 timeout
071655 VOTE S3 start vote T30
071655 PSST S3 persist
071655 TIMR S3 reset 300ms
071657 VOTE S4 -> S3 vote
071657 TIMR S4 reset 180ms
071657 PSST S4 persist
071658 VOTE S0 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
071658 PSST S0 persist
071658 VOTE S3 <- S4 votes 2
071863 TIMR S1 timeout
071863 VOTE S1 start vote T26
071863 PSST S1 persist
071864 TIMR S1 reset 251ms
072240 TIMR S0 timeout
072241 VOTE S0 start vote T29
072241 PSST S0 persist
072241 TIMR S0 reset 193ms
072243 VOTE S4 -> S0 not vote: T29 < T30
072243 PSST S4 persist
072244 TERM S0 update T29 to T30
072244 PSST S0 persist
072244 VOTE S3 -> S0 not vote: T29 < T30
072244 PSST S3 persist
072473 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
072473 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
072474 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
072474 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
073462 TIMR S4 timeout
073463 VOTE S4 start vote T31
073464 PSST S4 persist
073464 TIMR S4 reset 214ms
073468 VOTE S3 -> S4 vote
073468 TIMR S3 reset 193ms
073468 PSST S3 persist
073468 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
073469 PSST S0 persist
073469 VOTE S4 <- S3 votes 2
073475 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
073476 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
073476 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
073477 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
074179 TIMR S0 timeout
074180 VOTE S0 start vote T31
074180 PSST S0 persist
074180 TIMR S0 reset 298ms
074182 VOTE S4 -> S0 not vote: vote S4
074182 PSST S4 persist
074182 VOTE S3 -> S0 not vote: vote S4
074183 PSST S3 persist
074376 TIMR S1 timeout
074377 VOTE S1 start vote T27
074377 PSST S1 persist
074377 TIMR S1 reset 335ms
074484 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
074484 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
074484 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
074484 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
075401 TIMR S3 timeout
075402 VOTE S3 start vote T32
075402 PSST S3 persist
075402 TIMR S3 reset 294ms
075404 VOTE S4 -> S3 vote
075404 TIMR S4 reset 208ms
075404 PSST S4 persist
075404 VOTE S0 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
075404 VOTE S3 <- S4 votes 2
075404 PSST S0 persist
075494 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
075494 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
075494 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
075495 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
076498 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
076498 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
076498 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
076498 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
077167 TIMR S0 timeout
077168 VOTE S0 start vote T32
077168 PSST S0 persist
077168 TIMR S0 reset 189ms
077169 VOTE S4 -> S0 not vote: vote S3
077170 PSST S4 persist
077170 VOTE S3 -> S0 not vote: vote S3
077170 PSST S3 persist
077486 TIMR S4 timeout
077486 VOTE S4 start vote T33
077486 PSST S4 persist
077486 TIMR S4 reset 223ms
077488 VOTE S3 -> S4 vote
077488 TIMR S3 reset 328ms
077488 PSST S3 persist
077488 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
077489 PSST S0 persist
077489 VOTE S4 <- S3 votes 2
077508 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
077509 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
077509 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
077510 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
077733 TIMR S1 timeout
077733 VOTE S1 start vote T28
077733 PSST S1 persist
077734 TIMR S1 reset 226ms
078517 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
078517 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
078518 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
078518 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
079061 TIMR S0 timeout
079061 VOTE S0 start vote T33
079061 PSST S0 persist
079061 TIMR S0 reset 293ms
079063 VOTE S4 -> S0 not vote: vote S4
079063 PSST S4 persist
079064 VOTE S3 -> S0 not vote: vote S4
079064 PSST S3 persist
079518 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
079518 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
079519 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
079519 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
079727 TIMR S4 timeout
079728 VOTE S4 start vote T34
079728 PSST S4 persist
079728 TIMR S4 reset 178ms
079730 VOTE S3 -> S4 vote
079730 TIMR S3 reset 287ms
079730 PSST S3 persist
079731 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
079731 PSST S0 persist
079731 VOTE S4 <- S3 votes 2
080004 TIMR S1 timeout
080005 VOTE S1 start vote T29
080005 PSST S1 persist
080006 TIMR S1 reset 326ms
080522 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
080523 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
080522 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
080523 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
081515 TIMR S4 timeout
081515 VOTE S4 start vote T35
081515 PSST S4 persist
081516 TIMR S4 reset 341ms
081517 VOTE S3 -> S4 vote
081517 TIMR S3 reset 248ms
081517 PSST S3 persist
081518 VOTE S4 <- S3 votes 2
081518 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
081519 PSST S0 persist
081526 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
081527 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
081527 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
081527 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
081998 TIMR S0 timeout
081998 VOTE S0 start vote T34
081998 PSST S0 persist
081998 TIMR S0 reset 315ms
082000 VOTE S4 -> S0 not vote: T34 < T35
082001 VOTE S3 -> S0 not vote: T34 < T35
082001 PSST S4 persist
082001 PSST S3 persist
082001 TERM S0 update T34 to T35
082001 PSST S0 persist
082536 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
082536 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
082536 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
082536 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
083271 TIMR S1 timeout
083271 VOTE S1 start vote T30
083271 PSST S1 persist
083271 TIMR S1 reset 342ms
083541 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
083542 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
083542 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
083542 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
084008 TIMR S3 timeout
084008 VOTE S3 start vote T36
084009 PSST S3 persist
084009 TIMR S3 reset 277ms
084011 VOTE S4 -> S3 vote
084011 TIMR S4 reset 172ms
084011 PSST S4 persist
084011 VOTE S0 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
084012 PSST S0 persist
084012 VOTE S3 <- S4 votes 2
084543 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
084544 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
084543 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
084543 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
085159 TIMR S0 timeout
085159 VOTE S0 start vote T36
085160 PSST S0 persist
085160 TIMR S0 reset 294ms
085162 VOTE S4 -> S0 not vote: vote S3
085162 VOTE S3 -> S0 not vote: vote S3
085163 PSST S3 persist
085162 PSST S4 persist
085547 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
085548 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
085549 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
085550 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
085742 TIMR S4 timeout
085742 VOTE S4 start vote T37
085743 PSST S4 persist
085743 TIMR S4 reset 327ms
085745 VOTE S3 -> S4 vote
085745 TIMR S3 reset 214ms
085745 PSST S3 persist
085746 VOTE S4 <- S3 votes 2
085750 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
085750 PSST S0 persist
086558 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
086559 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
086558 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
086559 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
086715 TIMR S1 timeout
086716 VOTE S1 start vote T31
086716 PSST S1 persist
086716 TIMR S1 reset 269ms
087566 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
087567 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
087568 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
087567 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
087894 TIMR S3 timeout
087894 VOTE S3 start vote T38
087895 PSST S3 persist
087895 TIMR S3 reset 342ms
087897 VOTE S4 -> S3 vote
087897 TIMR S4 reset 165ms
087897 PSST S4 persist
087897 VOTE S0 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
087898 PSST S0 persist
087898 VOTE S3 <- S4 votes 2
088107 TIMR S0 timeout
088107 VOTE S0 start vote T37
088107 PSST S0 persist
088107 TIMR S0 reset 258ms
088109 VOTE S4 -> S0 not vote: T37 < T38
088109 PSST S4 persist
088110 TERM S0 update T37 to T38
088110 PSST S0 persist
088111 VOTE S3 -> S0 not vote: T37 < T38
088111 PSST S3 persist
088567 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
088568 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
088568 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
088568 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
089415 TIMR S1 timeout
089415 VOTE S1 start vote T32
089416 PSST S1 persist
089416 TIMR S1 reset 317ms
089553 TIMR S4 timeout
089553 VOTE S4 start vote T39
089553 PSST S4 persist
089553 TIMR S4 reset 195ms
089555 VOTE S3 -> S4 vote
089555 TIMR S3 reset 283ms
089555 PSST S3 persist
089556 VOTE S4 <- S3 votes 2
089557 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
089557 PSST S0 persist
089575 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
089575 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
089576 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
089575 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
090580 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
090581 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
090581 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
090581 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
090694 TIMR S0 timeout
090694 VOTE S0 start vote T39
090694 PSST S0 persist
090694 TIMR S0 reset 255ms
090696 VOTE S4 -> S0 not vote: vote S4
090696 PSST S4 persist
090697 VOTE S3 -> S0 not vote: vote S4
090697 PSST S3 persist
091514 TIMR S4 timeout
091514 VOTE S4 start vote T40
091515 PSST S4 persist
091515 TIMR S4 reset 153ms
091517 VOTE S3 -> S4 vote
091517 TIMR S3 reset 311ms
091517 PSST S3 persist
091517 VOTE S4 <- S3 votes 2
091517 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
091518 PSST S0 persist
091591 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
091592 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
091592 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
091592 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
092593 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
092594 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
092594 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
092594 TIMR S1 timeout
092594 VOTE S1 start vote T33
092595 PSST S1 persist
092595 TIMR S1 reset 284ms
092594 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
093045 TIMR S4 timeout
093046 VOTE S4 start vote T41
093046 PSST S4 persist
093046 TIMR S4 reset 337ms
093048 VOTE S3 -> S4 vote
093048 TIMR S3 reset 244ms
093048 PSST S3 persist
093048 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
093048 PSST S0 persist
093049 VOTE S4 <- S3 votes 2
093246 TIMR S0 timeout
093246 VOTE S0 start vote T40
093247 PSST S0 persist
093247 TIMR S0 reset 260ms
093249 VOTE S4 -> S0 not vote: T40 < T41
093250 PSST S4 persist
093250 TERM S0 update T40 to T41
093250 PSST S0 persist
093251 VOTE S3 -> S0 not vote: T40 < T41
093251 PSST S3 persist
093596 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
093596 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
093596 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
093595 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
094606 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
094607 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
094606 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
094607 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
095443 TIMR S1 timeout
095443 VOTE S1 start vote T34
095444 PSST S1 persist
095444 TIMR S1 reset 165ms
095490 TIMR S3 timeout
095490 VOTE S3 start vote T42
095491 PSST S3 persist
095491 TIMR S3 reset 189ms
095492 VOTE S4 -> S3 vote
095492 TIMR S4 reset 299ms
095492 PSST S4 persist
095492 VOTE S0 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
095493 VOTE S3 <- S4 votes 2
095493 PSST S0 persist
095614 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
095614 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
095614 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
095614 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
095859 TIMR S0 timeout
095859 VOTE S0 start vote T42
095859 PSST S0 persist
095859 TIMR S0 reset 325ms
095861 VOTE S4 -> S0 not vote: vote S3
095861 PSST S4 persist
095861 VOTE S3 -> S0 not vote: vote S3
095862 PSST S3 persist
096624 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
096625 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
096625 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
096624 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
097096 TIMR S1 timeout
097096 VOTE S1 start vote T35
097096 PSST S1 persist
097097 TIMR S1 reset 216ms
097385 TIMR S3 timeout
097385 VOTE S3 start vote T43
097386 PSST S3 persist
097386 TIMR S3 reset 257ms
097388 VOTE S4 -> S3 vote
097388 TIMR S4 reset 234ms
097388 PSST S4 persist
097388 VOTE S3 <- S4 votes 2
097389 VOTE S0 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
097389 PSST S0 persist
097629 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
097629 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
097629 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
097629 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
098630 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
098631 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
098631 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
098632 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
099115 TIMR S0 timeout
099115 VOTE S0 start vote T43
099115 PSST S0 persist
099115 TIMR S0 reset 156ms
099117 VOTE S4 -> S0 not vote: vote S3
099117 PSST S4 persist
099117 VOTE S3 -> S0 not vote: vote S3
099118 PSST S3 persist
099264 TIMR S1 timeout
099264 VOTE S1 start vote T36
099264 PSST S1 persist
099265 TIMR S1 reset 186ms
099638 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
099639 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
099639 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
099639 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
099737 TIMR S4 timeout
099737 VOTE S4 start vote T44
099737 PSST S4 persist
099737 TIMR S4 reset 269ms
099739 VOTE S3 -> S4 vote
099739 TIMR S3 reset 211ms
099739 PSST S3 persist
099740 VOTE S4 <- S3 votes 2
099741 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
099741 PSST S0 persist
100640 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
100639 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
100640 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
100640 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
100681 TIMR S0 timeout
100681 VOTE S0 start vote T44
100682 PSST S0 persist
100682 TIMR S0 reset 328ms
100683 VOTE S4 -> S0 not vote: vote S4
100683 PSST S4 persist
100684 VOTE S3 -> S0 not vote: vote S4
100684 PSST S3 persist
101130 TIMR S1 timeout
101131 VOTE S1 start vote T37
101131 PSST S1 persist
101131 TIMR S1 reset 344ms
101644 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
101645 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
101645 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
101645 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
101857 TIMR S3 timeout
101857 VOTE S3 start vote T45
101858 PSST S3 persist
101858 TIMR S3 reset 151ms
101859 VOTE S4 -> S3 vote
101859 TIMR S4 reset 197ms
101859 VOTE S0 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
101860 PSST S0 persist
101859 PSST S4 persist
101860 VOTE S3 <- S4 votes 2
102651 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
102652 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
102652 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
102651 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
103373 TIMR S3 timeout
103373 VOTE S3 start vote T46
103374 PSST S3 persist
103374 TIMR S3 reset 206ms
103375 VOTE S4 -> S3 vote
103375 VOTE S0 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
103376 PSST S0 persist
103375 TIMR S4 reset 195ms
103376 PSST S4 persist
103377 VOTE S3 <- S4 votes 2
103655 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
103656 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
103656 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
103656 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
103968 TIMR S0 timeout
103969 VOTE S0 start vote T45
103969 PSST S0 persist
103969 TIMR S0 reset 276ms
103971 VOTE S3 -> S0 not vote: T45 < T46
103971 VOTE S4 -> S0 not vote: T45 < T46
103971 PSST S3 persist
103971 PSST S4 persist
103972 TERM S0 update T45 to T46
103972 PSST S0 persist
104580 TIMR S1 timeout
104580 VOTE S1 start vote T38
104581 PSST S1 persist
104581 TIMR S1 reset 299ms
104659 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
104660 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
104660 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
104660 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
105333 TIMR S4 timeout
105333 VOTE S4 start vote T47
105333 PSST S4 persist
105333 TIMR S4 reset 224ms
105335 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
105336 PSST S0 persist
105336 VOTE S3 -> S4 vote
105336 TIMR S3 reset 312ms
105336 PSST S3 persist
105336 VOTE S4 <- S3 votes 2
105665 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
105665 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
105666 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
105666 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
106668 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
106669 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
106670 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
106670 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
106735 TIMR S0 timeout
106735 VOTE S0 start vote T47
106736 PSST S0 persist
106736 TIMR S0 reset 348ms
106738 VOTE S3 -> S0 not vote: vote S4
106738 PSST S3 persist
106738 VOTE S4 -> S0 not vote: vote S4
106738 PSST S4 persist
107577 TIMR S4 timeout
107577 VOTE S4 start vote T48
107577 TIMR S1 timeout
107577 PSST S4 persist
107577 VOTE S1 start vote T39
107578 PSST S1 persist
107578 TIMR S1 reset 285ms
107577 TIMR S4 reset 280ms
107579 VOTE S3 -> S4 vote
107580 TIMR S3 reset 345ms
107580 PSST S3 persist
107580 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
107581 PSST S0 persist
107582 VOTE S4 <- S3 votes 2
107677 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
107677 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
107678 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
107678 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
108677 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
108678 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
108678 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
108678 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
109683 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
109683 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
109683 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
109684 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
110220 TIMR S0 timeout
110220 VOTE S0 start vote T48
110220 PSST S0 persist
110221 TIMR S0 reset 197ms
110222 VOTE S4 -> S0 not vote: vote S4
110222 PSST S4 persist
110224 VOTE S3 -> S0 not vote: vote S4
110224 PSST S3 persist
110379 TIMR S4 timeout
110379 VOTE S4 start vote T49
110379 PSST S4 persist
110380 TIMR S4 reset 170ms
110381 VOTE S3 -> S4 vote
110381 TIMR S3 reset 275ms
110382 PSST S3 persist
110382 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
110382 PSST S0 persist
110383 VOTE S4 <- S3 votes 2
110435 TIMR S1 timeout
110435 VOTE S1 start vote T40
110435 PSST S1 persist
110435 TIMR S1 reset 283ms
110691 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
110692 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
110692 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
110692 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
111698 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
111698 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
111697 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
111698 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
112081 TIMR S4 timeout
112081 VOTE S4 start vote T50
112082 PSST S4 persist
112082 TIMR S4 reset 342ms
112083 VOTE S3 -> S4 vote
112084 TIMR S3 reset 201ms
112084 PSST S3 persist
112084 VOTE S4 <- S3 votes 2
112085 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
112085 PSST S0 persist
112197 TIMR S0 timeout
112198 VOTE S0 start vote T49
112199 PSST S0 persist
112199 TIMR S0 reset 318ms
112201 VOTE S3 -> S0 not vote: T49 < T50
112202 PSST S3 persist
112203 VOTE S4 -> S0 not vote: T49 < T50
112203 PSST S4 persist
112203 TERM S0 update T49 to T50
112204 PSST S0 persist
112707 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
112708 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
112708 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
112709 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
113276 TIMR S1 timeout
113276 VOTE S1 start vote T41
113277 PSST S1 persist
113278 TIMR S1 reset 349ms
113716 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
113715 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
113716 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
113717 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
114100 TIMR S3 timeout
114100 VOTE S3 start vote T51
114100 PSST S3 persist
114100 TIMR S3 reset 260ms
114102 VOTE S4 -> S3 vote
114102 TIMR S4 reset 257ms
114102 PSST S4 persist
114103 VOTE S3 <- S4 votes 2
114103 VOTE S0 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
114103 PSST S0 persist
114720 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
114721 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
114721 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
114721 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
115389 TIMR S0 timeout
115389 VOTE S0 start vote T51
115390 PSST S0 persist
115390 TIMR S0 reset 175ms
115391 VOTE S4 -> S0 not vote: vote S3
115392 PSST S4 persist
115393 VOTE S3 -> S0 not vote: vote S3
115394 PSST S3 persist
115726 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
115726 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
115727 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
115727 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
116683 TIMR S4 timeout
116683 VOTE S4 start vote T52
116683 PSST S4 persist
116684 TIMR S4 reset 300ms
116686 VOTE S3 -> S4 vote
116686 TIMR S3 reset 220ms
116686 PSST S3 persist
116686 VOTE S0 -> S4 not vote: LLT 1 > 1 | LLI 2 > 1 
116687 PSST S0 persist
116687 VOTE S4 <- S3 votes 2
116727 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
116728 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
116728 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
116729 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
116773 TIMR S1 timeout
116773 VOTE S1 start vote T42
116774 PSST S1 persist
116774 TIMR S1 reset 261ms
117147 TIMR S0 timeout
117147 VOTE S0 start vote T52
117148 PSST S0 persist
117148 TIMR S0 reset 184ms
117150 VOTE S4 -> S0 not vote: vote S4
117150 PSST S4 persist
117151 VOTE S3 -> S0 not vote: vote S4
117151 PSST S3 persist
117729 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
117729 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
117729 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
117729 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
118730 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
118730 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
118731 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
118730 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
118888 TIMR S3 timeout
118888 VOTE S3 start vote T53
118888 PSST S3 persist
118888 TIMR S3 reset 258ms
118890 VOTE S4 -> S3 vote
118890 TIMR S4 reset 214ms
118891 PSST S4 persist
118891 VOTE S3 <- S4 votes 2
118892 VOTE S0 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
118892 PSST S0 persist
118993 TIMR S0 timeout
118994 VOTE S0 start vote T53
118994 PSST S0 persist
118994 TIMR S0 reset 156ms
118996 VOTE S4 -> S0 not vote: vote S3
118996 VOTE S3 -> S0 not vote: vote S3
118996 PSST S4 persist
118996 PSST S3 persist
119386 TIMR S1 timeout
119386 VOTE S1 start vote T43
119387 PSST S1 persist
119387 TIMR S1 reset 281ms
119739 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
119740 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
119740 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
119740 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
120564 TIMR S0 timeout
120564 VOTE S0 start vote T54
120565 PSST S0 persist
120565 TIMR S0 reset 272ms
120566 VOTE S4 -> S0 vote
120566 TIMR S4 reset 247ms
120567 PSST S4 persist
120567 VOTE S3 -> S0 vote
120567 TIMR S3 reset 280ms
120567 PSST S3 persist
120567 VOTE S0 <- S4 votes 2
120568 VOTE S0 <- S3 votes 3
120568 VOTE S0 win vote T54
120742 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
120742 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
120743 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
120742 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
120799 APPD S0 start append {13 54} at 3
120800 PSST S0 persist
121580 LEAD S0 -> S4 T54 PLI3 PLT54 LC0 []
121581 LEAD S0 -> S2 T54 PLI3 PLT54 LC0 []
121581 LEAD S0 -> S1 T54 PLI3 PLT54 LC0 []
121581 FOLL S4 <- S0 T54 PLI3 PLT54 LC0 []
121581 TIMR S4 reset 257ms
121581 FOLL S4 LI1 < PLI3 Xlen2
121581 LEAD S0 -> S3 T54 PLI3 PLT54 LC0 []
121582 LEAD S0 -> S4 T54 PLI1 PLT1 LC0 [{12 1} {13 54}]
121583 FOLL S3 <- S0 T54 PLI3 PLT54 LC0 []
121583 TIMR S3 reset 207ms
121583 FOLL S3 LI1 < PLI3 Xlen2
121584 FOLL S4 <- S0 T54 PLI1 PLT1 LC0 [{12 1} {13 54}]
121584 TIMR S4 reset 306ms
121584 APPD S4 append {12 1} at 2
121584 APPD S4 append {13 54} at 3
121584 PSST S4 persist
121584 LEAD S0 -> S3 T54 PLI1 PLT1 LC0 [{12 1} {13 54}]
121587 FOLL S3 <- S0 T54 PLI1 PLT1 LC0 [{12 1} {13 54}]
121587 TIMR S3 reset 217ms
121587 APPD S3 append {12 1} at 2
121587 APPD S3 append {13 54} at 3
121587 PSST S3 persist
121754 LEAD S2 -> S1 T1 PLI2 PLT1 LC2 []
121754 LEAD S2 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
121754 LEAD S2 -> S0 T1 PLI2 PLT1 LC2 []
121753 LEAD S2 -> S4 T1 PLI1 PLT1 LC2 [{12 1}]
122198 TIMR S1 timeout
122198 VOTE S1 start vote T44
122198 PSST S1 persist
122198 TIMR S1 reset 191ms
122589 LEAD S0 -> S4 T54 PLI3 PLT54 LC3 []
122590 LEAD S0 -> S1 T54 PLI3 PLT54 LC3 []
122590 LEAD S0 -> S2 T54 PLI3 PLT54 LC3 []
122590 APPL S0 apply 11 at 1
122590 LEAD S0 -> S3 T54 PLI3 PLT54 LC3 []
122591 FOLL S4 <- S0 T54 PLI3 PLT54 LC3 []
122591 TIMR S4 reset 153ms
122591 PSST S4 persist
122592 APPL S0 apply 12 at 2
122592 FOLL S3 <- S0 T54 PLI3 PLT54 LC3 []
122592 TIMR S3 reset 332ms
122592 APPL S0 apply 13 at 3
122592 PSST S3 persist
122592 APPL S3 apply 11 at 1
122592 APPL S3 apply 12 at 2
122592 APPL S3 apply 13 at 3
122592 APPL S4 apply 11 at 1
122592 APPL S4 apply 12 at 2
122592 APPL S4 apply 13 at 3
122647 TEST S1 connect
122647 TEST S2 connect
122647 APPD S2 start append {14 1} at 3
122647 PSST S2 persist
122672 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
122672 TERM S3 T54 ignore T1
122674 TERM S2 update T1 to T54
122674 PSST S2 persist
122853 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
122853 TERM S1 T44 ignore T1
122876 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
122876 TERM S1 T44 ignore T1
122887 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
122887 TERM S0 T54 ignore T1
122940 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
122940 TERM S4 T54 ignore T1
123165 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
123165 TERM S4 T54 ignore T1
123292 TIMR S0 timeout
123307 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
123307 TERM S4 T54 ignore T1
123328 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
123329 TERM S1 T44 ignore T1
123381 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
123381 TERM S1 T44 ignore T1
123503 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
123503 TERM S0 T54 ignore T1
123536 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
123536 TERM S4 T54 ignore T1
123579 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
123580 TERM S0 T54 ignore T1
123582 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
123582 TERM S1 T44 ignore T1
123600 LEAD S0 -> S4 T54 PLI3 PLT54 LC3 []
123600 LEAD S0 -> S2 T54 PLI3 PLT54 LC3 []
123600 LEAD S0 -> S1 T54 PLI3 PLT54 LC3 []
123600 LEAD S0 -> S3 T54 PLI3 PLT54 LC3 []
123601 FOLL S2 <- S0 T54 PLI3 PLT54 LC3 []
123601 FOLL S4 <- S0 T54 PLI3 PLT54 LC3 []
123601 TIMR S2 reset 341ms
123602 TIMR S4 reset 341ms
123602 FOLL S1 <- S0 T54 PLI3 PLT54 LC3 []
123602 FOLL S2 no T54 at 3 XTerm1 XIndex0 XLen4
123602 TIMR S1 reset 340ms
123602 FOLL S3 <- S0 T54 PLI3 PLT54 LC3 []
123602 TERM S1 update T44 to T54
123602 PSST S4 persist
123602 TIMR S3 reset 155ms
123602 PSST S1 persist
123602 FOLL S1 LI2 < PLI3 Xlen3
123602 PSST S3 persist
123602 LEAD S0 -> S2 T54 PLI2 PLT1 LC3 [{13 54}]
123602 LEAD S0 -> S1 T54 PLI2 PLT1 LC3 [{13 54}]
123604 FOLL S1 <- S0 T54 PLI2 PLT1 LC3 [{13 54}]
123604 TIMR S1 reset 203ms
123604 FOLL S2 <- S0 T54 PLI2 PLT1 LC3 [{13 54}]
123604 TIMR S2 reset 249ms
123604 APPD S1 append {13 54} at 3
123605 PSST S1 persist
123604 FOLL S2 update {14 1} to {13 54} at 3
123605 APPL S1 apply 13 at 3
123605 PSST S2 persist
123606 APPL S2 apply 13 at 3
123659 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
123659 TERM S4 T54 ignore T1
123736 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
123736 TERM S1 T54 ignore T1
123736 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
123736 TERM S3 T54 ignore T1
123738 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
123738 TERM S0 T54 ignore T1
123802 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
123803 TERM S0 T54 ignore T1
123911 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
123912 TERM S4 T54 ignore T1
123938 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
123939 TERM S4 T54 ignore T1
123954 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
123954 TERM S3 T54 ignore T1
124014 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
124014 TERM S4 T54 ignore T1
124095 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
124095 TERM S4 T54 ignore T1
124130 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
124130 TERM S0 T54 ignore T1
124200 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
124200 TERM S3 T54 ignore T1
124246 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
124247 TERM S3 T54 ignore T1
124359 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
124360 TERM S1 T54 ignore T1
124567 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
124567 TERM S0 T54 ignore T1
124589 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
124590 TERM S3 T54 ignore T1
124610 LEAD S0 -> S4 T54 PLI3 PLT54 LC3 []
124610 LEAD S0 -> S2 T54 PLI3 PLT54 LC3 []
124610 LEAD S0 -> S3 T54 PLI3 PLT54 LC3 []
124611 LEAD S0 -> S1 T54 PLI3 PLT54 LC3 []
124612 FOLL S2 <- S0 T54 PLI3 PLT54 LC3 []
124612 FOLL S1 <- S0 T54 PLI3 PLT54 LC3 []
124612 FOLL S4 <- S0 T54 PLI3 PLT54 LC3 []
124612 TIMR S4 reset 316ms
124612 PSST S4 persist
124613 FOLL S3 <- S0 T54 PLI3 PLT54 LC3 []
124613 TIMR S3 reset 212ms
124612 TIMR S2 reset 247ms
124613 PSST S3 persist
124613 PSST S2 persist
124612 TIMR S1 reset 210ms
124614 PSST S1 persist
124705 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
124705 TERM S4 T54 ignore T1
124751 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
124752 TERM S1 T54 ignore T1
124871 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
124872 TERM S0 T54 ignore T1
124917 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
124917 TERM S4 T54 ignore T1
125032 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
125032 TERM S1 T54 ignore T1
125226 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
125227 TERM S3 T54 ignore T1
125619 LEAD S0 -> S4 T54 PLI3 PLT54 LC3 []
125619 LEAD S0 -> S2 T54 PLI3 PLT54 LC3 []
125620 LEAD S0 -> S1 T54 PLI3 PLT54 LC3 []
125620 LEAD S0 -> S3 T54 PLI3 PLT54 LC3 []
125622 FOLL S3 <- S0 T54 PLI3 PLT54 LC3 []
125622 TIMR S3 reset 343ms
125622 PSST S3 persist
125622 FOLL S4 <- S0 T54 PLI3 PLT54 LC3 []
125622 TIMR S4 reset 208ms
125622 FOLL S2 <- S0 T54 PLI3 PLT54 LC3 []
125622 TIMR S2 reset 262ms
125622 FOLL S1 <- S0 T54 PLI3 PLT54 LC3 []
125622 TIMR S1 reset 326ms
125623 PSST S2 persist
125623 PSST S1 persist
125623 PSST S4 persist
125715 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
125715 TERM S3 T54 ignore T1
125811 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
125811 TERM S0 T54 ignore T1
125824 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
125824 TERM S3 T54 ignore T1
125947 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
125948 TERM S3 T54 ignore T1
125992 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
125993 TERM S0 T54 ignore T1
126173 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
126174 TERM S0 T54 ignore T1
126307 FOLL S3 <- S2 T1 PLI1 PLT1 LC1 [{12 1}]
126308 TERM S3 T54 ignore T1
126422 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
126422 TERM S4 T54 ignore T1
126421 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
126423 TERM S3 T54 ignore T1
126552 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
126553 TERM S0 T54 ignore T1
126623 LEAD S0 -> S2 T54 PLI3 PLT54 LC3 []
126624 LEAD S0 -> S3 T54 PLI3 PLT54 LC3 []
126623 LEAD S0 -> S4 T54 PLI3 PLT54 LC3 []
126626 FOLL S3 <- S0 T54 PLI3 PLT54 LC3 []
126626 FOLL S2 <- S0 T54 PLI3 PLT54 LC3 []
126627 TIMR S3 reset 199ms
126627 TIMR S2 reset 242ms
126624 LEAD S0 -> S1 T54 PLI3 PLT54 LC3 []
126627 PSST S2 persist
126627 PSST S3 persist
126627 FOLL S4 <- S0 T54 PLI3 PLT54 LC3 []
126627 TIMR S4 reset 176ms
126627 PSST S4 persist
126629 FOLL S1 <- S0 T54 PLI3 PLT54 LC3 []
126629 TIMR S1 reset 317ms
126629 PSST S1 persist
126856 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
126856 TERM S4 T54 ignore T1
126915 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
126916 TERM S1 T54 ignore T1
126927 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
126928 TERM S3 T54 ignore T1
126929 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
126929 TERM S4 T54 ignore T1
126966 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
126967 TERM S4 T54 ignore T1
127067 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
127067 TERM S0 T54 ignore T1
127078 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
127079 TERM S3 T54 ignore T1
127113 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
127113 TERM S0 T54 ignore T1
127114 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
127114 TERM S1 T54 ignore T1
127173 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
127173 TERM S0 T54 ignore T1
127261 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
127261 TERM S4 T54 ignore T1
127284 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
127284 TERM S4 T54 ignore T1
127363 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
127363 TERM S3 T54 ignore T1
127482 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
127482 TERM S3 T54 ignore T1
127631 LEAD S0 -> S4 T54 PLI3 PLT54 LC3 []
127632 LEAD S0 -> S1 T54 PLI3 PLT54 LC3 []
127632 LEAD S0 -> S2 T54 PLI3 PLT54 LC3 []
127632 LEAD S0 -> S3 T54 PLI3 PLT54 LC3 []
127634 FOLL S4 <- S0 T54 PLI3 PLT54 LC3 []
127634 FOLL S1 <- S0 T54 PLI3 PLT54 LC3 []
127634 TIMR S4 reset 266ms
127634 TIMR S1 reset 161ms
127634 PSST S4 persist
127634 FOLL S2 <- S0 T54 PLI3 PLT54 LC3 []
127635 TIMR S2 reset 314ms
127635 PSST S2 persist
127635 FOLL S3 <- S0 T54 PLI3 PLT54 LC3 []
127635 TIMR S3 reset 175ms
127635 PSST S3 persist
127634 PSST S1 persist
127705 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
127705 TERM S4 T54 ignore T1
127776 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
127776 TERM S1 T54 ignore T1
127917 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
127917 TERM S0 T54 ignore T1
127917 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
127919 TERM S1 T54 ignore T1
128027 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
128027 TERM S1 T54 ignore T1
128205 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
128205 TERM S3 T54 ignore T1
128227 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
128227 TERM S1 T54 ignore T1
128310 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
128310 TERM S1 T54 ignore T1
128419 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
128419 TERM S3 T54 ignore T1
128419 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
128420 TERM S3 T54 ignore T1
128557 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
128557 TERM S4 T54 ignore T1
128636 LEAD S0 -> S4 T54 PLI3 PLT54 LC3 []
128637 LEAD S0 -> S2 T54 PLI3 PLT54 LC3 []
128637 LEAD S0 -> S3 T54 PLI3 PLT54 LC3 []
128638 LEAD S0 -> S1 T54 PLI3 PLT54 LC3 []
128639 FOLL S4 <- S0 T54 PLI3 PLT54 LC3 []
128639 TIMR S4 reset 152ms
128640 FOLL S3 <- S0 T54 PLI3 PLT54 LC3 []
128640 TIMR S3 reset 248ms
128639 FOLL S2 <- S0 T54 PLI3 PLT54 LC3 []
128640 TIMR S2 reset 208ms
128640 FOLL S1 <- S0 T54 PLI3 PLT54 LC3 []
128640 PSST S2 persist
128640 TIMR S1 reset 188ms
128640 PSST S1 persist
128640 PSST S4 persist
128640 PSST S3 persist
128645 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
128646 TERM S3 T54 ignore T1
128689 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
128689 TERM S0 T54 ignore T1
128691 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
128691 TERM S3 T54 ignore T1
128787 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
128787 TERM S4 T54 ignore T1
128821 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
128822 TERM S3 T54 ignore T1
128825 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
128825 TERM S1 T54 ignore T1
128869 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
128869 TERM S0 T54 ignore T1
128943 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
128943 TERM S1 T54 ignore T1
129020 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
129020 TERM S3 T54 ignore T1
129130 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
129130 TERM S1 T54 ignore T1
129190 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
129190 TERM S1 T54 ignore T1
129190 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
129190 TERM S4 T54 ignore T1
129397 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
129397 TERM S0 T54 ignore T1
129434 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
129435 TERM S3 T54 ignore T1
129638 LEAD S0 -> S4 T54 PLI3 PLT54 LC3 []
129641 LEAD S0 -> S1 T54 PLI3 PLT54 LC3 []
129642 LEAD S0 -> S2 T54 PLI3 PLT54 LC3 []
129643 LEAD S0 -> S3 T54 PLI3 PLT54 LC3 []
129645 FOLL S3 <- S0 T54 PLI3 PLT54 LC3 []
129645 TIMR S3 reset 247ms
129645 PSST S3 persist
129646 FOLL S4 <- S0 T54 PLI3 PLT54 LC3 []
129646 TIMR S4 reset 177ms
129646 PSST S4 persist
129648 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
129648 TERM S0 T54 ignore T1
129650 FOLL S1 <- S0 T54 PLI3 PLT54 LC3 []
129650 TIMR S1 reset 165ms
129650 FOLL S2 <- S0 T54 PLI3 PLT54 LC3 []
129650 TIMR S2 reset 329ms
129650 PSST S1 persist
129650 PSST S2 persist
129669 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
129669 TERM S0 T54 ignore T1
129736 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
129737 TERM S0 T54 ignore T1
130074 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
130075 TERM S3 T54 ignore T1
130088 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
130088 TERM S1 T54 ignore T1
130187 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
130188 TERM S1 T54 ignore T1
130294 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
130295 TERM S4 T54 ignore T1
130316 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
130317 TERM S0 T54 ignore T1
130316 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
130318 TERM S4 T54 ignore T1
130407 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
130407 TERM S3 T54 ignore T1
130464 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
130465 TERM S1 T54 ignore T1
130646 LEAD S0 -> S4 T54 PLI3 PLT54 LC3 []
130646 LEAD S0 -> S3 T54 PLI3 PLT54 LC3 []
130646 LEAD S0 -> S2 T54 PLI3 PLT54 LC3 []
130646 LEAD S0 -> S1 T54 PLI3 PLT54 LC3 []
130648 FOLL S2 <- S0 T54 PLI3 PLT54 LC3 []
130648 TIMR S2 reset 216ms
130648 PSST S2 persist
130649 FOLL S4 <- S0 T54 PLI3 PLT54 LC3 []
130649 TIMR S4 reset 164ms
130649 FOLL S1 <- S0 T54 PLI3 PLT54 LC3 []
130649 PSST S4 persist
130649 TIMR S1 reset 236ms
130649 PSST S1 persist
130648 FOLL S3 <- S0 T54 PLI3 PLT54 LC3 []
130650 TIMR S3 reset 333ms
130650 PSST S3 persist
130674 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
130675 TERM S4 T54 ignore T1
130895 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
130895 TERM S4 T54 ignore T1
131050 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
131050 TERM S3 T54 ignore T1
131061 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
131061 TERM S0 T54 ignore T1
131406 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
131406 TERM S1 T54 ignore T1
131440 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
131441 TERM S3 T54 ignore T1
131557 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
131557 TERM S3 T54 ignore T1
131557 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
131557 TERM S1 T54 ignore T1
131613 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
131613 TERM S1 T54 ignore T1
131656 LEAD S0 -> S4 T54 PLI3 PLT54 LC3 []
131656 LEAD S0 -> S1 T54 PLI3 PLT54 LC3 []
131656 LEAD S0 -> S2 T54 PLI3 PLT54 LC3 []
131657 LEAD S0 -> S3 T54 PLI3 PLT54 LC3 []
131658 FOLL S4 <- S0 T54 PLI3 PLT54 LC3 []
131658 TIMR S4 reset 236ms
131658 FOLL S3 <- S0 T54 PLI3 PLT54 LC3 []
131658 TIMR S3 reset 257ms
131658 FOLL S2 <- S0 T54 PLI3 PLT54 LC3 []
131658 PSST S4 persist
131658 TIMR S2 reset 328ms
131658 PSST S2 persist
131658 PSST S3 persist
131659 FOLL S1 <- S0 T54 PLI3 PLT54 LC3 []
131659 TIMR S1 reset 221ms
131659 PSST S1 persist
131718 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
131718 TERM S0 T54 ignore T1
131751 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
131752 TERM S0 T54 ignore T1
131918 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
131918 TERM S1 T54 ignore T1
131951 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
131951 TERM S0 T54 ignore T1
131973 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
131973 TERM S1 T54 ignore T1
131975 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
131975 TERM S0 T54 ignore T1
131996 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
131996 TERM S1 T54 ignore T1
132236 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
132236 TERM S0 T54 ignore T1
132587 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
132587 TERM S3 T54 ignore T1
132587 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
132587 TERM S3 T54 ignore T1
132620 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
132620 TERM S3 T54 ignore T1
132662 LEAD S0 -> S4 T54 PLI3 PLT54 LC3 []
132662 LEAD S0 -> S1 T54 PLI3 PLT54 LC3 []
132663 LEAD S0 -> S2 T54 PLI3 PLT54 LC3 []
132663 LEAD S0 -> S3 T54 PLI3 PLT54 LC3 []
132664 FOLL S4 <- S0 T54 PLI3 PLT54 LC3 []
132664 TIMR S4 reset 238ms
132664 FOLL S1 <- S0 T54 PLI3 PLT54 LC3 []
132664 FOLL S2 <- S0 T54 PLI3 PLT54 LC3 []
132664 PSST S4 persist
132664 TIMR S1 reset 325ms
132664 TIMR S2 reset 276ms
132664 FOLL S3 <- S0 T54 PLI3 PLT54 LC3 []
132664 PSST S1 persist
132664 TIMR S3 reset 311ms
132664 PSST S2 persist
132665 PSST S3 persist
132881 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
132881 TERM S3 T54 ignore T1
132940 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
132940 TERM S3 T54 ignore T1
132963 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
132963 TERM S0 T54 ignore T1
133068 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
133068 TERM S0 T54 ignore T1
133668 LEAD S0 -> S4 T54 PLI3 PLT54 LC3 []
133668 LEAD S0 -> S2 T54 PLI3 PLT54 LC3 []
133669 LEAD S0 -> S1 T54 PLI3 PLT54 LC3 []
133670 FOLL S4 <- S0 T54 PLI3 PLT54 LC3 []
133670 TIMR S4 reset 248ms
133670 FOLL S2 <- S0 T54 PLI3 PLT54 LC3 []
133670 TIMR S2 reset 167ms
133670 PSST S4 persist
133670 PSST S2 persist
133669 LEAD S0 -> S3 T54 PLI3 PLT54 LC3 []
133671 FOLL S1 <- S0 T54 PLI3 PLT54 LC3 []
133671 TIMR S1 reset 298ms
133671 PSST S1 persist
133672 FOLL S3 <- S0 T54 PLI3 PLT54 LC3 []
133672 TIMR S3 reset 305ms
133672 PSST S3 persist
133917 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
133918 TERM S4 T54 ignore T1
133951 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
133951 TERM S4 T54 ignore T1
134407 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
134408 TERM S3 T54 ignore T1
134500 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
134501 TERM S4 T54 ignore T1
134665 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
134665 TERM S3 T54 ignore T1
134677 LEAD S0 -> S4 T54 PLI3 PLT54 LC3 []
134677 LEAD S0 -> S2 T54 PLI3 PLT54 LC3 []
134678 LEAD S0 -> S3 T54 PLI3 PLT54 LC3 []
134678 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
134678 TERM S3 T54 ignore T1
134678 FOLL S2 <- S0 T54 PLI3 PLT54 LC3 []
134678 FOLL S4 <- S0 T54 PLI3 PLT54 LC3 []
134679 TIMR S4 reset 183ms
134679 LEAD S0 -> S1 T54 PLI3 PLT54 LC3 []
134679 PSST S4 persist
134679 FOLL S3 <- S0 T54 PLI3 PLT54 LC3 []
134679 TIMR S3 reset 247ms
134679 TIMR S2 reset 239ms
134679 PSST S3 persist
134679 PSST S2 persist
134680 FOLL S1 <- S0 T54 PLI3 PLT54 LC3 []
134680 TIMR S1 reset 189ms
134680 PSST S1 persist
135081 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
135081 TERM S0 T54 ignore T1
135154 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
135154 TERM S0 T54 ignore T1
135155 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
135155 TERM S1 T54 ignore T1
135463 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
135463 TERM S4 T54 ignore T1
135506 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
135506 TERM S1 T54 ignore T1
135679 LEAD S0 -> S4 T54 PLI3 PLT54 LC3 []
135680 LEAD S0 -> S2 T54 PLI3 PLT54 LC3 []
135680 LEAD S0 -> S1 T54 PLI3 PLT54 LC3 []
135681 LEAD S0 -> S3 T54 PLI3 PLT54 LC3 []
135681 FOLL S2 <- S0 T54 PLI3 PLT54 LC3 []
135681 TIMR S2 reset 289ms
135682 PSST S2 persist
135682 FOLL S4 <- S0 T54 PLI3 PLT54 LC3 []
135682 TIMR S4 reset 194ms
135682 FOLL S1 <- S0 T54 PLI3 PLT54 LC3 []
135682 TIMR S1 reset 331ms
135682 PSST S4 persist
135682 FOLL S3 <- S0 T54 PLI3 PLT54 LC3 []
135682 TIMR S3 reset 167ms
135682 PSST S3 persist
135682 PSST S1 persist
135787 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
135787 TERM S0 T54 ignore T1
135822 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
135822 TERM S4 T54 ignore T1
135876 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
135876 TERM S3 T54 ignore T1
135887 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
135887 TERM S4 T54 ignore T1
136041 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
136041 TERM S0 T54 ignore T1
136041 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
136042 TERM S4 T54 ignore T1
136073 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
136073 TERM S3 T54 ignore T1
136096 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
136096 TERM S1 T54 ignore T1
136337 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
136338 TERM S0 T54 ignore T1
136545 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
136545 TERM S4 T54 ignore T1
136578 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
136578 TERM S3 T54 ignore T1
136686 LEAD S0 -> S4 T54 PLI3 PLT54 LC3 []
136686 LEAD S0 -> S1 T54 PLI3 PLT54 LC3 []
136686 LEAD S0 -> S2 T54 PLI3 PLT54 LC3 []
136687 LEAD S0 -> S3 T54 PLI3 PLT54 LC3 []
136688 FOLL S1 <- S0 T54 PLI3 PLT54 LC3 []
136688 TIMR S1 reset 229ms
136688 FOLL S2 <- S0 T54 PLI3 PLT54 LC3 []
136688 TIMR S2 reset 230ms
136688 PSST S1 persist
136688 PSST S2 persist
136688 FOLL S3 <- S0 T54 PLI3 PLT54 LC3 []
136689 TIMR S3 reset 329ms
136689 FOLL S4 <- S0 T54 PLI3 PLT54 LC3 []
136689 PSST S3 persist
136689 TIMR S4 reset 283ms
136689 PSST S4 persist
136703 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
136704 TERM S3 T54 ignore T1
136818 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
136818 TERM S1 T54 ignore T1
136840 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
136840 TERM S0 T54 ignore T1
136884 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
136885 TERM S4 T54 ignore T1
136941 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
136941 TERM S4 T54 ignore T1
136983 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
136984 TERM S3 T54 ignore T1
136994 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
136994 TERM S0 T54 ignore T1
137314 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
137314 TERM S4 T54 ignore T1
137390 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
137390 TERM S4 T54 ignore T1
137401 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
137401 TERM S0 T54 ignore T1
137424 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
137424 TERM S1 T54 ignore T1
137424 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
137424 TERM S3 T54 ignore T1
137572 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
137572 TERM S3 T54 ignore T1
137595 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
137595 TERM S1 T54 ignore T1
137669 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
137670 TERM S3 T54 ignore T1
137691 LEAD S0 -> S4 T54 PLI3 PLT54 LC3 []
137691 LEAD S0 -> S2 T54 PLI3 PLT54 LC3 []
137692 LEAD S0 -> S3 T54 PLI3 PLT54 LC3 []
137692 LEAD S0 -> S1 T54 PLI3 PLT54 LC3 []
137692 FOLL S4 <- S0 T54 PLI3 PLT54 LC3 []
137692 FOLL S2 <- S0 T54 PLI3 PLT54 LC3 []
137692 TIMR S4 reset 167ms
137692 TIMR S2 reset 328ms
137692 PSST S4 persist
137692 PSST S2 persist
137693 FOLL S3 <- S0 T54 PLI3 PLT54 LC3 []
137693 TIMR S3 reset 341ms
137693 PSST S3 persist
137693 FOLL S1 <- S0 T54 PLI3 PLT54 LC3 []
137693 TIMR S1 reset 160ms
137693 PSST S1 persist
137728 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
137728 TERM S4 T54 ignore T1
138081 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
138081 TERM S3 T54 ignore T1
138137 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
138137 TERM S4 T54 ignore T1
138422 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
138422 TERM S0 T54 ignore T1
138422 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
138422 TERM S3 T54 ignore T1
138433 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
138433 TERM S3 T54 ignore T1
138507 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
138508 TERM S0 T54 ignore T1
138603 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
138603 TERM S0 T54 ignore T1
138698 LEAD S0 -> S4 T54 PLI3 PLT54 LC3 []
138698 LEAD S0 -> S1 T54 PLI3 PLT54 LC3 []
138698 LEAD S0 -> S3 T54 PLI3 PLT54 LC3 []
138698 LEAD S0 -> S2 T54 PLI3 PLT54 LC3 []
138699 FOLL S3 <- S0 T54 PLI3 PLT54 LC3 []
138700 TIMR S3 reset 162ms
138700 PSST S3 persist
138699 FOLL S1 <- S0 T54 PLI3 PLT54 LC3 []
138701 TIMR S1 reset 218ms
138701 PSST S1 persist
138701 FOLL S2 <- S0 T54 PLI3 PLT54 LC3 []
138701 TIMR S2 reset 315ms
138701 PSST S2 persist
138699 FOLL S4 <- S0 T54 PLI3 PLT54 LC3 []
138701 TIMR S4 reset 194ms
138701 PSST S4 persist
138825 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
138825 TERM S3 T54 ignore T1
138880 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
138880 TERM S0 T54 ignore T1
138891 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
138892 TERM S3 T54 ignore T1
139060 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
139060 TERM S4 T54 ignore T1
139168 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
139169 TERM S3 T54 ignore T1
139180 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
139180 TERM S3 T54 ignore T1
139191 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
139191 TERM S0 T54 ignore T1
139336 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
139337 TERM S4 T54 ignore T1
139656 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
139656 TERM S1 T54 ignore T1
139708 LEAD S0 -> S4 T54 PLI3 PLT54 LC3 []
139709 LEAD S0 -> S2 T54 PLI3 PLT54 LC3 []
139709 LEAD S0 -> S3 T54 PLI3 PLT54 LC3 []
139710 FOLL S4 <- S0 T54 PLI3 PLT54 LC3 []
139710 TIMR S4 reset 220ms
139710 LEAD S0 -> S1 T54 PLI3 PLT54 LC3 []
139710 PSST S4 persist
139710 FOLL S2 <- S0 T54 PLI3 PLT54 LC3 []
139711 TIMR S2 reset 295ms
139711 FOLL S3 <- S0 T54 PLI3 PLT54 LC3 []
139711 TIMR S3 reset 289ms
139711 PSST S3 persist
139711 PSST S2 persist
139711 FOLL S1 <- S0 T54 PLI3 PLT54 LC3 []
139711 TIMR S1 reset 302ms
139711 PSST S1 persist
139744 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
139744 TERM S1 T54 ignore T1
139848 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
139848 TERM S1 T54 ignore T1
139871 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
139872 TERM S3 T54 ignore T1
139883 FOLL S1 <- S0 T54 PLI3 PLT54 LC0 []
139883 TIMR S1 reset 170ms
139883 PSST S1 persist
140554 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
140555 TERM S0 T54 ignore T1
140699 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
140699 TERM S1 T54 ignore T1
140709 LEAD S0 -> S4 T54 PLI3 PLT54 LC3 []
140709 LEAD S0 -> S2 T54 PLI3 PLT54 LC3 []
140710 LEAD S0 -> S3 T54 PLI3 PLT54 LC3 []
140710 LEAD S0 -> S1 T54 PLI3 PLT54 LC3 []
140710 FOLL S4 <- S0 T54 PLI3 PLT54 LC3 []
140710 TIMR S4 reset 193ms
140710 PSST S4 persist
140711 FOLL S2 <- S0 T54 PLI3 PLT54 LC3 []
140711 TIMR S2 reset 282ms
140711 FOLL S3 <- S0 T54 PLI3 PLT54 LC3 []
140711 TIMR S3 reset 228ms
140711 PSST S2 persist
140711 PSST S3 persist
140711 FOLL S1 <- S0 T54 PLI3 PLT54 LC3 []
140711 TIMR S1 reset 309ms
140711 PSST S1 persist
140780 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
140780 TERM S0 T54 ignore T1
140900 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
140900 TERM S0 T54 ignore T1
141218 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
141218 TERM S3 T54 ignore T1
141260 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
141260 TERM S3 T54 ignore T1
141292 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
141292 TERM S1 T54 ignore T1
141292 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
141292 TERM S3 T54 ignore T1
141380 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
141380 TERM S0 T54 ignore T1
141391 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
141391 TERM S1 T54 ignore T1
141712 LEAD S0 -> S4 T54 PLI3 PLT54 LC3 []
141713 LEAD S0 -> S2 T54 PLI3 PLT54 LC3 []
141713 LEAD S0 -> S3 T54 PLI3 PLT54 LC3 []
141713 LEAD S0 -> S1 T54 PLI3 PLT54 LC3 []
141714 FOLL S4 <- S0 T54 PLI3 PLT54 LC3 []
141714 TIMR S4 reset 215ms
141714 PSST S4 persist
141715 FOLL S1 <- S0 T54 PLI3 PLT54 LC3 []
141715 TIMR S1 reset 238ms
141715 PSST S1 persist
141715 FOLL S3 <- S0 T54 PLI3 PLT54 LC3 []
141715 FOLL S2 <- S0 T54 PLI3 PLT54 LC3 []
141715 TIMR S3 reset 200ms
141715 TIMR S2 reset 244ms
141716 PSST S3 persist
141716 PSST S2 persist
141803 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
141803 TERM S1 T54 ignore T1
141855 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
141855 TERM S1 T54 ignore T1
141953 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
141953 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
141953 TERM S4 T54 ignore T1
141954 TERM S4 T54 ignore T1
142110 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
142110 TERM S3 T54 ignore T1
142259 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
142259 TERM S1 T54 ignore T1
142420 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
142420 TERM S3 T54 ignore T1
142452 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
142453 TERM S4 T54 ignore T1
142526 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
142526 TERM S4 T54 ignore T1
142568 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
142568 TERM S1 T54 ignore T1
142580 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
142580 TERM S3 T54 ignore T1
142581 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
142581 TERM S0 T54 ignore T1
142713 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
142714 TERM S0 T54 ignore T1
142714 LEAD S0 -> S4 T54 PLI3 PLT54 LC3 []
142715 LEAD S0 -> S1 T54 PLI3 PLT54 LC3 []
142715 FOLL S4 <- S0 T54 PLI3 PLT54 LC3 []
142715 TIMR S4 reset 297ms
142715 PSST S4 persist
142716 LEAD S0 -> S2 T54 PLI3 PLT54 LC3 []
142716 FOLL S1 <- S0 T54 PLI3 PLT54 LC3 []
142716 TIMR S1 reset 241ms
142717 PSST S1 persist
142716 LEAD S0 -> S3 T54 PLI3 PLT54 LC3 []
142718 FOLL S3 <- S0 T54 PLI3 PLT54 LC3 []
142719 TIMR S3 reset 348ms
142719 PSST S3 persist
142718 FOLL S2 <- S0 T54 PLI3 PLT54 LC3 []
142721 TIMR S2 reset 179ms
142721 PSST S2 persist
142796 APPD S0 start append {14 54} at 4
142797 PSST S0 persist
143043 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
143043 TERM S0 T54 ignore T1
143141 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
143142 TERM S4 T54 ignore T1
143184 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
143186 TERM S0 T54 ignore T1
143184 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
143186 TERM S0 T54 ignore T1
143195 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
143196 TERM S1 T54 ignore T1
143284 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
143284 TERM S4 T54 ignore T1
143485 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
143485 TERM S1 T54 ignore T1
143571 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
143571 TERM S1 T54 ignore T1
143605 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
143605 TERM S0 T54 ignore T1
143693 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
143693 TERM S1 T54 ignore T1
143723 LEAD S0 -> S4 T54 PLI3 PLT54 LC3 [{14 54}]
143723 LEAD S0 -> S2 T54 PLI3 PLT54 LC3 [{14 54}]
143724 LEAD S0 -> S3 T54 PLI3 PLT54 LC3 [{14 54}]
143724 LEAD S0 -> S1 T54 PLI3 PLT54 LC3 [{14 54}]
143732 FOLL S4 <- S0 T54 PLI3 PLT54 LC3 [{14 54}]
143733 TIMR S4 reset 167ms
143733 APPD S4 append {14 54} at 4
143733 PSST S4 persist
143734 FOLL S1 <- S0 T54 PLI3 PLT54 LC3 [{14 54}]
143734 TIMR S1 reset 228ms
143735 APPD S1 append {14 54} at 4
143735 PSST S1 persist
143735 FOLL S3 <- S0 T54 PLI3 PLT54 LC3 [{14 54}]
143735 TIMR S3 reset 218ms
143735 APPD S3 append {14 54} at 4
143736 PSST S3 persist
143736 FOLL S2 <- S0 T54 PLI3 PLT54 LC3 [{14 54}]
143736 TIMR S2 reset 309ms
143736 APPD S2 append {14 54} at 4
143739 PSST S2 persist
143763 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
143763 TERM S3 T54 ignore T1
143858 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
143858 TERM S3 T54 ignore T1
143986 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
143986 TERM S1 T54 ignore T1
144233 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
144233 TERM S4 T54 ignore T1
144456 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
144456 TERM S0 T54 ignore T1
144503 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
144504 TERM S0 T54 ignore T1
144561 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
144562 TERM S0 T54 ignore T1
144724 LEAD S0 -> S4 T54 PLI4 PLT54 LC4 []
144725 LEAD S0 -> S1 T54 PLI4 PLT54 LC4 []
144725 LEAD S0 -> S2 T54 PLI4 PLT54 LC4 []
144726 APPL S0 apply 14 at 4
144726 LEAD S0 -> S3 T54 PLI4 PLT54 LC4 []
144726 FOLL S4 <- S0 T54 PLI4 PLT54 LC4 []
144726 TIMR S4 reset 215ms
144727 PSST S4 persist
144727 FOLL S2 <- S0 T54 PLI4 PLT54 LC4 []
144727 TIMR S2 reset 215ms
144727 FOLL S3 <- S0 T54 PLI4 PLT54 LC4 []
144728 TIMR S3 reset 299ms
144728 PSST S3 persist
144728 PSST S2 persist
144726 FOLL S1 <- S0 T54 PLI4 PLT54 LC4 []
144729 APPL S4 apply 14 at 4
144729 APPL S2 apply 14 at 4
144729 TIMR S1 reset 281ms
144729 PSST S1 persist
144729 APPL S3 apply 14 at 4
144730 APPL S1 apply 14 at 4
144794 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
144794 TERM S0 T54 ignore T1
144877 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
144878 TERM S0 T54 ignore T1
145015 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
145015 TERM S4 T54 ignore T1
145071 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
145072 TERM S4 T54 ignore T1
145121 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
145122 TERM S1 T54 ignore T1
145146 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
145147 TERM S0 T54 ignore T1
145193 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
145193 TERM S4 T54 ignore T1
145193 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
145193 TERM S4 T54 ignore T1
145308 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
145308 TERM S0 T54 ignore T1
145309 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
145309 TERM S3 T54 ignore T1
145386 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
145386 TERM S3 T54 ignore T1
145602 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
145602 TERM S1 T54 ignore T1
145613 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
145613 TERM S1 T54 ignore T1
145657 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
145657 TERM S0 T54 ignore T1
145679 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
145680 TERM S4 T54 ignore T1
145724 LEAD S0 -> S4 T54 PLI4 PLT54 LC4 []
145725 LEAD S0 -> S2 T54 PLI4 PLT54 LC4 []
145725 LEAD S0 -> S3 T54 PLI4 PLT54 LC4 []
145725 LEAD S0 -> S1 T54 PLI4 PLT54 LC4 []
145726 FOLL S2 <- S0 T54 PLI4 PLT54 LC4 []
145726 TIMR S2 reset 247ms
145726 PSST S2 persist
145726 FOLL S4 <- S0 T54 PLI4 PLT54 LC4 []
145726 TIMR S4 reset 337ms
145726 FOLL S3 <- S0 T54 PLI4 PLT54 LC4 []
145727 TIMR S3 reset 314ms
145727 PSST S4 persist
145727 PSST S3 persist
145727 FOLL S1 <- S0 T54 PLI4 PLT54 LC4 []
145727 TIMR S1 reset 165ms
145727 PSST S1 persist
145814 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
145814 TERM S3 T54 ignore T1
146155 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
146155 TERM S4 T54 ignore T1
146209 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
146209 TERM S4 T54 ignore T1
146220 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
146220 TERM S0 T54 ignore T1
146295 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
146295 TERM S0 T54 ignore T1
146295 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
146295 TERM S1 T54 ignore T1
146317 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
146317 TERM S4 T54 ignore T1
146351 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
146351 TERM S0 T54 ignore T1
146427 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
146427 TERM S0 T54 ignore T1
146554 FOLL S2 <- S0 T54 PLI3 PLT54 LC0 []
146555 TIMR S2 reset 275ms
146555 PSST S2 persist
146586 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
146586 TERM S1 T54 ignore T1
146586 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
146587 TERM S1 T54 ignore T1
146633 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
146633 TERM S3 T54 ignore T1
146728 LEAD S0 -> S4 T54 PLI4 PLT54 LC4 []
146729 LEAD S0 -> S2 T54 PLI4 PLT54 LC4 []
146729 LEAD S0 -> S3 T54 PLI4 PLT54 LC4 []
146729 LEAD S0 -> S1 T54 PLI4 PLT54 LC4 []
146730 FOLL S4 <- S0 T54 PLI4 PLT54 LC4 []
146730 TIMR S4 reset 179ms
146730 PSST S4 persist
146730 FOLL S2 <- S0 T54 PLI4 PLT54 LC4 []
146730 TIMR S2 reset 171ms
146731 PSST S2 persist
146731 FOLL S3 <- S0 T54 PLI4 PLT54 LC4 []
146731 FOLL S1 <- S0 T54 PLI4 PLT54 LC4 []
146731 TIMR S3 reset 205ms
146731 TIMR S1 reset 349ms
146731 PSST S3 persist
146731 PSST S1 persist
146731 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
146731 TERM S0 T54 ignore T1
146819 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
146819 TERM S3 T54 ignore T1
146819 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
146819 TERM S3 T54 ignore T1
146912 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
146913 TERM S0 T54 ignore T1
146997 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
146998 TERM S1 T54 ignore T1
147190 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
147191 TERM S4 T54 ignore T1
147267 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
147268 TERM S3 T54 ignore T1
147267 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
147268 TERM S0 T54 ignore T1
147421 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
147421 TERM S0 T54 ignore T1
147558 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
147558 TERM S0 T54 ignore T1
147666 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
147666 TERM S0 T54 ignore T1
147689 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
147689 TERM S0 T54 ignore T1
147731 LEAD S0 -> S4 T54 PLI4 PLT54 LC4 []
147731 LEAD S0 -> S1 T54 PLI4 PLT54 LC4 []
147732 LEAD S0 -> S2 T54 PLI4 PLT54 LC4 []
147732 LEAD S0 -> S3 T54 PLI4 PLT54 LC4 []
147733 FOLL S1 <- S0 T54 PLI4 PLT54 LC4 []
147733 TIMR S1 reset 186ms
147734 PSST S1 persist
147734 FOLL S4 <- S0 T54 PLI4 PLT54 LC4 []
147734 TIMR S4 reset 171ms
147733 FOLL S2 <- S0 T54 PLI4 PLT54 LC4 []
147735 TIMR S2 reset 289ms
147735 FOLL S3 <- S0 T54 PLI4 PLT54 LC4 []
147735 PSST S2 persist
147736 TIMR S3 reset 316ms
147736 PSST S3 persist
147735 PSST S4 persist
147861 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
147861 TERM S4 T54 ignore T1
147903 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
147904 TERM S3 T54 ignore T1
148019 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
148019 TERM S1 T54 ignore T1
148072 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
148072 TERM S1 T54 ignore T1
148225 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
148225 TERM S0 T54 ignore T1
148739 LEAD S0 -> S4 T54 PLI4 PLT54 LC4 []
148740 LEAD S0 -> S2 T54 PLI4 PLT54 LC4 []
148740 LEAD S0 -> S3 T54 PLI4 PLT54 LC4 []
148740 LEAD S0 -> S1 T54 PLI4 PLT54 LC4 []
148741 FOLL S4 <- S0 T54 PLI4 PLT54 LC4 []
148741 TIMR S4 reset 214ms
148741 PSST S4 persist
148741 FOLL S2 <- S0 T54 PLI4 PLT54 LC4 []
148741 FOLL S3 <- S0 T54 PLI4 PLT54 LC4 []
148741 TIMR S2 reset 209ms
148741 TIMR S3 reset 295ms
148741 PSST S2 persist
148741 PSST S3 persist
148742 FOLL S1 <- S0 T54 PLI4 PLT54 LC4 []
148742 TIMR S1 reset 151ms
148742 PSST S1 persist
149149 FOLL S4 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
149150 TERM S4 T54 ignore T1
149174 FOLL S0 <- S2 T1 PLI2 PLT1 LC2 []
149174 TERM S0 T54 ignore T1
149217 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
149218 TERM S1 T54 ignore T1
149291 FOLL S3 <- S2 T1 PLI1 PLT1 LC2 [{12 1}]
149291 TERM S3 T54 ignore T1
149323 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
149323 TERM S1 T54 ignore T1
149482 FOLL S1 <- S2 T1 PLI2 PLT1 LC2 []
149482 TERM S1 T54 ignore T1
149484 TEST S1 disconnect
149485 TEST S2 disconnect
149485 APPD S0 start append {15 54} at 5
149486 PSST S0 persist
149745 LEAD S0 -> S4 T54 PLI4 PLT54 LC4 [{15 54}]
149746 LEAD S0 -> S2 T54 PLI4 PLT54 LC4 [{15 54}]
149746 LEAD S0 -> S1 T54 PLI4 PLT54 LC4 [{15 54}]
149747 LEAD S0 -> S3 T54 PLI4 PLT54 LC4 [{15 54}]
149747 FOLL S4 <- S0 T54 PLI4 PLT54 LC4 [{15 54}]
149748 TIMR S4 reset 178ms
149748 APPD S4 append {15 54} at 5
149748 PSST S4 persist
149749 FOLL S3 <- S0 T54 PLI4 PLT54 LC4 [{15 54}]
149749 TIMR S3 reset 245ms
149750 APPD S3 append {15 54} at 5
149750 PSST S3 persist
150253 TIMR S1 timeout
150254 VOTE S1 start vote T55
150254 PSST S1 persist
150254 TIMR S1 reset 225ms
150751 LEAD S0 -> S4 T54 PLI5 PLT54 LC5 []
150752 LEAD S0 -> S1 T54 PLI4 PLT54 LC5 [{15 54}]
150752 APPL S0 apply 15 at 5
150753 LEAD S0 -> S2 T54 PLI4 PLT54 LC5 [{15 54}]
150753 LEAD S0 -> S3 T54 PLI5 PLT54 LC5 []
150753 FOLL S4 <- S0 T54 PLI5 PLT54 LC5 []
150754 TIMR S4 reset 315ms
150754 PSST S4 persist
150754 FOLL S3 <- S0 T54 PLI5 PLT54 LC5 []
150754 TIMR S3 reset 342ms
150754 PSST S3 persist
150755 APPL S3 apply 15 at 5
150755 APPL S4 apply 15 at 5
150836 TIMR S2 timeout
150836 VOTE S2 start vote T55
150837 PSST S2 persist
150837 TIMR S2 reset 321ms
150921 TEST S0 disconnect
150922 TEST S3 disconnect
150922 TEST S4 disconnect
150922 TEST S1 disconnect
150922 KILL S1 killed
150924 TEST S2 disconnect
150924 KILL S2 killed
150925 TEST S1 connect
150925 TEST S2 connect
151757 LEAD S0 -> S3 T54 PLI5 PLT54 LC5 []
151757 LEAD S0 -> S1 T54 PLI4 PLT54 LC5 [{15 54}]
151757 LEAD S0 -> S4 T54 PLI5 PLT54 LC5 []
151757 LEAD S0 -> S2 T54 PLI4 PLT54 LC5 [{15 54}]
152515 TIMR S1 timeout
152515 VOTE S1 start vote T56
152515 PSST S1 persist
152515 TIMR S1 reset 318ms
152765 LEAD S0 -> S4 T54 PLI5 PLT54 LC5 []
152765 LEAD S0 -> S2 T54 PLI4 PLT54 LC5 [{15 54}]
152766 LEAD S0 -> S3 T54 PLI5 PLT54 LC5 []
152766 LEAD S0 -> S1 T54 PLI4 PLT54 LC5 [{15 54}]
153066 TIMR S2 timeout
153067 VOTE S2 start vote T56
153067 PSST S2 persist
153067 TIMR S2 reset 331ms
153070 VOTE S1 -> S2 vote
153071 TIMR S1 reset 194ms
153071 PSST S1 persist
153072 VOTE S2 <- S1 votes 2
153768 LEAD S0 -> S4 T54 PLI5 PLT54 LC5 []
153769 LEAD S0 -> S2 T54 PLI4 PLT54 LC5 [{15 54}]
153769 LEAD S0 -> S3 T54 PLI5 PLT54 LC5 []
153769 LEAD S0 -> S1 T54 PLI4 PLT54 LC5 [{15 54}]
153910 TIMR S4 timeout
153910 VOTE S4 start vote T55
153911 PSST S4 persist
153911 TIMR S4 reset 234ms
154053 TIMR S2 timeout
154053 VOTE S2 start vote T56
154054 PSST S2 persist
154054 TIMR S2 reset 228ms
154175 TIMR S3 timeout
154175 VOTE S3 start vote T55
154176 PSST S3 persist
154176 TIMR S3 reset 158ms
154770 LEAD S0 -> S4 T54 PLI5 PLT54 LC5 []
154770 LEAD S0 -> S2 T54 PLI4 PLT54 LC5 [{15 54}]
154771 LEAD S0 -> S3 T54 PLI5 PLT54 LC5 []
154771 LEAD S0 -> S1 T54 PLI4 PLT54 LC5 [{15 54}]
155015 TIMR S1 timeout
155015 VOTE S1 start vote T57
155017 PSST S1 persist
155017 TIMR S1 reset 290ms
155019 VOTE S2 -> S1 vote
155020 TIMR S2 reset 229ms
155020 PSST S2 persist
155021 VOTE S1 <- S2 votes 2
155760 TIMR S3 timeout
155760 VOTE S3 start vote T56
155761 PSST S3 persist
155761 TIMR S3 reset 219ms
155772 LEAD S0 -> S4 T54 PLI5 PLT54 LC5 []
155772 LEAD S0 -> S2 T54 PLI4 PLT54 LC5 [{15 54}]
155772 LEAD S0 -> S3 T54 PLI5 PLT54 LC5 []
155772 LEAD S0 -> S1 T54 PLI4 PLT54 LC5 [{15 54}]
156253 TIMR S4 timeout
156253 VOTE S4 start vote T56
156254 PSST S4 persist
156254 TIMR S4 reset 286ms
156778 LEAD S0 -> S4 T54 PLI5 PLT54 LC5 []
156779 LEAD S0 -> S2 T54 PLI4 PLT54 LC5 [{15 54}]
156779 LEAD S0 -> S3 T54 PLI5 PLT54 LC5 []
156779 LEAD S0 -> S1 T54 PLI4 PLT54 LC5 [{15 54}]
157318 TIMR S2 timeout
157318 VOTE S2 start vote T58
157319 PSST S2 persist
157319 TIMR S2 reset 335ms
157321 VOTE S1 -> S2 vote
157321 TIMR S1 reset 211ms
157321 PSST S1 persist
157322 VOTE S2 <- S1 votes 2
157782 LEAD S0 -> S4 T54 PLI5 PLT54 LC5 []
157782 LEAD S0 -> S2 T54 PLI4 PLT54 LC5 [{15 54}]
157782 LEAD S0 -> S3 T54 PLI5 PLT54 LC5 []
157782 LEAD S0 -> S1 T54 PLI4 PLT54 LC5 [{15 54}]
157959 TIMR S3 timeout
157959 VOTE S3 start vote T57
157959 PSST S3 persist
157959 TIMR S3 reset 226ms
158792 LEAD S0 -> S4 T54 PLI5 PLT54 LC5 []
158792 LEAD S0 -> S3 T54 PLI5 PLT54 LC5 []
158792 LEAD S0 -> S2 T54 PLI4 PLT54 LC5 [{15 54}]
158792 LEAD S0 -> S1 T54 PLI4 PLT54 LC5 [{15 54}]
159121 TIMR S4 timeout
159121 VOTE S4 start vote T57
159121 PSST S4 persist
159121 TIMR S4 reset 232ms
159442 TIMR S1 timeout
159442 VOTE S1 start vote T59
159443 PSST S1 persist
159443 TIMR S1 reset 186ms
159446 VOTE S2 -> S1 vote
159446 TIMR S2 reset 196ms
159446 PSST S2 persist
159447 VOTE S1 <- S2 votes 2
159795 LEAD S0 -> S4 T54 PLI5 PLT54 LC5 []
159797 LEAD S0 -> S1 T54 PLI4 PLT54 LC5 [{15 54}]
159797 LEAD S0 -> S2 T54 PLI4 PLT54 LC5 [{15 54}]
159798 LEAD S0 -> S3 T54 PLI5 PLT54 LC5 []
160227 TIMR S3 timeout
160228 VOTE S3 start vote T58
160228 PSST S3 persist
160228 TIMR S3 reset 258ms
160796 LEAD S0 -> S4 T54 PLI5 PLT54 LC5 []
160796 LEAD S0 -> S2 T54 PLI4 PLT54 LC5 [{15 54}]
160797 LEAD S0 -> S1 T54 PLI4 PLT54 LC5 [{15 54}]
160797 LEAD S0 -> S3 T54 PLI5 PLT54 LC5 []
160929 TEST S3 disconnect
160930 KILL S3 killed
160931 TEST S3 connect
161306 TIMR S1 timeout
161306 VOTE S1 start vote T60
161307 PSST S1 persist
161307 TIMR S1 reset 343ms
161308 VOTE S3 -> S1 not vote: LLT 54 > 54 | LLI 5 > 4 
161309 VOTE S2 -> S1 vote
161309 TIMR S2 reset 290ms
161309 PSST S3 persist
161309 PSST S2 persist
161310 VOTE S1 <- S2 votes 2
161452 TIMR S4 timeout
161452 VOTE S4 start vote T58
161453 PSST S4 persist
161453 TIMR S4 reset 325ms
161799 LEAD S0 -> S4 T54 PLI5 PLT54 LC5 []
161800 LEAD S0 -> S2 T54 PLI4 PLT54 LC5 [{15 54}]
161800 LEAD S0 -> S3 T54 PLI5 PLT54 LC5 []
161800 LEAD S0 -> S1 T54 PLI4 PLT54 LC5 [{15 54}]
162804 LEAD S0 -> S4 T54 PLI5 PLT54 LC5 []
162804 LEAD S0 -> S2 T54 PLI4 PLT54 LC5 [{15 54}]
162805 LEAD S0 -> S1 T54 PLI4 PLT54 LC5 [{15 54}]
162805 LEAD S0 -> S3 T54 PLI5 PLT54 LC5 []
162816 TIMR S3 timeout
162816 VOTE S3 start vote T59
162817 PSST S3 persist
162817 TIMR S3 reset 246ms
163534 TIMR S3 timeout
163534 VOTE S3 start vote T59
163535 PSST S3 persist
163535 TIMR S3 reset 189ms
163536 VOTE S2 -> S3 not vote: T59 < T60
163536 PSST S2 persist
163536 VOTE S1 -> S3 not vote: T59 < T60
163537 PSST S1 persist
163537 TERM S3 update T59 to T60
163537 PSST S3 persist
163813 LEAD S0 -> S4 T54 PLI5 PLT54 LC5 []
163813 LEAD S0 -> S2 T54 PLI4 PLT54 LC5 [{15 54}]
163814 LEAD S0 -> S3 T54 PLI5 PLT54 LC5 []
163814 LEAD S0 -> S1 T54 PLI4 PLT54 LC5 [{15 54}]
164209 TIMR S2 timeout
164210 VOTE S2 start vote T61
164210 PSST S2 persist
164210 TIMR S2 reset 336ms
164212 VOTE S3 -> S2 not vote: LLT 54 > 54 | LLI 5 > 4 
164212 PSST S3 persist
164213 VOTE S1 -> S2 vote
164213 TIMR S1 reset 337ms
164213 PSST S1 persist
164213 VOTE S2 <- S1 votes 2
164713 TIMR S4 timeout
164713 VOTE S4 start vote T59
164714 PSST S4 persist
164714 TIMR S4 reset 296ms
164821 LEAD S0 -> S4 T54 PLI5 PLT54 LC5 []
164821 LEAD S0 -> S2 T54 PLI4 PLT54 LC5 [{15 54}]
164821 LEAD S0 -> S3 T54 PLI5 PLT54 LC5 []
164821 LEAD S0 -> S1 T54 PLI4 PLT54 LC5 [{15 54}]
165433 TIMR S3 timeout
165433 VOTE S3 start vote T61
165434 PSST S3 persist
165434 TIMR S3 reset 189ms
165435 VOTE S2 -> S3 not vote: vote S2
165435 VOTE S1 -> S3 not vote: vote S2
165435 PSST S2 persist
165436 PSST S1 persist
165829 LEAD S0 -> S4 T54 PLI5 PLT54 LC5 []
165830 LEAD S0 -> S2 T54 PLI4 PLT54 LC5 [{15 54}]
165830 LEAD S0 -> S3 T54 PLI5 PLT54 LC5 []
165830 LEAD S0 -> S1 T54 PLI4 PLT54 LC5 [{15 54}]
166837 LEAD S0 -> S4 T54 PLI5 PLT54 LC5 []
166837 LEAD S0 -> S2 T54 PLI4 PLT54 LC5 [{15 54}]
166838 LEAD S0 -> S1 T54 PLI4 PLT54 LC5 [{15 54}]
166838 LEAD S0 -> S3 T54 PLI5 PLT54 LC5 []
167334 TIMR S3 timeout
167335 VOTE S3 start vote T62
167335 PSST S3 persist
167335 TIMR S3 reset 321ms
167337 VOTE S2 -> S3 vote
167337 TIMR S2 reset 250ms
167337 PSST S2 persist
167337 VOTE S1 -> S3 vote
167338 TIMR S1 reset 275ms
167338 PSST S1 persist
167338 VOTE S3 <- S2 votes 2
167340 VOTE S3 <- S1 votes 3
167340 VOTE S3 win vote T62
167512 APPD S3 start append {16 62} at 6
167513 PSST S3 persist
167684 TIMR S4 timeout
167685 VOTE S4 start vote T60
167685 PSST S4 persist
167685 TIMR S4 reset 286ms
167839 LEAD S0 -> S4 T54 PLI5 PLT54 LC5 []
167839 LEAD S0 -> S2 T54 PLI4 PLT54 LC5 [{15 54}]
167840 LEAD S0 -> S3 T54 PLI5 PLT54 LC5 []
167840 LEAD S0 -> S1 T54 PLI4 PLT54 LC5 [{15 54}]
168343 LEAD S3 -> S4 T62 PLI6 PLT62 LC0 []
168343 LEAD S3 -> S0 T62 PLI6 PLT62 LC0 []
168343 LEAD S3 -> S1 T62 PLI6 PLT62 LC0 []
168343 LEAD S3 -> S2 T62 PLI6 PLT62 LC0 []
168349 FOLL S1 <- S3 T62 PLI6 PLT62 LC0 []
168349 FOLL S2 <- S3 T62 PLI6 PLT62 LC0 []
168349 TIMR S2 reset 272ms
168349 FOLL S2 LI4 < PLI6 Xlen5
168349 TIMR S1 reset 177ms
168350 FOLL S1 LI4 < PLI6 Xlen5
168351 LEAD S3 -> S1 T62 PLI4 PLT54 LC0 [{15 54} {16 62}]
168352 FOLL S1 <- S3 T62 PLI4 PLT54 LC0 [{15 54} {16 62}]
168352 TIMR S1 reset 316ms
168351 LEAD S3 -> S2 T62 PLI4 PLT54 LC0 [{15 54} {16 62}]
168352 APPD S1 append {15 54} at 5
168352 APPD S1 append {16 62} at 6
168352 PSST S1 persist
168354 FOLL S2 <- S3 T62 PLI4 PLT54 LC0 [{15 54} {16 62}]
168354 TIMR S2 reset 212ms
168354 APPD S2 append {15 54} at 5
168354 APPD S2 append {16 62} at 6
168356 PSST S2 persist
168839 LEAD S0 -> S4 T54 PLI5 PLT54 LC5 []
168840 LEAD S0 -> S3 T54 PLI5 PLT54 LC5 []
168840 LEAD S0 -> S1 T54 PLI4 PLT54 LC5 [{15 54}]
168840 LEAD S0 -> S2 T54 PLI4 PLT54 LC5 [{15 54}]
169346 APPL S3 apply 11 at 1
169347 APPL S3 apply 12 at 2
169347 APPL S3 apply 13 at 3
169347 APPL S3 apply 14 at 4
169347 APPL S3 apply 15 at 5
169347 APPL S3 apply 16 at 6
169346 LEAD S3 -> S4 T62 PLI6 PLT62 LC6 []
169347 LEAD S3 -> S1 T62 PLI6 PLT62 LC6 []
169347 LEAD S3 -> S2 T62 PLI6 PLT62 LC6 []
169349 FOLL S1 <- S3 T62 PLI6 PLT62 LC6 []
169349 TIMR S1 reset 295ms
169350 PSST S1 persist
169350 APPL S1 apply 11 at 1
169350 FOLL S2 <- S3 T62 PLI6 PLT62 LC6 []
169350 APPL S1 apply 12 at 2
169350 TIMR S2 reset 158ms
169347 LEAD S3 -> S0 T62 PLI6 PLT62 LC6 []
169350 APPL S1 apply 13 at 3
169351 APPL S1 apply 14 at 4
169351 APPL S1 apply 15 at 5
169351 APPL S1 apply 16 at 6
169351 PSST S2 persist
169352 APPL S2 apply 11 at 1
169352 APPL S2 apply 12 at 2
169352 APPL S2 apply 13 at 3
169352 APPL S2 apply 14 at 4
169352 APPL S2 apply 15 at 5
169353 APPL S2 apply 16 at 6
169557 TEST S4 connect
169557 TEST S0 connect
169557 APPD S3 start append {17 62} at 7
169558 PSST S3 persist
169844 LEAD S0 -> S4 T54 PLI5 PLT54 LC5 []
169845 LEAD S0 -> S2 T54 PLI4 PLT54 LC5 [{15 54}]
169845 LEAD S0 -> S3 T54 PLI5 PLT54 LC5 []
169846 LEAD S0 -> S1 T54 PLI4 PLT54 LC5 [{15 54}]
169846 FOLL S2 <- S0 T54 PLI4 PLT54 LC5 [{15 54}]
169846 FOLL S3 <- S0 T54 PLI5 PLT54 LC5 []
169846 TERM S3 T62 ignore T54
169847 FOLL S4 <- S0 T54 PLI5 PLT54 LC5 []
169847 TERM S4 T60 ignore T54
169847 TERM S0 update T54 to T62
169847 FOLL S1 <- S0 T54 PLI4 PLT54 LC5 [{15 54}]
169847 TERM S1 T62 ignore T54
169847 PSST S0 persist
169846 TERM S2 T62 ignore T54
170024 FOLL S4 <- S0 T54 PLI5 PLT54 LC5 []
170024 TERM S4 T60 ignore T54
170148 FOLL S3 <- S0 T54 PLI5 PLT54 LC5 []
170148 TERM S3 T62 ignore T54
170347 LEAD S3 -> S4 T62 PLI6 PLT62 LC6 [{17 62}]
170348 LEAD S3 -> S1 T62 PLI6 PLT62 LC6 [{17 62}]
170348 LEAD S3 -> S2 T62 PLI6 PLT62 LC6 [{17 62}]
170348 LEAD S3 -> S0 T62 PLI6 PLT62 LC6 [{17 62}]
170350 FOLL S4 <- S3 T62 PLI6 PLT62 LC6 [{17 62}]
170350 TIMR S4 reset 248ms
170350 TERM S4 update T60 to T62
170350 FOLL S2 <- S3 T62 PLI6 PLT62 LC6 [{17 62}]
170350 TIMR S2 reset 232ms
170350 APPD S2 append {17 62} at 7
170351 PSST S2 persist
170351 FOLL S1 <- S3 T62 PLI6 PLT62 LC6 [{17 62}]
170351 TIMR S1 reset 207ms
170351 APPD S1 append {17 62} at 7
170350 FOLL S0 <- S3 T62 PLI6 PLT62 LC6 [{17 62}]
170352 TIMR S0 reset 326ms
170352 FOLL S0 LI5 < PLI6 Xlen6
170350 PSST S4 persist
170353 FOLL S4 LI5 < PLI6 Xlen6
170353 LEAD S3 -> S0 T62 PLI5 PLT54 LC6 [{16 62} {17 62}]
170351 PSST S1 persist
170354 LEAD S3 -> S4 T62 PLI5 PLT54 LC6 [{16 62} {17 62}]
170354 FOLL S0 <- S3 T62 PLI5 PLT54 LC6 [{16 62} {17 62}]
170354 TIMR S0 reset 197ms
170354 APPD S0 append {16 62} at 6
170354 APPD S0 append {17 62} at 7
170355 PSST S0 persist
170355 FOLL S4 <- S3 T62 PLI5 PLT54 LC6 [{16 62} {17 62}]
170356 TIMR S4 reset 214ms
170356 APPD S4 append {16 62} at 6
170356 APPD S4 append {17 62} at 7
170356 PSST S4 persist
170356 APPL S0 apply 16 at 6
170356 APPL S4 apply 16 at 6
170547 TIMR S3 timeout
171354 LEAD S3 -> S4 T62 PLI7 PLT62 LC7 []
171358 FOLL S4 <- S3 T62 PLI7 PLT62 LC7 []
171358 TIMR S4 reset 178ms
171359 PSST S4 persist
171361 APPL S3 apply 17 at 7
171361 LEAD S3 -> S0 T62 PLI7 PLT62 LC7 []
171364 FOLL S0 <- S3 T62 PLI7 PLT62 LC7 []
171364 TIMR S0 reset 326ms
171364 PSST S0 persist
171365 LEAD S3 -> S1 T62 PLI7 PLT62 LC7 []
171367 FOLL S1 <- S3 T62 PLI7 PLT62 LC7 []
171367 TIMR S1 reset 180ms
171367 PSST S1 persist
171367 LEAD S3 -> S2 T62 PLI7 PLT62 LC7 []
171369 FOLL S2 <- S3 T62 PLI7 PLT62 LC7 []
171369 TIMR S2 reset 308ms
171369 PSST S2 persist
171370 APPL S4 apply 17 at 7
171370 APPL S0 apply 17 at 7
171370 APPL S1 apply 17 at 7
171371 APPL S2 apply 17 at 7
172364 LEAD S3 -> S4 T62 PLI7 PLT62 LC7 []
172365 LEAD S3 -> S1 T62 PLI7 PLT62 LC7 []
172366 LEAD S3 -> S0 T62 PLI7 PLT62 LC7 []
172367 FOLL S4 <- S3 T62 PLI7 PLT62 LC7 []
172367 TIMR S4 reset 192ms
172367 FOLL S1 <- S3 T62 PLI7 PLT62 LC7 []
172367 PSST S4 persist
172367 TIMR S1 reset 261ms
172368 FOLL S0 <- S3 T62 PLI7 PLT62 LC7 []
172368 PSST S1 persist
172366 LEAD S3 -> S2 T62 PLI7 PLT62 LC7 []
172368 TIMR S0 reset 318ms
172369 PSST S0 persist
172369 FOLL S2 <- S3 T62 PLI7 PLT62 LC7 []
172369 TIMR S2 reset 262ms
172369 PSST S2 persist
173365 LEAD S3 -> S4 T62 PLI7 PLT62 LC7 []
173365 LEAD S3 -> S1 T62 PLI7 PLT62 LC7 []
173367 FOLL S4 <- S3 T62 PLI7 PLT62 LC7 []
173367 TIMR S4 reset 341ms
173367 LEAD S3 -> S0 T62 PLI7 PLT62 LC7 []
173367 PSST S4 persist
173367 FOLL S1 <- S3 T62 PLI7 PLT62 LC7 []
173367 LEAD S3 -> S2 T62 PLI7 PLT62 LC7 []
173368 FOLL S0 <- S3 T62 PLI7 PLT62 LC7 []
173368 TIMR S0 reset 195ms
173368 PSST S0 persist
173367 TIMR S1 reset 346ms
173368 PSST S1 persist
173368 FOLL S2 <- S3 T62 PLI7 PLT62 LC7 []
173369 TIMR S2 reset 259ms
173369 PSST S2 persist
173894 FOLL S3 <- S0 T54 PLI5 PLT54 LC5 []
173894 TERM S3 T62 ignore T54
174252 FOLL S4 <- S0 T54 PLI5 PLT54 LC5 []
174252 TERM S4 T62 ignore T54
174368 LEAD S3 -> S4 T62 PLI7 PLT62 LC7 []
174368 LEAD S3 -> S1 T62 PLI7 PLT62 LC7 []
174369 LEAD S3 -> S0 T62 PLI7 PLT62 LC7 []
174369 LEAD S3 -> S2 T62 PLI7 PLT62 LC7 []
174370 FOLL S1 <- S3 T62 PLI7 PLT62 LC7 []
174370 TIMR S1 reset 193ms
174370 FOLL S0 <- S3 T62 PLI7 PLT62 LC7 []
174370 TIMR S0 reset 190ms
174370 PSST S1 persist
174370 PSST S0 persist
174370 FOLL S2 <- S3 T62 PLI7 PLT62 LC7 []
174370 TIMR S2 reset 261ms
174370 PSST S2 persist
174371 FOLL S4 <- S3 T62 PLI7 PLT62 LC7 []
174372 TIMR S4 reset 267ms
174372 PSST S4 persist
174600 FOLL S1 <- S0 T54 PLI4 PLT54 LC5 [{15 54}]
174601 TERM S1 T62 ignore T54
175369 LEAD S3 -> S4 T62 PLI7 PLT62 LC7 []
175369 LEAD S3 -> S1 T62 PLI7 PLT62 LC7 []
175370 LEAD S3 -> S2 T62 PLI7 PLT62 LC7 []
175370 LEAD S3 -> S0 T62 PLI7 PLT62 LC7 []
175371 FOLL S1 <- S3 T62 PLI7 PLT62 LC7 []
175371 TIMR S1 reset 221ms
175371 FOLL S0 <- S3 T62 PLI7 PLT62 LC7 []
175371 PSST S1 persist
175371 FOLL S2 <- S3 T62 PLI7 PLT62 LC7 []
175371 TIMR S0 reset 241ms
175371 TIMR S2 reset 288ms
175371 PSST S0 persist
175371 PSST S2 persist
175373 FOLL S4 <- S3 T62 PLI7 PLT62 LC7 []
175373 TIMR S4 reset 187ms
175374 PSST S4 persist
175828 FOLL S3 <- S0 T54 PLI5 PLT54 LC5 []
175828 TERM S3 T62 ignore T54
176375 LEAD S3 -> S4 T62 PLI7 PLT62 LC7 []
176375 LEAD S3 -> S1 T62 PLI7 PLT62 LC7 []
176376 LEAD S3 -> S2 T62 PLI7 PLT62 LC7 []
176376 LEAD S3 -> S0 T62 PLI7 PLT62 LC7 []
176377 FOLL S4 <- S3 T62 PLI7 PLT62 LC7 []
176377 FOLL S2 <- S3 T62 PLI7 PLT62 LC7 []
176377 TIMR S4 reset 151ms
176377 TIMR S2 reset 321ms
176377 FOLL S1 <- S3 T62 PLI7 PLT62 LC7 []
176377 TIMR S1 reset 208ms
176377 PSST S2 persist
176377 PSST S4 persist
176377 PSST S1 persist
176377 FOLL S0 <- S3 T62 PLI7 PLT62 LC7 []
176378 TIMR S0 reset 175ms
176378 PSST S0 persist
176857 TEST S4 disconnect
176858 TEST S0 disconnect
176858 APPD S3 start append {18 62} at 8
176858 PSST S3 persist
177386 LEAD S3 -> S4 T62 PLI7 PLT62 LC7 [{18 62}]
177386 LEAD S3 -> S1 T62 PLI7 PLT62 LC7 [{18 62}]
177387 LEAD S3 -> S2 T62 PLI7 PLT62 LC7 [{18 62}]
177387 LEAD S3 -> S0 T62 PLI7 PLT62 LC7 [{18 62}]
177389 FOLL S2 <- S3 T62 PLI7 PLT62 LC7 [{18 62}]
177389 TIMR S2 reset 220ms
177389 APPD S2 append {18 62} at 8
177389 FOLL S1 <- S3 T62 PLI7 PLT62 LC7 [{18 62}]
177389 TIMR S1 reset 168ms
177389 APPD S1 append {18 62} at 8
177389 PSST S1 persist
177389 PSST S2 persist
177895 TIMR S4 timeout
177895 VOTE S4 start vote T63
177896 PSST S4 persist
177896 TIMR S4 reset 290ms
178138 TIMR S0 timeout
178138 VOTE S0 start vote T63
178139 PSST S0 persist
178139 TIMR S0 reset 342ms
178394 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
178394 APPL S3 apply 18 at 8
178394 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
178394 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
178394 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
178396 FOLL S2 <- S3 T62 PLI8 PLT62 LC8 []
178396 TIMR S2 reset 296ms
178396 PSST S2 persist
178396 FOLL S1 <- S3 T62 PLI8 PLT62 LC8 []
178396 TIMR S1 reset 159ms
178397 PSST S1 persist
178397 APPL S1 apply 18 at 8
178397 APPL S2 apply 18 at 8
178499 TEST S3 disconnect
178500 TEST S1 disconnect
178500 TEST S2 disconnect
178500 TEST S4 disconnect
178500 KILL S4 killed
178501 TEST S0 disconnect
178502 KILL S0 killed
178502 TEST S4 connect
178502 TEST S0 connect
179402 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
179402 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
179402 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
179403 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
179990 TIMR S1 timeout
179990 VOTE S1 start vote T63
179991 PSST S1 persist
179991 TIMR S1 reset 209ms
180147 TIMR S0 timeout
180147 VOTE S0 start vote T64
180148 PSST S0 persist
180148 TIMR S0 reset 201ms
180149 VOTE S4 -> S0 vote
180149 TIMR S4 reset 151ms
180150 PSST S4 persist
180150 VOTE S0 <- S4 votes 2
180408 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
180408 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
180408 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
180409 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
180806 TIMR S4 timeout
180806 VOTE S4 start vote T64
180806 PSST S4 persist
180806 TIMR S4 reset 159ms
181364 TIMR S2 timeout
181364 VOTE S2 start vote T63
181365 PSST S2 persist
181365 TIMR S2 reset 186ms
181417 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
181417 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
181418 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
181418 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
181568 TIMR S0 timeout
181568 VOTE S0 start vote T64
181569 PSST S0 persist
181569 TIMR S0 reset 157ms
181666 TIMR S4 timeout
181667 VOTE S4 start vote T65
181667 PSST S4 persist
181667 TIMR S4 reset 227ms
181668 VOTE S0 -> S4 vote
181669 TIMR S0 reset 277ms
181669 PSST S0 persist
181670 VOTE S4 <- S0 votes 2
182087 TIMR S1 timeout
182087 VOTE S1 start vote T64
182088 PSST S1 persist
182088 TIMR S1 reset 216ms
182418 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
182418 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
182418 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
182419 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
183231 TIMR S2 timeout
183231 VOTE S2 start vote T64
183232 PSST S2 persist
183232 TIMR S2 reset 341ms
183421 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
183421 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
183422 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
183421 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
183942 TIMR S4 timeout
183943 VOTE S4 start vote T66
183943 PSST S4 persist
183943 TIMR S4 reset 335ms
183945 VOTE S0 -> S4 vote
183945 TIMR S0 reset 151ms
183945 PSST S0 persist
183946 VOTE S4 <- S0 votes 2
184257 TIMR S1 timeout
184257 VOTE S1 start vote T65
184258 PSST S1 persist
184258 TIMR S1 reset 253ms
184428 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
184429 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
184429 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
184429 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
185439 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
185440 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
185440 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
185440 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
185463 TIMR S0 timeout
185463 VOTE S0 start vote T67
185463 PSST S0 persist
185463 TIMR S0 reset 309ms
185465 VOTE S4 -> S0 vote
185465 TIMR S4 reset 340ms
185465 PSST S4 persist
185467 VOTE S0 <- S4 votes 2
186447 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
186448 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
186448 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
186448 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
186651 TIMR S2 timeout
186651 VOTE S2 start vote T65
186651 PSST S2 persist
186651 TIMR S2 reset 179ms
186798 TIMR S1 timeout
186798 VOTE S1 start vote T66
186799 PSST S1 persist
186799 TIMR S1 reset 255ms
187448 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
187448 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
187449 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
187449 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
188452 TIMR S2 timeout
188452 VOTE S2 start vote T66
188452 PSST S2 persist
188452 TIMR S2 reset 170ms
188452 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
188453 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
188453 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
188453 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
188510 TEST S1 disconnect
188510 KILL S1 killed
188512 TEST S1 connect
188563 TIMR S0 timeout
188563 VOTE S0 start vote T68
188564 PSST S0 persist
188564 TIMR S0 reset 152ms
188567 VOTE S1 -> S0 not vote: LLT 62 > 62 | LLI 8 > 7 
188567 PSST S1 persist
188567 VOTE S4 -> S0 vote
188568 TIMR S4 reset 154ms
188568 PSST S4 persist
188569 VOTE S0 <- S4 votes 2
189359 TIMR S1 timeout
189359 VOTE S1 start vote T67
189359 PSST S1 persist
189359 TIMR S1 reset 299ms
189462 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
189462 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
189462 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
189461 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
190090 TIMR S0 timeout
190090 VOTE S0 start vote T69
190091 PSST S0 persist
190091 TIMR S0 reset 169ms
190093 VOTE S4 -> S0 vote
190093 TIMR S4 reset 237ms
190093 PSST S4 persist
190094 VOTE S1 -> S0 not vote: LLT 62 > 62 | LLI 8 > 7 
190094 PSST S1 persist
190094 VOTE S0 <- S4 votes 2
190158 TIMR S2 timeout
190158 VOTE S2 start vote T67
190158 PSST S2 persist
190158 TIMR S2 reset 239ms
190464 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
190464 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
190464 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
190464 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
190889 TIMR S1 timeout
190890 VOTE S1 start vote T67
190890 PSST S1 persist
190890 TIMR S1 reset 216ms
190892 VOTE S4 -> S1 not vote: T67 < T69
190892 PSST S4 persist
190893 TERM S1 update T67 to T69
190893 VOTE S0 -> S1 not vote: T67 < T69
190894 PSST S0 persist
190893 PSST S1 persist
191472 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
191472 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
191472 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
191472 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
191793 TIMR S0 timeout
191793 VOTE S0 start vote T70
191794 PSST S0 persist
191794 TIMR S0 reset 255ms
191798 VOTE S4 -> S0 vote
191798 TIMR S4 reset 175ms
191798 VOTE S1 -> S0 not vote: LLT 62 > 62 | LLI 8 > 7 
191798 PSST S4 persist
191798 PSST S1 persist
191799 VOTE S0 <- S4 votes 2
192482 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
192482 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
192482 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
192483 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
192555 TIMR S2 timeout
192555 VOTE S2 start vote T68
192556 PSST S2 persist
192556 TIMR S2 reset 342ms
193056 TIMR S1 timeout
193057 VOTE S1 start vote T70
193057 PSST S1 persist
193057 TIMR S1 reset 284ms
193059 VOTE S4 -> S1 not vote: vote S0
193060 PSST S4 persist
193060 VOTE S0 -> S1 not vote: vote S0
193061 PSST S0 persist
193486 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
193487 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
193487 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
193488 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
193550 TIMR S4 timeout
193550 VOTE S4 start vote T71
193551 PSST S4 persist
193551 TIMR S4 reset 320ms
193553 VOTE S1 -> S4 not vote: LLT 62 > 62 | LLI 8 > 7 
193553 VOTE S0 -> S4 vote
193553 TIMR S0 reset 295ms
193553 PSST S1 persist
193554 PSST S0 persist
193555 VOTE S4 <- S0 votes 2
194497 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
194498 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
194497 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
194498 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
195502 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
195502 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
195502 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
195503 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
195906 TIMR S1 timeout
195906 VOTE S1 start vote T71
195906 PSST S1 persist
195906 TIMR S1 reset 198ms
195908 VOTE S4 -> S1 not vote: vote S4
195908 PSST S4 persist
195909 VOTE S0 -> S1 not vote: vote S4
195909 PSST S0 persist
195977 TIMR S2 timeout
195977 VOTE S2 start vote T69
195978 PSST S2 persist
195978 TIMR S2 reset 228ms
196511 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
196512 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
196512 TIMR S0 timeout
196512 VOTE S0 start vote T72
196511 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
196513 PSST S0 persist
196513 TIMR S0 reset 338ms
196512 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
196514 VOTE S4 -> S0 vote
196514 VOTE S1 -> S0 not vote: LLT 62 > 62 | LLI 8 > 7 
196514 PSST S1 persist
196514 TIMR S4 reset 281ms
196515 PSST S4 persist
196515 VOTE S0 <- S4 votes 2
197514 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
197514 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
197514 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
197514 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
197895 TIMR S1 timeout
197895 VOTE S1 start vote T72
197895 PSST S1 persist
197895 TIMR S1 reset 160ms
197897 VOTE S4 -> S1 not vote: vote S0
197897 PSST S4 persist
197897 VOTE S0 -> S1 not vote: vote S0
197898 PSST S0 persist
198267 TIMR S2 timeout
198267 VOTE S2 start vote T70
198267 PSST S2 persist
198267 TIMR S2 reset 178ms
198520 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
198520 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
198521 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
198520 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
199327 TIMR S4 timeout
199327 VOTE S4 start vote T73
199328 PSST S4 persist
199328 TIMR S4 reset 298ms
199330 VOTE S0 -> S4 vote
199330 VOTE S1 -> S4 not vote: LLT 62 > 62 | LLI 8 > 7 
199330 TIMR S0 reset 307ms
199330 PSST S1 persist
199330 PSST S0 persist
199331 VOTE S4 <- S0 votes 2
199500 TIMR S1 timeout
199500 VOTE S1 start vote T73
199500 PSST S1 persist
199500 TIMR S1 reset 337ms
199502 VOTE S4 -> S1 not vote: vote S4
199502 PSST S4 persist
199503 VOTE S0 -> S1 not vote: vote S4
199503 PSST S0 persist
199522 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
199522 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
199522 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
199522 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
200052 TIMR S2 timeout
200052 VOTE S2 start vote T71
200052 PSST S2 persist
200052 TIMR S2 reset 180ms
200524 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
200524 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
200525 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
200524 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
201535 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
201535 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
201535 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
201535 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
201860 TIMR S2 timeout
201860 VOTE S2 start vote T72
201860 PSST S2 persist
201861 TIMR S2 reset 329ms
202310 TIMR S4 timeout
202311 VOTE S4 start vote T74
202311 PSST S4 persist
202311 TIMR S4 reset 280ms
202312 VOTE S0 -> S4 vote
202312 TIMR S0 reset 221ms
202313 VOTE S1 -> S4 not vote: LLT 62 > 62 | LLI 8 > 7 
202313 PSST S1 persist
202313 PSST S0 persist
202314 VOTE S4 <- S0 votes 2
202541 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
202541 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
202541 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
202541 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
202876 TIMR S1 timeout
202876 VOTE S1 start vote T74
202876 PSST S1 persist
202877 TIMR S1 reset 211ms
202878 VOTE S4 -> S1 not vote: vote S4
202878 PSST S4 persist
202880 VOTE S0 -> S1 not vote: vote S4
202880 PSST S0 persist
203552 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
203553 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
203553 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
203553 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
204525 TIMR S0 timeout
204526 VOTE S0 start vote T75
204526 PSST S0 persist
204526 TIMR S0 reset 234ms
204528 VOTE S4 -> S0 vote
204528 TIMR S4 reset 278ms
204528 PSST S4 persist
204529 VOTE S0 <- S4 votes 2
204530 VOTE S1 -> S0 not vote: LLT 62 > 62 | LLI 8 > 7 
204530 PSST S1 persist
204559 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
204560 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
204560 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
204560 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
204992 TIMR S1 timeout
204992 VOTE S1 start vote T75
204993 PSST S1 persist
204993 TIMR S1 reset 202ms
204994 VOTE S4 -> S1 not vote: vote S0
204994 PSST S4 persist
204995 VOTE S0 -> S1 not vote: vote S0
204995 PSST S0 persist
205154 TIMR S2 timeout
205154 VOTE S2 start vote T73
205155 PSST S2 persist
205155 TIMR S2 reset 309ms
205570 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
205570 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
205571 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
205571 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
206579 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
206580 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
206580 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
206579 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
206867 TIMR S0 timeout
206868 VOTE S0 start vote T76
206868 PSST S0 persist
206868 TIMR S0 reset 249ms
206870 VOTE S4 -> S0 vote
206870 TIMR S4 reset 166ms
206870 VOTE S1 -> S0 not vote: LLT 62 > 62 | LLI 8 > 7 
206870 PSST S1 persist
206870 PSST S4 persist
206871 VOTE S0 <- S4 votes 2
207018 TIMR S1 timeout
207018 VOTE S1 start vote T76
207018 PSST S1 persist
207018 TIMR S1 reset 298ms
207019 VOTE S4 -> S1 not vote: vote S0
207020 PSST S4 persist
207020 VOTE S0 -> S1 not vote: vote S0
207020 PSST S0 persist
207585 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
207586 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
207586 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
207586 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
208247 TIMR S2 timeout
208248 VOTE S2 start vote T74
208248 PSST S2 persist
208248 TIMR S2 reset 156ms
208530 TIMR S4 timeout
208530 VOTE S4 start vote T77
208531 PSST S4 persist
208531 TIMR S4 reset 302ms
208533 VOTE S0 -> S4 vote
208533 TIMR S0 reset 298ms
208533 PSST S0 persist
208533 VOTE S1 -> S4 not vote: LLT 62 > 62 | LLI 8 > 7 
208533 PSST S1 persist
208534 VOTE S4 <- S0 votes 2
208588 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
208589 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
208589 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
208589 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
209590 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
209591 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
209591 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
209592 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
209816 TIMR S2 timeout
209816 VOTE S2 start vote T75
209817 PSST S2 persist
209817 TIMR S2 reset 283ms
210007 TIMR S1 timeout
210007 VOTE S1 start vote T77
210007 PSST S1 persist
210007 TIMR S1 reset 322ms
210009 VOTE S4 -> S1 not vote: vote S4
210009 PSST S4 persist
210009 VOTE S0 -> S1 not vote: vote S4
210009 PSST S0 persist
210596 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
210596 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
210597 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
210597 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
211520 TIMR S0 timeout
211521 VOTE S0 start vote T78
211521 PSST S0 persist
211521 TIMR S0 reset 186ms
211523 VOTE S4 -> S0 vote
211523 TIMR S4 reset 282ms
211523 PSST S4 persist
211524 VOTE S0 <- S4 votes 2
211524 VOTE S1 -> S0 not vote: LLT 62 > 62 | LLI 8 > 7 
211524 PSST S1 persist
211597 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
211597 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
211597 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
211597 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
212602 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
212603 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
212603 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
212603 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
212656 TIMR S2 timeout
212656 VOTE S2 start vote T76
212656 PSST S2 persist
212656 TIMR S2 reset 335ms
213228 TIMR S1 timeout
213229 VOTE S1 start vote T78
213229 PSST S1 persist
213229 TIMR S1 reset 194ms
213231 VOTE S4 -> S1 not vote: vote S0
213231 PSST S4 persist
213231 VOTE S0 -> S1 not vote: vote S0
213232 PSST S0 persist
213382 TIMR S0 timeout
213382 VOTE S0 start vote T79
213383 PSST S0 persist
213383 TIMR S0 reset 233ms
213384 VOTE S4 -> S0 vote
213384 TIMR S4 reset 305ms
213384 PSST S4 persist
213385 VOTE S1 -> S0 not vote: LLT 62 > 62 | LLI 8 > 7 
213385 VOTE S0 <- S4 votes 2
213386 PSST S1 persist
213609 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
213609 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
213609 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
213609 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
214611 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
214611 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
214612 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
214611 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
215173 TIMR S1 timeout
215173 VOTE S1 start vote T79
215174 PSST S1 persist
215174 TIMR S1 reset 247ms
215175 VOTE S4 -> S1 not vote: vote S0
215175 VOTE S0 -> S1 not vote: vote S0
215176 PSST S0 persist
215176 PSST S4 persist
215619 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
215620 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
215620 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
215621 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
215722 TIMR S0 timeout
215722 VOTE S0 start vote T80
215724 PSST S0 persist
215724 TIMR S0 reset 177ms
215726 VOTE S4 -> S0 vote
215726 TIMR S4 reset 282ms
215726 VOTE S1 -> S0 not vote: LLT 62 > 62 | LLI 8 > 7 
215727 PSST S4 persist
215727 PSST S1 persist
215728 VOTE S0 <- S4 votes 2
216006 TIMR S2 timeout
216007 VOTE S2 start vote T77
216007 PSST S2 persist
216007 TIMR S2 reset 298ms
216620 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
216623 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
216623 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
216624 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
217505 TIMR S0 timeout
217506 VOTE S0 start vote T81
217506 PSST S0 persist
217506 TIMR S0 reset 302ms
217509 VOTE S4 -> S0 vote
217509 TIMR S4 reset 234ms
217509 PSST S4 persist
217509 VOTE S1 -> S0 not vote: LLT 62 > 62 | LLI 8 > 7 
217510 PSST S1 persist
217511 VOTE S0 <- S4 votes 2
217624 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
217625 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
217625 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
217626 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
217649 TIMR S1 timeout
217649 VOTE S1 start vote T80
217650 PSST S1 persist
217650 TIMR S1 reset 295ms
217653 VOTE S4 -> S1 not vote: T80 < T81
217653 VOTE S0 -> S1 not vote: T80 < T81
217653 PSST S4 persist
217653 PSST S0 persist
217654 TERM S1 update T80 to T81
217654 PSST S1 persist
218634 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
218634 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
218634 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
218634 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
218992 TIMR S2 timeout
218993 VOTE S2 start vote T78
218994 PSST S2 persist
218994 TIMR S2 reset 204ms
219640 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
219640 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
219641 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
219641 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
219849 TIMR S4 timeout
219850 VOTE S4 start vote T82
219850 PSST S4 persist
219850 TIMR S4 reset 314ms
219852 VOTE S0 -> S4 vote
219852 TIMR S0 reset 343ms
219852 PSST S0 persist
219852 VOTE S1 -> S4 not vote: LLT 62 > 62 | LLI 8 > 7 
219853 VOTE S4 <- S0 votes 2
219853 PSST S1 persist
220608 TIMR S1 timeout
220609 VOTE S1 start vote T82
220609 PSST S1 persist
220609 TIMR S1 reset 326ms
220611 VOTE S4 -> S1 not vote: vote S4
220613 PSST S4 persist
220612 VOTE S0 -> S1 not vote: vote S4
220615 PSST S0 persist
220651 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
220652 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
220652 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
220652 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
221039 TIMR S2 timeout
221039 VOTE S2 start vote T79
221039 PSST S2 persist
221039 TIMR S2 reset 344ms
221654 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
221655 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
221654 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
221655 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
222660 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
222660 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
222661 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
222660 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
222994 TIMR S4 timeout
222994 VOTE S4 start vote T83
222995 PSST S4 persist
222995 TIMR S4 reset 343ms
222997 VOTE S1 -> S4 not vote: LLT 62 > 62 | LLI 8 > 7 
222998 PSST S1 persist
222998 VOTE S0 -> S4 vote
222998 TIMR S0 reset 191ms
222998 PSST S0 persist
222999 VOTE S4 <- S0 votes 2
223664 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
223665 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
223665 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
223665 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
223872 TIMR S1 timeout
223872 VOTE S1 start vote T83
223873 PSST S1 persist
223873 TIMR S1 reset 172ms
223874 VOTE S4 -> S1 not vote: vote S4
223875 PSST S4 persist
223876 VOTE S0 -> S1 not vote: vote S4
223876 PSST S0 persist
224487 TIMR S2 timeout
224488 VOTE S2 start vote T80
224488 PSST S2 persist
224488 TIMR S2 reset 313ms
224668 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
224668 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
224668 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
224668 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
224918 TIMR S0 timeout
224918 VOTE S0 start vote T84
224918 PSST S0 persist
224918 TIMR S0 reset 253ms
224921 VOTE S4 -> S0 vote
224921 TIMR S4 reset 299ms
224921 PSST S4 persist
224921 VOTE S1 -> S0 not vote: LLT 62 > 62 | LLI 8 > 7 
224921 PSST S1 persist
224922 VOTE S0 <- S4 votes 2
225601 TIMR S1 timeout
225602 VOTE S1 start vote T84
225602 PSST S1 persist
225602 TIMR S1 reset 249ms
225605 VOTE S4 -> S1 not vote: vote S0
225605 VOTE S0 -> S1 not vote: vote S0
225606 PSST S4 persist
225606 PSST S0 persist
225673 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
225673 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
225674 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
225674 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
226676 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
226677 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
226676 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
226677 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
227456 TIMR S0 timeout
227456 VOTE S0 start vote T85
227457 PSST S0 persist
227457 TIMR S0 reset 190ms
227459 VOTE S4 -> S0 vote
227459 TIMR S4 reset 175ms
227459 PSST S4 persist
227460 VOTE S1 -> S0 not vote: LLT 62 > 62 | LLI 8 > 7 
227460 VOTE S0 <- S4 votes 2
227460 PSST S1 persist
227622 TIMR S2 timeout
227622 VOTE S2 start vote T81
227622 PSST S2 persist
227622 TIMR S2 reset 279ms
227678 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
227678 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
227679 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
227679 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
228100 TIMR S1 timeout
228101 VOTE S1 start vote T85
228101 PSST S1 persist
228101 TIMR S1 reset 192ms
228102 VOTE S4 -> S1 not vote: vote S0
228103 PSST S4 persist
228103 VOTE S0 -> S1 not vote: vote S0
228104 PSST S0 persist
228679 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
228680 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
228680 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
228680 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
229210 TIMR S4 timeout
229210 VOTE S4 start vote T86
229210 PSST S4 persist
229210 TIMR S4 reset 186ms
229212 VOTE S0 -> S4 vote
229212 TIMR S0 reset 266ms
229212 PSST S0 persist
229212 VOTE S1 -> S4 not vote: LLT 62 > 62 | LLI 8 > 7 
229213 VOTE S4 <- S0 votes 2
229213 PSST S1 persist
229686 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
229687 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
229687 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
229687 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
230027 TIMR S1 timeout
230028 VOTE S1 start vote T86
230028 PSST S1 persist
230028 TIMR S1 reset 274ms
230030 VOTE S4 -> S1 not vote: vote S4
230030 PSST S4 persist
230031 VOTE S0 -> S1 not vote: vote S4
230031 PSST S0 persist
230415 TIMR S2 timeout
230415 VOTE S2 start vote T82
230416 PSST S2 persist
230416 TIMR S2 reset 156ms
230688 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
230688 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
230689 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
230689 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
231080 TIMR S4 timeout
231080 VOTE S4 start vote T87
231081 PSST S4 persist
231081 TIMR S4 reset 205ms
231083 VOTE S0 -> S4 vote
231083 TIMR S0 reset 292ms
231083 PSST S0 persist
231084 VOTE S4 <- S0 votes 2
231083 VOTE S1 -> S4 not vote: LLT 62 > 62 | LLI 8 > 7 
231084 PSST S1 persist
231690 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
231690 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
231691 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
231691 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
231983 TIMR S2 timeout
231984 VOTE S2 start vote T83
231985 PSST S2 persist
231985 TIMR S2 reset 317ms
232701 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
232702 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
232701 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
232702 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
232775 TIMR S1 timeout
232775 VOTE S1 start vote T87
232775 PSST S1 persist
232775 TIMR S1 reset 326ms
232777 VOTE S4 -> S1 not vote: vote S4
232777 PSST S4 persist
232777 VOTE S0 -> S1 not vote: vote S4
232778 PSST S0 persist
233139 TIMR S4 timeout
233139 VOTE S4 start vote T88
233140 PSST S4 persist
233140 TIMR S4 reset 231ms
233143 VOTE S0 -> S4 vote
233144 TIMR S0 reset 285ms
233144 PSST S0 persist
233143 VOTE S1 -> S4 not vote: LLT 62 > 62 | LLI 8 > 7 
233144 PSST S1 persist
233145 VOTE S4 <- S0 votes 2
233710 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
233710 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
233711 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
233710 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
234718 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
234718 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
234719 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
234719 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
235166 TIMR S2 timeout
235166 VOTE S2 start vote T84
235166 PSST S2 persist
235166 TIMR S2 reset 209ms
235458 TIMR S4 timeout
235458 VOTE S4 start vote T89
235459 PSST S4 persist
235459 TIMR S4 reset 222ms
235461 VOTE S1 -> S4 not vote: LLT 62 > 62 | LLI 8 > 7 
235461 PSST S1 persist
235462 VOTE S0 -> S4 vote
235462 TIMR S0 reset 265ms
235462 PSST S0 persist
235463 VOTE S4 <- S0 votes 2
235724 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
235725 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
235725 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
235725 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
236037 TIMR S1 timeout
236037 VOTE S1 start vote T88
236038 PSST S1 persist
236038 TIMR S1 reset 308ms
236039 VOTE S4 -> S1 not vote: T88 < T89
236039 PSST S4 persist
236040 VOTE S0 -> S1 not vote: T88 < T89
236040 TERM S1 update T88 to T89
236040 PSST S1 persist
236040 PSST S0 persist
236725 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
236725 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
236725 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
236726 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
237268 TIMR S2 timeout
237268 VOTE S2 start vote T85
237269 PSST S2 persist
237269 TIMR S2 reset 219ms
237690 TIMR S4 timeout
237690 VOTE S4 start vote T90
237691 PSST S4 persist
237691 TIMR S4 reset 171ms
237693 VOTE S0 -> S4 vote
237693 TIMR S0 reset 319ms
237693 PSST S0 persist
237693 VOTE S1 -> S4 not vote: LLT 62 > 62 | LLI 8 > 7 
237693 VOTE S4 <- S0 votes 2
237693 PSST S1 persist
237733 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
237733 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
237733 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
237734 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
238743 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
238744 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
238744 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
238744 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
239124 TIMR S1 timeout
239125 VOTE S1 start vote T90
239125 PSST S1 persist
239125 TIMR S1 reset 309ms
239127 VOTE S0 -> S1 not vote: vote S4
239127 PSST S0 persist
239128 VOTE S4 -> S1 not vote: vote S4
239128 PSST S4 persist
239404 TIMR S4 timeout
239404 VOTE S4 start vote T91
239404 PSST S4 persist
239405 TIMR S4 reset 193ms
239406 VOTE S1 -> S4 not vote: LLT 62 > 62 | LLI 8 > 7 
239407 PSST S1 persist
239407 VOTE S0 -> S4 vote
239407 TIMR S0 reset 276ms
239407 PSST S0 persist
239407 VOTE S4 <- S0 votes 2
239465 TIMR S2 timeout
239465 VOTE S2 start vote T86
239466 PSST S2 persist
239466 TIMR S2 reset 301ms
239752 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
239752 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
239752 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
239753 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
240756 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
240756 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
240756 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
240756 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
241337 TIMR S4 timeout
241337 VOTE S4 start vote T92
241337 PSST S4 persist
241337 TIMR S4 reset 291ms
241340 VOTE S1 -> S4 not vote: LLT 62 > 62 | LLI 8 > 7 
241340 VOTE S0 -> S4 vote
241340 PSST S1 persist
241340 TIMR S0 reset 206ms
241340 PSST S0 persist
241341 VOTE S4 <- S0 votes 2
241763 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
241764 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
241764 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
241764 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
242217 TIMR S1 timeout
242218 VOTE S1 start vote T91
242218 PSST S1 persist
242218 TIMR S1 reset 180ms
242220 VOTE S0 -> S1 not vote: T91 < T92
242220 PSST S0 persist
242220 VOTE S4 -> S1 not vote: T91 < T92
242220 PSST S4 persist
242220 TERM S1 update T91 to T92
242221 PSST S1 persist
242485 TIMR S2 timeout
242485 VOTE S2 start vote T87
242486 PSST S2 persist
242486 TIMR S2 reset 296ms
242773 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
242773 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
242773 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
242773 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
243401 TIMR S0 timeout
243402 VOTE S0 start vote T93
243402 PSST S0 persist
243402 TIMR S0 reset 196ms
243404 VOTE S4 -> S0 vote
243404 TIMR S4 reset 310ms
243404 PSST S4 persist
243405 VOTE S0 <- S4 votes 2
243405 VOTE S1 -> S0 not vote: LLT 62 > 62 | LLI 8 > 7 
243405 PSST S1 persist
243783 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
243783 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
243784 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
243784 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
244027 TIMR S1 timeout
244027 VOTE S1 start vote T93
244028 PSST S1 persist
244028 TIMR S1 reset 238ms
244030 VOTE S4 -> S1 not vote: vote S0
244030 PSST S4 persist
244030 VOTE S0 -> S1 not vote: vote S0
244031 PSST S0 persist
244786 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
244787 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
244787 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
244787 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
245363 TIMR S0 timeout
245363 VOTE S0 start vote T94
245363 PSST S0 persist
245363 TIMR S0 reset 304ms
245365 VOTE S4 -> S0 vote
245365 TIMR S4 reset 257ms
245365 PSST S4 persist
245365 VOTE S1 -> S0 not vote: LLT 62 > 62 | LLI 8 > 7 
245365 PSST S1 persist
245365 VOTE S0 <- S4 votes 2
245447 TIMR S2 timeout
245447 VOTE S2 start vote T88
245447 PSST S2 persist
245447 TIMR S2 reset 229ms
245793 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
245793 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
245793 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
245793 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
246411 TIMR S1 timeout
246411 VOTE S1 start vote T94
246412 PSST S1 persist
246412 TIMR S1 reset 235ms
246413 VOTE S4 -> S1 not vote: vote S0
246414 PSST S4 persist
246414 VOTE S0 -> S1 not vote: vote S0
246414 PSST S0 persist
246801 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
246802 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
246802 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
246802 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
247742 TIMR S2 timeout
247742 VOTE S2 start vote T89
247743 PSST S2 persist
247743 TIMR S2 reset 257ms
247805 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
247806 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
247805 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
247806 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
247945 TIMR S4 timeout
247945 VOTE S4 start vote T95
247945 PSST S4 persist
247945 TIMR S4 reset 347ms
247947 VOTE S0 -> S4 vote
247947 TIMR S0 reset 295ms
247947 PSST S0 persist
247948 VOTE S1 -> S4 not vote: LLT 62 > 62 | LLI 8 > 7 
247948 PSST S1 persist
247948 VOTE S4 <- S0 votes 2
248765 TIMR S1 timeout
248765 VOTE S1 start vote T95
248766 PSST S1 persist
248766 TIMR S1 reset 302ms
248767 VOTE S0 -> S1 not vote: vote S4
248767 PSST S0 persist
248767 VOTE S4 -> S1 not vote: vote S4
248768 PSST S4 persist
248809 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
248810 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
248810 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
248811 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
249821 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
249821 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
249821 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
249822 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
250316 TIMR S2 timeout
250317 VOTE S2 start vote T90
250317 PSST S2 persist
250317 TIMR S2 reset 318ms
250829 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
250829 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
250829 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
250829 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
250905 TIMR S0 timeout
250905 VOTE S0 start vote T96
250906 PSST S0 persist
250906 TIMR S0 reset 235ms
250907 VOTE S4 -> S0 vote
250907 TIMR S4 reset 201ms
250907 PSST S4 persist
250908 VOTE S0 <- S4 votes 2
250908 VOTE S1 -> S0 not vote: LLT 62 > 62 | LLI 8 > 7 
250909 PSST S1 persist
251792 TIMR S1 timeout
251792 VOTE S1 start vote T96
251792 PSST S1 persist
251792 TIMR S1 reset 307ms
251794 VOTE S4 -> S1 not vote: vote S0
251795 PSST S4 persist
251796 VOTE S0 -> S1 not vote: vote S0
251797 PSST S0 persist
251837 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
251838 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
251838 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
251838 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
252847 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
252847 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
252847 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
252846 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
252924 TIMR S4 timeout
252925 VOTE S4 start vote T97
252925 PSST S4 persist
252925 TIMR S4 reset 173ms
252928 VOTE S0 -> S4 vote
252929 TIMR S0 reset 344ms
252929 PSST S0 persist
252930 VOTE S4 <- S0 votes 2
252928 VOTE S1 -> S4 not vote: LLT 62 > 62 | LLI 8 > 7 
252930 PSST S1 persist
253506 TIMR S2 timeout
253506 VOTE S2 start vote T91
253507 PSST S2 persist
253507 TIMR S2 reset 169ms
253848 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
253849 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
253848 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
253849 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
254658 TIMR S4 timeout
254658 VOTE S4 start vote T98
254659 PSST S4 persist
254659 TIMR S4 reset 299ms
254663 VOTE S1 -> S4 not vote: LLT 62 > 62 | LLI 8 > 7 
254664 VOTE S0 -> S4 vote
254664 PSST S1 persist
254664 TIMR S0 reset 186ms
254665 PSST S0 persist
254666 VOTE S4 <- S0 votes 2
254858 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
254859 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
254859 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
254859 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
254870 TIMR S1 timeout
254871 VOTE S1 start vote T97
254871 PSST S1 persist
254871 TIMR S1 reset 199ms
254874 VOTE S4 -> S1 not vote: T97 < T98
254875 PSST S4 persist
254875 TERM S1 update T97 to T98
254876 PSST S1 persist
254874 VOTE S0 -> S1 not vote: T97 < T98
254876 PSST S0 persist
255205 TIMR S2 timeout
255205 VOTE S2 start vote T92
255206 PSST S2 persist
255206 TIMR S2 reset 172ms
255863 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
255864 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
255864 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
255863 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
256533 TIMR S0 timeout
256533 VOTE S0 start vote T99
256533 PSST S0 persist
256533 TIMR S0 reset 200ms
256535 VOTE S4 -> S0 vote
256535 TIMR S4 reset 265ms
256536 PSST S4 persist
256536 VOTE S1 -> S0 not vote: LLT 62 > 62 | LLI 8 > 7 
256536 PSST S1 persist
256537 VOTE S0 <- S4 votes 2
256864 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
256865 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
256865 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
256865 TIMR S1 timeout
256865 VOTE S1 start vote T99
256866 PSST S1 persist
256865 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
256866 TIMR S1 reset 257ms
256868 VOTE S4 -> S1 not vote: vote S0
256868 PSST S4 persist
256869 VOTE S0 -> S1 not vote: vote S0
256869 PSST S0 persist
256934 TIMR S2 timeout
256934 VOTE S2 start vote T93
256935 PSST S2 persist
256935 TIMR S2 reset 215ms
257873 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
257874 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
257874 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
257873 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
258539 TIMR S0 timeout
258540 VOTE S0 start vote T100
258540 PSST S0 persist
258540 TIMR S0 reset 152ms
258541 VOTE S4 -> S0 vote
258541 TIMR S4 reset 194ms
258541 PSST S4 persist
258542 VOTE S0 <- S4 votes 2
258543 VOTE S1 -> S0 not vote: LLT 62 > 62 | LLI 8 > 7 
258543 PSST S1 persist
258883 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
258883 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
258882 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
258883 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
259090 TIMR S2 timeout
259090 VOTE S2 start vote T94
259090 PSST S2 persist
259090 TIMR S2 reset 219ms
259446 TIMR S1 timeout
259446 VOTE S1 start vote T100
259447 PSST S1 persist
259447 TIMR S1 reset 169ms
259449 VOTE S4 -> S1 not vote: vote S0
259450 PSST S4 persist
259451 VOTE S0 -> S1 not vote: vote S0
259451 PSST S0 persist
259883 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
259883 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
259884 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
259883 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
260068 TIMR S0 timeout
260068 VOTE S0 start vote T101
260069 PSST S0 persist
260069 TIMR S0 reset 246ms
260071 VOTE S4 -> S0 vote
260071 TIMR S4 reset 277ms
260071 PSST S4 persist
260072 VOTE S0 <- S4 votes 2
260072 VOTE S1 -> S0 not vote: LLT 62 > 62 | LLI 8 > 7 
260072 PSST S1 persist
260886 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
260886 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
260887 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
260886 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
261144 TIMR S1 timeout
261144 VOTE S1 start vote T101
261145 PSST S1 persist
261145 TIMR S1 reset 328ms
261146 VOTE S4 -> S1 not vote: vote S0
261147 PSST S4 persist
261148 VOTE S0 -> S1 not vote: vote S0
261148 PSST S0 persist
261290 TIMR S2 timeout
261290 VOTE S2 start vote T95
261291 PSST S2 persist
261292 TIMR S2 reset 322ms
261896 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
261896 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
261897 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
261897 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
262534 TIMR S0 timeout
262534 VOTE S0 start vote T102
262534 PSST S0 persist
262535 TIMR S0 reset 297ms
262537 VOTE S4 -> S0 vote
262537 TIMR S4 reset 273ms
262537 PSST S4 persist
262538 VOTE S1 -> S0 not vote: LLT 62 > 62 | LLI 8 > 7 
262538 PSST S1 persist
262539 VOTE S0 <- S4 votes 2
262905 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
262905 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
262906 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
262906 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
263914 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
263914 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
263914 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
263914 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
264434 TIMR S1 timeout
264435 VOTE S1 start vote T102
264435 PSST S1 persist
264435 TIMR S1 reset 249ms
264438 VOTE S4 -> S1 not vote: vote S0
264438 PSST S4 persist
264439 VOTE S0 -> S1 not vote: vote S0
264439 PSST S0 persist
264520 TIMR S2 timeout
264521 VOTE S2 start vote T96
264521 PSST S2 persist
264521 TIMR S2 reset 312ms
264921 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
264921 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
264922 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
264922 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
265271 TIMR S4 timeout
265271 VOTE S4 start vote T103
265271 PSST S4 persist
265271 TIMR S4 reset 268ms
265273 VOTE S0 -> S4 vote
265273 TIMR S0 reset 165ms
265273 PSST S0 persist
265274 VOTE S4 <- S0 votes 2
265274 VOTE S1 -> S4 not vote: LLT 62 > 62 | LLI 8 > 7 
265274 PSST S1 persist
265925 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
265926 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
265926 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
265927 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
266927 TIMR S1 timeout
266927 VOTE S1 start vote T103
266928 PSST S1 persist
266928 TIMR S1 reset 282ms
266928 TIMR S0 timeout
266928 VOTE S0 start vote T104
266928 PSST S0 persist
266928 TIMR S0 reset 255ms
266929 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
266929 VOTE S4 -> S1 not vote: vote S4
266929 PSST S4 persist
266929 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
266930 VOTE S0 -> S1 not vote: T103 < T104
266930 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
266930 PSST S0 persist
266930 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
266930 TERM S1 update T103 to T104
266930 PSST S1 persist
266934 VOTE S1 -> S0 not vote: LLT 62 > 62 | LLI 8 > 7 
266934 PSST S1 persist
266935 VOTE S4 -> S0 vote
266935 TIMR S4 reset 288ms
266936 PSST S4 persist
266937 VOTE S0 <- S4 votes 2
267652 TIMR S2 timeout
267652 VOTE S2 start vote T97
267653 PSST S2 persist
267653 TIMR S2 reset 156ms
267932 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
267932 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
267932 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
267932 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
268936 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
268936 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
268936 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
268936 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
269216 TIMR S2 timeout
269217 VOTE S2 start vote T98
269218 PSST S2 persist
269218 TIMR S2 reset 329ms
269483 TIMR S0 timeout
269484 VOTE S0 start vote T105
269484 PSST S0 persist
269484 TIMR S0 reset 168ms
269486 VOTE S4 -> S0 vote
269486 TIMR S4 reset 235ms
269486 VOTE S1 -> S0 not vote: LLT 62 > 62 | LLI 8 > 7 
269486 PSST S4 persist
269487 PSST S1 persist
269488 VOTE S0 <- S4 votes 2
269753 TIMR S1 timeout
269754 VOTE S1 start vote T105
269754 PSST S1 persist
269754 TIMR S1 reset 264ms
269756 VOTE S4 -> S1 not vote: vote S0
269756 VOTE S0 -> S1 not vote: vote S0
269756 PSST S4 persist
269756 PSST S0 persist
269940 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
269941 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
269941 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
269941 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
270942 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
270943 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
270943 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
270942 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
271167 TIMR S0 timeout
271167 VOTE S0 start vote T106
271168 PSST S0 persist
271168 TIMR S0 reset 200ms
271169 VOTE S4 -> S0 vote
271169 TIMR S4 reset 318ms
271169 PSST S4 persist
271170 VOTE S0 <- S4 votes 2
271171 VOTE S1 -> S0 not vote: LLT 62 > 62 | LLI 8 > 7 
271171 PSST S1 persist
271947 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
271948 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
271948 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
271949 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
272400 TIMR S1 timeout
272400 VOTE S1 start vote T106
272401 PSST S1 persist
272401 TIMR S1 reset 316ms
272403 VOTE S4 -> S1 not vote: vote S0
272403 VOTE S0 -> S1 not vote: vote S0
272403 PSST S4 persist
272404 PSST S0 persist
272515 TIMR S2 timeout
272515 VOTE S2 start vote T99
272516 PSST S2 persist
272516 TIMR S2 reset 154ms
272959 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
272959 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
272959 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
272960 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
273169 TIMR S0 timeout
273169 VOTE S0 start vote T107
273170 PSST S0 persist
273170 TIMR S0 reset 318ms
273171 VOTE S4 -> S0 vote
273171 TIMR S4 reset 309ms
273171 VOTE S1 -> S0 not vote: LLT 62 > 62 | LLI 8 > 7 
273171 PSST S4 persist
273171 PSST S1 persist
273172 VOTE S0 <- S4 votes 2
273964 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
273965 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
273965 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
273965 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
274057 TIMR S2 timeout
274057 VOTE S2 start vote T100
274057 PSST S2 persist
274058 TIMR S2 reset 207ms
274967 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
274967 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
274967 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
274967 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
275565 TIMR S1 timeout
275565 VOTE S1 start vote T107
275566 PSST S1 persist
275566 TIMR S1 reset 276ms
275567 VOTE S4 -> S1 not vote: vote S0
275567 PSST S4 persist
275568 VOTE S0 -> S1 not vote: vote S0
275568 PSST S0 persist
275972 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
275972 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
275972 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
275973 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
276134 TIMR S2 timeout
276134 VOTE S2 start vote T101
276135 PSST S2 persist
276135 TIMR S2 reset 266ms
276269 TIMR S4 timeout
276269 VOTE S4 start vote T108
276270 PSST S4 persist
276270 TIMR S4 reset 160ms
276271 VOTE S0 -> S4 vote
276271 VOTE S1 -> S4 not vote: LLT 62 > 62 | LLI 8 > 7 
276272 TIMR S0 reset 212ms
276272 PSST S0 persist
276272 PSST S1 persist
276273 VOTE S4 <- S0 votes 2
276976 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
276977 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
276977 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
276976 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
277877 TIMR S4 timeout
277878 VOTE S4 start vote T109
277878 PSST S4 persist
277878 TIMR S4 reset 254ms
277881 VOTE S1 -> S4 not vote: LLT 62 > 62 | LLI 8 > 7 
277881 PSST S1 persist
277882 VOTE S0 -> S4 vote
277882 TIMR S0 reset 230ms
277882 PSST S0 persist
277884 VOTE S4 <- S0 votes 2
277984 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
277984 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
277984 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
277984 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
278336 TIMR S1 timeout
278336 VOTE S1 start vote T108
278337 PSST S1 persist
278337 TIMR S1 reset 265ms
278339 VOTE S4 -> S1 not vote: T108 < T109
278339 VOTE S0 -> S1 not vote: T108 < T109
278339 PSST S4 persist
278339 PSST S0 persist
278340 TERM S1 update T108 to T109
278340 PSST S1 persist
278796 TIMR S2 timeout
278796 VOTE S2 start vote T102
278796 PSST S2 persist
278797 TIMR S2 reset 248ms
278988 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
278988 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
278988 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
278988 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
279993 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
279993 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
279995 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
279995 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
280186 TIMR S0 timeout
280187 VOTE S0 start vote T110
280187 PSST S0 persist
280187 TIMR S0 reset 151ms
280189 VOTE S4 -> S0 vote
280189 TIMR S4 reset 155ms
280190 PSST S4 persist
280190 VOTE S0 <- S4 votes 2
280191 VOTE S1 -> S0 not vote: LLT 62 > 62 | LLI 8 > 7 
280191 PSST S1 persist
280991 TIMR S1 timeout
280992 VOTE S1 start vote T110
280992 PSST S1 persist
280992 TIMR S1 reset 293ms
280993 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
280994 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
280994 VOTE S0 -> S1 not vote: vote S0
280994 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
280995 PSST S0 persist
280994 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
280995 VOTE S4 -> S1 not vote: vote S0
280996 PSST S4 persist
281285 TIMR S2 timeout
281285 VOTE S2 start vote T103
281285 PSST S2 persist
281285 TIMR S2 reset 329ms
281706 TIMR S0 timeout
281707 VOTE S0 start vote T111
281707 PSST S0 persist
281707 TIMR S0 reset 200ms
281709 VOTE S4 -> S0 vote
281709 TIMR S4 reset 305ms
281709 PSST S4 persist
281710 VOTE S1 -> S0 not vote: LLT 62 > 62 | LLI 8 > 7 
281710 PSST S1 persist
281710 VOTE S0 <- S4 votes 2
282002 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
282003 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
282002 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
282003 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
283007 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
283008 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
283008 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
283009 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
283712 TIMR S0 timeout
283712 VOTE S0 start vote T112
283712 PSST S0 persist
283712 TIMR S0 reset 257ms
283714 VOTE S4 -> S0 vote
283715 TIMR S4 reset 307ms
283715 PSST S4 persist
283715 VOTE S1 -> S0 not vote: LLT 62 > 62 | LLI 8 > 7 
283715 PSST S1 persist
283716 VOTE S0 <- S4 votes 2
283926 TIMR S1 timeout
283926 VOTE S1 start vote T111
283927 PSST S1 persist
283927 TIMR S1 reset 240ms
283928 VOTE S4 -> S1 not vote: T111 < T112
283928 PSST S4 persist
283929 VOTE S0 -> S1 not vote: T111 < T112
283930 TERM S1 update T111 to T112
283930 PSST S0 persist
283930 PSST S1 persist
284011 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
284012 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
284012 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
284012 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
284585 TIMR S2 timeout
284586 VOTE S2 start vote T104
284586 PSST S2 persist
284586 TIMR S2 reset 206ms
285016 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
285017 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
285017 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
285017 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
286021 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
286022 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
286022 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
286022 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
286290 TIMR S0 timeout
286290 VOTE S0 start vote T113
286290 PSST S0 persist
286291 TIMR S0 reset 204ms
286293 VOTE S4 -> S0 vote
286293 TIMR S4 reset 280ms
286293 PSST S4 persist
286293 VOTE S0 <- S4 votes 2
286294 VOTE S1 -> S0 not vote: LLT 62 > 62 | LLI 8 > 7 
286295 PSST S1 persist
286332 TIMR S1 timeout
286332 VOTE S1 start vote T113
286333 PSST S1 persist
286333 TIMR S1 reset 256ms
286334 VOTE S4 -> S1 not vote: vote S0
286334 PSST S4 persist
286335 VOTE S0 -> S1 not vote: vote S0
286336 PSST S0 persist
286647 TIMR S2 timeout
286647 VOTE S2 start vote T105
286647 PSST S2 persist
286647 TIMR S2 reset 221ms
287027 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
287027 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
287027 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
287028 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
288038 LEAD S3 -> S4 T62 PLI7 PLT62 LC8 [{18 62}]
288039 LEAD S3 -> S2 T62 PLI8 PLT62 LC8 []
288039 LEAD S3 -> S0 T62 PLI7 PLT62 LC8 [{18 62}]
288039 LEAD S3 -> S1 T62 PLI8 PLT62 LC8 []
288340 TIMR S0 timeout
288340 VOTE S0 start vote T114
288340 PSST S0 persist
288340 TIMR S0 reset 282ms
288342 VOTE S4 -> S0 vote
288342 TIMR S4 reset 169ms
288342 PSST S4 persist
288343 VOTE S0 <- S4 votes 2
288343 VOTE S1 -> S0 not vote: LLT 62 > 62 | LLI 8 > 7 
288343 PSST S1 persist
288692 KILL S0 killed
288692 KILL S1 killed
288692 KILL S2 killed
288692 KILL S3 killed
288692 KILL S4 killed
--- FAIL: TestPersist22C (28.87s)
    config.go:603: one(19) failed to reach agreement
FAIL
exit status 1
FAIL	6.5840/raft	28.872s
