

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:54:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gemver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.999 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2425225|  2425225|  12.126 ms|  12.126 ms|  2425226|  2425226|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                          |                                               |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82   |main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2  |   131074|   131074|  0.655 ms|  0.655 ms|  131074|  131074|       no|
        |grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110  |main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4  |   131105|   131105|  0.656 ms|  0.656 ms|  131105|  131105|       no|
        |grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119  |main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6  |   720927|   720927|  3.605 ms|  3.605 ms|  720927|  720927|       no|
        |grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127           |main_Pipeline_VITIS_LOOP_14_1_loop_2           |   131105|   131105|  0.656 ms|  0.656 ms|  131105|  131105|       no|
        |grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136  |main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8  |   720917|   720917|  3.605 ms|  3.605 ms|  720917|  720917|       no|
        |grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143           |main_Pipeline_VITIS_LOOP_23_2_loop_3           |   720927|   720927|  3.605 ms|  3.605 ms|  720927|  720927|       no|
        |grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151           |main_Pipeline_VITIS_LOOP_35_3_loop_4           |   720917|   720917|  3.605 ms|  3.605 ms|  720917|  720917|       no|
        |grp_main_Pipeline_VITIS_LOOP_105_9_fu_158                 |main_Pipeline_VITIS_LOOP_105_9                 |      263|      263|  1.315 us|  1.315 us|     263|     263|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     19|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   10|    5227|   5184|    -|
|Memory           |      266|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1021|    -|
|Register         |        -|    -|      21|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      266|   10|    5248|   6224|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       95|    4|       4|     11|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |                         Instance                         |                     Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_10_full_dsp_1_U54                       |fadd_32ns_32ns_32_10_full_dsp_1                |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U56                       |fadd_32ns_32ns_32_10_full_dsp_1                |        0|   2|  365|  421|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U55                         |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|  199|  324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U57                         |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|  199|  324|    0|
    |grp_main_Pipeline_VITIS_LOOP_105_9_fu_158                 |main_Pipeline_VITIS_LOOP_105_9                 |        0|   0|  421|  346|    0|
    |grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127           |main_Pipeline_VITIS_LOOP_14_1_loop_2           |        0|   0|  719|  602|    0|
    |grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143           |main_Pipeline_VITIS_LOOP_23_2_loop_3           |        0|   0|  627|  528|    0|
    |grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151           |main_Pipeline_VITIS_LOOP_35_3_loop_4           |        0|   0|  446|  438|    0|
    |grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82   |main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2  |        0|   0|   94|  212|    0|
    |grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110  |main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4  |        0|   0|  719|  602|    0|
    |grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119  |main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6  |        0|   0|  627|  528|    0|
    |grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136  |main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8  |        0|   0|  446|  438|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                     |                                               |        0|  10| 5227| 5184|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory|      Module      | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------+------------------+---------+---+----+-----+-------+-----+------+-------------+
    |A_U    |A_RAM_AUTO_1R1W   |      128|  0|   0|    0|  65536|   32|     1|      2097152|
    |A_s_U  |A_RAM_AUTO_1R1W   |      128|  0|   0|    0|  65536|   32|     1|      2097152|
    |u1_U   |u1_RAM_AUTO_1R1W  |        1|  0|   0|    0|    256|   32|     1|         8192|
    |v1_U   |u1_RAM_AUTO_1R1W  |        1|  0|   0|    0|    256|   32|     1|         8192|
    |u2_U   |u1_RAM_AUTO_1R1W  |        1|  0|   0|    0|    256|   32|     1|         8192|
    |v2_U   |u1_RAM_AUTO_1R1W  |        1|  0|   0|    0|    256|   32|     1|         8192|
    |w_U    |u1_RAM_AUTO_1R1W  |        1|  0|   0|    0|    256|   32|     1|         8192|
    |w_s_U  |u1_RAM_AUTO_1R1W  |        1|  0|   0|    0|    256|   32|     1|         8192|
    |x_U    |u1_RAM_AUTO_1R1W  |        1|  0|   0|    0|    256|   32|     1|         8192|
    |x_s_U  |u1_RAM_AUTO_1R1W  |        1|  0|   0|    0|    256|   32|     1|         8192|
    |y_U    |u1_RAM_AUTO_1R1W  |        1|  0|   0|    0|    256|   32|     1|         8192|
    |z_U    |u1_RAM_AUTO_1R1W  |        1|  0|   0|    0|    256|   32|     1|         8192|
    +-------+------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total  |                  |      266|  0|   0|    0| 133632|  384|    12|      4276224|
    +-------+------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |icmp_ln108_fu_168_p2             |      icmp|   0|  0|  13|           9|          10|
    |ap_block_state6_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_return                        |    select|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  19|          12|          14|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |A_address0     |  25|          5|   16|         80|
    |A_ce0          |  25|          5|    1|          5|
    |A_d0           |  14|          3|   32|         96|
    |A_s_address0   |  25|          5|   16|         80|
    |A_s_ce0        |  25|          5|    1|          5|
    |A_s_d0         |  14|          3|   32|         96|
    |A_s_we0        |  14|          3|    1|          3|
    |A_we0          |  14|          3|    1|          3|
    |ap_NS_fsm      |  65|         14|    1|         14|
    |grp_fu_188_ce  |  25|          5|    1|          5|
    |grp_fu_188_p0  |  25|          5|   32|        160|
    |grp_fu_188_p1  |  25|          5|   32|        160|
    |grp_fu_192_ce  |  25|          5|    1|          5|
    |grp_fu_192_p0  |  25|          5|   32|        160|
    |grp_fu_192_p1  |  25|          5|   32|        160|
    |grp_fu_196_ce  |  14|          3|    1|          3|
    |grp_fu_196_p0  |  14|          3|   32|         96|
    |grp_fu_196_p1  |  14|          3|   32|         96|
    |grp_fu_200_ce  |  14|          3|    1|          3|
    |grp_fu_200_p0  |  14|          3|   32|         96|
    |grp_fu_200_p1  |  14|          3|   32|         96|
    |u1_address0    |  20|          4|    8|         32|
    |u1_ce0         |  20|          4|    1|          4|
    |u1_we0         |   9|          2|    1|          2|
    |u2_address0    |  20|          4|    8|         32|
    |u2_ce0         |  20|          4|    1|          4|
    |u2_we0         |   9|          2|    1|          2|
    |v1_address0    |  20|          4|    8|         32|
    |v1_ce0         |  20|          4|    1|          4|
    |v1_we0         |   9|          2|    1|          2|
    |v2_address0    |  20|          4|    8|         32|
    |v2_ce0         |  20|          4|    1|          4|
    |v2_we0         |   9|          2|    1|          2|
    |w_address0     |  20|          4|    8|         32|
    |w_ce0          |  20|          4|    1|          4|
    |w_d0           |  14|          3|   32|         96|
    |w_s_address0   |  20|          4|    8|         32|
    |w_s_ce0        |  20|          4|    1|          4|
    |w_s_d0         |  14|          3|   32|         96|
    |w_s_we0        |  14|          3|    1|          3|
    |w_we0          |  14|          3|    1|          3|
    |x_address0     |  20|          4|    8|         32|
    |x_ce0          |  20|          4|    1|          4|
    |x_d0           |  14|          3|   32|         96|
    |x_s_address0   |  20|          4|    8|         32|
    |x_s_ce0        |  20|          4|    1|          4|
    |x_s_d0         |  14|          3|   32|         96|
    |x_s_we0        |  14|          3|    1|          3|
    |x_we0          |  14|          3|    1|          3|
    |y_address0     |  20|          4|    8|         32|
    |y_ce0          |  20|          4|    1|          4|
    |y_we0          |   9|          2|    1|          2|
    |z_address0     |  20|          4|    8|         32|
    |z_ce0          |  20|          4|    1|          4|
    |z_we0          |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          |1021|        210|  589|       2190|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                              |  13|   0|   13|          0|
    |grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_ap_start_reg                 |   1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_ap_start_reg           |   1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_ap_start_reg           |   1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_ap_start_reg           |   1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_ap_start_reg   |   1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_ap_start_reg  |   1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_ap_start_reg  |   1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_ap_start_reg  |   1|   0|    1|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  |  21|   0|   21|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|          main|  return value|
+-----------+-----+-----+------------+--------------+--------------+

