#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Apr  1 23:40:53 2019
# Process ID: 5552
# Current directory: /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.runs/impl_1
# Command line: vivado -log Diagramm_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Diagramm_wrapper.tcl -notrace
# Log file: /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.runs/impl_1/Diagramm_wrapper.vdi
# Journal file: /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Diagramm_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anzhelika/projekt/myIpv3/ip_repo/my_ip_v3_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top Diagramm_wrapper -part xc7z010clg225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ip/Diagramm_my_ip_v3_0_0/Diagramm_my_ip_v3_0_0.dcp' for cell 'Diagramm_i/my_ip_v3_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ip/Diagramm_processing_system7_0_0/Diagramm_processing_system7_0_0.dcp' for cell 'Diagramm_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ip/Diagramm_rst_ps7_0_50M_0/Diagramm_rst_ps7_0_50M_0.dcp' for cell 'Diagramm_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ip/Diagramm_auto_pc_0/Diagramm_auto_pc_0.dcp' for cell 'Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ip/Diagramm_processing_system7_0_0/Diagramm_processing_system7_0_0.xdc] for cell 'Diagramm_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ip/Diagramm_processing_system7_0_0/Diagramm_processing_system7_0_0.xdc] for cell 'Diagramm_i/processing_system7_0/inst'
Parsing XDC File [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ip/Diagramm_rst_ps7_0_50M_0/Diagramm_rst_ps7_0_50M_0_board.xdc] for cell 'Diagramm_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ip/Diagramm_rst_ps7_0_50M_0/Diagramm_rst_ps7_0_50M_0_board.xdc] for cell 'Diagramm_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ip/Diagramm_rst_ps7_0_50M_0/Diagramm_rst_ps7_0_50M_0.xdc] for cell 'Diagramm_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ip/Diagramm_rst_ps7_0_50M_0/Diagramm_rst_ps7_0_50M_0.xdc] for cell 'Diagramm_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/constrs_1/new/output.xdc]
Finished Parsing XDC File [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/constrs_1/new/output.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1683.977 ; gain = 432.676 ; free physical = 987 ; free virtual = 4963
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1683.977 ; gain = 0.000 ; free physical = 988 ; free virtual = 4959

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 7b1f60b7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 2052.523 ; gain = 368.547 ; free physical = 625 ; free virtual = 4597

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ff2319f6

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2052.523 ; gain = 0.000 ; free physical = 628 ; free virtual = 4601
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16f47816e

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2052.523 ; gain = 0.000 ; free physical = 628 ; free virtual = 4601
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13ce96228

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2052.523 ; gain = 0.000 ; free physical = 628 ; free virtual = 4601
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 329 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13ce96228

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2052.523 ; gain = 0.000 ; free physical = 628 ; free virtual = 4601
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 102a801a7

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2052.523 ; gain = 0.000 ; free physical = 628 ; free virtual = 4601
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 102a801a7

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2052.523 ; gain = 0.000 ; free physical = 628 ; free virtual = 4601
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2052.523 ; gain = 0.000 ; free physical = 628 ; free virtual = 4601
Ending Logic Optimization Task | Checksum: 102a801a7

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2052.523 ; gain = 0.000 ; free physical = 628 ; free virtual = 4601

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 102a801a7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2052.523 ; gain = 0.000 ; free physical = 628 ; free virtual = 4600

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 102a801a7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2052.523 ; gain = 0.000 ; free physical = 628 ; free virtual = 4600
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2052.523 ; gain = 368.547 ; free physical = 628 ; free virtual = 4600
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2084.539 ; gain = 0.000 ; free physical = 615 ; free virtual = 4590
INFO: [Common 17-1381] The checkpoint '/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.runs/impl_1/Diagramm_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Diagramm_wrapper_drc_opted.rpt -pb Diagramm_wrapper_drc_opted.pb -rpx Diagramm_wrapper_drc_opted.rpx
Command: report_drc -file Diagramm_wrapper_drc_opted.rpt -pb Diagramm_wrapper_drc_opted.pb -rpx Diagramm_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.runs/impl_1/Diagramm_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2172.582 ; gain = 0.000 ; free physical = 611 ; free virtual = 4585
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fee11e14

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2172.582 ; gain = 0.000 ; free physical = 611 ; free virtual = 4585
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2172.582 ; gain = 0.000 ; free physical = 611 ; free virtual = 4585

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b7a44285

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2172.582 ; gain = 0.000 ; free physical = 607 ; free virtual = 4584

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f6d5115e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2172.582 ; gain = 0.000 ; free physical = 601 ; free virtual = 4579

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f6d5115e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2172.582 ; gain = 0.000 ; free physical = 601 ; free virtual = 4579
Phase 1 Placer Initialization | Checksum: 1f6d5115e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2172.582 ; gain = 0.000 ; free physical = 601 ; free virtual = 4579

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1efec0f9a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2233.562 ; gain = 60.980 ; free physical = 597 ; free virtual = 4576

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2233.562 ; gain = 0.000 ; free physical = 589 ; free virtual = 4570

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 199dcb11f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2233.562 ; gain = 60.980 ; free physical = 589 ; free virtual = 4570
Phase 2 Global Placement | Checksum: 192dd3106

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2233.562 ; gain = 60.980 ; free physical = 588 ; free virtual = 4570

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 192dd3106

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2233.562 ; gain = 60.980 ; free physical = 588 ; free virtual = 4570

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15178fdde

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2233.562 ; gain = 60.980 ; free physical = 588 ; free virtual = 4570

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16b52898c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2233.562 ; gain = 60.980 ; free physical = 588 ; free virtual = 4570

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16b52898c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2233.562 ; gain = 60.980 ; free physical = 588 ; free virtual = 4570

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e47d7c55

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2233.562 ; gain = 60.980 ; free physical = 587 ; free virtual = 4570

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c6623025

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2233.562 ; gain = 60.980 ; free physical = 587 ; free virtual = 4570

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c6623025

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2233.562 ; gain = 60.980 ; free physical = 587 ; free virtual = 4570
Phase 3 Detail Placement | Checksum: 1c6623025

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2233.562 ; gain = 60.980 ; free physical = 587 ; free virtual = 4570

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1abf157c6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1abf157c6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2233.562 ; gain = 60.980 ; free physical = 587 ; free virtual = 4570
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.776. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11f27d854

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2233.562 ; gain = 60.980 ; free physical = 587 ; free virtual = 4570
Phase 4.1 Post Commit Optimization | Checksum: 11f27d854

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2233.562 ; gain = 60.980 ; free physical = 587 ; free virtual = 4570

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11f27d854

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2233.562 ; gain = 60.980 ; free physical = 587 ; free virtual = 4570

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11f27d854

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2233.562 ; gain = 60.980 ; free physical = 587 ; free virtual = 4570

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1a7d16826

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2233.562 ; gain = 60.980 ; free physical = 587 ; free virtual = 4570
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a7d16826

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2233.562 ; gain = 60.980 ; free physical = 587 ; free virtual = 4570
Ending Placer Task | Checksum: 175d68b7e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2233.562 ; gain = 60.980 ; free physical = 591 ; free virtual = 4574
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2233.562 ; gain = 60.980 ; free physical = 591 ; free virtual = 4574
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2233.562 ; gain = 0.000 ; free physical = 585 ; free virtual = 4572
INFO: [Common 17-1381] The checkpoint '/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.runs/impl_1/Diagramm_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Diagramm_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2233.562 ; gain = 0.000 ; free physical = 583 ; free virtual = 4566
INFO: [runtcl-4] Executing : report_utilization -file Diagramm_wrapper_utilization_placed.rpt -pb Diagramm_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2233.562 ; gain = 0.000 ; free physical = 587 ; free virtual = 4571
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Diagramm_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2233.562 ; gain = 0.000 ; free physical = 588 ; free virtual = 4572
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: bfe2d1c5 ConstDB: 0 ShapeSum: b5f3b9b9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a5a04885

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2233.562 ; gain = 0.000 ; free physical = 509 ; free virtual = 4493
Post Restoration Checksum: NetGraph: 42b204b1 NumContArr: 62ee43d4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a5a04885

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2233.562 ; gain = 0.000 ; free physical = 509 ; free virtual = 4494

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a5a04885

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2233.562 ; gain = 0.000 ; free physical = 479 ; free virtual = 4464

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a5a04885

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2233.562 ; gain = 0.000 ; free physical = 479 ; free virtual = 4464
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15ef82279

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2233.562 ; gain = 0.000 ; free physical = 472 ; free virtual = 4457
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.689  | TNS=0.000  | WHS=-0.187 | THS=-14.757|

Phase 2 Router Initialization | Checksum: 1c3a55caa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2233.562 ; gain = 0.000 ; free physical = 470 ; free virtual = 4456

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13992b422

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2233.562 ; gain = 0.000 ; free physical = 474 ; free virtual = 4459

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.238  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 150518124

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2233.562 ; gain = 0.000 ; free physical = 474 ; free virtual = 4460

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.238  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b2d01bc5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2233.562 ; gain = 0.000 ; free physical = 474 ; free virtual = 4460
Phase 4 Rip-up And Reroute | Checksum: 1b2d01bc5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2233.562 ; gain = 0.000 ; free physical = 474 ; free virtual = 4460

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b2d01bc5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2233.562 ; gain = 0.000 ; free physical = 474 ; free virtual = 4460

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b2d01bc5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2233.562 ; gain = 0.000 ; free physical = 474 ; free virtual = 4460
Phase 5 Delay and Skew Optimization | Checksum: 1b2d01bc5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2233.562 ; gain = 0.000 ; free physical = 474 ; free virtual = 4460

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10087a78b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2233.562 ; gain = 0.000 ; free physical = 474 ; free virtual = 4460
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.387  | TNS=0.000  | WHS=0.028  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cfa755ac

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2233.562 ; gain = 0.000 ; free physical = 474 ; free virtual = 4460
Phase 6 Post Hold Fix | Checksum: 1cfa755ac

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2233.562 ; gain = 0.000 ; free physical = 474 ; free virtual = 4460

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.453547 %
  Global Horizontal Routing Utilization  = 0.636719 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13e8ef24a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2233.562 ; gain = 0.000 ; free physical = 474 ; free virtual = 4460

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13e8ef24a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2233.562 ; gain = 0.000 ; free physical = 473 ; free virtual = 4459

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a1a1b7be

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2233.562 ; gain = 0.000 ; free physical = 473 ; free virtual = 4459

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.387  | TNS=0.000  | WHS=0.028  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a1a1b7be

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2233.562 ; gain = 0.000 ; free physical = 474 ; free virtual = 4459
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2233.562 ; gain = 0.000 ; free physical = 504 ; free virtual = 4489

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2233.562 ; gain = 0.000 ; free physical = 504 ; free virtual = 4489
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2233.562 ; gain = 0.000 ; free physical = 496 ; free virtual = 4486
INFO: [Common 17-1381] The checkpoint '/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.runs/impl_1/Diagramm_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Diagramm_wrapper_drc_routed.rpt -pb Diagramm_wrapper_drc_routed.pb -rpx Diagramm_wrapper_drc_routed.rpx
Command: report_drc -file Diagramm_wrapper_drc_routed.rpt -pb Diagramm_wrapper_drc_routed.pb -rpx Diagramm_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.runs/impl_1/Diagramm_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Diagramm_wrapper_methodology_drc_routed.rpt -pb Diagramm_wrapper_methodology_drc_routed.pb -rpx Diagramm_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Diagramm_wrapper_methodology_drc_routed.rpt -pb Diagramm_wrapper_methodology_drc_routed.pb -rpx Diagramm_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.runs/impl_1/Diagramm_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Diagramm_wrapper_power_routed.rpt -pb Diagramm_wrapper_power_summary_routed.pb -rpx Diagramm_wrapper_power_routed.rpx
Command: report_power -file Diagramm_wrapper_power_routed.rpt -pb Diagramm_wrapper_power_summary_routed.pb -rpx Diagramm_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Diagramm_wrapper_route_status.rpt -pb Diagramm_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Diagramm_wrapper_timing_summary_routed.rpt -pb Diagramm_wrapper_timing_summary_routed.pb -rpx Diagramm_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Diagramm_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Diagramm_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Diagramm_wrapper_bus_skew_routed.rpt -pb Diagramm_wrapper_bus_skew_routed.pb -rpx Diagramm_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force Diagramm_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul input Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul input Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__0 input Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__0 input Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__1 input Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__1 input Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__2 input Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__2 input Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul output Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__0 output Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__1 output Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__2 output Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul multiplier stage Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__0 multiplier stage Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__1 multiplier stage Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__2 multiplier stage Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 16 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Diagramm_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2564.109 ; gain = 216.430 ; free physical = 455 ; free virtual = 4453
INFO: [Common 17-206] Exiting Vivado at Mon Apr  1 23:42:24 2019...
