# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do hexTo7Seg_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/delij/Documents/ECE\ 3710/ECE-3710/hexTo7Seg {C:/Users/delij/Documents/ECE 3710/ECE-3710/hexTo7Seg/hexTo7Seg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:03 on Aug 30,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/delij/Documents/ECE 3710/ECE-3710/hexTo7Seg" C:/Users/delij/Documents/ECE 3710/ECE-3710/hexTo7Seg/hexTo7Seg.v 
# -- Compiling module hexTo7Seg
# 
# Top level modules:
# 	hexTo7Seg
# End time: 09:49:03 on Aug 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Users/delij/Documents/ECE 3710/ECE-3710/hexTo7Seg/hexTo7Seg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:09 on Aug 30,2018
# vlog -reportprogress 300 -work work C:/Users/delij/Documents/ECE 3710/ECE-3710/hexTo7Seg/hexTo7Seg.v 
# -- Compiling module hexTo7Seg
# 
# Top level modules:
# 	hexTo7Seg
# End time: 09:50:09 on Aug 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/delij/Documents/ECE 3710/ECE-3710/hexTo7Seg/tb_hexTo7Seg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:09 on Aug 30,2018
# vlog -reportprogress 300 -work work C:/Users/delij/Documents/ECE 3710/ECE-3710/hexTo7Seg/tb_hexTo7Seg.v 
# -- Compiling module stimulus
# 
# Top level modules:
# 	stimulus
# End time: 09:50:09 on Aug 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.stimulus
# vsim work.stimulus 
# Start time: 09:50:23 on Aug 30,2018
# Loading work.stimulus
# Loading work.hexTo7Seg
vsim work.hexTo7Seg
# End time: 09:50:49 on Aug 30,2018, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
# vsim work.hexTo7Seg 
# Start time: 09:50:49 on Aug 30,2018
# Loading work.hexTo7Seg
# End time: 09:51:47 on Aug 30,2018, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
