#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: C:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-FLDUJ87
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Thu May 15 16:40:44 2025
Parse module hierarchy of project 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/temp_projects/Main_Flow/Main_Flow.pds' (TEXT Parser)
Open IP Compiler ...
C: Flow-2008: IP file modified: "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.idf". 
Parse module hierarchy of project 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/temp_projects/Main_Flow/Main_Flow.pds' (TEXT Parser)
C: Flow-2008: IP file modified: "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.idf". 
Parse module hierarchy of project 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
IP Compiler exited.
Customize IP 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.idf' ...
IP Compiler exited.
File "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v" has been added to project successfully. 
File "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/Word_Alignment_32bit.v" has been added to project successfully. 
Parse module hierarchy of project 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4133: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 41)] Connection o_rxd_3 for output of module instantiation is not wire
Parse module hierarchy of project 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v". 
E: Verilog-4057: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 97)] Mixed posedge/negedge and level control in the always block
Parse module hierarchy of project 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v". 
Parse module hierarchy of project 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v". 
Parse module hierarchy of project 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v". 
File "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/IO.fdc" has been added to project successfully. 
C: Flow-2004: Constraint file modified: "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/IO.fdc". 
C: Flow-2004: Constraint file modified: "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/IO.fdc". 
C: Flow-2004: Constraint file modified: "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/IO.fdc". 


Process "Compile" started.
Current time: Thu May 15 19:15:24 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/hssttest.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 1)] Analyzing module hsst_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/Word_Alignment_32bit.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/Word_Alignment_32bit.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/Word_Alignment_32bit.v(line number: 1)] Analyzing module Word_Alignment_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/Word_Alignment_32bit.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v(line number: 16)] Analyzing module ipm2l_hsstlp_fifo_clr_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_pll_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_rx_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_tx_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_v1_8 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_wtchdg_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rxlane_rst_fsm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_txlane_rst_fsm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_apb_bridge_v1_2.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_apb_bridge_v1_2.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_apb_bridge_v1_2.v(line number: 17)] Analyzing module ipm2l_hsstlp_apb_bridge_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_apb_bridge_v1_2.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v(line number: 17)] Analyzing module ipm2l_hsstlp_wrapper_v1_9 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 19)] Analyzing module hsst (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v successfully.
I: Module "hsst_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.718s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 1)] Elaborating module hsst_top
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 41)] Elaborating instance the_instance_name
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 19)] Elaborating module hsst
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 1672)] Elaborating instance U_IPM2L_HSSTLP_RST
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_v1_8
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST} parameter value:
    INNER_RST_EN = TRUE
    FREE_CLOCK_FREQ = 27.000000
    CH0_TX_ENABLE = FALSE
    CH1_TX_ENABLE = FALSE
    CH2_TX_ENABLE = FALSE
    CH3_TX_ENABLE = TRUE
    CH0_RX_ENABLE = FALSE
    CH1_RX_ENABLE = FALSE
    CH2_RX_ENABLE = FALSE
    CH3_RX_ENABLE = TRUE
    CH0_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH0_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH0_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH1_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH2_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH3_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    PCS_CH0_BYPASS_WORD_ALIGN = TRUE
    PCS_CH1_BYPASS_WORD_ALIGN = TRUE
    PCS_CH2_BYPASS_WORD_ALIGN = TRUE
    PCS_CH3_BYPASS_WORD_ALIGN = TRUE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = TRUE
    PCS_CH1_BYPASS_CTC = TRUE
    PCS_CH2_BYPASS_CTC = TRUE
    PCS_CH3_BYPASS_CTC = TRUE
    P_LX_TX_CKDIV_0 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_1 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_2 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_3 = 32'b00000000000000000000000000000010
    LX_RX_CKDIV_0 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_1 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_2 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_3 = 32'b00000000000000000000000000000010
    CH0_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH0_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_RX_PLL_SEL = 32'b00000000000000000000000000000000
    PLL_NUBER = 32'b00000000000000000000000000000001
    PCS_TX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH3 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH3 = FALSE
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v(line number: 352)] Elaborating instance hsstlp_rst_pll
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_pll_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll} parameter value:
    FREE_CLOCK_FREQ = 27.000000
    PLL_NUBER = 32'b00000000000000000000000000000001
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 58)] Elaborating instance pll0_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 59)] Elaborating instance pll0_lock_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 63)] Elaborating instance pll0_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 66)] Elaborating instance pll0_lock_wtchdg
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_wtchdg_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg} parameter value:
    ACTIVE_HIGH = 32'b00000000000000000000000000000000
    WTCHDG_CNTR1_WIDTH = 32'b00000000000000000000000000001010
    WTCHDG_CNTR2_WIDTH = 32'b00000000000000000000000000001010
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 73)] Elaborating instance pll_rst_fsm_0
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_pll_rst_fsm_v1_0
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 30)] Rounding real from 810.000000 to 810.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 31)] Rounding real from 4.050000 to 4.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 32)] Rounding real from 224.100000 to 224.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 33)] Rounding real from 27.000000 to 27.
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0} parameter value:
    FREE_CLOCK_FREQ = 27.000000
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v(line number: 392)] Elaborating instance hsstlp_rst_tx
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_tx_v1_6
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx} parameter value:
    FREE_CLOCK_FREQ = 27.000000
    CH0_TX_ENABLE = FALSE
    CH1_TX_ENABLE = FALSE
    CH2_TX_ENABLE = FALSE
    CH3_TX_ENABLE = TRUE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    P_LX_TX_CKDIV_0 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_1 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_2 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_3 = 32'b00000000000000000000000000000010
    CH0_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_TX_PLL_SEL = 32'b00000000000000000000000000000000
    PCS_TX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH3 = FALSE
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 188)] Elaborating instance txlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 189)] Elaborating instance i_pll_lock_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 191)] Elaborating instance pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/SYNC_TXLANE[0].pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 188)] Elaborating instance txlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 189)] Elaborating instance i_pll_lock_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 191)] Elaborating instance pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/SYNC_TXLANE[1].pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 188)] Elaborating instance txlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 189)] Elaborating instance i_pll_lock_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 191)] Elaborating instance pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/SYNC_TXLANE[2].pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 188)] Elaborating instance txlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 189)] Elaborating instance i_pll_lock_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 191)] Elaborating instance pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/SYNC_TXLANE[3].pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 327)] Elaborating instance txlane_rst_fsm3
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 16)] Elaborating module ipm2l_hsstlp_txlane_rst_fsm_v1_6
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 46)] Rounding real from 27.000000 to 27.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 47)] Rounding real from 54.000000 to 54.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 48)] Rounding real from 81.000000 to 81.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 49)] Rounding real from 27.000000 to 27.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 52)] Rounding real from 5.400000 to 5.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 54)] Rounding real from 5.400000 to 5.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 55)] Rounding real from 16.200000 to 16.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 56)] Rounding real from 18.900000 to 19.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 57)] Rounding real from 21.600000 to 22.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 58)] Rounding real from 24.300000 to 24.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 59)] Rounding real from 35.100000 to 35.
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3} parameter value:
    LANE_BONDING = 32'b00000000000000000000000000000001
    FREE_CLOCK_FREQ = 27.000000
    P_LX_TX_CKDIV = 32'b00000000000000000000000000000010
    PCS_TX_CLK_EXPLL_USE_CH = FALSE
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v(line number: 488)] Elaborating instance hsstlp_rst_rx
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_rx_v1_6
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx} parameter value:
    FREE_CLOCK_FREQ = 27.000000
    CH0_RX_ENABLE = FALSE
    CH1_RX_ENABLE = FALSE
    CH2_RX_ENABLE = FALSE
    CH3_RX_ENABLE = TRUE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH0_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH1_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH2_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH3_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    PCS_CH0_BYPASS_WORD_ALIGN = TRUE
    PCS_CH1_BYPASS_WORD_ALIGN = TRUE
    PCS_CH2_BYPASS_WORD_ALIGN = TRUE
    PCS_CH3_BYPASS_WORD_ALIGN = TRUE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = TRUE
    PCS_CH1_BYPASS_CTC = TRUE
    PCS_CH2_BYPASS_CTC = TRUE
    PCS_CH3_BYPASS_CTC = TRUE
    LX_RX_CKDIV_0 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_1 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_2 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_3 = 32'b00000000000000000000000000000010
    CH0_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_RX_PLL_SEL = 32'b00000000000000000000000000000000
    PCS_RX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH3 = FALSE
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 284)] Elaborating instance rxlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 287)] Elaborating instance i_pll_lock_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 288)] Elaborating instance sigdet_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 289)] Elaborating instance cdr_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 290)] Elaborating instance word_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 291)] Elaborating instance bonding_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 295)] Elaborating instance sigdet_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[0].sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 298)] Elaborating instance cdr_align_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[0].cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 301)] Elaborating instance i_pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[0].i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 284)] Elaborating instance rxlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 287)] Elaborating instance i_pll_lock_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 288)] Elaborating instance sigdet_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 289)] Elaborating instance cdr_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 290)] Elaborating instance word_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 291)] Elaborating instance bonding_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 295)] Elaborating instance sigdet_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[1].sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 298)] Elaborating instance cdr_align_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[1].cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 301)] Elaborating instance i_pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[1].i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 284)] Elaborating instance rxlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 287)] Elaborating instance i_pll_lock_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 288)] Elaborating instance sigdet_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 289)] Elaborating instance cdr_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 290)] Elaborating instance word_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 291)] Elaborating instance bonding_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 295)] Elaborating instance sigdet_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 298)] Elaborating instance cdr_align_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 301)] Elaborating instance i_pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 284)] Elaborating instance rxlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 287)] Elaborating instance i_pll_lock_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 288)] Elaborating instance sigdet_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 289)] Elaborating instance cdr_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 290)] Elaborating instance word_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 291)] Elaborating instance bonding_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 295)] Elaborating instance sigdet_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 298)] Elaborating instance cdr_align_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 301)] Elaborating instance i_pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 477)] Elaborating instance rxlane_fsm3
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 16)] Elaborating module ipm2l_hsstlp_rxlane_rst_fsm_v1_6
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 62)] Rounding real from 2160.000000 to 2160.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 63)] Rounding real from 540.000000 to 540.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 65)] Rounding real from 8096.000000 to 8096.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 66)] Rounding real from 54.000000 to 54.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 69)] Rounding real from 2.700000 to 3.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 70)] Rounding real from 5.400000 to 5.
I: Module instance {hsst_top/the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3} parameter value:
    FREE_CLOCK_FREQ = 27.000000
    CH_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH_BYPASS_WORD_ALIGN = TRUE
    CH_BYPASS_BONDING = TRUE
    CH_BYPASS_CTC = TRUE
    LX_RX_CKDIV = 32'b00000000000000000000000000000010
    PCS_RX_CLK_EXPLL_USE = FALSE
W: Verilog-2021: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 204)] Net fifoclr_sig_0 in ipm2l_hsstlp_rst_rx_v1_6(original module ipm2l_hsstlp_rst_rx_v1_6) does not have a driver, tie it to 0
W: Verilog-2021: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 205)] Net fifoclr_sig_1 in ipm2l_hsstlp_rst_rx_v1_6(original module ipm2l_hsstlp_rst_rx_v1_6) does not have a driver, tie it to 0
W: Verilog-2021: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 206)] Net fifoclr_sig_2 in ipm2l_hsstlp_rst_rx_v1_6(original module ipm2l_hsstlp_rst_rx_v1_6) does not have a driver, tie it to 0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Elaborating instance U_GTP_HSSTLP_WRAPPER
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v(line number: 17)] Elaborating module ipm2l_hsstlp_wrapper_v1_9
I: Module instance {hsst_top/the_instance_name/U_GTP_HSSTLP_WRAPPER} parameter value:
    PLL0_EN = TRUE
    PLL1_EN = FALSE
    CH0_EN = DISABLE
    CH1_EN = DISABLE
    CH2_EN = DISABLE
    CH3_EN = Fullduplex
    CHANNEL0_EN = FALSE
    CHANNEL1_EN = FALSE
    CHANNEL2_EN = FALSE
    CHANNEL3_EN = TRUE
    TX_CHANNEL0_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL1_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL2_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL3_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL0_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL1_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL2_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL3_PLL = 32'b00000000000000000000000000000000
    CH0_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH0_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    PLL0_TXPCLK_PLL_SEL = 32'b00000000000000000000000000000011
    PLL1_TXPCLK_PLL_SEL = 32'b00000000000000000000000000000011
    PMA_PLL0_TX_SYNCK_PD = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_REFCLK_TERM_IMP_CTRL = TRUE
    PMA_PLL0_REG_BG_TRIM = 32'b00000000000000000000000000000010
    PMA_PLL0_REG_IBUP_A1 = 32'b00000000000000111111111111111111
    PMA_PLL0_REG_IBUP_A2 = 32'b00000000000000000000110000000000
    PMA_PLL0_REG_IBUP_PD = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_V2I_BIAS_SEL = FALSE
    PMA_PLL0_REG_V2I_EN = TRUE
    PMA_PLL0_REG_V2I_TB_SEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_V2I_RCALTEST_PD = FALSE
    PMA_PLL0_REG_RES_CAL_TEST = 32'b00000000000000000000000000000000
    PMA_PLL0_RES_CAL_DIV = 32'b00000000000000000000000000000000
    PMA_PLL0_RES_CAL_CLK_SEL = FALSE
    PMA_PLL0_REG_PLL_PFDDELAY_EN = TRUE
    PMA_PLL0_REG_PFDDELAYSEL = 32'b00000000000000000000000000000001
    PMA_PLL0_REG_PLL_VCTRL_SET = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_READY_OR_LOCK = FALSE
    PMA_PLL0_REG_PLL_CP = 32'b00000000000000000000000000011111
    PMA_PLL0_REG_PLL_REFDIV = 32'b00000000000000000000000000010000
    PMA_PLL0_REG_PLL_LOCKDET_EN = FALSE
    PMA_PLL0_REG_PLL_READY = FALSE
    PMA_PLL0_REG_PLL_READY_OW = FALSE
    PMA_PLL0_REG_PLL_FBDIV = 32'b00000000000000000000000000100110
    PMA_PLL0_REG_LPF_RES = 32'b00000000000000000000000000000001
    PMA_PLL0_REG_JTAG_OE = FALSE
    PMA_PLL0_REG_JTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_PLL_LOCKDET_EN_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKDET_FBCT = 32'b00000000000000000000000000000011
    PMA_PLL0_REG_PLL_LOCKDET_ITER = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_PLL_LOCKDET_MODE = FALSE
    PMA_PLL0_REG_PLL_LOCKDET_LOCKCT = 32'b00000000000000000000000000000100
    PMA_PLL0_REG_PLL_LOCKDET_REFCT = 32'b00000000000000000000000000000011
    PMA_PLL0_REG_PLL_LOCKDET_RESET_N = TRUE
    PMA_PLL0_REG_PLL_LOCKDET_RESET_N_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKED = FALSE
    PMA_PLL0_REG_PLL_LOCKED_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKED_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_PLL_UNLOCKED = FALSE
    PMA_PLL0_REG_PLL_UNLOCKDET_ITER = 32'b00000000000000000000000000000010
    PMA_PLL0_REG_PLL_UNLOCKED_OW = FALSE
    PMA_PLL0_REG_PLL_UNLOCKED_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_I_CTRL_MAX = 32'b00000000000000000000000000111111
    PMA_PLL0_REG_REFCLK_TEST_EN = FALSE
    PMA_PLL0_REG_RESCAL_EN = FALSE
    PMA_PLL0_REG_I_CTRL_MIN = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_RESCAL_DONE_OW = FALSE
    PMA_PLL0_REG_RESCAL_DONE_VAL = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE = 32'b00000000000000000000000000101110
    PMA_PLL0_REG_RESCAL_I_CODE_OW = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE_PMA = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE_VAL = 32'b00000000000000000000000000101110
    PMA_PLL0_REG_RESCAL_INT_R_SMALL_OW = FALSE
    PMA_PLL0_REG_RESCAL_INT_R_SMALL_VAL = FALSE
    PMA_PLL0_REG_RESCAL_ITER_VALID_SEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_RESCAL_RESET_N_OW = FALSE
    PMA_PLL0_REG_RESCAL_RST_N_VAL = FALSE
    PMA_PLL0_REG_RESCAL_WAIT_SEL = TRUE
    PMA_PLL0_REFCLK2LANE_PD_L = FALSE
    PMA_PLL0_REFCLK2LANE_PD_R = FALSE
    PMA_PLL0_REG_LOCKDET_REPEAT = FALSE
    PMA_PLL0_REG_NOFBCLK_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_NOREFCLK_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_TEST_SEL = 32'b00000000000000000000000000001111
    PMA_PLL0_REG_TEST_V_EN = FALSE
    PMA_PLL0_REG_TEST_SIG_HALF_EN = FALSE
    PMA_PLL0_REG_REFCLK_PAD_SEL = FALSE
    PMA_PLL0_PARM_PLL_POWERUP = ON
    PMA_PLL1_TX_SYNCK_PD = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_REFCLK_TERM_IMP_CTRL = TRUE
    PMA_PLL1_REG_BG_TRIM = 32'b00000000000000000000000000000010
    PMA_PLL1_REG_IBUP_A1 = 32'b00000000000000111111111111111111
    PMA_PLL1_REG_IBUP_A2 = 32'b00000000000000000000110000000000
    PMA_PLL1_REG_IBUP_PD = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_V2I_BIAS_SEL = FALSE
    PMA_PLL1_REG_V2I_EN = TRUE
    PMA_PLL1_REG_V2I_TB_SEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_V2I_RCALTEST_PD = FALSE
    PMA_PLL1_REG_RES_CAL_TEST = 32'b00000000000000000000000000000000
    PMA_PLL1_RES_CAL_DIV = 32'b00000000000000000000000000000000
    PMA_PLL1_RES_CAL_CLK_SEL = FALSE
    PMA_PLL1_REG_PLL_PFDDELAY_EN = TRUE
    PMA_PLL1_REG_PFDDELAYSEL = 32'b00000000000000000000000000000001
    PMA_PLL1_REG_PLL_VCTRL_SET = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_READY_OR_LOCK = FALSE
    PMA_PLL1_REG_PLL_CP = 32'b00000000000000000000000000011111
    PMA_PLL1_REG_PLL_REFDIV = 32'b00000000000000000000000000010000
    PMA_PLL1_REG_PLL_LOCKDET_EN = FALSE
    PMA_PLL1_REG_PLL_READY = FALSE
    PMA_PLL1_REG_PLL_READY_OW = FALSE
    PMA_PLL1_REG_PLL_FBDIV = 32'b00000000000000000000000000000011
    PMA_PLL1_REG_LPF_RES = 32'b00000000000000000000000000000001
    PMA_PLL1_REG_JTAG_OE = FALSE
    PMA_PLL1_REG_JTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_PLL_LOCKDET_EN_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKDET_FBCT = 32'b00000000000000000000000000000011
    PMA_PLL1_REG_PLL_LOCKDET_ITER = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_PLL_LOCKDET_MODE = FALSE
    PMA_PLL1_REG_PLL_LOCKDET_LOCKCT = 32'b00000000000000000000000000000100
    PMA_PLL1_REG_PLL_LOCKDET_REFCT = 32'b00000000000000000000000000000011
    PMA_PLL1_REG_PLL_LOCKDET_RESET_N = TRUE
    PMA_PLL1_REG_PLL_LOCKDET_RESET_N_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKED = FALSE
    PMA_PLL1_REG_PLL_LOCKED_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKED_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_PLL_UNLOCKED = FALSE
    PMA_PLL1_REG_PLL_UNLOCKDET_ITER = 32'b00000000000000000000000000000010
    PMA_PLL1_REG_PLL_UNLOCKED_OW = FALSE
    PMA_PLL1_REG_PLL_UNLOCKED_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_I_CTRL_MAX = 32'b00000000000000000000000000111111
    PMA_PLL1_REG_REFCLK_TEST_EN = FALSE
    PMA_PLL1_REG_RESCAL_EN = FALSE
    PMA_PLL1_REG_I_CTRL_MIN = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_RESCAL_DONE_OW = FALSE
    PMA_PLL1_REG_RESCAL_DONE_VAL = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE = 32'b00000000000000000000000000101110
    PMA_PLL1_REG_RESCAL_I_CODE_OW = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE_PMA = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE_VAL = 32'b00000000000000000000000000101110
    PMA_PLL1_REG_RESCAL_INT_R_SMALL_OW = FALSE
    PMA_PLL1_REG_RESCAL_INT_R_SMALL_VAL = FALSE
    PMA_PLL1_REG_RESCAL_ITER_VALID_SEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_RESCAL_RESET_N_OW = FALSE
    PMA_PLL1_REG_RESCAL_RST_N_VAL = FALSE
    PMA_PLL1_REG_RESCAL_WAIT_SEL = TRUE
    PMA_PLL1_REFCLK2LANE_PD_L = FALSE
    PMA_PLL1_REFCLK2LANE_PD_R = FALSE
    PMA_PLL1_REG_LOCKDET_REPEAT = FALSE
    PMA_PLL1_REG_NOFBCLK_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_NOREFCLK_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_TEST_SEL = 32'b00000000000000000000000000001111
    PMA_PLL1_REG_TEST_V_EN = FALSE
    PMA_PLL1_REG_TEST_SIG_HALF_EN = FALSE
    PMA_PLL1_REG_REFCLK_PAD_SEL = FALSE
    PMA_PLL1_PARM_PLL_POWERUP = OFF
    CH0_MUX_BIAS = 32'b00000000000000000000000000000010
    CH0_PD_CLK = 32'b00000000000000000000000000000000
    CH0_REG_SYNC = 32'b00000000000000000000000000000000
    CH0_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH0_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH0_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH0_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH0_BYPASS_WORD_ALIGN = TRUE
    PCS_CH0_BYPASS_DENC = TRUE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = TRUE
    PCS_CH0_BYPASS_GEAR = FALSE
    PCS_CH0_BYPASS_BRIDGE = FALSE
    PCS_CH0_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH0_DATA_MODE = X8
    PCS_CH0_RX_POLARITY_INV = DELAY
    PCS_CH0_ALIGN_MODE = 1GB
    PCS_CH0_SAMP_16B = X16
    PCS_CH0_FARLP_PWR_REDUCTION = FALSE
    PCS_CH0_COMMA_REG0 = 32'b00000000000000000000000000000000
    PCS_CH0_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH0_CEB_MODE = 10GB
    PCS_CH0_CTC_MODE = 1SKIP
    PCS_CH0_A_REG = 32'b00000000000000000000000001111100
    PCS_CH0_GE_AUTO_EN = FALSE
    PCS_CH0_SKIP_REG0 = 32'b00000000000000000000000000000000
    PCS_CH0_SKIP_REG1 = 32'b00000000000000000000000000000000
    PCS_CH0_SKIP_REG2 = 32'b00000000000000000000000000000000
    PCS_CH0_SKIP_REG3 = 32'b00000000000000000000000000000000
    PCS_CH0_DEC_DUAL = FALSE
    PCS_CH0_SPLIT = TRUE
    PCS_CH0_FIFOFLAG_CTC = FALSE
    PCS_CH0_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH0_ERRDETECT_SILENCE = TRUE
    PCS_CH0_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH0_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH0_CB_RCLK_SEL = PMA_RCLK
    PCS_CH0_AFTER_CTC_RCLK_SEL = PMA_RCLK
    PCS_CH0_RCLK_POLINV = RCLK
    PCS_CH0_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH0_PCS_RCLK_EN = FALSE
    PCS_CH0_CB_RCLK_EN = FALSE
    PCS_CH0_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH0_AFTER_CTC_RCLK_EN_GB = FALSE
    PCS_CH0_PCS_RX_RSTN = TRUE
    PCS_CH0_PCIE_SLAVE = MASTER
    PCS_CH0_RX_64B66B_67B = NORMAL
    PCS_CH0_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH0_PCS_CB_RSTN = TRUE
    PCS_CH0_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH0_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH0_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH0_TX_BYPASS_GEAR = TRUE
    PCS_CH0_TX_BYPASS_ENC = TRUE
    PCS_CH0_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH0_TX_GEAR_SPLIT = FALSE
    PCS_CH0_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH0_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH0_INT_TX_MASK_0 = FALSE
    PCS_CH0_INT_TX_MASK_1 = FALSE
    PCS_CH0_INT_TX_MASK_2 = FALSE
    PCS_CH0_INT_TX_CLR_0 = FALSE
    PCS_CH0_INT_TX_CLR_1 = FALSE
    PCS_CH0_INT_TX_CLR_2 = FALSE
    PCS_CH0_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH0_TX_PCS_CLK_EN_SEL = FALSE
    PCS_CH0_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH0_TX_TCLK_POLINV = TCLK
    PCS_CH0_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH0_TX_PCS_TX_RSTN = TRUE
    PCS_CH0_TX_SLAVE = MASTER
    PCS_CH0_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH0_DATA_WIDTH_MODE = X8
    PCS_CH0_TX_64B66B_67B = NORMAL
    PCS_CH0_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH0_TX_TCLK2FABRIC_SEL = FALSE
    PCS_CH0_TX_OUTZZ = FALSE
    PCS_CH0_ENC_DUAL = TRUE
    PCS_CH0_TX_BITSLIP_DATA_MODE = X10
    PCS_CH0_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH0_COMMA_REG1 = 32'b00000000000000000000001111111111
    PCS_CH0_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH0_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH0_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH0_RX_PRBS_MODE = DISABLE
    PCS_CH0_RX_ERRCNT_CLR = FALSE
    PCS_CH0_PRBS_ERR_LPBK = FALSE
    PCS_CH0_TX_PRBS_MODE = DISABLE
    PCS_CH0_TX_INSERT_ER = FALSE
    PCS_CH0_ENABLE_PRBS_GEN = FALSE
    PCS_CH0_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH0_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH0_DELAY_SET = 32'b00000000000000000000000000000011
    PCS_CH0_SEACH_OFFSET = 80BIT
    PCS_CH0_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH0_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH0_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH0_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH0_FAR_LOOP = FALSE
    PCS_CH0_NEAR_LOOP = FALSE
    PCS_CH0_PMA_TX2RX_PLOOP_EN = FALSE
    PCS_CH0_PMA_TX2RX_SLOOP_EN = FALSE
    PCS_CH0_PMA_RX2TX_PLOOP_EN = FALSE
    PCS_CH0_INT_RX_MASK_0 = FALSE
    PCS_CH0_INT_RX_MASK_1 = FALSE
    PCS_CH0_INT_RX_MASK_2 = FALSE
    PCS_CH0_INT_RX_MASK_3 = FALSE
    PCS_CH0_INT_RX_MASK_4 = FALSE
    PCS_CH0_INT_RX_MASK_5 = FALSE
    PCS_CH0_INT_RX_MASK_6 = FALSE
    PCS_CH0_INT_RX_MASK_7 = FALSE
    PCS_CH0_INT_RX_CLR_0 = FALSE
    PCS_CH0_INT_RX_CLR_1 = FALSE
    PCS_CH0_INT_RX_CLR_2 = FALSE
    PCS_CH0_INT_RX_CLR_3 = FALSE
    PCS_CH0_INT_RX_CLR_4 = FALSE
    PCS_CH0_INT_RX_CLR_5 = FALSE
    PCS_CH0_INT_RX_CLR_6 = FALSE
    PCS_CH0_INT_RX_CLR_7 = FALSE
    PCS_CH0_CA_RSTN_RX = FALSE
    PCS_CH0_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH0_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH0_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH0_CA_RSTN_TX = FALSE
    PCS_CH0_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH0_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH0_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH0_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH0_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH0_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH0_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH0_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH0_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH0_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH0_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH0_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH0_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH0_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH0_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH0_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH0_REG_RX_PD = ON
    PMA_CH0_REG_RX_PD_EN = FALSE
    PMA_CH0_REG_RX_RESERVED_2 = FALSE
    PMA_CH0_REG_RX_RESERVED_3 = FALSE
    PMA_CH0_REG_RX_DATAPATH_PD = ON
    PMA_CH0_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH0_REG_RX_SIGDET_PD = ON
    PMA_CH0_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH0_REG_RX_DCC_RST_N = TRUE
    PMA_CH0_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH0_REG_RX_CDR_RST_N = TRUE
    PMA_CH0_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH0_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH0_REG_RXPCLK_SLIP = FALSE
    PMA_CH0_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH0_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH0_REG_RX_HIGHZ = FALSE
    PMA_CH0_REG_RX_HIGHZ_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH0_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH0_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH0_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH0_REG_RX_RESET_N = FALSE
    PMA_CH0_REG_RX_RESET_N_OW = FALSE
    PMA_CH0_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_BUSWIDTH = 8BIT
    PMA_CH0_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH0_REG_RX_RATE = DIV1
    PMA_CH0_REG_RX_RESERVED_36 = FALSE
    PMA_CH0_REG_RX_RATE_EN = FALSE
    PMA_CH0_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH0_REG_RX_RESERVED_44 = FALSE
    PMA_CH0_REG_RX_RESERVED_45 = FALSE
    PMA_CH0_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH0_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH0_REG_RX_RESERVED_65 = FALSE
    PMA_CH0_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH0_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_RESERVED_69 = FALSE
    PMA_CH0_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH0_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH0_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH0_REG_RX_ICTRL_PI = 100PCT
    PMA_CH0_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH0_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_TX_RATE = DIV1
    PMA_CH0_REG_RX_RESERVED_92 = FALSE
    PMA_CH0_REG_TX_RATE_EN = FALSE
    PMA_CH0_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH0_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH0_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH0_REG_TXCLK_SEL = PLL
    PMA_CH0_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH0_REG_RX_ERR_INSERT = FALSE
    PMA_CH0_REG_UDP_CHK_EN = FALSE
    PMA_CH0_REG_PRBS_SEL = PRBS7
    PMA_CH0_REG_PRBS_CHK_EN = FALSE
    PMA_CH0_REG_PRBS_CHK_WIDTH_SEL = 8BIT
    PMA_CH0_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH0_REG_LOAD_ERR_CNT = FALSE
    PMA_CH0_REG_CHK_COUNTER_EN = FALSE
    PMA_CH0_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH0_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH0_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH0_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH0_REG_CDR_INT_RST = FALSE
    PMA_CH0_REG_CDR_INT_RST_OW = FALSE
    PMA_CH0_REG_CDR_PROP_RST = FALSE
    PMA_CH0_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH0_REG_CDR_LOCK_RST = FALSE
    PMA_CH0_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH0_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_LOCK_TIMER = 25_6U
    PMA_CH0_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH0_REG_CDR_LOCK_VAL = FALSE
    PMA_CH0_REG_CDR_LOCK_OW = FALSE
    PMA_CH0_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH0_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH0_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH0_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH0_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH0_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH0_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH0_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH0_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH0_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH0_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH0_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH0_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH0_REG_RX_RESERVED_190 = FALSE
    PMA_CH0_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH0_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH0_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH0_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH0_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH0_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH0_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH0_REG_RX_SYNC_RST_N = TRUE
    PMA_CH0_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH0_REG_RX_SATA_COMINIT = FALSE
    PMA_CH0_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH0_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH0_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_DCC_DISABLE = FALSE
    PMA_CH0_REG_RX_RESERVED_243 = FALSE
    PMA_CH0_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH0_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SLIP_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH0_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH0_REG_RX_RESERVED_254 = FALSE
    PMA_CH0_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH0_REG_RX_SIGDET_VTH = 72MV
    PMA_CH0_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH0_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH0_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH0_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH0_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH0_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH0_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH0_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_286 = FALSE
    PMA_CH0_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH0_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH0_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH0_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH0_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH0_REG_RX_LS_MODE_EN = FALSE
    PMA_CH0_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH0_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH0_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH0_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ1_OFF = FALSE
    PMA_CH0_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ2_OFF = FALSE
    PMA_CH0_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH0_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH0_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH0_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH0_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH0_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH0_CTLE_REG_HOLD_I = FALSE
    PMA_CH0_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH0_CTLE_REG_POLARITY_I = FALSE
    PMA_CH0_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH0_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH0_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH0_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH0_CFG_RX_LANE_POWERUP = ON
    PMA_CH0_CFG_RX_PMA_RSTN = TRUE
    PMA_CH0_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH0_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH0_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH0_REG_TX_PD = ON
    PMA_CH0_REG_TX_PD_OW = FALSE
    PMA_CH0_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH0_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH0_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH0_REG_TX_RXDET_REQ = FALSE
    PMA_CH0_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH0_REG_TX_BEACON_EN = FALSE
    PMA_CH0_REG_TX_EI_EN_OW = FALSE
    PMA_CH0_REG_TX_EI_EN = FALSE
    PMA_CH0_REG_TX_BIT_CONV = FALSE
    PMA_CH0_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH0_REG_TX_RESERVED_19 = FALSE
    PMA_CH0_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH0_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_SYNC_OW = FALSE
    PMA_CH0_REG_TX_SYNC = FALSE
    PMA_CH0_REG_TX_PD_POST = OFF
    PMA_CH0_REG_TX_PD_POST_OW = TRUE
    PMA_CH0_REG_TX_RESET_N_OW = FALSE
    PMA_CH0_REG_TX_RESET_N = TRUE
    PMA_CH0_REG_TX_RESERVED_64 = FALSE
    PMA_CH0_REG_TX_RESERVED_65 = TRUE
    PMA_CH0_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH0_REG_TX_BUSWIDTH = 8BIT
    PMA_CH0_REG_PLL_READY_OW = FALSE
    PMA_CH0_REG_PLL_READY = TRUE
    PMA_CH0_REG_TX_RESERVED_72 = FALSE
    PMA_CH0_REG_TX_RESERVED_73 = FALSE
    PMA_CH0_REG_TX_RESERVED_74 = FALSE
    PMA_CH0_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_77 = FALSE
    PMA_CH0_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH0_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH0_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH0_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH0_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH0_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_MARGIN_OW = FALSE
    PMA_CH0_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_150 = FALSE
    PMA_CH0_REG_TX_SWING = FALSE
    PMA_CH0_REG_TX_SWING_OW = FALSE
    PMA_CH0_REG_TX_RESERVED_153 = FALSE
    PMA_CH0_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH0_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH0_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH0_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH0_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH0_REG_TX_RXDET_STATUS = TRUE
    PMA_CH0_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH0_REG_TX_PRBS_GEN_WIDTH_SEL = 8BIT
    PMA_CH0_REG_TX_PRBS_SEL = PRBS7
    PMA_CH0_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH0_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH0_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH0_REG_TX_RESERVED_192 = FALSE
    PMA_CH0_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH0_REG_TX_FIFO_EN = FALSE
    PMA_CH0_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_ERR_INSERT = FALSE
    PMA_CH0_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_204 = FALSE
    PMA_CH0_REG_TX_SATA_EN = FALSE
    PMA_CH0_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH0_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH0_REG_TX_CFG_POST1 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DEEMP_OW = FALSE
    PMA_CH0_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_225 = FALSE
    PMA_CH0_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_POLARITY = NORMAL
    PMA_CH0_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH0_REG_TX_RESERVED_236 = FALSE
    PMA_CH0_REG_TX_LS_MODE_EN = FALSE
    PMA_CH0_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH0_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH0_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH0_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH0_REG_RX_JTAG_OE = TRUE
    PMA_CH0_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RES_CAL_EN = FALSE
    PMA_CH0_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000110
    PMA_CH0_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH0_REG_TX_RESERVED_253 = FALSE
    PMA_CH0_REG_TX_RESERVED_254 = FALSE
    PMA_CH0_REG_TX_RESERVED_255 = FALSE
    PMA_CH0_REG_TX_RESERVED_256 = FALSE
    PMA_CH0_REG_TX_RESERVED_257 = FALSE
    PMA_CH0_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH0_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CFG_POST = 32'b00000000000000000000000000000000
    PMA_CH0_REG_PD_MAIN = TRUE
    PMA_CH0_REG_PD_PRE = TRUE
    PMA_CH0_REG_TX_LS_DATA = FALSE
    PMA_CH0_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH0_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH0_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH0_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH0_REG_TX_OOB_EI_EN = FALSE
    PMA_CH0_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH0_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH0_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH0_REG_TX_JTAG_DATA = FALSE
    PMA_CH0_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH0_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CFG_LANE_POWERUP = ON
    PMA_CH0_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH0_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH0_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
    CH1_MUX_BIAS = 32'b00000000000000000000000000000010
    CH1_PD_CLK = 32'b00000000000000000000000000000000
    CH1_REG_SYNC = 32'b00000000000000000000000000000000
    CH1_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH1_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH1_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH1_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH1_BYPASS_WORD_ALIGN = TRUE
    PCS_CH1_BYPASS_DENC = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_CTC = TRUE
    PCS_CH1_BYPASS_GEAR = FALSE
    PCS_CH1_BYPASS_BRIDGE = FALSE
    PCS_CH1_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH1_DATA_MODE = X8
    PCS_CH1_RX_POLARITY_INV = DELAY
    PCS_CH1_ALIGN_MODE = 1GB
    PCS_CH1_SAMP_16B = X16
    PCS_CH1_FARLP_PWR_REDUCTION = FALSE
    PCS_CH1_COMMA_REG0 = 32'b00000000000000000000000000000000
    PCS_CH1_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH1_CEB_MODE = 10GB
    PCS_CH1_CTC_MODE = 1SKIP
    PCS_CH1_A_REG = 32'b00000000000000000000000001111100
    PCS_CH1_GE_AUTO_EN = FALSE
    PCS_CH1_SKIP_REG0 = 32'b00000000000000000000000000000000
    PCS_CH1_SKIP_REG1 = 32'b00000000000000000000000000000000
    PCS_CH1_SKIP_REG2 = 32'b00000000000000000000000000000000
    PCS_CH1_SKIP_REG3 = 32'b00000000000000000000000000000000
    PCS_CH1_DEC_DUAL = FALSE
    PCS_CH1_SPLIT = TRUE
    PCS_CH1_FIFOFLAG_CTC = FALSE
    PCS_CH1_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH1_ERRDETECT_SILENCE = TRUE
    PCS_CH1_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH1_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH1_CB_RCLK_SEL = PMA_RCLK
    PCS_CH1_AFTER_CTC_RCLK_SEL = PMA_RCLK
    PCS_CH1_RCLK_POLINV = RCLK
    PCS_CH1_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH1_PCS_RCLK_EN = FALSE
    PCS_CH1_CB_RCLK_EN = FALSE
    PCS_CH1_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH1_AFTER_CTC_RCLK_EN_GB = FALSE
    PCS_CH1_PCS_RX_RSTN = TRUE
    PCS_CH1_PCIE_SLAVE = MASTER
    PCS_CH1_RX_64B66B_67B = NORMAL
    PCS_CH1_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH1_PCS_CB_RSTN = TRUE
    PCS_CH1_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH1_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH1_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH1_TX_BYPASS_GEAR = TRUE
    PCS_CH1_TX_BYPASS_ENC = TRUE
    PCS_CH1_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH1_TX_GEAR_SPLIT = FALSE
    PCS_CH1_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH1_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH1_INT_TX_MASK_0 = FALSE
    PCS_CH1_INT_TX_MASK_1 = FALSE
    PCS_CH1_INT_TX_MASK_2 = FALSE
    PCS_CH1_INT_TX_CLR_0 = FALSE
    PCS_CH1_INT_TX_CLR_1 = FALSE
    PCS_CH1_INT_TX_CLR_2 = FALSE
    PCS_CH1_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH1_TX_PCS_CLK_EN_SEL = FALSE
    PCS_CH1_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH1_TX_TCLK_POLINV = TCLK
    PCS_CH1_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH1_TX_PCS_TX_RSTN = TRUE
    PCS_CH1_TX_SLAVE = MASTER
    PCS_CH1_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH1_DATA_WIDTH_MODE = X8
    PCS_CH1_TX_64B66B_67B = NORMAL
    PCS_CH1_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH1_TX_TCLK2FABRIC_SEL = FALSE
    PCS_CH1_TX_OUTZZ = FALSE
    PCS_CH1_ENC_DUAL = TRUE
    PCS_CH1_TX_BITSLIP_DATA_MODE = X10
    PCS_CH1_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH1_COMMA_REG1 = 32'b00000000000000000000001111111111
    PCS_CH1_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH1_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH1_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH1_RX_PRBS_MODE = DISABLE
    PCS_CH1_RX_ERRCNT_CLR = FALSE
    PCS_CH1_PRBS_ERR_LPBK = FALSE
    PCS_CH1_TX_PRBS_MODE = DISABLE
    PCS_CH1_TX_INSERT_ER = FALSE
    PCS_CH1_ENABLE_PRBS_GEN = FALSE
    PCS_CH1_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH1_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH1_DELAY_SET = 32'b00000000000000000000000000000010
    PCS_CH1_SEACH_OFFSET = 80BIT
    PCS_CH1_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH1_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH1_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH1_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH1_FAR_LOOP = FALSE
    PCS_CH1_NEAR_LOOP = FALSE
    PCS_CH1_PMA_TX2RX_PLOOP_EN = FALSE
    PCS_CH1_PMA_TX2RX_SLOOP_EN = FALSE
    PCS_CH1_PMA_RX2TX_PLOOP_EN = FALSE
    PCS_CH1_INT_RX_MASK_0 = FALSE
    PCS_CH1_INT_RX_MASK_1 = FALSE
    PCS_CH1_INT_RX_MASK_2 = FALSE
    PCS_CH1_INT_RX_MASK_3 = FALSE
    PCS_CH1_INT_RX_MASK_4 = FALSE
    PCS_CH1_INT_RX_MASK_5 = FALSE
    PCS_CH1_INT_RX_MASK_6 = FALSE
    PCS_CH1_INT_RX_MASK_7 = FALSE
    PCS_CH1_INT_RX_CLR_0 = FALSE
    PCS_CH1_INT_RX_CLR_1 = FALSE
    PCS_CH1_INT_RX_CLR_2 = FALSE
    PCS_CH1_INT_RX_CLR_3 = FALSE
    PCS_CH1_INT_RX_CLR_4 = FALSE
    PCS_CH1_INT_RX_CLR_5 = FALSE
    PCS_CH1_INT_RX_CLR_6 = FALSE
    PCS_CH1_INT_RX_CLR_7 = FALSE
    PCS_CH1_CA_RSTN_RX = FALSE
    PCS_CH1_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH1_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH1_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH1_CA_RSTN_TX = FALSE
    PCS_CH1_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH1_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH1_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH1_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH1_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH1_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH1_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH1_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH1_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH1_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH1_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH1_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH1_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH1_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH1_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH1_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH1_REG_RX_PD = ON
    PMA_CH1_REG_RX_PD_EN = FALSE
    PMA_CH1_REG_RX_RESERVED_2 = FALSE
    PMA_CH1_REG_RX_RESERVED_3 = FALSE
    PMA_CH1_REG_RX_DATAPATH_PD = ON
    PMA_CH1_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH1_REG_RX_SIGDET_PD = ON
    PMA_CH1_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH1_REG_RX_DCC_RST_N = TRUE
    PMA_CH1_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH1_REG_RX_CDR_RST_N = TRUE
    PMA_CH1_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH1_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH1_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH1_REG_RXPCLK_SLIP = FALSE
    PMA_CH1_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH1_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH1_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH1_REG_RX_PCLKSWITCH = FALSE
    PMA_CH1_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH1_REG_RX_HIGHZ = FALSE
    PMA_CH1_REG_RX_HIGHZ_EN = FALSE
    PMA_CH1_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH1_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH1_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH1_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH1_REG_RX_RESET_N = FALSE
    PMA_CH1_REG_RX_RESET_N_OW = FALSE
    PMA_CH1_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_BUSWIDTH = 8BIT
    PMA_CH1_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH1_REG_RX_RATE = DIV1
    PMA_CH1_REG_RX_RESERVED_36 = FALSE
    PMA_CH1_REG_RX_RATE_EN = FALSE
    PMA_CH1_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH1_REG_RX_RESERVED_44 = FALSE
    PMA_CH1_REG_RX_RESERVED_45 = FALSE
    PMA_CH1_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH1_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH1_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH1_REG_RX_RESERVED_65 = FALSE
    PMA_CH1_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH1_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH1_REG_RX_RESERVED_69 = FALSE
    PMA_CH1_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH1_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH1_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH1_REG_RX_ICTRL_PI = 100PCT
    PMA_CH1_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH1_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_TX_RATE = DIV1
    PMA_CH1_REG_RX_RESERVED_92 = FALSE
    PMA_CH1_REG_TX_RATE_EN = FALSE
    PMA_CH1_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH1_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH1_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH1_REG_TXCLK_SEL = PLL
    PMA_CH1_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH1_REG_RX_ERR_INSERT = FALSE
    PMA_CH1_REG_UDP_CHK_EN = FALSE
    PMA_CH1_REG_PRBS_SEL = PRBS7
    PMA_CH1_REG_PRBS_CHK_EN = FALSE
    PMA_CH1_REG_PRBS_CHK_WIDTH_SEL = 8BIT
    PMA_CH1_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH1_REG_LOAD_ERR_CNT = FALSE
    PMA_CH1_REG_CHK_COUNTER_EN = FALSE
    PMA_CH1_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH1_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH1_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH1_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH1_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH1_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH1_REG_CDR_INT_RST = FALSE
    PMA_CH1_REG_CDR_INT_RST_OW = FALSE
    PMA_CH1_REG_CDR_PROP_RST = FALSE
    PMA_CH1_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH1_REG_CDR_LOCK_RST = FALSE
    PMA_CH1_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH1_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_LOCK_TIMER = 25_6U
    PMA_CH1_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH1_REG_CDR_LOCK_VAL = FALSE
    PMA_CH1_REG_CDR_LOCK_OW = FALSE
    PMA_CH1_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH1_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH1_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH1_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH1_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH1_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH1_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH1_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH1_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH1_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH1_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH1_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH1_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH1_REG_RX_RESERVED_190 = FALSE
    PMA_CH1_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH1_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH1_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH1_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH1_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH1_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH1_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH1_REG_RX_SYNC_RST_N = TRUE
    PMA_CH1_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH1_REG_RX_SATA_COMINIT = FALSE
    PMA_CH1_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH1_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH1_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_DCC_DISABLE = FALSE
    PMA_CH1_REG_RX_RESERVED_243 = FALSE
    PMA_CH1_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH1_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SLIP_EN = FALSE
    PMA_CH1_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH1_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH1_REG_RX_RESERVED_254 = FALSE
    PMA_CH1_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH1_REG_RX_SIGDET_VTH = 72MV
    PMA_CH1_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH1_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH1_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH1_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH1_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH1_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH1_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH1_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_286 = FALSE
    PMA_CH1_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH1_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH1_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH1_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH1_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH1_REG_RX_LS_MODE_EN = FALSE
    PMA_CH1_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH1_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH1_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH1_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ1_OFF = FALSE
    PMA_CH1_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ2_OFF = FALSE
    PMA_CH1_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH1_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH1_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH1_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH1_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH1_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH1_CTLE_REG_HOLD_I = FALSE
    PMA_CH1_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH1_CTLE_REG_POLARITY_I = FALSE
    PMA_CH1_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH1_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH1_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH1_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH1_CFG_RX_LANE_POWERUP = ON
    PMA_CH1_CFG_RX_PMA_RSTN = TRUE
    PMA_CH1_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH1_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH1_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH1_REG_TX_PD = ON
    PMA_CH1_REG_TX_PD_OW = FALSE
    PMA_CH1_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH1_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH1_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH1_REG_TX_RXDET_REQ = FALSE
    PMA_CH1_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH1_REG_TX_BEACON_EN = FALSE
    PMA_CH1_REG_TX_EI_EN_OW = FALSE
    PMA_CH1_REG_TX_EI_EN = FALSE
    PMA_CH1_REG_TX_BIT_CONV = FALSE
    PMA_CH1_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH1_REG_TX_RESERVED_19 = FALSE
    PMA_CH1_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH1_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_SYNC_OW = FALSE
    PMA_CH1_REG_TX_SYNC = FALSE
    PMA_CH1_REG_TX_PD_POST = OFF
    PMA_CH1_REG_TX_PD_POST_OW = TRUE
    PMA_CH1_REG_TX_RESET_N_OW = FALSE
    PMA_CH1_REG_TX_RESET_N = TRUE
    PMA_CH1_REG_TX_RESERVED_64 = FALSE
    PMA_CH1_REG_TX_RESERVED_65 = TRUE
    PMA_CH1_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH1_REG_TX_BUSWIDTH = 8BIT
    PMA_CH1_REG_PLL_READY_OW = FALSE
    PMA_CH1_REG_PLL_READY = TRUE
    PMA_CH1_REG_TX_RESERVED_72 = FALSE
    PMA_CH1_REG_TX_RESERVED_73 = FALSE
    PMA_CH1_REG_TX_RESERVED_74 = FALSE
    PMA_CH1_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_77 = FALSE
    PMA_CH1_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH1_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH1_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH1_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH1_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH1_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_MARGIN_OW = FALSE
    PMA_CH1_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_150 = FALSE
    PMA_CH1_REG_TX_SWING = FALSE
    PMA_CH1_REG_TX_SWING_OW = FALSE
    PMA_CH1_REG_TX_RESERVED_153 = FALSE
    PMA_CH1_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH1_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH1_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH1_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH1_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH1_REG_TX_RXDET_STATUS = TRUE
    PMA_CH1_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH1_REG_TX_PRBS_GEN_WIDTH_SEL = 8BIT
    PMA_CH1_REG_TX_PRBS_SEL = PRBS7
    PMA_CH1_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH1_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH1_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH1_REG_TX_RESERVED_192 = FALSE
    PMA_CH1_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH1_REG_TX_FIFO_EN = FALSE
    PMA_CH1_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_ERR_INSERT = FALSE
    PMA_CH1_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_204 = FALSE
    PMA_CH1_REG_TX_SATA_EN = FALSE
    PMA_CH1_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH1_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH1_REG_TX_CFG_POST1 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DEEMP_OW = FALSE
    PMA_CH1_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_225 = FALSE
    PMA_CH1_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_POLARITY = NORMAL
    PMA_CH1_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH1_REG_TX_RESERVED_236 = FALSE
    PMA_CH1_REG_TX_LS_MODE_EN = FALSE
    PMA_CH1_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH1_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH1_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH1_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH1_REG_RX_JTAG_OE = TRUE
    PMA_CH1_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RES_CAL_EN = FALSE
    PMA_CH1_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000110
    PMA_CH1_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH1_REG_TX_RESERVED_253 = FALSE
    PMA_CH1_REG_TX_RESERVED_254 = FALSE
    PMA_CH1_REG_TX_RESERVED_255 = FALSE
    PMA_CH1_REG_TX_RESERVED_256 = FALSE
    PMA_CH1_REG_TX_RESERVED_257 = FALSE
    PMA_CH1_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH1_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CFG_POST = 32'b00000000000000000000000000000000
    PMA_CH1_REG_PD_MAIN = TRUE
    PMA_CH1_REG_PD_PRE = TRUE
    PMA_CH1_REG_TX_LS_DATA = FALSE
    PMA_CH1_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH1_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH1_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH1_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH1_REG_TX_OOB_EI_EN = FALSE
    PMA_CH1_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH1_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH1_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH1_REG_TX_JTAG_DATA = FALSE
    PMA_CH1_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH1_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CFG_LANE_POWERUP = ON
    PMA_CH1_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH1_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH1_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
    CH2_MUX_BIAS = 32'b00000000000000000000000000000010
    CH2_PD_CLK = 32'b00000000000000000000000000000000
    CH2_REG_SYNC = 32'b00000000000000000000000000000000
    CH2_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH2_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH2_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH2_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH2_BYPASS_WORD_ALIGN = TRUE
    PCS_CH2_BYPASS_DENC = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_CTC = TRUE
    PCS_CH2_BYPASS_GEAR = FALSE
    PCS_CH2_BYPASS_BRIDGE = FALSE
    PCS_CH2_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH2_DATA_MODE = X8
    PCS_CH2_RX_POLARITY_INV = DELAY
    PCS_CH2_ALIGN_MODE = 1GB
    PCS_CH2_SAMP_16B = X16
    PCS_CH2_FARLP_PWR_REDUCTION = FALSE
    PCS_CH2_COMMA_REG0 = 32'b00000000000000000000000000000000
    PCS_CH2_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH2_CEB_MODE = 10GB
    PCS_CH2_CTC_MODE = 1SKIP
    PCS_CH2_A_REG = 32'b00000000000000000000000001111100
    PCS_CH2_GE_AUTO_EN = FALSE
    PCS_CH2_SKIP_REG0 = 32'b00000000000000000000000000000000
    PCS_CH2_SKIP_REG1 = 32'b00000000000000000000000000000000
    PCS_CH2_SKIP_REG2 = 32'b00000000000000000000000000000000
    PCS_CH2_SKIP_REG3 = 32'b00000000000000000000000000000000
    PCS_CH2_DEC_DUAL = FALSE
    PCS_CH2_SPLIT = TRUE
    PCS_CH2_FIFOFLAG_CTC = FALSE
    PCS_CH2_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH2_ERRDETECT_SILENCE = TRUE
    PCS_CH2_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH2_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH2_CB_RCLK_SEL = PMA_RCLK
    PCS_CH2_AFTER_CTC_RCLK_SEL = PMA_RCLK
    PCS_CH2_RCLK_POLINV = RCLK
    PCS_CH2_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH2_PCS_RCLK_EN = FALSE
    PCS_CH2_CB_RCLK_EN = FALSE
    PCS_CH2_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH2_AFTER_CTC_RCLK_EN_GB = FALSE
    PCS_CH2_PCS_RX_RSTN = TRUE
    PCS_CH2_PCIE_SLAVE = MASTER
    PCS_CH2_RX_64B66B_67B = NORMAL
    PCS_CH2_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH2_PCS_CB_RSTN = TRUE
    PCS_CH2_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH2_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH2_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH2_TX_BYPASS_GEAR = TRUE
    PCS_CH2_TX_BYPASS_ENC = TRUE
    PCS_CH2_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH2_TX_GEAR_SPLIT = FALSE
    PCS_CH2_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH2_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH2_INT_TX_MASK_0 = FALSE
    PCS_CH2_INT_TX_MASK_1 = FALSE
    PCS_CH2_INT_TX_MASK_2 = FALSE
    PCS_CH2_INT_TX_CLR_0 = FALSE
    PCS_CH2_INT_TX_CLR_1 = FALSE
    PCS_CH2_INT_TX_CLR_2 = FALSE
    PCS_CH2_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH2_TX_PCS_CLK_EN_SEL = FALSE
    PCS_CH2_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH2_TX_TCLK_POLINV = TCLK
    PCS_CH2_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH2_TX_PCS_TX_RSTN = TRUE
    PCS_CH2_TX_SLAVE = MASTER
    PCS_CH2_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH2_DATA_WIDTH_MODE = X8
    PCS_CH2_TX_64B66B_67B = NORMAL
    PCS_CH2_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH2_TX_TCLK2FABRIC_SEL = FALSE
    PCS_CH2_TX_OUTZZ = FALSE
    PCS_CH2_ENC_DUAL = TRUE
    PCS_CH2_TX_BITSLIP_DATA_MODE = X10
    PCS_CH2_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH2_COMMA_REG1 = 32'b00000000000000000000001111111111
    PCS_CH2_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH2_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH2_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH2_RX_PRBS_MODE = DISABLE
    PCS_CH2_RX_ERRCNT_CLR = FALSE
    PCS_CH2_PRBS_ERR_LPBK = FALSE
    PCS_CH2_TX_PRBS_MODE = DISABLE
    PCS_CH2_TX_INSERT_ER = FALSE
    PCS_CH2_ENABLE_PRBS_GEN = FALSE
    PCS_CH2_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH2_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH2_DELAY_SET = 32'b00000000000000000000000000000001
    PCS_CH2_SEACH_OFFSET = 80BIT
    PCS_CH2_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH2_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH2_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH2_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH2_FAR_LOOP = FALSE
    PCS_CH2_NEAR_LOOP = FALSE
    PCS_CH2_PMA_TX2RX_PLOOP_EN = FALSE
    PCS_CH2_PMA_TX2RX_SLOOP_EN = FALSE
    PCS_CH2_PMA_RX2TX_PLOOP_EN = FALSE
    PCS_CH2_INT_RX_MASK_0 = FALSE
    PCS_CH2_INT_RX_MASK_1 = FALSE
    PCS_CH2_INT_RX_MASK_2 = FALSE
    PCS_CH2_INT_RX_MASK_3 = FALSE
    PCS_CH2_INT_RX_MASK_4 = FALSE
    PCS_CH2_INT_RX_MASK_5 = FALSE
    PCS_CH2_INT_RX_MASK_6 = FALSE
    PCS_CH2_INT_RX_MASK_7 = FALSE
    PCS_CH2_INT_RX_CLR_0 = FALSE
    PCS_CH2_INT_RX_CLR_1 = FALSE
    PCS_CH2_INT_RX_CLR_2 = FALSE
    PCS_CH2_INT_RX_CLR_3 = FALSE
    PCS_CH2_INT_RX_CLR_4 = FALSE
    PCS_CH2_INT_RX_CLR_5 = FALSE
    PCS_CH2_INT_RX_CLR_6 = FALSE
    PCS_CH2_INT_RX_CLR_7 = FALSE
    PCS_CH2_CA_RSTN_RX = FALSE
    PCS_CH2_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH2_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH2_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH2_CA_RSTN_TX = FALSE
    PCS_CH2_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH2_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH2_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH2_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH2_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH2_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH2_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH2_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH2_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH2_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH2_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH2_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH2_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH2_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH2_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH2_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH2_REG_RX_PD = ON
    PMA_CH2_REG_RX_PD_EN = FALSE
    PMA_CH2_REG_RX_RESERVED_2 = FALSE
    PMA_CH2_REG_RX_RESERVED_3 = FALSE
    PMA_CH2_REG_RX_DATAPATH_PD = ON
    PMA_CH2_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH2_REG_RX_SIGDET_PD = ON
    PMA_CH2_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH2_REG_RX_DCC_RST_N = TRUE
    PMA_CH2_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH2_REG_RX_CDR_RST_N = TRUE
    PMA_CH2_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH2_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH2_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH2_REG_RXPCLK_SLIP = FALSE
    PMA_CH2_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH2_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH2_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH2_REG_RX_PCLKSWITCH = FALSE
    PMA_CH2_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH2_REG_RX_HIGHZ = FALSE
    PMA_CH2_REG_RX_HIGHZ_EN = FALSE
    PMA_CH2_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH2_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH2_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH2_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH2_REG_RX_RESET_N = FALSE
    PMA_CH2_REG_RX_RESET_N_OW = FALSE
    PMA_CH2_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_BUSWIDTH = 8BIT
    PMA_CH2_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH2_REG_RX_RATE = DIV1
    PMA_CH2_REG_RX_RESERVED_36 = FALSE
    PMA_CH2_REG_RX_RATE_EN = FALSE
    PMA_CH2_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH2_REG_RX_RESERVED_44 = FALSE
    PMA_CH2_REG_RX_RESERVED_45 = FALSE
    PMA_CH2_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH2_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH2_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH2_REG_RX_RESERVED_65 = FALSE
    PMA_CH2_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH2_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH2_REG_RX_RESERVED_69 = FALSE
    PMA_CH2_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH2_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH2_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH2_REG_RX_ICTRL_PI = 100PCT
    PMA_CH2_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH2_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_TX_RATE = DIV1
    PMA_CH2_REG_RX_RESERVED_92 = FALSE
    PMA_CH2_REG_TX_RATE_EN = FALSE
    PMA_CH2_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH2_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH2_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH2_REG_TXCLK_SEL = PLL
    PMA_CH2_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH2_REG_RX_ERR_INSERT = FALSE
    PMA_CH2_REG_UDP_CHK_EN = FALSE
    PMA_CH2_REG_PRBS_SEL = PRBS7
    PMA_CH2_REG_PRBS_CHK_EN = FALSE
    PMA_CH2_REG_PRBS_CHK_WIDTH_SEL = 8BIT
    PMA_CH2_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH2_REG_LOAD_ERR_CNT = FALSE
    PMA_CH2_REG_CHK_COUNTER_EN = FALSE
    PMA_CH2_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH2_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH2_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH2_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH2_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH2_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH2_REG_CDR_INT_RST = FALSE
    PMA_CH2_REG_CDR_INT_RST_OW = FALSE
    PMA_CH2_REG_CDR_PROP_RST = FALSE
    PMA_CH2_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH2_REG_CDR_LOCK_RST = FALSE
    PMA_CH2_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH2_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_LOCK_TIMER = 25_6U
    PMA_CH2_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH2_REG_CDR_LOCK_VAL = FALSE
    PMA_CH2_REG_CDR_LOCK_OW = FALSE
    PMA_CH2_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH2_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH2_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH2_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH2_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH2_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH2_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH2_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH2_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH2_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH2_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH2_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH2_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH2_REG_RX_RESERVED_190 = FALSE
    PMA_CH2_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH2_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH2_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH2_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH2_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH2_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH2_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH2_REG_RX_SYNC_RST_N = TRUE
    PMA_CH2_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH2_REG_RX_SATA_COMINIT = FALSE
    PMA_CH2_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH2_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH2_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_DCC_DISABLE = FALSE
    PMA_CH2_REG_RX_RESERVED_243 = FALSE
    PMA_CH2_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH2_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SLIP_EN = FALSE
    PMA_CH2_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH2_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH2_REG_RX_RESERVED_254 = FALSE
    PMA_CH2_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH2_REG_RX_SIGDET_VTH = 72MV
    PMA_CH2_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH2_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH2_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH2_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH2_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH2_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH2_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH2_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_286 = FALSE
    PMA_CH2_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH2_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH2_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH2_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH2_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH2_REG_RX_LS_MODE_EN = FALSE
    PMA_CH2_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH2_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH2_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH2_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ1_OFF = FALSE
    PMA_CH2_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ2_OFF = FALSE
    PMA_CH2_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH2_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH2_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH2_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH2_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH2_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH2_CTLE_REG_HOLD_I = FALSE
    PMA_CH2_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH2_CTLE_REG_POLARITY_I = FALSE
    PMA_CH2_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH2_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH2_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH2_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH2_CFG_RX_LANE_POWERUP = ON
    PMA_CH2_CFG_RX_PMA_RSTN = TRUE
    PMA_CH2_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH2_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH2_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH2_REG_TX_PD = ON
    PMA_CH2_REG_TX_PD_OW = FALSE
    PMA_CH2_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH2_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH2_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH2_REG_TX_RXDET_REQ = FALSE
    PMA_CH2_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH2_REG_TX_BEACON_EN = FALSE
    PMA_CH2_REG_TX_EI_EN_OW = FALSE
    PMA_CH2_REG_TX_EI_EN = FALSE
    PMA_CH2_REG_TX_BIT_CONV = FALSE
    PMA_CH2_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH2_REG_TX_RESERVED_19 = FALSE
    PMA_CH2_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH2_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_SYNC_OW = FALSE
    PMA_CH2_REG_TX_SYNC = FALSE
    PMA_CH2_REG_TX_PD_POST = OFF
    PMA_CH2_REG_TX_PD_POST_OW = TRUE
    PMA_CH2_REG_TX_RESET_N_OW = FALSE
    PMA_CH2_REG_TX_RESET_N = TRUE
    PMA_CH2_REG_TX_RESERVED_64 = FALSE
    PMA_CH2_REG_TX_RESERVED_65 = TRUE
    PMA_CH2_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH2_REG_TX_BUSWIDTH = 8BIT
    PMA_CH2_REG_PLL_READY_OW = FALSE
    PMA_CH2_REG_PLL_READY = TRUE
    PMA_CH2_REG_TX_RESERVED_72 = FALSE
    PMA_CH2_REG_TX_RESERVED_73 = FALSE
    PMA_CH2_REG_TX_RESERVED_74 = FALSE
    PMA_CH2_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_77 = FALSE
    PMA_CH2_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH2_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH2_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH2_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH2_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH2_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_MARGIN_OW = FALSE
    PMA_CH2_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_150 = FALSE
    PMA_CH2_REG_TX_SWING = FALSE
    PMA_CH2_REG_TX_SWING_OW = FALSE
    PMA_CH2_REG_TX_RESERVED_153 = FALSE
    PMA_CH2_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH2_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH2_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH2_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH2_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH2_REG_TX_RXDET_STATUS = TRUE
    PMA_CH2_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH2_REG_TX_PRBS_GEN_WIDTH_SEL = 8BIT
    PMA_CH2_REG_TX_PRBS_SEL = PRBS7
    PMA_CH2_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH2_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH2_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH2_REG_TX_RESERVED_192 = FALSE
    PMA_CH2_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH2_REG_TX_FIFO_EN = FALSE
    PMA_CH2_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_ERR_INSERT = FALSE
    PMA_CH2_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_204 = FALSE
    PMA_CH2_REG_TX_SATA_EN = FALSE
    PMA_CH2_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH2_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH2_REG_TX_CFG_POST1 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DEEMP_OW = FALSE
    PMA_CH2_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_225 = FALSE
    PMA_CH2_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_POLARITY = NORMAL
    PMA_CH2_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH2_REG_TX_RESERVED_236 = FALSE
    PMA_CH2_REG_TX_LS_MODE_EN = FALSE
    PMA_CH2_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH2_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH2_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH2_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH2_REG_RX_JTAG_OE = TRUE
    PMA_CH2_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RES_CAL_EN = FALSE
    PMA_CH2_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000110
    PMA_CH2_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH2_REG_TX_RESERVED_253 = FALSE
    PMA_CH2_REG_TX_RESERVED_254 = FALSE
    PMA_CH2_REG_TX_RESERVED_255 = FALSE
    PMA_CH2_REG_TX_RESERVED_256 = FALSE
    PMA_CH2_REG_TX_RESERVED_257 = FALSE
    PMA_CH2_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH2_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CFG_POST = 32'b00000000000000000000000000000000
    PMA_CH2_REG_PD_MAIN = TRUE
    PMA_CH2_REG_PD_PRE = TRUE
    PMA_CH2_REG_TX_LS_DATA = FALSE
    PMA_CH2_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH2_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH2_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH2_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH2_REG_TX_OOB_EI_EN = FALSE
    PMA_CH2_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH2_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH2_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH2_REG_TX_JTAG_DATA = FALSE
    PMA_CH2_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH2_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CFG_LANE_POWERUP = ON
    PMA_CH2_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH2_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH2_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
    CH3_MUX_BIAS = 32'b00000000000000000000000000000010
    CH3_PD_CLK = 32'b00000000000000000000000000000000
    CH3_REG_SYNC = 32'b00000000000000000000000000000000
    CH3_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH3_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH3_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH3_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH3_BYPASS_WORD_ALIGN = FALSE
    PCS_CH3_BYPASS_DENC = FALSE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_CTC = TRUE
    PCS_CH3_BYPASS_GEAR = FALSE
    PCS_CH3_BYPASS_BRIDGE = FALSE
    PCS_CH3_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH3_DATA_MODE = X20
    PCS_CH3_RX_POLARITY_INV = DELAY
    PCS_CH3_ALIGN_MODE = OUTSIDE
    PCS_CH3_SAMP_16B = X20
    PCS_CH3_FARLP_PWR_REDUCTION = FALSE
    PCS_CH3_COMMA_REG0 = 32'b00000000000000000000000101111100
    PCS_CH3_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH3_CEB_MODE = 10GB
    PCS_CH3_CTC_MODE = 1SKIP
    PCS_CH3_A_REG = 32'b00000000000000000000000001111100
    PCS_CH3_GE_AUTO_EN = FALSE
    PCS_CH3_SKIP_REG0 = 32'b00000000000000000000000000000000
    PCS_CH3_SKIP_REG1 = 32'b00000000000000000000000000000000
    PCS_CH3_SKIP_REG2 = 32'b00000000000000000000000000000000
    PCS_CH3_SKIP_REG3 = 32'b00000000000000000000000000000000
    PCS_CH3_DEC_DUAL = TRUE
    PCS_CH3_SPLIT = FALSE
    PCS_CH3_FIFOFLAG_CTC = FALSE
    PCS_CH3_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH3_ERRDETECT_SILENCE = TRUE
    PCS_CH3_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH3_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH3_CB_RCLK_SEL = PMA_RCLK
    PCS_CH3_AFTER_CTC_RCLK_SEL = PMA_RCLK
    PCS_CH3_RCLK_POLINV = RCLK
    PCS_CH3_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH3_PCS_RCLK_EN = FALSE
    PCS_CH3_CB_RCLK_EN = FALSE
    PCS_CH3_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH3_AFTER_CTC_RCLK_EN_GB = TRUE
    PCS_CH3_PCS_RX_RSTN = TRUE
    PCS_CH3_PCIE_SLAVE = MASTER
    PCS_CH3_RX_64B66B_67B = NORMAL
    PCS_CH3_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH3_PCS_CB_RSTN = TRUE
    PCS_CH3_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH3_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH3_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH3_TX_BYPASS_GEAR = FALSE
    PCS_CH3_TX_BYPASS_ENC = FALSE
    PCS_CH3_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH3_TX_GEAR_SPLIT = TRUE
    PCS_CH3_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH3_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH3_INT_TX_MASK_0 = FALSE
    PCS_CH3_INT_TX_MASK_1 = FALSE
    PCS_CH3_INT_TX_MASK_2 = FALSE
    PCS_CH3_INT_TX_CLR_0 = FALSE
    PCS_CH3_INT_TX_CLR_1 = FALSE
    PCS_CH3_INT_TX_CLR_2 = FALSE
    PCS_CH3_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH3_TX_PCS_CLK_EN_SEL = TRUE
    PCS_CH3_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH3_TX_TCLK_POLINV = TCLK
    PCS_CH3_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH3_TX_PCS_TX_RSTN = TRUE
    PCS_CH3_TX_SLAVE = MASTER
    PCS_CH3_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH3_DATA_WIDTH_MODE = X20
    PCS_CH3_TX_64B66B_67B = NORMAL
    PCS_CH3_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH3_TX_TCLK2FABRIC_SEL = TRUE
    PCS_CH3_TX_OUTZZ = FALSE
    PCS_CH3_ENC_DUAL = TRUE
    PCS_CH3_TX_BITSLIP_DATA_MODE = X10
    PCS_CH3_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH3_COMMA_REG1 = 32'b00000000000000000000001010000011
    PCS_CH3_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH3_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH3_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH3_RX_PRBS_MODE = DISABLE
    PCS_CH3_RX_ERRCNT_CLR = FALSE
    PCS_CH3_PRBS_ERR_LPBK = FALSE
    PCS_CH3_TX_PRBS_MODE = DISABLE
    PCS_CH3_TX_INSERT_ER = FALSE
    PCS_CH3_ENABLE_PRBS_GEN = FALSE
    PCS_CH3_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH3_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH3_DELAY_SET = 32'b00000000000000000000000000000000
    PCS_CH3_SEACH_OFFSET = 80BIT
    PCS_CH3_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH3_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH3_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH3_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH3_FAR_LOOP = FALSE
    PCS_CH3_NEAR_LOOP = FALSE
    PCS_CH3_PMA_TX2RX_PLOOP_EN = FALSE
    PCS_CH3_PMA_TX2RX_SLOOP_EN = FALSE
    PCS_CH3_PMA_RX2TX_PLOOP_EN = FALSE
    PCS_CH3_INT_RX_MASK_0 = FALSE
    PCS_CH3_INT_RX_MASK_1 = FALSE
    PCS_CH3_INT_RX_MASK_2 = FALSE
    PCS_CH3_INT_RX_MASK_3 = FALSE
    PCS_CH3_INT_RX_MASK_4 = FALSE
    PCS_CH3_INT_RX_MASK_5 = FALSE
    PCS_CH3_INT_RX_MASK_6 = FALSE
    PCS_CH3_INT_RX_MASK_7 = FALSE
    PCS_CH3_INT_RX_CLR_0 = FALSE
    PCS_CH3_INT_RX_CLR_1 = FALSE
    PCS_CH3_INT_RX_CLR_2 = FALSE
    PCS_CH3_INT_RX_CLR_3 = FALSE
    PCS_CH3_INT_RX_CLR_4 = FALSE
    PCS_CH3_INT_RX_CLR_5 = FALSE
    PCS_CH3_INT_RX_CLR_6 = FALSE
    PCS_CH3_INT_RX_CLR_7 = FALSE
    PCS_CH3_CA_RSTN_RX = FALSE
    PCS_CH3_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH3_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH3_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH3_CA_RSTN_TX = FALSE
    PCS_CH3_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH3_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH3_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH3_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH3_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH3_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH3_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH3_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH3_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH3_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH3_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH3_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH3_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH3_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH3_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH3_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH3_REG_RX_PD = ON
    PMA_CH3_REG_RX_PD_EN = FALSE
    PMA_CH3_REG_RX_RESERVED_2 = FALSE
    PMA_CH3_REG_RX_RESERVED_3 = FALSE
    PMA_CH3_REG_RX_DATAPATH_PD = ON
    PMA_CH3_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH3_REG_RX_SIGDET_PD = ON
    PMA_CH3_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH3_REG_RX_DCC_RST_N = TRUE
    PMA_CH3_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH3_REG_RX_CDR_RST_N = TRUE
    PMA_CH3_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH3_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH3_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH3_REG_RXPCLK_SLIP = FALSE
    PMA_CH3_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH3_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH3_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH3_REG_RX_PCLKSWITCH = FALSE
    PMA_CH3_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH3_REG_RX_HIGHZ = FALSE
    PMA_CH3_REG_RX_HIGHZ_EN = FALSE
    PMA_CH3_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH3_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH3_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH3_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH3_REG_RX_RESET_N = FALSE
    PMA_CH3_REG_RX_RESET_N_OW = FALSE
    PMA_CH3_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_BUSWIDTH = 20BIT
    PMA_CH3_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH3_REG_RX_RATE = DIV1
    PMA_CH3_REG_RX_RESERVED_36 = FALSE
    PMA_CH3_REG_RX_RATE_EN = FALSE
    PMA_CH3_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH3_REG_RX_RESERVED_44 = FALSE
    PMA_CH3_REG_RX_RESERVED_45 = FALSE
    PMA_CH3_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH3_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH3_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH3_REG_RX_RESERVED_65 = FALSE
    PMA_CH3_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH3_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH3_REG_RX_RESERVED_69 = FALSE
    PMA_CH3_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH3_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH3_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH3_REG_RX_ICTRL_PI = 100PCT
    PMA_CH3_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH3_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_TX_RATE = DIV1
    PMA_CH3_REG_RX_RESERVED_92 = FALSE
    PMA_CH3_REG_TX_RATE_EN = FALSE
    PMA_CH3_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH3_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH3_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH3_REG_TXCLK_SEL = PLL
    PMA_CH3_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH3_REG_RX_ERR_INSERT = FALSE
    PMA_CH3_REG_UDP_CHK_EN = FALSE
    PMA_CH3_REG_PRBS_SEL = PRBS7
    PMA_CH3_REG_PRBS_CHK_EN = FALSE
    PMA_CH3_REG_PRBS_CHK_WIDTH_SEL = 20BIT
    PMA_CH3_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH3_REG_LOAD_ERR_CNT = FALSE
    PMA_CH3_REG_CHK_COUNTER_EN = FALSE
    PMA_CH3_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH3_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH3_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH3_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH3_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH3_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH3_REG_CDR_INT_RST = FALSE
    PMA_CH3_REG_CDR_INT_RST_OW = FALSE
    PMA_CH3_REG_CDR_PROP_RST = FALSE
    PMA_CH3_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH3_REG_CDR_LOCK_RST = FALSE
    PMA_CH3_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH3_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_LOCK_TIMER = 25_6U
    PMA_CH3_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH3_REG_CDR_LOCK_VAL = FALSE
    PMA_CH3_REG_CDR_LOCK_OW = FALSE
    PMA_CH3_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH3_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH3_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH3_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH3_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH3_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH3_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH3_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH3_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH3_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH3_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH3_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH3_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH3_REG_RX_RESERVED_190 = FALSE
    PMA_CH3_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH3_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH3_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH3_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH3_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH3_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH3_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH3_REG_RX_SYNC_RST_N = TRUE
    PMA_CH3_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH3_REG_RX_SATA_COMINIT = FALSE
    PMA_CH3_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH3_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH3_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_DCC_DISABLE = FALSE
    PMA_CH3_REG_RX_RESERVED_243 = FALSE
    PMA_CH3_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH3_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SLIP_EN = FALSE
    PMA_CH3_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH3_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH3_REG_RX_RESERVED_254 = FALSE
    PMA_CH3_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH3_REG_RX_SIGDET_VTH = 72MV
    PMA_CH3_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH3_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH3_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH3_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH3_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH3_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH3_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH3_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_286 = FALSE
    PMA_CH3_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH3_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH3_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH3_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH3_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH3_REG_RX_LS_MODE_EN = FALSE
    PMA_CH3_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH3_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH3_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH3_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ1_OFF = FALSE
    PMA_CH3_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ2_OFF = FALSE
    PMA_CH3_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH3_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH3_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH3_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH3_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH3_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH3_CTLE_REG_HOLD_I = FALSE
    PMA_CH3_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH3_CTLE_REG_POLARITY_I = FALSE
    PMA_CH3_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH3_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH3_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH3_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH3_CFG_RX_LANE_POWERUP = ON
    PMA_CH3_CFG_RX_PMA_RSTN = TRUE
    PMA_CH3_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH3_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH3_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH3_REG_TX_PD = ON
    PMA_CH3_REG_TX_PD_OW = FALSE
    PMA_CH3_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH3_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH3_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH3_REG_TX_RXDET_REQ = FALSE
    PMA_CH3_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH3_REG_TX_BEACON_EN = FALSE
    PMA_CH3_REG_TX_EI_EN_OW = FALSE
    PMA_CH3_REG_TX_EI_EN = FALSE
    PMA_CH3_REG_TX_BIT_CONV = FALSE
    PMA_CH3_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH3_REG_TX_RESERVED_19 = FALSE
    PMA_CH3_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH3_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_SYNC_OW = FALSE
    PMA_CH3_REG_TX_SYNC = FALSE
    PMA_CH3_REG_TX_PD_POST = OFF
    PMA_CH3_REG_TX_PD_POST_OW = TRUE
    PMA_CH3_REG_TX_RESET_N_OW = FALSE
    PMA_CH3_REG_TX_RESET_N = TRUE
    PMA_CH3_REG_TX_RESERVED_64 = FALSE
    PMA_CH3_REG_TX_RESERVED_65 = TRUE
    PMA_CH3_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH3_REG_TX_BUSWIDTH = 20BIT
    PMA_CH3_REG_PLL_READY_OW = FALSE
    PMA_CH3_REG_PLL_READY = TRUE
    PMA_CH3_REG_TX_RESERVED_72 = FALSE
    PMA_CH3_REG_TX_RESERVED_73 = FALSE
    PMA_CH3_REG_TX_RESERVED_74 = FALSE
    PMA_CH3_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_77 = FALSE
    PMA_CH3_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH3_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH3_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH3_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH3_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH3_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_MARGIN_OW = FALSE
    PMA_CH3_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_150 = FALSE
    PMA_CH3_REG_TX_SWING = FALSE
    PMA_CH3_REG_TX_SWING_OW = FALSE
    PMA_CH3_REG_TX_RESERVED_153 = FALSE
    PMA_CH3_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH3_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH3_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH3_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH3_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH3_REG_TX_RXDET_STATUS = TRUE
    PMA_CH3_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH3_REG_TX_PRBS_GEN_WIDTH_SEL = 20BIT
    PMA_CH3_REG_TX_PRBS_SEL = PRBS7
    PMA_CH3_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH3_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH3_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH3_REG_TX_RESERVED_192 = FALSE
    PMA_CH3_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH3_REG_TX_FIFO_EN = FALSE
    PMA_CH3_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_ERR_INSERT = FALSE
    PMA_CH3_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_204 = FALSE
    PMA_CH3_REG_TX_SATA_EN = FALSE
    PMA_CH3_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH3_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH3_REG_TX_CFG_POST1 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DEEMP_OW = FALSE
    PMA_CH3_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_225 = FALSE
    PMA_CH3_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_POLARITY = NORMAL
    PMA_CH3_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH3_REG_TX_RESERVED_236 = FALSE
    PMA_CH3_REG_TX_LS_MODE_EN = FALSE
    PMA_CH3_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH3_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH3_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH3_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH3_REG_RX_JTAG_OE = TRUE
    PMA_CH3_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RES_CAL_EN = FALSE
    PMA_CH3_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000110
    PMA_CH3_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH3_REG_TX_RESERVED_253 = FALSE
    PMA_CH3_REG_TX_RESERVED_254 = FALSE
    PMA_CH3_REG_TX_RESERVED_255 = FALSE
    PMA_CH3_REG_TX_RESERVED_256 = FALSE
    PMA_CH3_REG_TX_RESERVED_257 = FALSE
    PMA_CH3_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH3_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CFG_POST = 32'b00000000000000000000000000000000
    PMA_CH3_REG_PD_MAIN = TRUE
    PMA_CH3_REG_PD_PRE = TRUE
    PMA_CH3_REG_TX_LS_DATA = FALSE
    PMA_CH3_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH3_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH3_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH3_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH3_REG_TX_OOB_EI_EN = FALSE
    PMA_CH3_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH3_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH3_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH3_REG_TX_JTAG_DATA = FALSE
    PMA_CH3_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH3_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CFG_LANE_POWERUP = ON
    PMA_CH3_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH3_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH3_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v(line number: 2709)] Elaborating instance U_APB_BRIDGE
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_apb_bridge_v1_2.v(line number: 17)] Elaborating module ipm2l_hsstlp_apb_bridge_v1_2
I: Module instance {hsst_top/the_instance_name/U_GTP_HSSTLP_WRAPPER/U_APB_BRIDGE} parameter value:
    PLL0_EN = TRUE
    PLL1_EN = FALSE
    CHANNEL0_EN = FALSE
    CHANNEL1_EN = FALSE
    CHANNEL2_EN = FALSE
    CHANNEL3_EN = TRUE
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v(line number: 2863)] Elaborating instance U_GTP_HSSTLP_PLL0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v(line number: 5355)] Elaborating instance U_GTP_HSSTLP_LANE3
W: Verilog-2021: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v(line number: 2528)] Net LANE_CIN_BUS_FORWARD_3 in ipm2l_hsstlp_wrapper_v1_9(original module ipm2l_hsstlp_wrapper_v1_9) does not have a driver, tie it to 0
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin REFCLK_CML_N_1 in module instance hsst_top/the_instance_name.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin REFCLK_CML_P_1 in module instance hsst_top/the_instance_name.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin P_RX_SDN_0 in module instance hsst_top/the_instance_name.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin P_RX_SDP_0 in module instance hsst_top/the_instance_name.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin P_RX_SDN_1 in module instance hsst_top/the_instance_name.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin P_RX_SDP_1 in module instance hsst_top/the_instance_name.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin P_RX_SDN_2 in module instance hsst_top/the_instance_name.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin P_RX_SDP_2 in module instance hsst_top/the_instance_name.U_GTP_HSSTLP_WRAPPER
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 128)] Elaborating instance Word_Alignment_32bit_inst
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/Word_Alignment_32bit.v(line number: 1)] Elaborating module Word_Alignment_32bit
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 41)] Give initial value 0 for the no drive pin i_wtchdg_clr_0 in module instance hsst_top.the_instance_name
W: Verilog-2036: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 41)] Net i_p_l3rxn connected to input port of module instance hsst_top.the_instance_name has no driver, tie it to 0
W: Verilog-2036: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 41)] Net i_p_l3rxp connected to input port of module instance hsst_top.the_instance_name has no driver, tie it to 0
W: Verilog-2036: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 41)] Net i_tdispsel_3 connected to input port of module instance hsst_top.the_instance_name has no driver, tie it to 0
W: Verilog-2036: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 41)] Net i_tdispctrl_3 connected to input port of module instance hsst_top.the_instance_name has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.061s wall, 0.047s user + 0.000s system = 0.047s CPU (76.7%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.043s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/Word_Alignment_32bit.v(line number: 54)] Latch is generated for signal nextstate, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 527)] Removed register node the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/lane_sync_1_ff that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 527)] Removed register node the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/P_LANE_SYNC_1 that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 527)] Removed register node the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/rate_change_tclk_on_1_ff that is stuck at constant 1.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 527)] Removed register node the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/P_RATE_CHANGE_TCLK_ON_1 that is stuck at constant 1.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 308)] Removed register node the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_LANE_PD that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 308)] Removed register node the_instance_name/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_LANE_RST that is stuck at constant 0.
Executing : rtl-infer successfully. Time elapsed: 0.382s wall, 0.172s user + 0.062s system = 0.234s CPU (61.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.047s wall, 0.047s user + 0.000s system = 0.047s CPU (100.0%)

Start FSM inference.
I: FSM tx_state_fsm[2:0] inferred.
FSM tx_state_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N135 N141 
S0(000)-->S0(000): 0x
S0(000)-->S1(001): 1x
S1(001)-->S2(010): xx
S2(010)-->S0(000): x1
S2(010)-->S2(010): x0
S0(000)-->S0(000): 01
S2(010)-->S0(000): 01

I: FSM rxlane_rst_fsm_fsm[3:0] inferred.
FSM rxlane_rst_fsm_fsm[3:0] STG:
Number of reachable states: 10
Input nets: N65 N70 N85 N96 N113 N387 N413 N415 N423 cdr_align i_pcs_cb_rst i_rx_rate_chng_posedge sigdet 
S0(0000)-->S1(0001): xxxxxxxxxxxxx
S1(0001)-->S2(0010): xxxxx1xxxxxxx
S0(0000)-->S1(0001): xxxxx0xxxxxxx
S1(0001)-->S1(0001): xxxxx0xxxxxxx
S2(0010)-->S2(0010): 0xxxxxxxxxxxx
S2(0010)-->S3(0011): 1xxxxxxxxxxxx
S3(0011)-->S2(0010): x1xxxxxxxxxxx
S3(0011)-->S3(0011): x0xxxxxxxxx00
S3(0011)-->S4(0100): x0xxxxxxxxx01
S3(0011)-->S10(1010): x0xxxxxxxxx1x
S1(0001)-->S2(0010): x1xxx1xxxxxxx
S3(0011)-->S2(0010): x1xxx1xxxxxxx
S4(0100)-->S2(0010): xx1xxxxxxxxxx
S4(0100)-->S4(0100): xx0xxxxxx0x0x
S4(0100)-->S5(0101): xx0xxxxxx1x0x
S4(0100)-->S10(1010): xx0xxxxxxxx1x
S5(0101)-->S5(0101): xxx0xx0xxxx0x
S7(0111)-->S8(1000): xxx0xxxxxxx0x
S7(0111)-->S2(0010): xxx1xxxxxxxxx
S7(0111)-->S10(1010): xxx0xxxxxxx1x
S5(0101)-->S2(0010): xxx1xxxxxxxxx
S7(0111)-->S2(0010): xxx1xxxxxxxxx
S5(0101)-->S8(1000): xxx0xx1xxxx0x
S7(0111)-->S8(1000): xxx0xx1xxxx0x
S5(0101)-->S10(1010): xxx0xxxxxxx1x
S7(0111)-->S10(1010): xxx0xxxxxxx1x
S1(0001)-->S2(0010): xxx1x1xxxxxxx
S5(0101)-->S2(0010): xxx1x1xxxxxxx
S1(0001)-->S2(0010): x1x1x1xxxxxxx
S3(0011)-->S2(0010): x1x1x1xxxxxxx
S5(0101)-->S2(0010): x1x1x1xxxxxxx
S7(0111)-->S2(0010): x1x1x1xxxxxxx
S8(1000)-->S8(1000): xxx0xxxxxx00x
S9(1001)-->S7(0111): xxx0xxxxxx00x
S8(1000)-->S2(0010): xxx1xxxxxxxxx
S9(1001)-->S2(0010): xxx1xxxxxxxxx
S8(1000)-->S9(1001): xxx0xxxxxx10x
S9(1001)-->S9(1001): xxx0xxxxxx10x
S8(1000)-->S10(1010): xxx0xxxxxxx1x
S9(1001)-->S10(1010): xxx0xxxxxxx1x
S10(1010)-->S2(0010): x1xxxxxxxxxxx
S10(1010)-->S3(0011): x0xxxxxx1xxxx
S10(1010)-->S10(1010): x0xxxxxx0xxxx

I: FSM pll_fsm_fsm[1:0] inferred.
FSM pll_fsm_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N16 N103 N112 
S0(00)-->S0(00): x0x
S0(00)-->S1(01): x1x
S1(01)-->S1(01): 0xx
S1(01)-->S2(10): 1xx
S0(00)-->S1(01): 01x
S1(01)-->S1(01): 01x
S2(10)-->S2(10): xx0
S3(11)-->S3(11): xxx
S2(10)-->S3(11): xx1
S3(11)-->S3(11): xx1

I: FSM txlane_rst_fsm_fsm[2:0] inferred.
FSM txlane_rst_fsm_fsm[2:0] STG:
Number of reachable states: 6
Input nets: N298 N302 N304 N307 i_tx_rate_chng_posedge i_txlane_rst_n 
S0(000)-->S1(001): xxxxxx
S1(001)-->S3(011): 1xxxxx
S0(000)-->S1(001): 0xxxxx
S1(001)-->S1(001): 0xxxxx
S3(011)-->S3(011): xx0xx1
S3(011)-->S4(100): xx1xx1
S3(011)-->S6(110): xxxxx0
S4(100)-->S4(100): xxxx01
S4(100)-->S5(101): xxxx11
S5(101)-->S3(011): xxx1x1
S5(101)-->S5(101): xxx0x1
S4(100)-->S6(110): xxxxx0
S5(101)-->S6(110): xxxxx0
S6(110)-->S3(011): 1xxxx1
S6(110)-->S6(110): 0xxxxx
S4(100)-->S6(110): xxxxx0
S6(110)-->S6(110): xxxxx0
S6(110)-->S3(011): 11xxx1

Executing : FSM inference successfully. Time elapsed: 0.053s wall, 0.047s user + 0.000s system = 0.047s CPU (87.6%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N38 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N41_1 (bmsPMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N10 (bmsWIDEMUX).
I: Constant propagation done on N19 (bmsWIDEMUX).
I: Constant propagation done on N27 (bmsWIDEMUX).
I: Constant propagation done on N57 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N685_1 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N41_1 (bmsPMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N589_1 (bmsWIDEMUX).
I: Constant propagation done on N315 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.075s wall, 0.031s user + 0.000s system = 0.031s CPU (41.8%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Thu May 15 19:15:28 2025
Action compile: Peak memory pool usage is 143 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu May 15 19:15:28 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/hssttest.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
E: ConstraintEditor-0046: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/IO.fdc(line number: 80)] Object 'i:hsst.U_GTP_HSSTLP_WRAPPER.CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3' can not be found in current view.
E: ConstraintEditor-0046: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/IO.fdc(line number: 81)] Object 'i:hsst.U_GTP_HSSTLP_WRAPPER.PLL0_ENABLE.U_GTP_HSSTLP_PLL0' can not be found in current view.
W: ConstraintEditor-4024: Location AB11 is special io location. Only location will take effect. If the other io attribute have set on port p:i_p_refckn_0, will be ignored.
W: ConstraintEditor-4024: Location AA11 is special io location. Only location will take effect. If the other io attribute have set on port p:i_p_refckp_0, will be ignored.
Constraint check end.

Action synthesize: Real time elapsed is 0h:0m:10s
Action synthesize: CPU time elapsed is 0h:0m:6s
Action synthesize: Process CPU time elapsed is 0h:0m:6s
Current time: Thu May 15 19:15:38 2025
Action synthesize: Peak memory pool usage is 269 MB
Parse module hierarchy of project 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v". 
C: Flow-2004: Constraint file modified: "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/IO.fdc". 


Process "Compile" started.
Current time: Thu May 15 19:16:10 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/hssttest.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 1)] Analyzing module hsst_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/Word_Alignment_32bit.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/Word_Alignment_32bit.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/Word_Alignment_32bit.v(line number: 1)] Analyzing module Word_Alignment_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/Word_Alignment_32bit.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v(line number: 16)] Analyzing module ipm2l_hsstlp_fifo_clr_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_pll_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_rx_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_tx_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_v1_8 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_wtchdg_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rxlane_rst_fsm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_txlane_rst_fsm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_apb_bridge_v1_2.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_apb_bridge_v1_2.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_apb_bridge_v1_2.v(line number: 17)] Analyzing module ipm2l_hsstlp_apb_bridge_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_apb_bridge_v1_2.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v(line number: 17)] Analyzing module ipm2l_hsstlp_wrapper_v1_9 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 19)] Analyzing module hsst (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v successfully.
I: Module "hsst_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.654s wall, 0.016s user + 0.000s system = 0.016s CPU (0.9%)

Start rtl-elaborate.
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 1)] Elaborating module hsst_top
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 41)] Elaborating instance hsst_inst
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 19)] Elaborating module hsst
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 1672)] Elaborating instance U_IPM2L_HSSTLP_RST
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_v1_8
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST} parameter value:
    INNER_RST_EN = TRUE
    FREE_CLOCK_FREQ = 27.000000
    CH0_TX_ENABLE = FALSE
    CH1_TX_ENABLE = FALSE
    CH2_TX_ENABLE = FALSE
    CH3_TX_ENABLE = TRUE
    CH0_RX_ENABLE = FALSE
    CH1_RX_ENABLE = FALSE
    CH2_RX_ENABLE = FALSE
    CH3_RX_ENABLE = TRUE
    CH0_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH0_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH0_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH1_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH2_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH3_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    PCS_CH0_BYPASS_WORD_ALIGN = TRUE
    PCS_CH1_BYPASS_WORD_ALIGN = TRUE
    PCS_CH2_BYPASS_WORD_ALIGN = TRUE
    PCS_CH3_BYPASS_WORD_ALIGN = TRUE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = TRUE
    PCS_CH1_BYPASS_CTC = TRUE
    PCS_CH2_BYPASS_CTC = TRUE
    PCS_CH3_BYPASS_CTC = TRUE
    P_LX_TX_CKDIV_0 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_1 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_2 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_3 = 32'b00000000000000000000000000000010
    LX_RX_CKDIV_0 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_1 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_2 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_3 = 32'b00000000000000000000000000000010
    CH0_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH0_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_RX_PLL_SEL = 32'b00000000000000000000000000000000
    PLL_NUBER = 32'b00000000000000000000000000000001
    PCS_TX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH3 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH3 = FALSE
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v(line number: 352)] Elaborating instance hsstlp_rst_pll
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_pll_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll} parameter value:
    FREE_CLOCK_FREQ = 27.000000
    PLL_NUBER = 32'b00000000000000000000000000000001
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 58)] Elaborating instance pll0_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 59)] Elaborating instance pll0_lock_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 63)] Elaborating instance pll0_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 66)] Elaborating instance pll0_lock_wtchdg
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_wtchdg_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg} parameter value:
    ACTIVE_HIGH = 32'b00000000000000000000000000000000
    WTCHDG_CNTR1_WIDTH = 32'b00000000000000000000000000001010
    WTCHDG_CNTR2_WIDTH = 32'b00000000000000000000000000001010
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 73)] Elaborating instance pll_rst_fsm_0
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_pll_rst_fsm_v1_0
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 30)] Rounding real from 810.000000 to 810.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 31)] Rounding real from 4.050000 to 4.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 32)] Rounding real from 224.100000 to 224.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 33)] Rounding real from 27.000000 to 27.
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0} parameter value:
    FREE_CLOCK_FREQ = 27.000000
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v(line number: 392)] Elaborating instance hsstlp_rst_tx
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_tx_v1_6
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx} parameter value:
    FREE_CLOCK_FREQ = 27.000000
    CH0_TX_ENABLE = FALSE
    CH1_TX_ENABLE = FALSE
    CH2_TX_ENABLE = FALSE
    CH3_TX_ENABLE = TRUE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    P_LX_TX_CKDIV_0 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_1 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_2 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_3 = 32'b00000000000000000000000000000010
    CH0_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_TX_PLL_SEL = 32'b00000000000000000000000000000000
    PCS_TX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH3 = FALSE
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 188)] Elaborating instance txlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 189)] Elaborating instance i_pll_lock_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 191)] Elaborating instance pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/SYNC_TXLANE[0].pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 188)] Elaborating instance txlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 189)] Elaborating instance i_pll_lock_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 191)] Elaborating instance pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/SYNC_TXLANE[1].pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 188)] Elaborating instance txlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 189)] Elaborating instance i_pll_lock_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 191)] Elaborating instance pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/SYNC_TXLANE[2].pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 188)] Elaborating instance txlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 189)] Elaborating instance i_pll_lock_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 191)] Elaborating instance pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/SYNC_TXLANE[3].pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 327)] Elaborating instance txlane_rst_fsm3
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 16)] Elaborating module ipm2l_hsstlp_txlane_rst_fsm_v1_6
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 46)] Rounding real from 27.000000 to 27.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 47)] Rounding real from 54.000000 to 54.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 48)] Rounding real from 81.000000 to 81.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 49)] Rounding real from 27.000000 to 27.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 52)] Rounding real from 5.400000 to 5.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 54)] Rounding real from 5.400000 to 5.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 55)] Rounding real from 16.200000 to 16.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 56)] Rounding real from 18.900000 to 19.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 57)] Rounding real from 21.600000 to 22.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 58)] Rounding real from 24.300000 to 24.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 59)] Rounding real from 35.100000 to 35.
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3} parameter value:
    LANE_BONDING = 32'b00000000000000000000000000000001
    FREE_CLOCK_FREQ = 27.000000
    P_LX_TX_CKDIV = 32'b00000000000000000000000000000010
    PCS_TX_CLK_EXPLL_USE_CH = FALSE
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v(line number: 488)] Elaborating instance hsstlp_rst_rx
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_rx_v1_6
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx} parameter value:
    FREE_CLOCK_FREQ = 27.000000
    CH0_RX_ENABLE = FALSE
    CH1_RX_ENABLE = FALSE
    CH2_RX_ENABLE = FALSE
    CH3_RX_ENABLE = TRUE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH0_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH1_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH2_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH3_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    PCS_CH0_BYPASS_WORD_ALIGN = TRUE
    PCS_CH1_BYPASS_WORD_ALIGN = TRUE
    PCS_CH2_BYPASS_WORD_ALIGN = TRUE
    PCS_CH3_BYPASS_WORD_ALIGN = TRUE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = TRUE
    PCS_CH1_BYPASS_CTC = TRUE
    PCS_CH2_BYPASS_CTC = TRUE
    PCS_CH3_BYPASS_CTC = TRUE
    LX_RX_CKDIV_0 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_1 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_2 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_3 = 32'b00000000000000000000000000000010
    CH0_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_RX_PLL_SEL = 32'b00000000000000000000000000000000
    PCS_RX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH3 = FALSE
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 284)] Elaborating instance rxlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 287)] Elaborating instance i_pll_lock_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 288)] Elaborating instance sigdet_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 289)] Elaborating instance cdr_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 290)] Elaborating instance word_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 291)] Elaborating instance bonding_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 295)] Elaborating instance sigdet_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[0].sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 298)] Elaborating instance cdr_align_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[0].cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 301)] Elaborating instance i_pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[0].i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 284)] Elaborating instance rxlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 287)] Elaborating instance i_pll_lock_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 288)] Elaborating instance sigdet_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 289)] Elaborating instance cdr_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 290)] Elaborating instance word_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 291)] Elaborating instance bonding_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 295)] Elaborating instance sigdet_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[1].sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 298)] Elaborating instance cdr_align_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[1].cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 301)] Elaborating instance i_pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[1].i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 284)] Elaborating instance rxlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 287)] Elaborating instance i_pll_lock_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 288)] Elaborating instance sigdet_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 289)] Elaborating instance cdr_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 290)] Elaborating instance word_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 291)] Elaborating instance bonding_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 295)] Elaborating instance sigdet_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 298)] Elaborating instance cdr_align_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 301)] Elaborating instance i_pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 284)] Elaborating instance rxlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 287)] Elaborating instance i_pll_lock_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 288)] Elaborating instance sigdet_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 289)] Elaborating instance cdr_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 290)] Elaborating instance word_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 291)] Elaborating instance bonding_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 295)] Elaborating instance sigdet_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 298)] Elaborating instance cdr_align_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 301)] Elaborating instance i_pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 477)] Elaborating instance rxlane_fsm3
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 16)] Elaborating module ipm2l_hsstlp_rxlane_rst_fsm_v1_6
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 62)] Rounding real from 2160.000000 to 2160.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 63)] Rounding real from 540.000000 to 540.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 65)] Rounding real from 8096.000000 to 8096.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 66)] Rounding real from 54.000000 to 54.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 69)] Rounding real from 2.700000 to 3.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 70)] Rounding real from 5.400000 to 5.
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3} parameter value:
    FREE_CLOCK_FREQ = 27.000000
    CH_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH_BYPASS_WORD_ALIGN = TRUE
    CH_BYPASS_BONDING = TRUE
    CH_BYPASS_CTC = TRUE
    LX_RX_CKDIV = 32'b00000000000000000000000000000010
    PCS_RX_CLK_EXPLL_USE = FALSE
W: Verilog-2021: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 204)] Net fifoclr_sig_0 in ipm2l_hsstlp_rst_rx_v1_6(original module ipm2l_hsstlp_rst_rx_v1_6) does not have a driver, tie it to 0
W: Verilog-2021: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 205)] Net fifoclr_sig_1 in ipm2l_hsstlp_rst_rx_v1_6(original module ipm2l_hsstlp_rst_rx_v1_6) does not have a driver, tie it to 0
W: Verilog-2021: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 206)] Net fifoclr_sig_2 in ipm2l_hsstlp_rst_rx_v1_6(original module ipm2l_hsstlp_rst_rx_v1_6) does not have a driver, tie it to 0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Elaborating instance U_GTP_HSSTLP_WRAPPER
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v(line number: 17)] Elaborating module ipm2l_hsstlp_wrapper_v1_9
I: Module instance {hsst_top/hsst_inst/U_GTP_HSSTLP_WRAPPER} parameter value:
    PLL0_EN = TRUE
    PLL1_EN = FALSE
    CH0_EN = DISABLE
    CH1_EN = DISABLE
    CH2_EN = DISABLE
    CH3_EN = Fullduplex
    CHANNEL0_EN = FALSE
    CHANNEL1_EN = FALSE
    CHANNEL2_EN = FALSE
    CHANNEL3_EN = TRUE
    TX_CHANNEL0_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL1_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL2_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL3_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL0_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL1_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL2_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL3_PLL = 32'b00000000000000000000000000000000
    CH0_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH0_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    PLL0_TXPCLK_PLL_SEL = 32'b00000000000000000000000000000011
    PLL1_TXPCLK_PLL_SEL = 32'b00000000000000000000000000000011
    PMA_PLL0_TX_SYNCK_PD = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_REFCLK_TERM_IMP_CTRL = TRUE
    PMA_PLL0_REG_BG_TRIM = 32'b00000000000000000000000000000010
    PMA_PLL0_REG_IBUP_A1 = 32'b00000000000000111111111111111111
    PMA_PLL0_REG_IBUP_A2 = 32'b00000000000000000000110000000000
    PMA_PLL0_REG_IBUP_PD = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_V2I_BIAS_SEL = FALSE
    PMA_PLL0_REG_V2I_EN = TRUE
    PMA_PLL0_REG_V2I_TB_SEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_V2I_RCALTEST_PD = FALSE
    PMA_PLL0_REG_RES_CAL_TEST = 32'b00000000000000000000000000000000
    PMA_PLL0_RES_CAL_DIV = 32'b00000000000000000000000000000000
    PMA_PLL0_RES_CAL_CLK_SEL = FALSE
    PMA_PLL0_REG_PLL_PFDDELAY_EN = TRUE
    PMA_PLL0_REG_PFDDELAYSEL = 32'b00000000000000000000000000000001
    PMA_PLL0_REG_PLL_VCTRL_SET = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_READY_OR_LOCK = FALSE
    PMA_PLL0_REG_PLL_CP = 32'b00000000000000000000000000011111
    PMA_PLL0_REG_PLL_REFDIV = 32'b00000000000000000000000000010000
    PMA_PLL0_REG_PLL_LOCKDET_EN = FALSE
    PMA_PLL0_REG_PLL_READY = FALSE
    PMA_PLL0_REG_PLL_READY_OW = FALSE
    PMA_PLL0_REG_PLL_FBDIV = 32'b00000000000000000000000000100110
    PMA_PLL0_REG_LPF_RES = 32'b00000000000000000000000000000001
    PMA_PLL0_REG_JTAG_OE = FALSE
    PMA_PLL0_REG_JTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_PLL_LOCKDET_EN_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKDET_FBCT = 32'b00000000000000000000000000000011
    PMA_PLL0_REG_PLL_LOCKDET_ITER = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_PLL_LOCKDET_MODE = FALSE
    PMA_PLL0_REG_PLL_LOCKDET_LOCKCT = 32'b00000000000000000000000000000100
    PMA_PLL0_REG_PLL_LOCKDET_REFCT = 32'b00000000000000000000000000000011
    PMA_PLL0_REG_PLL_LOCKDET_RESET_N = TRUE
    PMA_PLL0_REG_PLL_LOCKDET_RESET_N_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKED = FALSE
    PMA_PLL0_REG_PLL_LOCKED_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKED_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_PLL_UNLOCKED = FALSE
    PMA_PLL0_REG_PLL_UNLOCKDET_ITER = 32'b00000000000000000000000000000010
    PMA_PLL0_REG_PLL_UNLOCKED_OW = FALSE
    PMA_PLL0_REG_PLL_UNLOCKED_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_I_CTRL_MAX = 32'b00000000000000000000000000111111
    PMA_PLL0_REG_REFCLK_TEST_EN = FALSE
    PMA_PLL0_REG_RESCAL_EN = FALSE
    PMA_PLL0_REG_I_CTRL_MIN = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_RESCAL_DONE_OW = FALSE
    PMA_PLL0_REG_RESCAL_DONE_VAL = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE = 32'b00000000000000000000000000101110
    PMA_PLL0_REG_RESCAL_I_CODE_OW = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE_PMA = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE_VAL = 32'b00000000000000000000000000101110
    PMA_PLL0_REG_RESCAL_INT_R_SMALL_OW = FALSE
    PMA_PLL0_REG_RESCAL_INT_R_SMALL_VAL = FALSE
    PMA_PLL0_REG_RESCAL_ITER_VALID_SEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_RESCAL_RESET_N_OW = FALSE
    PMA_PLL0_REG_RESCAL_RST_N_VAL = FALSE
    PMA_PLL0_REG_RESCAL_WAIT_SEL = TRUE
    PMA_PLL0_REFCLK2LANE_PD_L = FALSE
    PMA_PLL0_REFCLK2LANE_PD_R = FALSE
    PMA_PLL0_REG_LOCKDET_REPEAT = FALSE
    PMA_PLL0_REG_NOFBCLK_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_NOREFCLK_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_TEST_SEL = 32'b00000000000000000000000000001111
    PMA_PLL0_REG_TEST_V_EN = FALSE
    PMA_PLL0_REG_TEST_SIG_HALF_EN = FALSE
    PMA_PLL0_REG_REFCLK_PAD_SEL = FALSE
    PMA_PLL0_PARM_PLL_POWERUP = ON
    PMA_PLL1_TX_SYNCK_PD = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_REFCLK_TERM_IMP_CTRL = TRUE
    PMA_PLL1_REG_BG_TRIM = 32'b00000000000000000000000000000010
    PMA_PLL1_REG_IBUP_A1 = 32'b00000000000000111111111111111111
    PMA_PLL1_REG_IBUP_A2 = 32'b00000000000000000000110000000000
    PMA_PLL1_REG_IBUP_PD = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_V2I_BIAS_SEL = FALSE
    PMA_PLL1_REG_V2I_EN = TRUE
    PMA_PLL1_REG_V2I_TB_SEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_V2I_RCALTEST_PD = FALSE
    PMA_PLL1_REG_RES_CAL_TEST = 32'b00000000000000000000000000000000
    PMA_PLL1_RES_CAL_DIV = 32'b00000000000000000000000000000000
    PMA_PLL1_RES_CAL_CLK_SEL = FALSE
    PMA_PLL1_REG_PLL_PFDDELAY_EN = TRUE
    PMA_PLL1_REG_PFDDELAYSEL = 32'b00000000000000000000000000000001
    PMA_PLL1_REG_PLL_VCTRL_SET = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_READY_OR_LOCK = FALSE
    PMA_PLL1_REG_PLL_CP = 32'b00000000000000000000000000011111
    PMA_PLL1_REG_PLL_REFDIV = 32'b00000000000000000000000000010000
    PMA_PLL1_REG_PLL_LOCKDET_EN = FALSE
    PMA_PLL1_REG_PLL_READY = FALSE
    PMA_PLL1_REG_PLL_READY_OW = FALSE
    PMA_PLL1_REG_PLL_FBDIV = 32'b00000000000000000000000000000011
    PMA_PLL1_REG_LPF_RES = 32'b00000000000000000000000000000001
    PMA_PLL1_REG_JTAG_OE = FALSE
    PMA_PLL1_REG_JTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_PLL_LOCKDET_EN_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKDET_FBCT = 32'b00000000000000000000000000000011
    PMA_PLL1_REG_PLL_LOCKDET_ITER = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_PLL_LOCKDET_MODE = FALSE
    PMA_PLL1_REG_PLL_LOCKDET_LOCKCT = 32'b00000000000000000000000000000100
    PMA_PLL1_REG_PLL_LOCKDET_REFCT = 32'b00000000000000000000000000000011
    PMA_PLL1_REG_PLL_LOCKDET_RESET_N = TRUE
    PMA_PLL1_REG_PLL_LOCKDET_RESET_N_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKED = FALSE
    PMA_PLL1_REG_PLL_LOCKED_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKED_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_PLL_UNLOCKED = FALSE
    PMA_PLL1_REG_PLL_UNLOCKDET_ITER = 32'b00000000000000000000000000000010
    PMA_PLL1_REG_PLL_UNLOCKED_OW = FALSE
    PMA_PLL1_REG_PLL_UNLOCKED_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_I_CTRL_MAX = 32'b00000000000000000000000000111111
    PMA_PLL1_REG_REFCLK_TEST_EN = FALSE
    PMA_PLL1_REG_RESCAL_EN = FALSE
    PMA_PLL1_REG_I_CTRL_MIN = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_RESCAL_DONE_OW = FALSE
    PMA_PLL1_REG_RESCAL_DONE_VAL = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE = 32'b00000000000000000000000000101110
    PMA_PLL1_REG_RESCAL_I_CODE_OW = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE_PMA = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE_VAL = 32'b00000000000000000000000000101110
    PMA_PLL1_REG_RESCAL_INT_R_SMALL_OW = FALSE
    PMA_PLL1_REG_RESCAL_INT_R_SMALL_VAL = FALSE
    PMA_PLL1_REG_RESCAL_ITER_VALID_SEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_RESCAL_RESET_N_OW = FALSE
    PMA_PLL1_REG_RESCAL_RST_N_VAL = FALSE
    PMA_PLL1_REG_RESCAL_WAIT_SEL = TRUE
    PMA_PLL1_REFCLK2LANE_PD_L = FALSE
    PMA_PLL1_REFCLK2LANE_PD_R = FALSE
    PMA_PLL1_REG_LOCKDET_REPEAT = FALSE
    PMA_PLL1_REG_NOFBCLK_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_NOREFCLK_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_TEST_SEL = 32'b00000000000000000000000000001111
    PMA_PLL1_REG_TEST_V_EN = FALSE
    PMA_PLL1_REG_TEST_SIG_HALF_EN = FALSE
    PMA_PLL1_REG_REFCLK_PAD_SEL = FALSE
    PMA_PLL1_PARM_PLL_POWERUP = OFF
    CH0_MUX_BIAS = 32'b00000000000000000000000000000010
    CH0_PD_CLK = 32'b00000000000000000000000000000000
    CH0_REG_SYNC = 32'b00000000000000000000000000000000
    CH0_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH0_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH0_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH0_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH0_BYPASS_WORD_ALIGN = TRUE
    PCS_CH0_BYPASS_DENC = TRUE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = TRUE
    PCS_CH0_BYPASS_GEAR = FALSE
    PCS_CH0_BYPASS_BRIDGE = FALSE
    PCS_CH0_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH0_DATA_MODE = X8
    PCS_CH0_RX_POLARITY_INV = DELAY
    PCS_CH0_ALIGN_MODE = 1GB
    PCS_CH0_SAMP_16B = X16
    PCS_CH0_FARLP_PWR_REDUCTION = FALSE
    PCS_CH0_COMMA_REG0 = 32'b00000000000000000000000000000000
    PCS_CH0_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH0_CEB_MODE = 10GB
    PCS_CH0_CTC_MODE = 1SKIP
    PCS_CH0_A_REG = 32'b00000000000000000000000001111100
    PCS_CH0_GE_AUTO_EN = FALSE
    PCS_CH0_SKIP_REG0 = 32'b00000000000000000000000000000000
    PCS_CH0_SKIP_REG1 = 32'b00000000000000000000000000000000
    PCS_CH0_SKIP_REG2 = 32'b00000000000000000000000000000000
    PCS_CH0_SKIP_REG3 = 32'b00000000000000000000000000000000
    PCS_CH0_DEC_DUAL = FALSE
    PCS_CH0_SPLIT = TRUE
    PCS_CH0_FIFOFLAG_CTC = FALSE
    PCS_CH0_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH0_ERRDETECT_SILENCE = TRUE
    PCS_CH0_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH0_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH0_CB_RCLK_SEL = PMA_RCLK
    PCS_CH0_AFTER_CTC_RCLK_SEL = PMA_RCLK
    PCS_CH0_RCLK_POLINV = RCLK
    PCS_CH0_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH0_PCS_RCLK_EN = FALSE
    PCS_CH0_CB_RCLK_EN = FALSE
    PCS_CH0_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH0_AFTER_CTC_RCLK_EN_GB = FALSE
    PCS_CH0_PCS_RX_RSTN = TRUE
    PCS_CH0_PCIE_SLAVE = MASTER
    PCS_CH0_RX_64B66B_67B = NORMAL
    PCS_CH0_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH0_PCS_CB_RSTN = TRUE
    PCS_CH0_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH0_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH0_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH0_TX_BYPASS_GEAR = TRUE
    PCS_CH0_TX_BYPASS_ENC = TRUE
    PCS_CH0_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH0_TX_GEAR_SPLIT = FALSE
    PCS_CH0_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH0_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH0_INT_TX_MASK_0 = FALSE
    PCS_CH0_INT_TX_MASK_1 = FALSE
    PCS_CH0_INT_TX_MASK_2 = FALSE
    PCS_CH0_INT_TX_CLR_0 = FALSE
    PCS_CH0_INT_TX_CLR_1 = FALSE
    PCS_CH0_INT_TX_CLR_2 = FALSE
    PCS_CH0_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH0_TX_PCS_CLK_EN_SEL = FALSE
    PCS_CH0_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH0_TX_TCLK_POLINV = TCLK
    PCS_CH0_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH0_TX_PCS_TX_RSTN = TRUE
    PCS_CH0_TX_SLAVE = MASTER
    PCS_CH0_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH0_DATA_WIDTH_MODE = X8
    PCS_CH0_TX_64B66B_67B = NORMAL
    PCS_CH0_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH0_TX_TCLK2FABRIC_SEL = FALSE
    PCS_CH0_TX_OUTZZ = FALSE
    PCS_CH0_ENC_DUAL = TRUE
    PCS_CH0_TX_BITSLIP_DATA_MODE = X10
    PCS_CH0_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH0_COMMA_REG1 = 32'b00000000000000000000001111111111
    PCS_CH0_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH0_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH0_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH0_RX_PRBS_MODE = DISABLE
    PCS_CH0_RX_ERRCNT_CLR = FALSE
    PCS_CH0_PRBS_ERR_LPBK = FALSE
    PCS_CH0_TX_PRBS_MODE = DISABLE
    PCS_CH0_TX_INSERT_ER = FALSE
    PCS_CH0_ENABLE_PRBS_GEN = FALSE
    PCS_CH0_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH0_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH0_DELAY_SET = 32'b00000000000000000000000000000011
    PCS_CH0_SEACH_OFFSET = 80BIT
    PCS_CH0_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH0_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH0_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH0_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH0_FAR_LOOP = FALSE
    PCS_CH0_NEAR_LOOP = FALSE
    PCS_CH0_PMA_TX2RX_PLOOP_EN = FALSE
    PCS_CH0_PMA_TX2RX_SLOOP_EN = FALSE
    PCS_CH0_PMA_RX2TX_PLOOP_EN = FALSE
    PCS_CH0_INT_RX_MASK_0 = FALSE
    PCS_CH0_INT_RX_MASK_1 = FALSE
    PCS_CH0_INT_RX_MASK_2 = FALSE
    PCS_CH0_INT_RX_MASK_3 = FALSE
    PCS_CH0_INT_RX_MASK_4 = FALSE
    PCS_CH0_INT_RX_MASK_5 = FALSE
    PCS_CH0_INT_RX_MASK_6 = FALSE
    PCS_CH0_INT_RX_MASK_7 = FALSE
    PCS_CH0_INT_RX_CLR_0 = FALSE
    PCS_CH0_INT_RX_CLR_1 = FALSE
    PCS_CH0_INT_RX_CLR_2 = FALSE
    PCS_CH0_INT_RX_CLR_3 = FALSE
    PCS_CH0_INT_RX_CLR_4 = FALSE
    PCS_CH0_INT_RX_CLR_5 = FALSE
    PCS_CH0_INT_RX_CLR_6 = FALSE
    PCS_CH0_INT_RX_CLR_7 = FALSE
    PCS_CH0_CA_RSTN_RX = FALSE
    PCS_CH0_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH0_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH0_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH0_CA_RSTN_TX = FALSE
    PCS_CH0_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH0_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH0_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH0_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH0_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH0_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH0_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH0_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH0_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH0_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH0_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH0_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH0_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH0_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH0_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH0_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH0_REG_RX_PD = ON
    PMA_CH0_REG_RX_PD_EN = FALSE
    PMA_CH0_REG_RX_RESERVED_2 = FALSE
    PMA_CH0_REG_RX_RESERVED_3 = FALSE
    PMA_CH0_REG_RX_DATAPATH_PD = ON
    PMA_CH0_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH0_REG_RX_SIGDET_PD = ON
    PMA_CH0_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH0_REG_RX_DCC_RST_N = TRUE
    PMA_CH0_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH0_REG_RX_CDR_RST_N = TRUE
    PMA_CH0_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH0_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH0_REG_RXPCLK_SLIP = FALSE
    PMA_CH0_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH0_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH0_REG_RX_HIGHZ = FALSE
    PMA_CH0_REG_RX_HIGHZ_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH0_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH0_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH0_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH0_REG_RX_RESET_N = FALSE
    PMA_CH0_REG_RX_RESET_N_OW = FALSE
    PMA_CH0_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_BUSWIDTH = 8BIT
    PMA_CH0_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH0_REG_RX_RATE = DIV1
    PMA_CH0_REG_RX_RESERVED_36 = FALSE
    PMA_CH0_REG_RX_RATE_EN = FALSE
    PMA_CH0_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH0_REG_RX_RESERVED_44 = FALSE
    PMA_CH0_REG_RX_RESERVED_45 = FALSE
    PMA_CH0_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH0_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH0_REG_RX_RESERVED_65 = FALSE
    PMA_CH0_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH0_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_RESERVED_69 = FALSE
    PMA_CH0_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH0_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH0_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH0_REG_RX_ICTRL_PI = 100PCT
    PMA_CH0_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH0_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_TX_RATE = DIV1
    PMA_CH0_REG_RX_RESERVED_92 = FALSE
    PMA_CH0_REG_TX_RATE_EN = FALSE
    PMA_CH0_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH0_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH0_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH0_REG_TXCLK_SEL = PLL
    PMA_CH0_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH0_REG_RX_ERR_INSERT = FALSE
    PMA_CH0_REG_UDP_CHK_EN = FALSE
    PMA_CH0_REG_PRBS_SEL = PRBS7
    PMA_CH0_REG_PRBS_CHK_EN = FALSE
    PMA_CH0_REG_PRBS_CHK_WIDTH_SEL = 8BIT
    PMA_CH0_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH0_REG_LOAD_ERR_CNT = FALSE
    PMA_CH0_REG_CHK_COUNTER_EN = FALSE
    PMA_CH0_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH0_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH0_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH0_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH0_REG_CDR_INT_RST = FALSE
    PMA_CH0_REG_CDR_INT_RST_OW = FALSE
    PMA_CH0_REG_CDR_PROP_RST = FALSE
    PMA_CH0_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH0_REG_CDR_LOCK_RST = FALSE
    PMA_CH0_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH0_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_LOCK_TIMER = 25_6U
    PMA_CH0_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH0_REG_CDR_LOCK_VAL = FALSE
    PMA_CH0_REG_CDR_LOCK_OW = FALSE
    PMA_CH0_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH0_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH0_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH0_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH0_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH0_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH0_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH0_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH0_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH0_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH0_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH0_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH0_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH0_REG_RX_RESERVED_190 = FALSE
    PMA_CH0_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH0_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH0_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH0_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH0_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH0_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH0_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH0_REG_RX_SYNC_RST_N = TRUE
    PMA_CH0_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH0_REG_RX_SATA_COMINIT = FALSE
    PMA_CH0_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH0_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH0_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_DCC_DISABLE = FALSE
    PMA_CH0_REG_RX_RESERVED_243 = FALSE
    PMA_CH0_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH0_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SLIP_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH0_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH0_REG_RX_RESERVED_254 = FALSE
    PMA_CH0_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH0_REG_RX_SIGDET_VTH = 72MV
    PMA_CH0_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH0_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH0_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH0_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH0_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH0_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH0_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH0_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_286 = FALSE
    PMA_CH0_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH0_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH0_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH0_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH0_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH0_REG_RX_LS_MODE_EN = FALSE
    PMA_CH0_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH0_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH0_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH0_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ1_OFF = FALSE
    PMA_CH0_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ2_OFF = FALSE
    PMA_CH0_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH0_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH0_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH0_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH0_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH0_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH0_CTLE_REG_HOLD_I = FALSE
    PMA_CH0_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH0_CTLE_REG_POLARITY_I = FALSE
    PMA_CH0_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH0_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH0_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH0_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH0_CFG_RX_LANE_POWERUP = ON
    PMA_CH0_CFG_RX_PMA_RSTN = TRUE
    PMA_CH0_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH0_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH0_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH0_REG_TX_PD = ON
    PMA_CH0_REG_TX_PD_OW = FALSE
    PMA_CH0_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH0_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH0_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH0_REG_TX_RXDET_REQ = FALSE
    PMA_CH0_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH0_REG_TX_BEACON_EN = FALSE
    PMA_CH0_REG_TX_EI_EN_OW = FALSE
    PMA_CH0_REG_TX_EI_EN = FALSE
    PMA_CH0_REG_TX_BIT_CONV = FALSE
    PMA_CH0_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH0_REG_TX_RESERVED_19 = FALSE
    PMA_CH0_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH0_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_SYNC_OW = FALSE
    PMA_CH0_REG_TX_SYNC = FALSE
    PMA_CH0_REG_TX_PD_POST = OFF
    PMA_CH0_REG_TX_PD_POST_OW = TRUE
    PMA_CH0_REG_TX_RESET_N_OW = FALSE
    PMA_CH0_REG_TX_RESET_N = TRUE
    PMA_CH0_REG_TX_RESERVED_64 = FALSE
    PMA_CH0_REG_TX_RESERVED_65 = TRUE
    PMA_CH0_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH0_REG_TX_BUSWIDTH = 8BIT
    PMA_CH0_REG_PLL_READY_OW = FALSE
    PMA_CH0_REG_PLL_READY = TRUE
    PMA_CH0_REG_TX_RESERVED_72 = FALSE
    PMA_CH0_REG_TX_RESERVED_73 = FALSE
    PMA_CH0_REG_TX_RESERVED_74 = FALSE
    PMA_CH0_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_77 = FALSE
    PMA_CH0_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH0_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH0_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH0_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH0_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH0_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_MARGIN_OW = FALSE
    PMA_CH0_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_150 = FALSE
    PMA_CH0_REG_TX_SWING = FALSE
    PMA_CH0_REG_TX_SWING_OW = FALSE
    PMA_CH0_REG_TX_RESERVED_153 = FALSE
    PMA_CH0_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH0_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH0_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH0_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH0_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH0_REG_TX_RXDET_STATUS = TRUE
    PMA_CH0_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH0_REG_TX_PRBS_GEN_WIDTH_SEL = 8BIT
    PMA_CH0_REG_TX_PRBS_SEL = PRBS7
    PMA_CH0_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH0_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH0_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH0_REG_TX_RESERVED_192 = FALSE
    PMA_CH0_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH0_REG_TX_FIFO_EN = FALSE
    PMA_CH0_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_ERR_INSERT = FALSE
    PMA_CH0_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_204 = FALSE
    PMA_CH0_REG_TX_SATA_EN = FALSE
    PMA_CH0_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH0_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH0_REG_TX_CFG_POST1 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DEEMP_OW = FALSE
    PMA_CH0_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_225 = FALSE
    PMA_CH0_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_POLARITY = NORMAL
    PMA_CH0_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH0_REG_TX_RESERVED_236 = FALSE
    PMA_CH0_REG_TX_LS_MODE_EN = FALSE
    PMA_CH0_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH0_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH0_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH0_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH0_REG_RX_JTAG_OE = TRUE
    PMA_CH0_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RES_CAL_EN = FALSE
    PMA_CH0_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000110
    PMA_CH0_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH0_REG_TX_RESERVED_253 = FALSE
    PMA_CH0_REG_TX_RESERVED_254 = FALSE
    PMA_CH0_REG_TX_RESERVED_255 = FALSE
    PMA_CH0_REG_TX_RESERVED_256 = FALSE
    PMA_CH0_REG_TX_RESERVED_257 = FALSE
    PMA_CH0_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH0_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CFG_POST = 32'b00000000000000000000000000000000
    PMA_CH0_REG_PD_MAIN = TRUE
    PMA_CH0_REG_PD_PRE = TRUE
    PMA_CH0_REG_TX_LS_DATA = FALSE
    PMA_CH0_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH0_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH0_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH0_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH0_REG_TX_OOB_EI_EN = FALSE
    PMA_CH0_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH0_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH0_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH0_REG_TX_JTAG_DATA = FALSE
    PMA_CH0_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH0_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CFG_LANE_POWERUP = ON
    PMA_CH0_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH0_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH0_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
    CH1_MUX_BIAS = 32'b00000000000000000000000000000010
    CH1_PD_CLK = 32'b00000000000000000000000000000000
    CH1_REG_SYNC = 32'b00000000000000000000000000000000
    CH1_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH1_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH1_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH1_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH1_BYPASS_WORD_ALIGN = TRUE
    PCS_CH1_BYPASS_DENC = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_CTC = TRUE
    PCS_CH1_BYPASS_GEAR = FALSE
    PCS_CH1_BYPASS_BRIDGE = FALSE
    PCS_CH1_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH1_DATA_MODE = X8
    PCS_CH1_RX_POLARITY_INV = DELAY
    PCS_CH1_ALIGN_MODE = 1GB
    PCS_CH1_SAMP_16B = X16
    PCS_CH1_FARLP_PWR_REDUCTION = FALSE
    PCS_CH1_COMMA_REG0 = 32'b00000000000000000000000000000000
    PCS_CH1_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH1_CEB_MODE = 10GB
    PCS_CH1_CTC_MODE = 1SKIP
    PCS_CH1_A_REG = 32'b00000000000000000000000001111100
    PCS_CH1_GE_AUTO_EN = FALSE
    PCS_CH1_SKIP_REG0 = 32'b00000000000000000000000000000000
    PCS_CH1_SKIP_REG1 = 32'b00000000000000000000000000000000
    PCS_CH1_SKIP_REG2 = 32'b00000000000000000000000000000000
    PCS_CH1_SKIP_REG3 = 32'b00000000000000000000000000000000
    PCS_CH1_DEC_DUAL = FALSE
    PCS_CH1_SPLIT = TRUE
    PCS_CH1_FIFOFLAG_CTC = FALSE
    PCS_CH1_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH1_ERRDETECT_SILENCE = TRUE
    PCS_CH1_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH1_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH1_CB_RCLK_SEL = PMA_RCLK
    PCS_CH1_AFTER_CTC_RCLK_SEL = PMA_RCLK
    PCS_CH1_RCLK_POLINV = RCLK
    PCS_CH1_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH1_PCS_RCLK_EN = FALSE
    PCS_CH1_CB_RCLK_EN = FALSE
    PCS_CH1_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH1_AFTER_CTC_RCLK_EN_GB = FALSE
    PCS_CH1_PCS_RX_RSTN = TRUE
    PCS_CH1_PCIE_SLAVE = MASTER
    PCS_CH1_RX_64B66B_67B = NORMAL
    PCS_CH1_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH1_PCS_CB_RSTN = TRUE
    PCS_CH1_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH1_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH1_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH1_TX_BYPASS_GEAR = TRUE
    PCS_CH1_TX_BYPASS_ENC = TRUE
    PCS_CH1_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH1_TX_GEAR_SPLIT = FALSE
    PCS_CH1_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH1_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH1_INT_TX_MASK_0 = FALSE
    PCS_CH1_INT_TX_MASK_1 = FALSE
    PCS_CH1_INT_TX_MASK_2 = FALSE
    PCS_CH1_INT_TX_CLR_0 = FALSE
    PCS_CH1_INT_TX_CLR_1 = FALSE
    PCS_CH1_INT_TX_CLR_2 = FALSE
    PCS_CH1_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH1_TX_PCS_CLK_EN_SEL = FALSE
    PCS_CH1_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH1_TX_TCLK_POLINV = TCLK
    PCS_CH1_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH1_TX_PCS_TX_RSTN = TRUE
    PCS_CH1_TX_SLAVE = MASTER
    PCS_CH1_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH1_DATA_WIDTH_MODE = X8
    PCS_CH1_TX_64B66B_67B = NORMAL
    PCS_CH1_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH1_TX_TCLK2FABRIC_SEL = FALSE
    PCS_CH1_TX_OUTZZ = FALSE
    PCS_CH1_ENC_DUAL = TRUE
    PCS_CH1_TX_BITSLIP_DATA_MODE = X10
    PCS_CH1_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH1_COMMA_REG1 = 32'b00000000000000000000001111111111
    PCS_CH1_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH1_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH1_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH1_RX_PRBS_MODE = DISABLE
    PCS_CH1_RX_ERRCNT_CLR = FALSE
    PCS_CH1_PRBS_ERR_LPBK = FALSE
    PCS_CH1_TX_PRBS_MODE = DISABLE
    PCS_CH1_TX_INSERT_ER = FALSE
    PCS_CH1_ENABLE_PRBS_GEN = FALSE
    PCS_CH1_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH1_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH1_DELAY_SET = 32'b00000000000000000000000000000010
    PCS_CH1_SEACH_OFFSET = 80BIT
    PCS_CH1_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH1_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH1_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH1_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH1_FAR_LOOP = FALSE
    PCS_CH1_NEAR_LOOP = FALSE
    PCS_CH1_PMA_TX2RX_PLOOP_EN = FALSE
    PCS_CH1_PMA_TX2RX_SLOOP_EN = FALSE
    PCS_CH1_PMA_RX2TX_PLOOP_EN = FALSE
    PCS_CH1_INT_RX_MASK_0 = FALSE
    PCS_CH1_INT_RX_MASK_1 = FALSE
    PCS_CH1_INT_RX_MASK_2 = FALSE
    PCS_CH1_INT_RX_MASK_3 = FALSE
    PCS_CH1_INT_RX_MASK_4 = FALSE
    PCS_CH1_INT_RX_MASK_5 = FALSE
    PCS_CH1_INT_RX_MASK_6 = FALSE
    PCS_CH1_INT_RX_MASK_7 = FALSE
    PCS_CH1_INT_RX_CLR_0 = FALSE
    PCS_CH1_INT_RX_CLR_1 = FALSE
    PCS_CH1_INT_RX_CLR_2 = FALSE
    PCS_CH1_INT_RX_CLR_3 = FALSE
    PCS_CH1_INT_RX_CLR_4 = FALSE
    PCS_CH1_INT_RX_CLR_5 = FALSE
    PCS_CH1_INT_RX_CLR_6 = FALSE
    PCS_CH1_INT_RX_CLR_7 = FALSE
    PCS_CH1_CA_RSTN_RX = FALSE
    PCS_CH1_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH1_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH1_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH1_CA_RSTN_TX = FALSE
    PCS_CH1_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH1_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH1_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH1_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH1_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH1_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH1_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH1_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH1_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH1_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH1_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH1_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH1_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH1_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH1_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH1_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH1_REG_RX_PD = ON
    PMA_CH1_REG_RX_PD_EN = FALSE
    PMA_CH1_REG_RX_RESERVED_2 = FALSE
    PMA_CH1_REG_RX_RESERVED_3 = FALSE
    PMA_CH1_REG_RX_DATAPATH_PD = ON
    PMA_CH1_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH1_REG_RX_SIGDET_PD = ON
    PMA_CH1_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH1_REG_RX_DCC_RST_N = TRUE
    PMA_CH1_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH1_REG_RX_CDR_RST_N = TRUE
    PMA_CH1_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH1_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH1_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH1_REG_RXPCLK_SLIP = FALSE
    PMA_CH1_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH1_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH1_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH1_REG_RX_PCLKSWITCH = FALSE
    PMA_CH1_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH1_REG_RX_HIGHZ = FALSE
    PMA_CH1_REG_RX_HIGHZ_EN = FALSE
    PMA_CH1_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH1_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH1_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH1_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH1_REG_RX_RESET_N = FALSE
    PMA_CH1_REG_RX_RESET_N_OW = FALSE
    PMA_CH1_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_BUSWIDTH = 8BIT
    PMA_CH1_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH1_REG_RX_RATE = DIV1
    PMA_CH1_REG_RX_RESERVED_36 = FALSE
    PMA_CH1_REG_RX_RATE_EN = FALSE
    PMA_CH1_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH1_REG_RX_RESERVED_44 = FALSE
    PMA_CH1_REG_RX_RESERVED_45 = FALSE
    PMA_CH1_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH1_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH1_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH1_REG_RX_RESERVED_65 = FALSE
    PMA_CH1_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH1_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH1_REG_RX_RESERVED_69 = FALSE
    PMA_CH1_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH1_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH1_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH1_REG_RX_ICTRL_PI = 100PCT
    PMA_CH1_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH1_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_TX_RATE = DIV1
    PMA_CH1_REG_RX_RESERVED_92 = FALSE
    PMA_CH1_REG_TX_RATE_EN = FALSE
    PMA_CH1_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH1_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH1_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH1_REG_TXCLK_SEL = PLL
    PMA_CH1_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH1_REG_RX_ERR_INSERT = FALSE
    PMA_CH1_REG_UDP_CHK_EN = FALSE
    PMA_CH1_REG_PRBS_SEL = PRBS7
    PMA_CH1_REG_PRBS_CHK_EN = FALSE
    PMA_CH1_REG_PRBS_CHK_WIDTH_SEL = 8BIT
    PMA_CH1_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH1_REG_LOAD_ERR_CNT = FALSE
    PMA_CH1_REG_CHK_COUNTER_EN = FALSE
    PMA_CH1_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH1_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH1_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH1_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH1_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH1_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH1_REG_CDR_INT_RST = FALSE
    PMA_CH1_REG_CDR_INT_RST_OW = FALSE
    PMA_CH1_REG_CDR_PROP_RST = FALSE
    PMA_CH1_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH1_REG_CDR_LOCK_RST = FALSE
    PMA_CH1_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH1_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_LOCK_TIMER = 25_6U
    PMA_CH1_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH1_REG_CDR_LOCK_VAL = FALSE
    PMA_CH1_REG_CDR_LOCK_OW = FALSE
    PMA_CH1_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH1_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH1_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH1_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH1_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH1_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH1_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH1_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH1_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH1_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH1_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH1_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH1_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH1_REG_RX_RESERVED_190 = FALSE
    PMA_CH1_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH1_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH1_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH1_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH1_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH1_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH1_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH1_REG_RX_SYNC_RST_N = TRUE
    PMA_CH1_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH1_REG_RX_SATA_COMINIT = FALSE
    PMA_CH1_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH1_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH1_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_DCC_DISABLE = FALSE
    PMA_CH1_REG_RX_RESERVED_243 = FALSE
    PMA_CH1_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH1_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SLIP_EN = FALSE
    PMA_CH1_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH1_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH1_REG_RX_RESERVED_254 = FALSE
    PMA_CH1_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH1_REG_RX_SIGDET_VTH = 72MV
    PMA_CH1_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH1_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH1_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH1_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH1_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH1_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH1_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH1_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_286 = FALSE
    PMA_CH1_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH1_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH1_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH1_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH1_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH1_REG_RX_LS_MODE_EN = FALSE
    PMA_CH1_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH1_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH1_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH1_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ1_OFF = FALSE
    PMA_CH1_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ2_OFF = FALSE
    PMA_CH1_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH1_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH1_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH1_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH1_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH1_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH1_CTLE_REG_HOLD_I = FALSE
    PMA_CH1_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH1_CTLE_REG_POLARITY_I = FALSE
    PMA_CH1_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH1_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH1_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH1_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH1_CFG_RX_LANE_POWERUP = ON
    PMA_CH1_CFG_RX_PMA_RSTN = TRUE
    PMA_CH1_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH1_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH1_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH1_REG_TX_PD = ON
    PMA_CH1_REG_TX_PD_OW = FALSE
    PMA_CH1_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH1_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH1_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH1_REG_TX_RXDET_REQ = FALSE
    PMA_CH1_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH1_REG_TX_BEACON_EN = FALSE
    PMA_CH1_REG_TX_EI_EN_OW = FALSE
    PMA_CH1_REG_TX_EI_EN = FALSE
    PMA_CH1_REG_TX_BIT_CONV = FALSE
    PMA_CH1_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH1_REG_TX_RESERVED_19 = FALSE
    PMA_CH1_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH1_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_SYNC_OW = FALSE
    PMA_CH1_REG_TX_SYNC = FALSE
    PMA_CH1_REG_TX_PD_POST = OFF
    PMA_CH1_REG_TX_PD_POST_OW = TRUE
    PMA_CH1_REG_TX_RESET_N_OW = FALSE
    PMA_CH1_REG_TX_RESET_N = TRUE
    PMA_CH1_REG_TX_RESERVED_64 = FALSE
    PMA_CH1_REG_TX_RESERVED_65 = TRUE
    PMA_CH1_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH1_REG_TX_BUSWIDTH = 8BIT
    PMA_CH1_REG_PLL_READY_OW = FALSE
    PMA_CH1_REG_PLL_READY = TRUE
    PMA_CH1_REG_TX_RESERVED_72 = FALSE
    PMA_CH1_REG_TX_RESERVED_73 = FALSE
    PMA_CH1_REG_TX_RESERVED_74 = FALSE
    PMA_CH1_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_77 = FALSE
    PMA_CH1_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH1_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH1_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH1_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH1_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH1_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_MARGIN_OW = FALSE
    PMA_CH1_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_150 = FALSE
    PMA_CH1_REG_TX_SWING = FALSE
    PMA_CH1_REG_TX_SWING_OW = FALSE
    PMA_CH1_REG_TX_RESERVED_153 = FALSE
    PMA_CH1_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH1_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH1_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH1_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH1_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH1_REG_TX_RXDET_STATUS = TRUE
    PMA_CH1_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH1_REG_TX_PRBS_GEN_WIDTH_SEL = 8BIT
    PMA_CH1_REG_TX_PRBS_SEL = PRBS7
    PMA_CH1_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH1_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH1_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH1_REG_TX_RESERVED_192 = FALSE
    PMA_CH1_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH1_REG_TX_FIFO_EN = FALSE
    PMA_CH1_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_ERR_INSERT = FALSE
    PMA_CH1_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_204 = FALSE
    PMA_CH1_REG_TX_SATA_EN = FALSE
    PMA_CH1_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH1_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH1_REG_TX_CFG_POST1 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DEEMP_OW = FALSE
    PMA_CH1_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_225 = FALSE
    PMA_CH1_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_POLARITY = NORMAL
    PMA_CH1_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH1_REG_TX_RESERVED_236 = FALSE
    PMA_CH1_REG_TX_LS_MODE_EN = FALSE
    PMA_CH1_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH1_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH1_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH1_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH1_REG_RX_JTAG_OE = TRUE
    PMA_CH1_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RES_CAL_EN = FALSE
    PMA_CH1_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000110
    PMA_CH1_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH1_REG_TX_RESERVED_253 = FALSE
    PMA_CH1_REG_TX_RESERVED_254 = FALSE
    PMA_CH1_REG_TX_RESERVED_255 = FALSE
    PMA_CH1_REG_TX_RESERVED_256 = FALSE
    PMA_CH1_REG_TX_RESERVED_257 = FALSE
    PMA_CH1_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH1_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CFG_POST = 32'b00000000000000000000000000000000
    PMA_CH1_REG_PD_MAIN = TRUE
    PMA_CH1_REG_PD_PRE = TRUE
    PMA_CH1_REG_TX_LS_DATA = FALSE
    PMA_CH1_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH1_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH1_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH1_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH1_REG_TX_OOB_EI_EN = FALSE
    PMA_CH1_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH1_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH1_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH1_REG_TX_JTAG_DATA = FALSE
    PMA_CH1_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH1_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CFG_LANE_POWERUP = ON
    PMA_CH1_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH1_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH1_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
    CH2_MUX_BIAS = 32'b00000000000000000000000000000010
    CH2_PD_CLK = 32'b00000000000000000000000000000000
    CH2_REG_SYNC = 32'b00000000000000000000000000000000
    CH2_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH2_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH2_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH2_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH2_BYPASS_WORD_ALIGN = TRUE
    PCS_CH2_BYPASS_DENC = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_CTC = TRUE
    PCS_CH2_BYPASS_GEAR = FALSE
    PCS_CH2_BYPASS_BRIDGE = FALSE
    PCS_CH2_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH2_DATA_MODE = X8
    PCS_CH2_RX_POLARITY_INV = DELAY
    PCS_CH2_ALIGN_MODE = 1GB
    PCS_CH2_SAMP_16B = X16
    PCS_CH2_FARLP_PWR_REDUCTION = FALSE
    PCS_CH2_COMMA_REG0 = 32'b00000000000000000000000000000000
    PCS_CH2_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH2_CEB_MODE = 10GB
    PCS_CH2_CTC_MODE = 1SKIP
    PCS_CH2_A_REG = 32'b00000000000000000000000001111100
    PCS_CH2_GE_AUTO_EN = FALSE
    PCS_CH2_SKIP_REG0 = 32'b00000000000000000000000000000000
    PCS_CH2_SKIP_REG1 = 32'b00000000000000000000000000000000
    PCS_CH2_SKIP_REG2 = 32'b00000000000000000000000000000000
    PCS_CH2_SKIP_REG3 = 32'b00000000000000000000000000000000
    PCS_CH2_DEC_DUAL = FALSE
    PCS_CH2_SPLIT = TRUE
    PCS_CH2_FIFOFLAG_CTC = FALSE
    PCS_CH2_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH2_ERRDETECT_SILENCE = TRUE
    PCS_CH2_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH2_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH2_CB_RCLK_SEL = PMA_RCLK
    PCS_CH2_AFTER_CTC_RCLK_SEL = PMA_RCLK
    PCS_CH2_RCLK_POLINV = RCLK
    PCS_CH2_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH2_PCS_RCLK_EN = FALSE
    PCS_CH2_CB_RCLK_EN = FALSE
    PCS_CH2_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH2_AFTER_CTC_RCLK_EN_GB = FALSE
    PCS_CH2_PCS_RX_RSTN = TRUE
    PCS_CH2_PCIE_SLAVE = MASTER
    PCS_CH2_RX_64B66B_67B = NORMAL
    PCS_CH2_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH2_PCS_CB_RSTN = TRUE
    PCS_CH2_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH2_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH2_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH2_TX_BYPASS_GEAR = TRUE
    PCS_CH2_TX_BYPASS_ENC = TRUE
    PCS_CH2_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH2_TX_GEAR_SPLIT = FALSE
    PCS_CH2_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH2_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH2_INT_TX_MASK_0 = FALSE
    PCS_CH2_INT_TX_MASK_1 = FALSE
    PCS_CH2_INT_TX_MASK_2 = FALSE
    PCS_CH2_INT_TX_CLR_0 = FALSE
    PCS_CH2_INT_TX_CLR_1 = FALSE
    PCS_CH2_INT_TX_CLR_2 = FALSE
    PCS_CH2_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH2_TX_PCS_CLK_EN_SEL = FALSE
    PCS_CH2_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH2_TX_TCLK_POLINV = TCLK
    PCS_CH2_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH2_TX_PCS_TX_RSTN = TRUE
    PCS_CH2_TX_SLAVE = MASTER
    PCS_CH2_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH2_DATA_WIDTH_MODE = X8
    PCS_CH2_TX_64B66B_67B = NORMAL
    PCS_CH2_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH2_TX_TCLK2FABRIC_SEL = FALSE
    PCS_CH2_TX_OUTZZ = FALSE
    PCS_CH2_ENC_DUAL = TRUE
    PCS_CH2_TX_BITSLIP_DATA_MODE = X10
    PCS_CH2_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH2_COMMA_REG1 = 32'b00000000000000000000001111111111
    PCS_CH2_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH2_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH2_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH2_RX_PRBS_MODE = DISABLE
    PCS_CH2_RX_ERRCNT_CLR = FALSE
    PCS_CH2_PRBS_ERR_LPBK = FALSE
    PCS_CH2_TX_PRBS_MODE = DISABLE
    PCS_CH2_TX_INSERT_ER = FALSE
    PCS_CH2_ENABLE_PRBS_GEN = FALSE
    PCS_CH2_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH2_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH2_DELAY_SET = 32'b00000000000000000000000000000001
    PCS_CH2_SEACH_OFFSET = 80BIT
    PCS_CH2_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH2_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH2_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH2_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH2_FAR_LOOP = FALSE
    PCS_CH2_NEAR_LOOP = FALSE
    PCS_CH2_PMA_TX2RX_PLOOP_EN = FALSE
    PCS_CH2_PMA_TX2RX_SLOOP_EN = FALSE
    PCS_CH2_PMA_RX2TX_PLOOP_EN = FALSE
    PCS_CH2_INT_RX_MASK_0 = FALSE
    PCS_CH2_INT_RX_MASK_1 = FALSE
    PCS_CH2_INT_RX_MASK_2 = FALSE
    PCS_CH2_INT_RX_MASK_3 = FALSE
    PCS_CH2_INT_RX_MASK_4 = FALSE
    PCS_CH2_INT_RX_MASK_5 = FALSE
    PCS_CH2_INT_RX_MASK_6 = FALSE
    PCS_CH2_INT_RX_MASK_7 = FALSE
    PCS_CH2_INT_RX_CLR_0 = FALSE
    PCS_CH2_INT_RX_CLR_1 = FALSE
    PCS_CH2_INT_RX_CLR_2 = FALSE
    PCS_CH2_INT_RX_CLR_3 = FALSE
    PCS_CH2_INT_RX_CLR_4 = FALSE
    PCS_CH2_INT_RX_CLR_5 = FALSE
    PCS_CH2_INT_RX_CLR_6 = FALSE
    PCS_CH2_INT_RX_CLR_7 = FALSE
    PCS_CH2_CA_RSTN_RX = FALSE
    PCS_CH2_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH2_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH2_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH2_CA_RSTN_TX = FALSE
    PCS_CH2_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH2_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH2_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH2_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH2_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH2_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH2_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH2_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH2_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH2_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH2_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH2_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH2_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH2_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH2_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH2_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH2_REG_RX_PD = ON
    PMA_CH2_REG_RX_PD_EN = FALSE
    PMA_CH2_REG_RX_RESERVED_2 = FALSE
    PMA_CH2_REG_RX_RESERVED_3 = FALSE
    PMA_CH2_REG_RX_DATAPATH_PD = ON
    PMA_CH2_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH2_REG_RX_SIGDET_PD = ON
    PMA_CH2_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH2_REG_RX_DCC_RST_N = TRUE
    PMA_CH2_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH2_REG_RX_CDR_RST_N = TRUE
    PMA_CH2_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH2_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH2_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH2_REG_RXPCLK_SLIP = FALSE
    PMA_CH2_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH2_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH2_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH2_REG_RX_PCLKSWITCH = FALSE
    PMA_CH2_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH2_REG_RX_HIGHZ = FALSE
    PMA_CH2_REG_RX_HIGHZ_EN = FALSE
    PMA_CH2_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH2_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH2_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH2_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH2_REG_RX_RESET_N = FALSE
    PMA_CH2_REG_RX_RESET_N_OW = FALSE
    PMA_CH2_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_BUSWIDTH = 8BIT
    PMA_CH2_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH2_REG_RX_RATE = DIV1
    PMA_CH2_REG_RX_RESERVED_36 = FALSE
    PMA_CH2_REG_RX_RATE_EN = FALSE
    PMA_CH2_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH2_REG_RX_RESERVED_44 = FALSE
    PMA_CH2_REG_RX_RESERVED_45 = FALSE
    PMA_CH2_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH2_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH2_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH2_REG_RX_RESERVED_65 = FALSE
    PMA_CH2_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH2_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH2_REG_RX_RESERVED_69 = FALSE
    PMA_CH2_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH2_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH2_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH2_REG_RX_ICTRL_PI = 100PCT
    PMA_CH2_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH2_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_TX_RATE = DIV1
    PMA_CH2_REG_RX_RESERVED_92 = FALSE
    PMA_CH2_REG_TX_RATE_EN = FALSE
    PMA_CH2_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH2_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH2_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH2_REG_TXCLK_SEL = PLL
    PMA_CH2_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH2_REG_RX_ERR_INSERT = FALSE
    PMA_CH2_REG_UDP_CHK_EN = FALSE
    PMA_CH2_REG_PRBS_SEL = PRBS7
    PMA_CH2_REG_PRBS_CHK_EN = FALSE
    PMA_CH2_REG_PRBS_CHK_WIDTH_SEL = 8BIT
    PMA_CH2_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH2_REG_LOAD_ERR_CNT = FALSE
    PMA_CH2_REG_CHK_COUNTER_EN = FALSE
    PMA_CH2_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH2_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH2_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH2_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH2_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH2_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH2_REG_CDR_INT_RST = FALSE
    PMA_CH2_REG_CDR_INT_RST_OW = FALSE
    PMA_CH2_REG_CDR_PROP_RST = FALSE
    PMA_CH2_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH2_REG_CDR_LOCK_RST = FALSE
    PMA_CH2_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH2_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_LOCK_TIMER = 25_6U
    PMA_CH2_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH2_REG_CDR_LOCK_VAL = FALSE
    PMA_CH2_REG_CDR_LOCK_OW = FALSE
    PMA_CH2_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH2_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH2_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH2_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH2_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH2_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH2_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH2_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH2_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH2_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH2_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH2_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH2_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH2_REG_RX_RESERVED_190 = FALSE
    PMA_CH2_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH2_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH2_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH2_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH2_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH2_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH2_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH2_REG_RX_SYNC_RST_N = TRUE
    PMA_CH2_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH2_REG_RX_SATA_COMINIT = FALSE
    PMA_CH2_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH2_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH2_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_DCC_DISABLE = FALSE
    PMA_CH2_REG_RX_RESERVED_243 = FALSE
    PMA_CH2_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH2_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SLIP_EN = FALSE
    PMA_CH2_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH2_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH2_REG_RX_RESERVED_254 = FALSE
    PMA_CH2_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH2_REG_RX_SIGDET_VTH = 72MV
    PMA_CH2_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH2_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH2_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH2_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH2_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH2_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH2_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH2_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_286 = FALSE
    PMA_CH2_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH2_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH2_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH2_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH2_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH2_REG_RX_LS_MODE_EN = FALSE
    PMA_CH2_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH2_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH2_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH2_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ1_OFF = FALSE
    PMA_CH2_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ2_OFF = FALSE
    PMA_CH2_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH2_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH2_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH2_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH2_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH2_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH2_CTLE_REG_HOLD_I = FALSE
    PMA_CH2_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH2_CTLE_REG_POLARITY_I = FALSE
    PMA_CH2_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH2_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH2_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH2_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH2_CFG_RX_LANE_POWERUP = ON
    PMA_CH2_CFG_RX_PMA_RSTN = TRUE
    PMA_CH2_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH2_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH2_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH2_REG_TX_PD = ON
    PMA_CH2_REG_TX_PD_OW = FALSE
    PMA_CH2_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH2_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH2_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH2_REG_TX_RXDET_REQ = FALSE
    PMA_CH2_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH2_REG_TX_BEACON_EN = FALSE
    PMA_CH2_REG_TX_EI_EN_OW = FALSE
    PMA_CH2_REG_TX_EI_EN = FALSE
    PMA_CH2_REG_TX_BIT_CONV = FALSE
    PMA_CH2_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH2_REG_TX_RESERVED_19 = FALSE
    PMA_CH2_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH2_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_SYNC_OW = FALSE
    PMA_CH2_REG_TX_SYNC = FALSE
    PMA_CH2_REG_TX_PD_POST = OFF
    PMA_CH2_REG_TX_PD_POST_OW = TRUE
    PMA_CH2_REG_TX_RESET_N_OW = FALSE
    PMA_CH2_REG_TX_RESET_N = TRUE
    PMA_CH2_REG_TX_RESERVED_64 = FALSE
    PMA_CH2_REG_TX_RESERVED_65 = TRUE
    PMA_CH2_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH2_REG_TX_BUSWIDTH = 8BIT
    PMA_CH2_REG_PLL_READY_OW = FALSE
    PMA_CH2_REG_PLL_READY = TRUE
    PMA_CH2_REG_TX_RESERVED_72 = FALSE
    PMA_CH2_REG_TX_RESERVED_73 = FALSE
    PMA_CH2_REG_TX_RESERVED_74 = FALSE
    PMA_CH2_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_77 = FALSE
    PMA_CH2_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH2_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH2_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH2_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH2_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH2_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_MARGIN_OW = FALSE
    PMA_CH2_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_150 = FALSE
    PMA_CH2_REG_TX_SWING = FALSE
    PMA_CH2_REG_TX_SWING_OW = FALSE
    PMA_CH2_REG_TX_RESERVED_153 = FALSE
    PMA_CH2_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH2_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH2_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH2_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH2_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH2_REG_TX_RXDET_STATUS = TRUE
    PMA_CH2_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH2_REG_TX_PRBS_GEN_WIDTH_SEL = 8BIT
    PMA_CH2_REG_TX_PRBS_SEL = PRBS7
    PMA_CH2_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH2_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH2_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH2_REG_TX_RESERVED_192 = FALSE
    PMA_CH2_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH2_REG_TX_FIFO_EN = FALSE
    PMA_CH2_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_ERR_INSERT = FALSE
    PMA_CH2_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_204 = FALSE
    PMA_CH2_REG_TX_SATA_EN = FALSE
    PMA_CH2_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH2_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH2_REG_TX_CFG_POST1 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DEEMP_OW = FALSE
    PMA_CH2_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_225 = FALSE
    PMA_CH2_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_POLARITY = NORMAL
    PMA_CH2_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH2_REG_TX_RESERVED_236 = FALSE
    PMA_CH2_REG_TX_LS_MODE_EN = FALSE
    PMA_CH2_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH2_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH2_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH2_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH2_REG_RX_JTAG_OE = TRUE
    PMA_CH2_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RES_CAL_EN = FALSE
    PMA_CH2_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000110
    PMA_CH2_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH2_REG_TX_RESERVED_253 = FALSE
    PMA_CH2_REG_TX_RESERVED_254 = FALSE
    PMA_CH2_REG_TX_RESERVED_255 = FALSE
    PMA_CH2_REG_TX_RESERVED_256 = FALSE
    PMA_CH2_REG_TX_RESERVED_257 = FALSE
    PMA_CH2_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH2_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CFG_POST = 32'b00000000000000000000000000000000
    PMA_CH2_REG_PD_MAIN = TRUE
    PMA_CH2_REG_PD_PRE = TRUE
    PMA_CH2_REG_TX_LS_DATA = FALSE
    PMA_CH2_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH2_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH2_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH2_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH2_REG_TX_OOB_EI_EN = FALSE
    PMA_CH2_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH2_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH2_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH2_REG_TX_JTAG_DATA = FALSE
    PMA_CH2_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH2_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CFG_LANE_POWERUP = ON
    PMA_CH2_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH2_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH2_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
    CH3_MUX_BIAS = 32'b00000000000000000000000000000010
    CH3_PD_CLK = 32'b00000000000000000000000000000000
    CH3_REG_SYNC = 32'b00000000000000000000000000000000
    CH3_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH3_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH3_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH3_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH3_BYPASS_WORD_ALIGN = FALSE
    PCS_CH3_BYPASS_DENC = FALSE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_CTC = TRUE
    PCS_CH3_BYPASS_GEAR = FALSE
    PCS_CH3_BYPASS_BRIDGE = FALSE
    PCS_CH3_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH3_DATA_MODE = X20
    PCS_CH3_RX_POLARITY_INV = DELAY
    PCS_CH3_ALIGN_MODE = OUTSIDE
    PCS_CH3_SAMP_16B = X20
    PCS_CH3_FARLP_PWR_REDUCTION = FALSE
    PCS_CH3_COMMA_REG0 = 32'b00000000000000000000000101111100
    PCS_CH3_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH3_CEB_MODE = 10GB
    PCS_CH3_CTC_MODE = 1SKIP
    PCS_CH3_A_REG = 32'b00000000000000000000000001111100
    PCS_CH3_GE_AUTO_EN = FALSE
    PCS_CH3_SKIP_REG0 = 32'b00000000000000000000000000000000
    PCS_CH3_SKIP_REG1 = 32'b00000000000000000000000000000000
    PCS_CH3_SKIP_REG2 = 32'b00000000000000000000000000000000
    PCS_CH3_SKIP_REG3 = 32'b00000000000000000000000000000000
    PCS_CH3_DEC_DUAL = TRUE
    PCS_CH3_SPLIT = FALSE
    PCS_CH3_FIFOFLAG_CTC = FALSE
    PCS_CH3_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH3_ERRDETECT_SILENCE = TRUE
    PCS_CH3_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH3_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH3_CB_RCLK_SEL = PMA_RCLK
    PCS_CH3_AFTER_CTC_RCLK_SEL = PMA_RCLK
    PCS_CH3_RCLK_POLINV = RCLK
    PCS_CH3_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH3_PCS_RCLK_EN = FALSE
    PCS_CH3_CB_RCLK_EN = FALSE
    PCS_CH3_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH3_AFTER_CTC_RCLK_EN_GB = TRUE
    PCS_CH3_PCS_RX_RSTN = TRUE
    PCS_CH3_PCIE_SLAVE = MASTER
    PCS_CH3_RX_64B66B_67B = NORMAL
    PCS_CH3_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH3_PCS_CB_RSTN = TRUE
    PCS_CH3_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH3_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH3_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH3_TX_BYPASS_GEAR = FALSE
    PCS_CH3_TX_BYPASS_ENC = FALSE
    PCS_CH3_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH3_TX_GEAR_SPLIT = TRUE
    PCS_CH3_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH3_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH3_INT_TX_MASK_0 = FALSE
    PCS_CH3_INT_TX_MASK_1 = FALSE
    PCS_CH3_INT_TX_MASK_2 = FALSE
    PCS_CH3_INT_TX_CLR_0 = FALSE
    PCS_CH3_INT_TX_CLR_1 = FALSE
    PCS_CH3_INT_TX_CLR_2 = FALSE
    PCS_CH3_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH3_TX_PCS_CLK_EN_SEL = TRUE
    PCS_CH3_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH3_TX_TCLK_POLINV = TCLK
    PCS_CH3_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH3_TX_PCS_TX_RSTN = TRUE
    PCS_CH3_TX_SLAVE = MASTER
    PCS_CH3_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH3_DATA_WIDTH_MODE = X20
    PCS_CH3_TX_64B66B_67B = NORMAL
    PCS_CH3_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH3_TX_TCLK2FABRIC_SEL = TRUE
    PCS_CH3_TX_OUTZZ = FALSE
    PCS_CH3_ENC_DUAL = TRUE
    PCS_CH3_TX_BITSLIP_DATA_MODE = X10
    PCS_CH3_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH3_COMMA_REG1 = 32'b00000000000000000000001010000011
    PCS_CH3_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH3_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH3_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH3_RX_PRBS_MODE = DISABLE
    PCS_CH3_RX_ERRCNT_CLR = FALSE
    PCS_CH3_PRBS_ERR_LPBK = FALSE
    PCS_CH3_TX_PRBS_MODE = DISABLE
    PCS_CH3_TX_INSERT_ER = FALSE
    PCS_CH3_ENABLE_PRBS_GEN = FALSE
    PCS_CH3_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH3_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH3_DELAY_SET = 32'b00000000000000000000000000000000
    PCS_CH3_SEACH_OFFSET = 80BIT
    PCS_CH3_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH3_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH3_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH3_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH3_FAR_LOOP = FALSE
    PCS_CH3_NEAR_LOOP = FALSE
    PCS_CH3_PMA_TX2RX_PLOOP_EN = FALSE
    PCS_CH3_PMA_TX2RX_SLOOP_EN = FALSE
    PCS_CH3_PMA_RX2TX_PLOOP_EN = FALSE
    PCS_CH3_INT_RX_MASK_0 = FALSE
    PCS_CH3_INT_RX_MASK_1 = FALSE
    PCS_CH3_INT_RX_MASK_2 = FALSE
    PCS_CH3_INT_RX_MASK_3 = FALSE
    PCS_CH3_INT_RX_MASK_4 = FALSE
    PCS_CH3_INT_RX_MASK_5 = FALSE
    PCS_CH3_INT_RX_MASK_6 = FALSE
    PCS_CH3_INT_RX_MASK_7 = FALSE
    PCS_CH3_INT_RX_CLR_0 = FALSE
    PCS_CH3_INT_RX_CLR_1 = FALSE
    PCS_CH3_INT_RX_CLR_2 = FALSE
    PCS_CH3_INT_RX_CLR_3 = FALSE
    PCS_CH3_INT_RX_CLR_4 = FALSE
    PCS_CH3_INT_RX_CLR_5 = FALSE
    PCS_CH3_INT_RX_CLR_6 = FALSE
    PCS_CH3_INT_RX_CLR_7 = FALSE
    PCS_CH3_CA_RSTN_RX = FALSE
    PCS_CH3_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH3_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH3_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH3_CA_RSTN_TX = FALSE
    PCS_CH3_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH3_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH3_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH3_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH3_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH3_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH3_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH3_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH3_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH3_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH3_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH3_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH3_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH3_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH3_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH3_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH3_REG_RX_PD = ON
    PMA_CH3_REG_RX_PD_EN = FALSE
    PMA_CH3_REG_RX_RESERVED_2 = FALSE
    PMA_CH3_REG_RX_RESERVED_3 = FALSE
    PMA_CH3_REG_RX_DATAPATH_PD = ON
    PMA_CH3_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH3_REG_RX_SIGDET_PD = ON
    PMA_CH3_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH3_REG_RX_DCC_RST_N = TRUE
    PMA_CH3_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH3_REG_RX_CDR_RST_N = TRUE
    PMA_CH3_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH3_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH3_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH3_REG_RXPCLK_SLIP = FALSE
    PMA_CH3_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH3_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH3_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH3_REG_RX_PCLKSWITCH = FALSE
    PMA_CH3_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH3_REG_RX_HIGHZ = FALSE
    PMA_CH3_REG_RX_HIGHZ_EN = FALSE
    PMA_CH3_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH3_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH3_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH3_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH3_REG_RX_RESET_N = FALSE
    PMA_CH3_REG_RX_RESET_N_OW = FALSE
    PMA_CH3_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_BUSWIDTH = 20BIT
    PMA_CH3_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH3_REG_RX_RATE = DIV1
    PMA_CH3_REG_RX_RESERVED_36 = FALSE
    PMA_CH3_REG_RX_RATE_EN = FALSE
    PMA_CH3_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH3_REG_RX_RESERVED_44 = FALSE
    PMA_CH3_REG_RX_RESERVED_45 = FALSE
    PMA_CH3_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH3_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH3_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH3_REG_RX_RESERVED_65 = FALSE
    PMA_CH3_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH3_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH3_REG_RX_RESERVED_69 = FALSE
    PMA_CH3_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH3_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH3_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH3_REG_RX_ICTRL_PI = 100PCT
    PMA_CH3_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH3_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_TX_RATE = DIV1
    PMA_CH3_REG_RX_RESERVED_92 = FALSE
    PMA_CH3_REG_TX_RATE_EN = FALSE
    PMA_CH3_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH3_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH3_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH3_REG_TXCLK_SEL = PLL
    PMA_CH3_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH3_REG_RX_ERR_INSERT = FALSE
    PMA_CH3_REG_UDP_CHK_EN = FALSE
    PMA_CH3_REG_PRBS_SEL = PRBS7
    PMA_CH3_REG_PRBS_CHK_EN = FALSE
    PMA_CH3_REG_PRBS_CHK_WIDTH_SEL = 20BIT
    PMA_CH3_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH3_REG_LOAD_ERR_CNT = FALSE
    PMA_CH3_REG_CHK_COUNTER_EN = FALSE
    PMA_CH3_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH3_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH3_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH3_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH3_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH3_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH3_REG_CDR_INT_RST = FALSE
    PMA_CH3_REG_CDR_INT_RST_OW = FALSE
    PMA_CH3_REG_CDR_PROP_RST = FALSE
    PMA_CH3_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH3_REG_CDR_LOCK_RST = FALSE
    PMA_CH3_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH3_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_LOCK_TIMER = 25_6U
    PMA_CH3_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH3_REG_CDR_LOCK_VAL = FALSE
    PMA_CH3_REG_CDR_LOCK_OW = FALSE
    PMA_CH3_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH3_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH3_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH3_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH3_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH3_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH3_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH3_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH3_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH3_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH3_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH3_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH3_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH3_REG_RX_RESERVED_190 = FALSE
    PMA_CH3_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH3_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH3_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH3_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH3_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH3_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH3_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH3_REG_RX_SYNC_RST_N = TRUE
    PMA_CH3_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH3_REG_RX_SATA_COMINIT = FALSE
    PMA_CH3_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH3_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH3_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_DCC_DISABLE = FALSE
    PMA_CH3_REG_RX_RESERVED_243 = FALSE
    PMA_CH3_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH3_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SLIP_EN = FALSE
    PMA_CH3_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH3_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH3_REG_RX_RESERVED_254 = FALSE
    PMA_CH3_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH3_REG_RX_SIGDET_VTH = 72MV
    PMA_CH3_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH3_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH3_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH3_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH3_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH3_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH3_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH3_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_286 = FALSE
    PMA_CH3_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH3_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH3_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH3_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH3_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH3_REG_RX_LS_MODE_EN = FALSE
    PMA_CH3_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH3_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH3_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH3_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ1_OFF = FALSE
    PMA_CH3_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ2_OFF = FALSE
    PMA_CH3_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH3_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH3_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH3_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH3_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH3_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH3_CTLE_REG_HOLD_I = FALSE
    PMA_CH3_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH3_CTLE_REG_POLARITY_I = FALSE
    PMA_CH3_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH3_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH3_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH3_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH3_CFG_RX_LANE_POWERUP = ON
    PMA_CH3_CFG_RX_PMA_RSTN = TRUE
    PMA_CH3_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH3_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH3_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH3_REG_TX_PD = ON
    PMA_CH3_REG_TX_PD_OW = FALSE
    PMA_CH3_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH3_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH3_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH3_REG_TX_RXDET_REQ = FALSE
    PMA_CH3_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH3_REG_TX_BEACON_EN = FALSE
    PMA_CH3_REG_TX_EI_EN_OW = FALSE
    PMA_CH3_REG_TX_EI_EN = FALSE
    PMA_CH3_REG_TX_BIT_CONV = FALSE
    PMA_CH3_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH3_REG_TX_RESERVED_19 = FALSE
    PMA_CH3_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH3_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_SYNC_OW = FALSE
    PMA_CH3_REG_TX_SYNC = FALSE
    PMA_CH3_REG_TX_PD_POST = OFF
    PMA_CH3_REG_TX_PD_POST_OW = TRUE
    PMA_CH3_REG_TX_RESET_N_OW = FALSE
    PMA_CH3_REG_TX_RESET_N = TRUE
    PMA_CH3_REG_TX_RESERVED_64 = FALSE
    PMA_CH3_REG_TX_RESERVED_65 = TRUE
    PMA_CH3_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH3_REG_TX_BUSWIDTH = 20BIT
    PMA_CH3_REG_PLL_READY_OW = FALSE
    PMA_CH3_REG_PLL_READY = TRUE
    PMA_CH3_REG_TX_RESERVED_72 = FALSE
    PMA_CH3_REG_TX_RESERVED_73 = FALSE
    PMA_CH3_REG_TX_RESERVED_74 = FALSE
    PMA_CH3_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_77 = FALSE
    PMA_CH3_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH3_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH3_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH3_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH3_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH3_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_MARGIN_OW = FALSE
    PMA_CH3_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_150 = FALSE
    PMA_CH3_REG_TX_SWING = FALSE
    PMA_CH3_REG_TX_SWING_OW = FALSE
    PMA_CH3_REG_TX_RESERVED_153 = FALSE
    PMA_CH3_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH3_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH3_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH3_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH3_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH3_REG_TX_RXDET_STATUS = TRUE
    PMA_CH3_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH3_REG_TX_PRBS_GEN_WIDTH_SEL = 20BIT
    PMA_CH3_REG_TX_PRBS_SEL = PRBS7
    PMA_CH3_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH3_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH3_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH3_REG_TX_RESERVED_192 = FALSE
    PMA_CH3_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH3_REG_TX_FIFO_EN = FALSE
    PMA_CH3_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_ERR_INSERT = FALSE
    PMA_CH3_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_204 = FALSE
    PMA_CH3_REG_TX_SATA_EN = FALSE
    PMA_CH3_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH3_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH3_REG_TX_CFG_POST1 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DEEMP_OW = FALSE
    PMA_CH3_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_225 = FALSE
    PMA_CH3_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_POLARITY = NORMAL
    PMA_CH3_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH3_REG_TX_RESERVED_236 = FALSE
    PMA_CH3_REG_TX_LS_MODE_EN = FALSE
    PMA_CH3_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH3_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH3_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH3_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH3_REG_RX_JTAG_OE = TRUE
    PMA_CH3_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RES_CAL_EN = FALSE
    PMA_CH3_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000110
    PMA_CH3_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH3_REG_TX_RESERVED_253 = FALSE
    PMA_CH3_REG_TX_RESERVED_254 = FALSE
    PMA_CH3_REG_TX_RESERVED_255 = FALSE
    PMA_CH3_REG_TX_RESERVED_256 = FALSE
    PMA_CH3_REG_TX_RESERVED_257 = FALSE
    PMA_CH3_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH3_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CFG_POST = 32'b00000000000000000000000000000000
    PMA_CH3_REG_PD_MAIN = TRUE
    PMA_CH3_REG_PD_PRE = TRUE
    PMA_CH3_REG_TX_LS_DATA = FALSE
    PMA_CH3_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH3_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH3_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH3_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH3_REG_TX_OOB_EI_EN = FALSE
    PMA_CH3_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH3_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH3_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH3_REG_TX_JTAG_DATA = FALSE
    PMA_CH3_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH3_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CFG_LANE_POWERUP = ON
    PMA_CH3_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH3_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH3_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v(line number: 2709)] Elaborating instance U_APB_BRIDGE
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_apb_bridge_v1_2.v(line number: 17)] Elaborating module ipm2l_hsstlp_apb_bridge_v1_2
I: Module instance {hsst_top/hsst_inst/U_GTP_HSSTLP_WRAPPER/U_APB_BRIDGE} parameter value:
    PLL0_EN = TRUE
    PLL1_EN = FALSE
    CHANNEL0_EN = FALSE
    CHANNEL1_EN = FALSE
    CHANNEL2_EN = FALSE
    CHANNEL3_EN = TRUE
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v(line number: 2863)] Elaborating instance U_GTP_HSSTLP_PLL0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v(line number: 5355)] Elaborating instance U_GTP_HSSTLP_LANE3
W: Verilog-2021: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v(line number: 2528)] Net LANE_CIN_BUS_FORWARD_3 in ipm2l_hsstlp_wrapper_v1_9(original module ipm2l_hsstlp_wrapper_v1_9) does not have a driver, tie it to 0
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin REFCLK_CML_N_1 in module instance hsst_top/hsst_inst.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin REFCLK_CML_P_1 in module instance hsst_top/hsst_inst.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin P_RX_SDN_0 in module instance hsst_top/hsst_inst.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin P_RX_SDP_0 in module instance hsst_top/hsst_inst.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin P_RX_SDN_1 in module instance hsst_top/hsst_inst.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin P_RX_SDP_1 in module instance hsst_top/hsst_inst.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin P_RX_SDN_2 in module instance hsst_top/hsst_inst.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin P_RX_SDP_2 in module instance hsst_top/hsst_inst.U_GTP_HSSTLP_WRAPPER
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 128)] Elaborating instance Word_Alignment_32bit_inst
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/Word_Alignment_32bit.v(line number: 1)] Elaborating module Word_Alignment_32bit
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 41)] Give initial value 0 for the no drive pin i_wtchdg_clr_0 in module instance hsst_top.hsst_inst
W: Verilog-2036: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 41)] Net i_p_l3rxn connected to input port of module instance hsst_top.hsst_inst has no driver, tie it to 0
W: Verilog-2036: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 41)] Net i_p_l3rxp connected to input port of module instance hsst_top.hsst_inst has no driver, tie it to 0
W: Verilog-2036: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 41)] Net i_tdispsel_3 connected to input port of module instance hsst_top.hsst_inst has no driver, tie it to 0
W: Verilog-2036: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 41)] Net i_tdispctrl_3 connected to input port of module instance hsst_top.hsst_inst has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.062s wall, 0.031s user + 0.016s system = 0.047s CPU (75.2%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.042s wall, 0.047s user + 0.000s system = 0.047s CPU (112.1%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/Word_Alignment_32bit.v(line number: 54)] Latch is generated for signal nextstate, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 527)] Removed register node hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/lane_sync_1_ff that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 527)] Removed register node hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/P_LANE_SYNC_1 that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 527)] Removed register node hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/rate_change_tclk_on_1_ff that is stuck at constant 1.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 527)] Removed register node hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/P_RATE_CHANGE_TCLK_ON_1 that is stuck at constant 1.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 308)] Removed register node hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_LANE_PD that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 308)] Removed register node hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_LANE_RST that is stuck at constant 0.
Executing : rtl-infer successfully. Time elapsed: 0.386s wall, 0.219s user + 0.047s system = 0.266s CPU (68.8%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.007s wall, 0.016s user + 0.000s system = 0.016s CPU (228.3%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.046s wall, 0.031s user + 0.000s system = 0.031s CPU (67.3%)

Start FSM inference.
I: FSM tx_state_fsm[2:0] inferred.
FSM tx_state_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N135 N141 
S0(000)-->S0(000): 0x
S0(000)-->S1(001): 1x
S1(001)-->S2(010): xx
S2(010)-->S0(000): x1
S2(010)-->S2(010): x0
S0(000)-->S0(000): 01
S2(010)-->S0(000): 01

I: FSM rxlane_rst_fsm_fsm[3:0] inferred.
FSM rxlane_rst_fsm_fsm[3:0] STG:
Number of reachable states: 10
Input nets: N65 N70 N85 N96 N113 N387 N413 N415 N423 cdr_align i_pcs_cb_rst i_rx_rate_chng_posedge sigdet 
S0(0000)-->S1(0001): xxxxxxxxxxxxx
S1(0001)-->S2(0010): xxxxx1xxxxxxx
S0(0000)-->S1(0001): xxxxx0xxxxxxx
S1(0001)-->S1(0001): xxxxx0xxxxxxx
S2(0010)-->S2(0010): 0xxxxxxxxxxxx
S2(0010)-->S3(0011): 1xxxxxxxxxxxx
S3(0011)-->S2(0010): x1xxxxxxxxxxx
S3(0011)-->S3(0011): x0xxxxxxxxx00
S3(0011)-->S4(0100): x0xxxxxxxxx01
S3(0011)-->S10(1010): x0xxxxxxxxx1x
S1(0001)-->S2(0010): x1xxx1xxxxxxx
S3(0011)-->S2(0010): x1xxx1xxxxxxx
S4(0100)-->S2(0010): xx1xxxxxxxxxx
S4(0100)-->S4(0100): xx0xxxxxx0x0x
S4(0100)-->S5(0101): xx0xxxxxx1x0x
S4(0100)-->S10(1010): xx0xxxxxxxx1x
S5(0101)-->S5(0101): xxx0xx0xxxx0x
S7(0111)-->S8(1000): xxx0xxxxxxx0x
S7(0111)-->S2(0010): xxx1xxxxxxxxx
S7(0111)-->S10(1010): xxx0xxxxxxx1x
S5(0101)-->S2(0010): xxx1xxxxxxxxx
S7(0111)-->S2(0010): xxx1xxxxxxxxx
S5(0101)-->S8(1000): xxx0xx1xxxx0x
S7(0111)-->S8(1000): xxx0xx1xxxx0x
S5(0101)-->S10(1010): xxx0xxxxxxx1x
S7(0111)-->S10(1010): xxx0xxxxxxx1x
S1(0001)-->S2(0010): xxx1x1xxxxxxx
S5(0101)-->S2(0010): xxx1x1xxxxxxx
S1(0001)-->S2(0010): x1x1x1xxxxxxx
S3(0011)-->S2(0010): x1x1x1xxxxxxx
S5(0101)-->S2(0010): x1x1x1xxxxxxx
S7(0111)-->S2(0010): x1x1x1xxxxxxx
S8(1000)-->S8(1000): xxx0xxxxxx00x
S9(1001)-->S7(0111): xxx0xxxxxx00x
S8(1000)-->S2(0010): xxx1xxxxxxxxx
S9(1001)-->S2(0010): xxx1xxxxxxxxx
S8(1000)-->S9(1001): xxx0xxxxxx10x
S9(1001)-->S9(1001): xxx0xxxxxx10x
S8(1000)-->S10(1010): xxx0xxxxxxx1x
S9(1001)-->S10(1010): xxx0xxxxxxx1x
S10(1010)-->S2(0010): x1xxxxxxxxxxx
S10(1010)-->S3(0011): x0xxxxxx1xxxx
S10(1010)-->S10(1010): x0xxxxxx0xxxx

I: FSM pll_fsm_fsm[1:0] inferred.
FSM pll_fsm_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N16 N103 N112 
S0(00)-->S0(00): x0x
S0(00)-->S1(01): x1x
S1(01)-->S1(01): 0xx
S1(01)-->S2(10): 1xx
S0(00)-->S1(01): 01x
S1(01)-->S1(01): 01x
S2(10)-->S2(10): xx0
S3(11)-->S3(11): xxx
S2(10)-->S3(11): xx1
S3(11)-->S3(11): xx1

I: FSM txlane_rst_fsm_fsm[2:0] inferred.
FSM txlane_rst_fsm_fsm[2:0] STG:
Number of reachable states: 6
Input nets: N298 N302 N304 N307 i_tx_rate_chng_posedge i_txlane_rst_n 
S0(000)-->S1(001): xxxxxx
S1(001)-->S3(011): 1xxxxx
S0(000)-->S1(001): 0xxxxx
S1(001)-->S1(001): 0xxxxx
S3(011)-->S3(011): xx0xx1
S3(011)-->S4(100): xx1xx1
S3(011)-->S6(110): xxxxx0
S4(100)-->S4(100): xxxx01
S4(100)-->S5(101): xxxx11
S5(101)-->S3(011): xxx1x1
S5(101)-->S5(101): xxx0x1
S4(100)-->S6(110): xxxxx0
S5(101)-->S6(110): xxxxx0
S6(110)-->S3(011): 1xxxx1
S6(110)-->S6(110): 0xxxxx
S4(100)-->S6(110): xxxxx0
S6(110)-->S6(110): xxxxx0
S6(110)-->S3(011): 11xxx1

Executing : FSM inference successfully. Time elapsed: 0.054s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N38 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N41_1 (bmsPMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N10 (bmsWIDEMUX).
I: Constant propagation done on N19 (bmsWIDEMUX).
I: Constant propagation done on N27 (bmsWIDEMUX).
I: Constant propagation done on N57 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N685_1 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N41_1 (bmsPMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N589_1 (bmsWIDEMUX).
I: Constant propagation done on N315 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.066s wall, 0.016s user + 0.000s system = 0.016s CPU (23.7%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Thu May 15 19:16:14 2025
Action compile: Peak memory pool usage is 143 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu May 15 19:16:14 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/hssttest.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
W: ConstraintEditor-4024: Location AB11 is special io location. Only location will take effect. If the other io attribute have set on port p:i_p_refckn_0, will be ignored.
W: ConstraintEditor-4024: Location AA11 is special io location. Only location will take effect. If the other io attribute have set on port p:i_p_refckp_0, will be ignored.
Constraint check end.

C: SDC-2025: Clock source 'n:clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name hsst_top|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name hsst_top|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group hsst_top|clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group hsst_top|clk successfully.
C: SDC-2025: Clock source 'n:hsst_inst/U_GTP_HSSTLP_WRAPPER/P_TCLK2FABRIC_3' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:hsst_inst/U_GTP_HSSTLP_WRAPPER/P_RCLK2FABRIC_3' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:Word_Alignment_32bit_inst/N307' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
W: Public-4008: Instance 'SYNC_RXLANE[0].bonding_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].bonding_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].word_align_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].word_align_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].bonding_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].bonding_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].word_align_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].word_align_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].bonding_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].bonding_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].word_align_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].word_align_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].txlane_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].txlane_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].txlane_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].txlane_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[2].txlane_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[2].txlane_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'tx_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'tx_state_fsm[2:0]':
I: from  tx_state[2] tx_state[1] tx_state[0]
I: to  tx_state_reg[2] tx_state_reg[1] tx_state_reg[0]
I: 000 => 001
I: 001 => 010
I: 010 => 100
I: Encoding type of FSM 'rxlane_rst_fsm_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'rxlane_rst_fsm_fsm[3:0]':
I: from  hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[3] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[2] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[1] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[0]
I: to  hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[9] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[8] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[7] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[6] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[5] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[4] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[3] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[2] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[1] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[0]
I: 0000 => 0000000001
I: 0001 => 0000000010
I: 0010 => 0000000100
I: 0011 => 0000001000
I: 0100 => 0000010000
I: 0101 => 0000100000
I: 0111 => 0001000000
I: 1000 => 0010000000
I: 1001 => 0100000000
I: 1010 => 1000000000
W: Public-4008: Instance 'cntr6[14:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'txlane_rst_fsm_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'txlane_rst_fsm_fsm[2:0]':
I: from  hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm[2] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm[1] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm[0]
I: to  hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg[5] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg[4] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg[3] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg[2] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg[1] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg[0]
I: 000 => 000001
I: 001 => 000010
I: 011 => 000100
I: 100 => 001000
I: 101 => 010000
I: 110 => 100000
I: Encoding type of FSM 'pll_fsm_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'pll_fsm_fsm[1:0]':
I: from  hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm[1] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm[0]
I: to  hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[3] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[2] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[1] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[0]
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Constant propagation done on tx_state_fsm[2:0]_3 (bmsREDOR).
I: Constant propagation done on hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N337 (bmsWIDEINV).
I: Constant propagation done on hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_fsm[3:0]_1 (bmsREDOR).
I: Constant propagation done on hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_fsm[3:0]_7 (bmsREDOR).
I: Constant propagation done on hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_fsm[3:0]_12 (bmsREDOR).
I: Constant propagation done on hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_fsm[3:0]_14 (bmsREDOR).
I: Constant propagation done on hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_fsm[3:0]_20 (bmsREDOR).
I: Constant propagation done on hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N472 (bmsREDOR).
I: Constant propagation done on hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N483 (bmsREDOR).
I: Constant propagation done on hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N492 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.136s wall, 0.062s user + 0.000s system = 0.062s CPU (45.9%)

Start mod-gen.
W: Public-4008: Instance 'SYNC_RXLANE[1].sigdet_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].sigdet_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].rxlane_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].rxlane_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].word_align_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].word_align_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].i_pll_lock_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].sigdet_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].sigdet_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].cdr_align_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].cdr_align_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].i_pll_lock_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].i_pll_lock_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].cdr_align_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].rxlane_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].rxlane_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].sigdet_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].cdr_align_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].sigdet_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].sigdet_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].sigdet_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].sigdet_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].i_pll_lock_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].sigdet_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].bonding_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].bonding_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].cdr_align_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].cdr_align_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].i_pll_lock_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].i_pll_lock_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].i_pll_lock_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].rxlane_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].rxlane_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].i_pll_lock_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].cdr_align_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].cdr_align_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].cdr_align_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].cdr_align_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].i_pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].i_pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].i_pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].i_pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].sigdet_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].sigdet_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].sigdet_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].sigdet_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].cdr_align_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].cdr_align_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].cdr_align_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].cdr_align_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].i_pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].i_pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].i_pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].i_pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].sigdet_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].sigdet_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].sigdet_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].sigdet_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].i_pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].i_pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].i_pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].i_pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'RXLANE3_ENABLE.rxlane_fsm3/fifoclr_sig' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].cdr_align_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].cdr_align_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].cdr_align_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].cdr_align_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].i_pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].i_pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].i_pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].i_pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].i_pll_lock_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[2].i_pll_lock_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[2].i_pll_lock_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].i_pll_lock_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].i_pll_lock_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[3].i_pll_lock_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[3].i_pll_lock_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].i_pll_lock_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[2].pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[2].pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[2].pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[2].pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[3].pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[3].pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[3].pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[3].pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxckdiv_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/o_txckdiv_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_st[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].rxlane_rstn_sync/sig_async_ff that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rx_rate_chng_ff[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rx_rate_chng_ff[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rxckdiv_ff[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rxckdiv_ff[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/SYNC_TXLANE[3].txlane_rstn_sync/sig_async_ff that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/i_tx_rate_chng_ff[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/i_tx_rate_chng_ff[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/i_txckdiv_ff[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/i_txckdiv_ff[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].rxlane_rstn_sync/sig_synced that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/SYNC_TXLANE[3].txlane_rstn_sync/sig_synced that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxckdiv[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxckdiv[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxckdiv[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txckdiv[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txckdiv[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txckdiv[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_RX_RATE[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_RX_RATE[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/P_TX_RATE[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/P_TX_RATE[2:0] at 2 that is stuck at constant 0.
I: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/i_txckdiv_ff[2:0] that is redundant to hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rxckdiv_ff[2:0]
W: Removed bmsWIDEDFFPATCE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg at 6 that is stuck at constant 0.
W: Public-4008: Instance 'hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rxckdiv_ff[2:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst txcnt[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[12:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[14:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[10:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr5[4:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rx_rate_chng_posedge that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/i_tx_rate_chng_posedge that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg at 5 that is stuck at constant 0.
W: Public-4008: Instance 'Word_Alignment_32bit_inst/nextstate[4]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Removed GTP_DLATCH inst Word_Alignment_32bit_inst/nextstate[3] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst Word_Alignment_32bit_inst/state[4:0] at 3 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.265s wall, 0.172s user + 0.031s system = 0.203s CPU (76.6%)

Start logic-optimization.
W: Removed bmsWIDEDFFPATCE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/rate_change_on that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/rate_change_tclk_on_0_ff that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/P_RATE_CHANGE_TCLK_ON_0 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/lane_sync that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/lane_sync_0_ff that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/P_LANE_SYNC_0 that is stuck at constant 0.
W: Public-4008: Instance 'hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr5[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFPATCE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_RX_RATE[2:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/P_TX_RATE[2:0] at 1 that is stuck at constant 1.
Executing : logic-optimization successfully. Time elapsed: 0.662s wall, 0.344s user + 0.109s system = 0.453s CPU (68.4%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i_txk_3[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i_txk_3[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i_txk_3[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'txcnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'txcnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'txcnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'txcnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'txcnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'Word_Alignment_32bit_inst/state[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'Word_Alignment_32bit_inst/state[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_P inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg[0] that is redundant to hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[0]
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.054s wall, 0.047s user + 0.000s system = 0.047s CPU (87.5%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.528s wall, 0.375s user + 0.031s system = 0.406s CPU (76.9%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.130s wall, 0.094s user + 0.000s system = 0.094s CPU (72.2%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.054s wall, 0.016s user + 0.000s system = 0.016s CPU (28.9%)

W: prevent name conflict by renaming net Word_Alignment_32bit_inst/N259 to Word_Alignment_32bit_inst/N259_rnmt

Cell Usage:
GTP_DFF_C                   159 uses
GTP_DFF_CE                  210 uses
GTP_DFF_P                    33 uses
GTP_DFF_PE                    1 use
GTP_DLATCH                    3 uses
GTP_GRS                       1 use
GTP_HSSTLP_LANE               1 use
GTP_HSSTLP_PLL                1 use
GTP_INV                       2 uses
GTP_LUT1                      1 use
GTP_LUT2                      9 uses
GTP_LUT3                      6 uses
GTP_LUT4                     15 uses
GTP_LUT5                     18 uses
GTP_LUT6                    113 uses
GTP_LUT6CARRY               235 uses
GTP_LUT6D                    66 uses

I/O ports: 12
GTP_INBUF                   4 uses
GTP_OUTBUF                  8 uses

Mapping Summary:
Total LUTs: 463 of 66600 (0.70%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 463
Total Registers: 403 of 133200 (0.30%)
Total Latches: 3

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 12 of 300 (4.00%)


Overview of Control Sets:

Number of unique control sets : 25

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 3        | 0                 3
  [2, 4)      | 3        | 0                 3
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 2        | 0                 2
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 2        | 0                 2
  [12, 14)    | 5        | 0                 5
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 9        | 0                 9
--------------------------------------------------------------
  The maximum fanout: 69
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                192
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                211
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              3
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hsst_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[28]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[29]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[30]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[31]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[24]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[25]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[26]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[27]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[28]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[29]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[30]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[31]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[24]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[25]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[26]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[27]'.
Saving design to hsst_top_syn.vm
W: Public-4008: Instance 'Word_Alignment_32bit_inst/data_done' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[9]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[10]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[11]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[12]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[13]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[14]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[15]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[16]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[17]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[18]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[19]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[20]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[21]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[22]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[23]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[24]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[25]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[26]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[27]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[28]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[29]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[30]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[31]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_valid/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[9]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[10]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[11]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[12]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[13]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[14]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[15]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[9]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[10]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[11]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[12]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[13]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[14]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[15]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[16]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[17]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[18]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[19]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[20]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[21]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[22]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[23]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[9]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[10]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[11]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[12]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[13]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[14]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[15]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[16]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[17]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[18]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[19]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[20]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[21]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[22]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[23]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[24]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[25]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[26]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[27]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[28]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[29]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[30]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[31]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/error/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/nextstate[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/nextstate[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/nextstate[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/skip/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/state[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/state[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/state[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3/P_RX_CLK_FR_CORE' (GTP_HSSTLP_LANE.P_RX_CLK_FR_CORE) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3/P_TX_CLK_FR_CORE' (GTP_HSSTLP_LANE.P_TX_CLK_FR_CORE) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[2]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[3]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[4]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[5]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[7]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[10]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[11]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[12]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[13]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[15]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[18]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[19]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[20]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[21]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[23]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[26]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[27]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[28]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[29]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[31]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txk_3[0]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'tx_state_reg[0]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'tx_state_reg[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'tx_state_reg[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:12s
Action synthesize: CPU time elapsed is 0h:0m:7s
Action synthesize: Process CPU time elapsed is 0h:0m:7s
Current time: Thu May 15 19:16:25 2025
Action synthesize: Peak memory pool usage is 331 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:17s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:8s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:8s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Thu May 15 19:16:33 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/hssttest.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

C: SDC-2025: Clock source 'n:hsst_inst/U_GTP_HSSTLP_WRAPPER/P_TX_CLK_FR_CORE_3' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:hsst_inst/U_GTP_HSSTLP_WRAPPER/P_RX_CLK_FR_CORE_3' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'hsst_top'
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'Word_Alignment_32bit_inst/data_done' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Checking design netlist.
I: GTP_HSSTLP_LANE PAD pin hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3.P_RX_SDN is unused
I: GTP_HSSTLP_LANE PAD pin hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3.P_RX_SDP is unused
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net rxclk in design, driver pin P_RCLK2FABRIC(instance hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3) -> load pin CLK(instance Word_Alignment_32bit_inst/data_af_align[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[0]).
I: The instance clkbufg_2(GTP_CLKBUFG) has been inserted on the net txclk in design, driver pin P_TCLK2FABRIC(instance hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3) -> load pin P_TX_CLK_FR_CORE(instance hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N37_0_1/gateop, insts:31.
I: Infer CARRY group, base inst: N87_0_1/gateop, insts:10.
I: Infer CARRY group, base inst: N100_0_0/gateop, insts:32.
I: Infer CARRY group, base inst: N106_0_1/gateop, insts:31.
I: Infer CARRY group, base inst: N110.eq_0/gateop, insts:16.
I: Infer CARRY group, base inst: N111.eq_0/gateop, insts:16.
I: Infer CARRY group, base inst: hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N13_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/N6_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/N16_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N204_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N233_1_0/gateop, insts:13.
I: Infer CARRY group, base inst: hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N251_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N13_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].sigdet_deb/N13_1_1/gateop, insts:11.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                  
| FF                    | 405      | 133200        | 1                  
| LUT                   | 461      | 66600         | 1                  
| Distributed RAM       | 0        | 19900         | 0                  
| DRM                   | 0        | 155           | 0                  
| IO                    | 10       | 300           | 4                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 3        | 32            | 10                 
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 24            | 0                  
| HSSTLP                | 0.5      | 2             | 25                 
| GPLL                  | 0        | 6             | 0                  
| PPLL                  | 0        | 6             | 0                  
| DDRPHY_CPD            | 0        | 12            | 0                  
| HCKB                  | 0        | 96            | 0                  
| IOCKB                 | 0        | 24            | 0                  
| MRCKB                 | 0        | 12            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 48            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.00 sec.

Design 'hsst_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:19s
Action dev_map: CPU time elapsed is 0h:0m:5s
Action dev_map: Process CPU time elapsed is 0h:0m:5s
Current time: Thu May 15 19:16:51 2025
Action dev_map: Peak memory pool usage is 345 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:36s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:13s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:13s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Thu May 15 19:16:52 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/hssttest.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led[0]} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[0]} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[1]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[1]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[2]} LOC=C19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[2]} LOC=C19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[4]} LOC=A17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[4]} LOC=A17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[5]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[5]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[6]} LOC=C17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[6]} LOC=C17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[7]} LOC=B17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[7]} LOC=B17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {i_p_refckn_0} LOC=AB11
Executing : def_port {i_p_refckn_0} LOC=AB11 successfully
Executing : def_port {i_p_refckp_0} LOC=AA11
Executing : def_port {i_p_refckp_0} LOC=AA11 successfully
Executing : def_port {rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_inst_site {hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3/gophsst} HSSTLP_364_0 U3_HSSTLP_LANE
Executing : def_inst_site {hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3/gophsst} HSSTLP_364_0 U3_HSSTLP_LANE successfully
Executing : def_inst_site {hsst_inst/U_GTP_HSSTLP_WRAPPER/PLL0_ENABLE.U_GTP_HSSTLP_PLL0/gophsst} HSSTLP_364_0 U0_HSSTLP_PLL
Executing : def_inst_site {hsst_inst/U_GTP_HSSTLP_WRAPPER/PLL0_ENABLE.U_GTP_HSSTLP_PLL0/gophsst} HSSTLP_364_0 U0_HSSTLP_PLL successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.33 sec
Worst slack after clock region global placement is 997227
Wirelength after clock region global placement is 4706 and checksum is CCEEB1961EDF9CC9.
1st GP placement takes 1.91 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_215_576.
Mapping instance clkbufg_1/gopclkbufg to USCM_215_624.
Mapping instance clkbufg_2/gopclkbufg to USCM_215_579.
Clock placement takes 0.06 sec.

Wirelength after Pre Global Placement is 4706 and checksum is CCEEB1961EDF9CC9.
Pre global placement takes 2.36 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_16_1080.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_16_1032.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_16_1074.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOLHR_16_1056.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOLHR_16_1086.
Placed fixed group with base inst led_obuf[4]/opit_1 on IOLHR_16_1116.
Placed fixed group with base inst led_obuf[5]/opit_1 on IOLHR_16_1110.
Placed fixed group with base inst led_obuf[6]/opit_1 on IOLHR_16_1140.
Placed fixed group with base inst led_obuf[7]/opit_1 on IOLHR_16_1134.
Placed fixed group with base inst rstn_ibuf/opit_1 on IOLHR_16_990.
Placed fixed instance hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3/gophsst on HSSTLP_364_0.
Placed fixed instance hsst_inst/U_GTP_HSSTLP_WRAPPER/PLL0_ENABLE.U_GTP_HSSTLP_PLL0/gophsst on HSSTLP_364_0.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_215_576.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_215_624.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_215_579.
Placed fixed instance i_p_refckn_0_ibuf_hsst on SPAD_363_2.
Placed fixed instance i_p_refckp_0_ibuf_hsst on SPAD_363_1.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Fixed placement takes 0.03 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 991370.
	7 iterations finished.
	Final slack 995075.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 996912
2nd GP placement takes 0.59 sec.

Wirelength after global placement is 5015 and checksum is 3769D35878B631BD.
Global placement takes 0.66 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 160 LUT6 in collection, pack success:6
Packing LUT6D takes 0.03 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 5045 and checksum is A811989951B541ED.
Macro cell placement takes 0.02 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 991285.
	6 iterations finished.
	Final slack 994460.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 997012
3rd GP placement takes 0.36 sec.

Wirelength after post global placement is 5094 and checksum is A8510AD6DF6DDD19.
Packing LUT6D started.
I: LUT6D pack result: There are 148 LUT6 in collection, pack success:0
Packing LUT6D takes 0.02 sec.
Post global placement takes 0.42 sec.

Phase 4 Legalization started.
The average distance in LP is 0.267490.
Wirelength after legalization is 5629 and checksum is 7E5FBFD91E378C.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 996823.
Replication placement takes 0.08 sec.

Wirelength after replication placement is 5629 and checksum is 7E5FBFD91E378C.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 996823, TNS before detailed placement is 0. 
Worst slack after detailed placement is 996823, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 5629 and checksum is 7E5FBFD91E378C.
Timing-driven detailed placement takes 0.08 sec.

Worst slack is 996823, TNS after placement is 0.
Placement done.
Total placement takes 3.73 sec.
Finished placement.

Routing started.
Building routing graph takes 2.78 sec.
Worst slack is 996823, TNS before global route is 0.
Processing design graph takes 0.78 sec.
Total memory for routing:
	216.456290 M.
Total nets for routing : 952.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 4 processed 7 nets, it takes 0.02 sec.
Global routing takes 0.05 sec.
Total 964 subnets.
    forward max bucket size 477 , backward 333.
        Unrouted nets 523 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.140625 sec.
    forward max bucket size 171 , backward 153.
        Unrouted nets 407 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.125000 sec.
    forward max bucket size 157 , backward 143.
        Unrouted nets 401 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.078125 sec.
    forward max bucket size 283 , backward 234.
        Unrouted nets 329 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.062500 sec.
    forward max bucket size 286 , backward 234.
        Unrouted nets 290 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.078125 sec.
    forward max bucket size 124 , backward 234.
        Unrouted nets 199 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 171 , backward 164.
        Unrouted nets 141 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.046875 sec.
    forward max bucket size 159 , backward 236.
        Unrouted nets 108 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.031250 sec.
    forward max bucket size 138 , backward 236.
        Unrouted nets 68 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 124 , backward 250.
        Unrouted nets 42 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 56 , backward 71.
        Unrouted nets 20 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.015625 sec.
    forward max bucket size 44 , backward 42.
        Unrouted nets 3 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 14.
        Unrouted nets 2 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 12.
        Unrouted nets 3 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 33 , backward 12.
        Unrouted nets 4 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.015625 sec.
    forward max bucket size 39 , backward 12.
        Unrouted nets 3 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 12.
        Unrouted nets 0 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
Detailed routing takes 16 iterations
I: Design net Word_Alignment_32bit_inst/N307 is routed by general path.
C: Route-2036: The clock path from Word_Alignment_32bit_inst/N307/gateop:L6 to Word_Alignment_32bit_inst/nextstate[2]/opit_0:CLK is routed by SRB.
Detailed routing takes 0.70 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.28 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.05 sec.
Used SRB routing arc is 6050.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 5.48 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 240           | 0                  
| Use of BKCL                 | 1        | 6             | 17                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 122      | 11675         | 2                  
|   FF                        | 314      | 93400         | 1                  
|   LUT                       | 335      | 46700         | 1                  
|   LUT-FF pairs              | 219      | 46700         | 1                  
| Use of CLMS                 | 43       | 4975          | 1                  
|   FF                        | 91       | 39800         | 1                  
|   LUT                       | 120      | 19900         | 1                  
|   LUT-FF pairs              | 48       | 19900         | 1                  
|   Distributed RAM           | 0        | 19900         | 0                  
| Use of DDRPHY_CPD           | 0        | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                  
| Use of DDR_PHY              | 0        | 24            | 0                  
| Use of DRM                  | 0        | 155           | 0                  
| Use of GPLL                 | 0        | 6             | 0                  
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 75       | 10550         | 1                  
| Use of HCKB                 | 5        | 96            | 6                  
|  HCKB dataused              | 0        | 96            | 0                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0.5      | 2             | 25                 
| Use of IO                   | 10       | 300           | 4                  
|   IOBD                      | 4        | 144           | 3                  
|   IOBS                      | 6        | 156           | 4                  
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 10       | 300           | 4                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 12            | 0                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 0        | 6             | 0                  
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 0        | 24            | 0                  
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 2        | 8             | 25                 
| Use of TSERDES              | 0        | 48            | 0                  
| Use of USCM                 | 3        | 32            | 10                 
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'hsst_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:34s
Action pnr: CPU time elapsed is 0h:0m:21s
Action pnr: Process CPU time elapsed is 0h:0m:21s
Current time: Thu May 15 19:17:25 2025
Action pnr: Peak memory pool usage is 1,157 MB
Action from compile to pnr: Total Real Time elapsed is 0h:1m:10s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:34s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:34s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Thu May 15 19:17:26 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/hssttest.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[0]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[1]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[2]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[3]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[4]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[5]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[6]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[7]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[8]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[9]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[10]/opit_0_L6Q/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[11]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[12]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[13]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[14]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[15]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[16]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[17]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[18]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[19]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[20]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[21]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[22]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[23]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[24]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[25]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[26]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[27]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[28]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[29]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[30]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[31]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_valid/opit_0_L5Q_perm/CLK' (gopLUT6L5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[0]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[1]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[2]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[3]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[4]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[5]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[6]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[7]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[0]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[1]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[2]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[3]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[4]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[5]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[6]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[7]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[8]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[9]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[10]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[11]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[12]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[13]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[14]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[15]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[0]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[1]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[2]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[3]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[4]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[5]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[6]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[7]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[8]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[9]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[10]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[11]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[12]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[13]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[14]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[15]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[16]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[17]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[18]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[19]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[20]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[21]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[22]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[23]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[0]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[1]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[2]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[3]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[4]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[5]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[6]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[7]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[8]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[9]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[10]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[11]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[12]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[13]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[14]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[15]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[16]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[17]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[18]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[19]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[20]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[21]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[22]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[23]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[24]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[25]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[26]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[27]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[28]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[29]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[30]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[31]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/error/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/nextstate[0]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/nextstate[1]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/nextstate[2]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/skip/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/state[0]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/state[1]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/state[2]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[0]/opit_0_L6Q_LUT6DQL5_perm/CLK' (gopLUT6QL5.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[0]/opit_0_L5Q_perm/CLK' (gopLUT6L5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3/gophsst/P_RX_CLK_FR_CORE' (gopHSST_LANE.P_RX_CLK_FR_CORE) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3/gophsst/P_TX_CLK_FR_CORE' (gopHSST_LANE.P_TX_CLK_FR_CORE) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[3]/opit_0_L6QL5Q_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[5]/opit_0_L6QL5Q_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[10]/opit_0_L6QL5Q_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[12]/opit_0_L6QL5Q_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[15]/opit_0_L6QL5Q_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[19]/opit_0_L6QL5Q_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[21]/opit_0_L6QL5Q_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[26]/opit_0_L6QL5Q_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[28]/opit_0_L6QL5Q_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[31]/opit_0_L6QL5Q_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txk_3[0]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'tx_state_reg[1]/opit_0_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'tx_state_reg[2]/opit_0_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[0]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[10]/opit_0_L6QL5Q_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[3]/opit_0_AQ_perm/CLK' (Carry.data_bf_Alignment_judge[3]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[7]/opit_0_AQ_perm/CLK' (Carry.data_bf_Alignment_judge[7]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[11]/opit_0_AQ_perm/CLK' (Carry.data_bf_Alignment_judge[11]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[15]/opit_0_AQ_perm/CLK' (Carry.data_bf_Alignment_judge[15]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[19]/opit_0_AQ_perm/CLK' (Carry.data_bf_Alignment_judge[19]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[23]/opit_0_AQ_perm/CLK' (Carry.data_bf_Alignment_judge[23]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[27]/opit_0_AQ_perm/CLK' (Carry.data_bf_Alignment_judge[27]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[31]/opit_0_AQ_perm/CLK' (Carry.data_bf_Alignment_judge[31]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[4]/opit_0_AQ_perm/CLK' (Carry.data_af_Alignment_judge[4]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[8]/opit_0_AQ_perm/CLK' (Carry.data_af_Alignment_judge[8]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[12]/opit_0_AQ_perm/CLK' (Carry.data_af_Alignment_judge[12]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[16]/opit_0_AQ_perm/CLK' (Carry.data_af_Alignment_judge[16]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[20]/opit_0_AQ_perm/CLK' (Carry.data_af_Alignment_judge[20]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[24]/opit_0_AQ_perm/CLK' (Carry.data_af_Alignment_judge[24]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[28]/opit_0_AQ_perm/CLK' (Carry.data_af_Alignment_judge[28]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[31]/opit_0_AQ_perm/CLK' (Carry.data_af_Alignment_judge[31]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[1]/opit_0_AQ_perm/CLK' (Carry.i_txd_3[1]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[8]/opit_0_AQ_perm/CLK' (Carry.i_txd_3[8]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[9]/opit_0_AQ_perm/CLK' (Carry.i_txd_3[9]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[16]/opit_0_AQ_perm/CLK' (Carry.i_txd_3[16]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[17]/opit_0_AQ_perm/CLK' (Carry.i_txd_3[17]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[24]/opit_0_AQ_perm/CLK' (Carry.i_txd_3[24]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[25]/opit_0_AQ_perm/CLK' (Carry.i_txd_3[25]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[30]/opit_0_AQ_perm/CLK' (Carry.i_txd_3[30]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[4]/opit_0_AQ_perm/CLK' (Carry.txcnt[4]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[8]/opit_0_AQ_perm/CLK' (Carry.txcnt[8]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[9]/opit_0_AQ_perm/CLK' (Carry.txcnt[9]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:17s
Action report_timing: CPU time elapsed is 0h:0m:11s
Action report_timing: Process CPU time elapsed is 0h:0m:11s
Current time: Thu May 15 19:17:42 2025
Action report_timing: Peak memory pool usage is 1,072 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:1m:27s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:45s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:45s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Thu May 15 19:17:42 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/hssttest.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.171875 sec.
Generating architecture configuration.
C: Bitstream-2001: SCBV has not been set. Please set SCBV value based on PCB board, where is in configuration tab of bit stream options.
The bitstream file is "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/generate_bitstream/hsst_top.sbit"
Generate programming file takes 4.437500 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:21s
Action gen_bit_stream: CPU time elapsed is 0h:0m:15s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:15s
Current time: Thu May 15 19:18:02 2025
Action gen_bit_stream: Peak memory pool usage is 1,086 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:1m:48s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:1m:0s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:1m:0s
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
Customize IP 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.idf' ...
IP Compiler exited.
Parse module hierarchy of project 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v". 


Process "Compile" started.
Current time: Thu May 15 20:47:47 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/hssttest.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 1)] Analyzing module hsst_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/Word_Alignment_32bit.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/Word_Alignment_32bit.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/Word_Alignment_32bit.v(line number: 1)] Analyzing module Word_Alignment_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/Word_Alignment_32bit.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v(line number: 16)] Analyzing module ipm2l_hsstlp_fifo_clr_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_pll_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_rx_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_tx_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_v1_8 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_wtchdg_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rxlane_rst_fsm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_txlane_rst_fsm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_apb_bridge_v1_2.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_apb_bridge_v1_2.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_apb_bridge_v1_2.v(line number: 17)] Analyzing module ipm2l_hsstlp_apb_bridge_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_apb_bridge_v1_2.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v(line number: 17)] Analyzing module ipm2l_hsstlp_wrapper_v1_9 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v successfully.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 19)] Analyzing module hsst (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v successfully.
I: Module "hsst_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.752s wall, 0.016s user + 0.000s system = 0.016s CPU (0.9%)

Start rtl-elaborate.
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 1)] Elaborating module hsst_top
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 41)] Elaborating instance hsst_inst
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 19)] Elaborating module hsst
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 1672)] Elaborating instance U_IPM2L_HSSTLP_RST
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_v1_8
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST} parameter value:
    INNER_RST_EN = TRUE
    FREE_CLOCK_FREQ = 27.000000
    CH0_TX_ENABLE = FALSE
    CH1_TX_ENABLE = FALSE
    CH2_TX_ENABLE = FALSE
    CH3_TX_ENABLE = TRUE
    CH0_RX_ENABLE = FALSE
    CH1_RX_ENABLE = FALSE
    CH2_RX_ENABLE = FALSE
    CH3_RX_ENABLE = TRUE
    CH0_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH0_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH0_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH1_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH2_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH3_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    PCS_CH0_BYPASS_WORD_ALIGN = TRUE
    PCS_CH1_BYPASS_WORD_ALIGN = TRUE
    PCS_CH2_BYPASS_WORD_ALIGN = TRUE
    PCS_CH3_BYPASS_WORD_ALIGN = TRUE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = TRUE
    PCS_CH1_BYPASS_CTC = TRUE
    PCS_CH2_BYPASS_CTC = TRUE
    PCS_CH3_BYPASS_CTC = TRUE
    P_LX_TX_CKDIV_0 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_1 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_2 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_3 = 32'b00000000000000000000000000000010
    LX_RX_CKDIV_0 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_1 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_2 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_3 = 32'b00000000000000000000000000000010
    CH0_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH0_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_RX_PLL_SEL = 32'b00000000000000000000000000000000
    PLL_NUBER = 32'b00000000000000000000000000000001
    PCS_TX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH3 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH3 = FALSE
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v(line number: 352)] Elaborating instance hsstlp_rst_pll
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_pll_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll} parameter value:
    FREE_CLOCK_FREQ = 27.000000
    PLL_NUBER = 32'b00000000000000000000000000000001
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 58)] Elaborating instance pll0_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 59)] Elaborating instance pll0_lock_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 63)] Elaborating instance pll0_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 66)] Elaborating instance pll0_lock_wtchdg
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_wtchdg_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg} parameter value:
    ACTIVE_HIGH = 32'b00000000000000000000000000000000
    WTCHDG_CNTR1_WIDTH = 32'b00000000000000000000000000001010
    WTCHDG_CNTR2_WIDTH = 32'b00000000000000000000000000001010
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 73)] Elaborating instance pll_rst_fsm_0
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_pll_rst_fsm_v1_0
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 30)] Rounding real from 810.000000 to 810.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 31)] Rounding real from 4.050000 to 4.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 32)] Rounding real from 224.100000 to 224.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 33)] Rounding real from 27.000000 to 27.
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0} parameter value:
    FREE_CLOCK_FREQ = 27.000000
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v(line number: 392)] Elaborating instance hsstlp_rst_tx
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_tx_v1_6
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx} parameter value:
    FREE_CLOCK_FREQ = 27.000000
    CH0_TX_ENABLE = FALSE
    CH1_TX_ENABLE = FALSE
    CH2_TX_ENABLE = FALSE
    CH3_TX_ENABLE = TRUE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    P_LX_TX_CKDIV_0 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_1 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_2 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_3 = 32'b00000000000000000000000000000010
    CH0_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_TX_PLL_SEL = 32'b00000000000000000000000000000000
    PCS_TX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH3 = FALSE
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 188)] Elaborating instance txlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 189)] Elaborating instance i_pll_lock_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 191)] Elaborating instance pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/SYNC_TXLANE[0].pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 188)] Elaborating instance txlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 189)] Elaborating instance i_pll_lock_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 191)] Elaborating instance pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/SYNC_TXLANE[1].pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 188)] Elaborating instance txlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 189)] Elaborating instance i_pll_lock_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 191)] Elaborating instance pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/SYNC_TXLANE[2].pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 188)] Elaborating instance txlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 189)] Elaborating instance i_pll_lock_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 191)] Elaborating instance pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/SYNC_TXLANE[3].pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 327)] Elaborating instance txlane_rst_fsm3
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 16)] Elaborating module ipm2l_hsstlp_txlane_rst_fsm_v1_6
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 46)] Rounding real from 27.000000 to 27.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 47)] Rounding real from 54.000000 to 54.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 48)] Rounding real from 81.000000 to 81.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 49)] Rounding real from 27.000000 to 27.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 52)] Rounding real from 5.400000 to 5.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 54)] Rounding real from 5.400000 to 5.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 55)] Rounding real from 16.200000 to 16.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 56)] Rounding real from 18.900000 to 19.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 57)] Rounding real from 21.600000 to 22.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 58)] Rounding real from 24.300000 to 24.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 59)] Rounding real from 35.100000 to 35.
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3} parameter value:
    LANE_BONDING = 32'b00000000000000000000000000000001
    FREE_CLOCK_FREQ = 27.000000
    P_LX_TX_CKDIV = 32'b00000000000000000000000000000010
    PCS_TX_CLK_EXPLL_USE_CH = FALSE
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_8.v(line number: 488)] Elaborating instance hsstlp_rst_rx
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_rx_v1_6
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx} parameter value:
    FREE_CLOCK_FREQ = 27.000000
    CH0_RX_ENABLE = FALSE
    CH1_RX_ENABLE = FALSE
    CH2_RX_ENABLE = FALSE
    CH3_RX_ENABLE = TRUE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH0_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH1_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH2_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH3_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    PCS_CH0_BYPASS_WORD_ALIGN = TRUE
    PCS_CH1_BYPASS_WORD_ALIGN = TRUE
    PCS_CH2_BYPASS_WORD_ALIGN = TRUE
    PCS_CH3_BYPASS_WORD_ALIGN = TRUE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = TRUE
    PCS_CH1_BYPASS_CTC = TRUE
    PCS_CH2_BYPASS_CTC = TRUE
    PCS_CH3_BYPASS_CTC = TRUE
    LX_RX_CKDIV_0 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_1 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_2 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_3 = 32'b00000000000000000000000000000010
    CH0_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_RX_PLL_SEL = 32'b00000000000000000000000000000000
    PCS_RX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH3 = FALSE
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 284)] Elaborating instance rxlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 287)] Elaborating instance i_pll_lock_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 288)] Elaborating instance sigdet_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 289)] Elaborating instance cdr_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 290)] Elaborating instance word_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 291)] Elaborating instance bonding_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 295)] Elaborating instance sigdet_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[0].sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 298)] Elaborating instance cdr_align_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[0].cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 301)] Elaborating instance i_pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[0].i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 284)] Elaborating instance rxlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 287)] Elaborating instance i_pll_lock_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 288)] Elaborating instance sigdet_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 289)] Elaborating instance cdr_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 290)] Elaborating instance word_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 291)] Elaborating instance bonding_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 295)] Elaborating instance sigdet_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[1].sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 298)] Elaborating instance cdr_align_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[1].cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 301)] Elaborating instance i_pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[1].i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 284)] Elaborating instance rxlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 287)] Elaborating instance i_pll_lock_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 288)] Elaborating instance sigdet_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 289)] Elaborating instance cdr_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 290)] Elaborating instance word_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 291)] Elaborating instance bonding_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 295)] Elaborating instance sigdet_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 298)] Elaborating instance cdr_align_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 301)] Elaborating instance i_pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 284)] Elaborating instance rxlane_rstn_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 287)] Elaborating instance i_pll_lock_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 288)] Elaborating instance sigdet_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 289)] Elaborating instance cdr_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 290)] Elaborating instance word_align_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 291)] Elaborating instance bonding_sync
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_sync_v1_0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 295)] Elaborating instance sigdet_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 298)] Elaborating instance cdr_align_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 301)] Elaborating instance i_pll_lock_deb
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2l_hsstlp_rst_debounce_v1_0
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 477)] Elaborating instance rxlane_fsm3
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 16)] Elaborating module ipm2l_hsstlp_rxlane_rst_fsm_v1_6
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 62)] Rounding real from 2160.000000 to 2160.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 63)] Rounding real from 540.000000 to 540.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 65)] Rounding real from 8096.000000 to 8096.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 66)] Rounding real from 54.000000 to 54.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 69)] Rounding real from 2.700000 to 3.
W: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 70)] Rounding real from 5.400000 to 5.
I: Module instance {hsst_top/hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3} parameter value:
    FREE_CLOCK_FREQ = 27.000000
    CH_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH_BYPASS_WORD_ALIGN = TRUE
    CH_BYPASS_BONDING = TRUE
    CH_BYPASS_CTC = TRUE
    LX_RX_CKDIV = 32'b00000000000000000000000000000010
    PCS_RX_CLK_EXPLL_USE = FALSE
W: Verilog-2021: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 204)] Net fifoclr_sig_0 in ipm2l_hsstlp_rst_rx_v1_6(original module ipm2l_hsstlp_rst_rx_v1_6) does not have a driver, tie it to 0
W: Verilog-2021: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 205)] Net fifoclr_sig_1 in ipm2l_hsstlp_rst_rx_v1_6(original module ipm2l_hsstlp_rst_rx_v1_6) does not have a driver, tie it to 0
W: Verilog-2021: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 206)] Net fifoclr_sig_2 in ipm2l_hsstlp_rst_rx_v1_6(original module ipm2l_hsstlp_rst_rx_v1_6) does not have a driver, tie it to 0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Elaborating instance U_GTP_HSSTLP_WRAPPER
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v(line number: 17)] Elaborating module ipm2l_hsstlp_wrapper_v1_9
I: Module instance {hsst_top/hsst_inst/U_GTP_HSSTLP_WRAPPER} parameter value:
    PLL0_EN = TRUE
    PLL1_EN = FALSE
    CH0_EN = DISABLE
    CH1_EN = DISABLE
    CH2_EN = DISABLE
    CH3_EN = Fullduplex
    CHANNEL0_EN = FALSE
    CHANNEL1_EN = FALSE
    CHANNEL2_EN = FALSE
    CHANNEL3_EN = TRUE
    TX_CHANNEL0_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL1_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL2_PLL = 32'b00000000000000000000000000000000
    TX_CHANNEL3_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL0_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL1_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL2_PLL = 32'b00000000000000000000000000000000
    RX_CHANNEL3_PLL = 32'b00000000000000000000000000000000
    CH0_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH0_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    PLL0_TXPCLK_PLL_SEL = 32'b00000000000000000000000000000011
    PLL1_TXPCLK_PLL_SEL = 32'b00000000000000000000000000000011
    PMA_PLL0_TX_SYNCK_PD = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_REFCLK_TERM_IMP_CTRL = TRUE
    PMA_PLL0_REG_BG_TRIM = 32'b00000000000000000000000000000010
    PMA_PLL0_REG_IBUP_A1 = 32'b00000000000000111111111111111111
    PMA_PLL0_REG_IBUP_A2 = 32'b00000000000000000000110000000000
    PMA_PLL0_REG_IBUP_PD = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_V2I_BIAS_SEL = FALSE
    PMA_PLL0_REG_V2I_EN = TRUE
    PMA_PLL0_REG_V2I_TB_SEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_V2I_RCALTEST_PD = FALSE
    PMA_PLL0_REG_RES_CAL_TEST = 32'b00000000000000000000000000000000
    PMA_PLL0_RES_CAL_DIV = 32'b00000000000000000000000000000000
    PMA_PLL0_RES_CAL_CLK_SEL = FALSE
    PMA_PLL0_REG_PLL_PFDDELAY_EN = TRUE
    PMA_PLL0_REG_PFDDELAYSEL = 32'b00000000000000000000000000000001
    PMA_PLL0_REG_PLL_VCTRL_SET = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_READY_OR_LOCK = FALSE
    PMA_PLL0_REG_PLL_CP = 32'b00000000000000000000000000011111
    PMA_PLL0_REG_PLL_REFDIV = 32'b00000000000000000000000000010000
    PMA_PLL0_REG_PLL_LOCKDET_EN = FALSE
    PMA_PLL0_REG_PLL_READY = FALSE
    PMA_PLL0_REG_PLL_READY_OW = FALSE
    PMA_PLL0_REG_PLL_FBDIV = 32'b00000000000000000000000000100110
    PMA_PLL0_REG_LPF_RES = 32'b00000000000000000000000000000001
    PMA_PLL0_REG_JTAG_OE = FALSE
    PMA_PLL0_REG_JTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_PLL_LOCKDET_EN_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKDET_FBCT = 32'b00000000000000000000000000000011
    PMA_PLL0_REG_PLL_LOCKDET_ITER = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_PLL_LOCKDET_MODE = FALSE
    PMA_PLL0_REG_PLL_LOCKDET_LOCKCT = 32'b00000000000000000000000000000100
    PMA_PLL0_REG_PLL_LOCKDET_REFCT = 32'b00000000000000000000000000000011
    PMA_PLL0_REG_PLL_LOCKDET_RESET_N = TRUE
    PMA_PLL0_REG_PLL_LOCKDET_RESET_N_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKED = FALSE
    PMA_PLL0_REG_PLL_LOCKED_OW = FALSE
    PMA_PLL0_REG_PLL_LOCKED_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_PLL_UNLOCKED = FALSE
    PMA_PLL0_REG_PLL_UNLOCKDET_ITER = 32'b00000000000000000000000000000010
    PMA_PLL0_REG_PLL_UNLOCKED_OW = FALSE
    PMA_PLL0_REG_PLL_UNLOCKED_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_I_CTRL_MAX = 32'b00000000000000000000000000111111
    PMA_PLL0_REG_REFCLK_TEST_EN = FALSE
    PMA_PLL0_REG_RESCAL_EN = FALSE
    PMA_PLL0_REG_I_CTRL_MIN = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_RESCAL_DONE_OW = FALSE
    PMA_PLL0_REG_RESCAL_DONE_VAL = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE = 32'b00000000000000000000000000101110
    PMA_PLL0_REG_RESCAL_I_CODE_OW = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE_PMA = FALSE
    PMA_PLL0_REG_RESCAL_I_CODE_VAL = 32'b00000000000000000000000000101110
    PMA_PLL0_REG_RESCAL_INT_R_SMALL_OW = FALSE
    PMA_PLL0_REG_RESCAL_INT_R_SMALL_VAL = FALSE
    PMA_PLL0_REG_RESCAL_ITER_VALID_SEL = 32'b00000000000000000000000000000000
    PMA_PLL0_REG_RESCAL_RESET_N_OW = FALSE
    PMA_PLL0_REG_RESCAL_RST_N_VAL = FALSE
    PMA_PLL0_REG_RESCAL_WAIT_SEL = TRUE
    PMA_PLL0_REFCLK2LANE_PD_L = FALSE
    PMA_PLL0_REFCLK2LANE_PD_R = FALSE
    PMA_PLL0_REG_LOCKDET_REPEAT = FALSE
    PMA_PLL0_REG_NOFBCLK_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_NOREFCLK_STICKY_CLEAR = FALSE
    PMA_PLL0_REG_TEST_SEL = 32'b00000000000000000000000000001111
    PMA_PLL0_REG_TEST_V_EN = FALSE
    PMA_PLL0_REG_TEST_SIG_HALF_EN = FALSE
    PMA_PLL0_REG_REFCLK_PAD_SEL = FALSE
    PMA_PLL0_PARM_PLL_POWERUP = ON
    PMA_PLL1_TX_SYNCK_PD = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_REFCLK_TERM_IMP_CTRL = TRUE
    PMA_PLL1_REG_BG_TRIM = 32'b00000000000000000000000000000010
    PMA_PLL1_REG_IBUP_A1 = 32'b00000000000000111111111111111111
    PMA_PLL1_REG_IBUP_A2 = 32'b00000000000000000000110000000000
    PMA_PLL1_REG_IBUP_PD = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_V2I_BIAS_SEL = FALSE
    PMA_PLL1_REG_V2I_EN = TRUE
    PMA_PLL1_REG_V2I_TB_SEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_V2I_RCALTEST_PD = FALSE
    PMA_PLL1_REG_RES_CAL_TEST = 32'b00000000000000000000000000000000
    PMA_PLL1_RES_CAL_DIV = 32'b00000000000000000000000000000000
    PMA_PLL1_RES_CAL_CLK_SEL = FALSE
    PMA_PLL1_REG_PLL_PFDDELAY_EN = TRUE
    PMA_PLL1_REG_PFDDELAYSEL = 32'b00000000000000000000000000000001
    PMA_PLL1_REG_PLL_VCTRL_SET = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_READY_OR_LOCK = FALSE
    PMA_PLL1_REG_PLL_CP = 32'b00000000000000000000000000011111
    PMA_PLL1_REG_PLL_REFDIV = 32'b00000000000000000000000000010000
    PMA_PLL1_REG_PLL_LOCKDET_EN = FALSE
    PMA_PLL1_REG_PLL_READY = FALSE
    PMA_PLL1_REG_PLL_READY_OW = FALSE
    PMA_PLL1_REG_PLL_FBDIV = 32'b00000000000000000000000000000011
    PMA_PLL1_REG_LPF_RES = 32'b00000000000000000000000000000001
    PMA_PLL1_REG_JTAG_OE = FALSE
    PMA_PLL1_REG_JTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_PLL_LOCKDET_EN_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKDET_FBCT = 32'b00000000000000000000000000000011
    PMA_PLL1_REG_PLL_LOCKDET_ITER = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_PLL_LOCKDET_MODE = FALSE
    PMA_PLL1_REG_PLL_LOCKDET_LOCKCT = 32'b00000000000000000000000000000100
    PMA_PLL1_REG_PLL_LOCKDET_REFCT = 32'b00000000000000000000000000000011
    PMA_PLL1_REG_PLL_LOCKDET_RESET_N = TRUE
    PMA_PLL1_REG_PLL_LOCKDET_RESET_N_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKED = FALSE
    PMA_PLL1_REG_PLL_LOCKED_OW = FALSE
    PMA_PLL1_REG_PLL_LOCKED_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_PLL_UNLOCKED = FALSE
    PMA_PLL1_REG_PLL_UNLOCKDET_ITER = 32'b00000000000000000000000000000010
    PMA_PLL1_REG_PLL_UNLOCKED_OW = FALSE
    PMA_PLL1_REG_PLL_UNLOCKED_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_I_CTRL_MAX = 32'b00000000000000000000000000111111
    PMA_PLL1_REG_REFCLK_TEST_EN = FALSE
    PMA_PLL1_REG_RESCAL_EN = FALSE
    PMA_PLL1_REG_I_CTRL_MIN = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_RESCAL_DONE_OW = FALSE
    PMA_PLL1_REG_RESCAL_DONE_VAL = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE = 32'b00000000000000000000000000101110
    PMA_PLL1_REG_RESCAL_I_CODE_OW = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE_PMA = FALSE
    PMA_PLL1_REG_RESCAL_I_CODE_VAL = 32'b00000000000000000000000000101110
    PMA_PLL1_REG_RESCAL_INT_R_SMALL_OW = FALSE
    PMA_PLL1_REG_RESCAL_INT_R_SMALL_VAL = FALSE
    PMA_PLL1_REG_RESCAL_ITER_VALID_SEL = 32'b00000000000000000000000000000000
    PMA_PLL1_REG_RESCAL_RESET_N_OW = FALSE
    PMA_PLL1_REG_RESCAL_RST_N_VAL = FALSE
    PMA_PLL1_REG_RESCAL_WAIT_SEL = TRUE
    PMA_PLL1_REFCLK2LANE_PD_L = FALSE
    PMA_PLL1_REFCLK2LANE_PD_R = FALSE
    PMA_PLL1_REG_LOCKDET_REPEAT = FALSE
    PMA_PLL1_REG_NOFBCLK_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_NOREFCLK_STICKY_CLEAR = FALSE
    PMA_PLL1_REG_TEST_SEL = 32'b00000000000000000000000000001111
    PMA_PLL1_REG_TEST_V_EN = FALSE
    PMA_PLL1_REG_TEST_SIG_HALF_EN = FALSE
    PMA_PLL1_REG_REFCLK_PAD_SEL = FALSE
    PMA_PLL1_PARM_PLL_POWERUP = OFF
    CH0_MUX_BIAS = 32'b00000000000000000000000000000010
    CH0_PD_CLK = 32'b00000000000000000000000000000000
    CH0_REG_SYNC = 32'b00000000000000000000000000000000
    CH0_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH0_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH0_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH0_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH0_BYPASS_WORD_ALIGN = TRUE
    PCS_CH0_BYPASS_DENC = TRUE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = TRUE
    PCS_CH0_BYPASS_GEAR = FALSE
    PCS_CH0_BYPASS_BRIDGE = FALSE
    PCS_CH0_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH0_DATA_MODE = X8
    PCS_CH0_RX_POLARITY_INV = DELAY
    PCS_CH0_ALIGN_MODE = 1GB
    PCS_CH0_SAMP_16B = X16
    PCS_CH0_FARLP_PWR_REDUCTION = FALSE
    PCS_CH0_COMMA_REG0 = 32'b00000000000000000000000000000000
    PCS_CH0_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH0_CEB_MODE = 10GB
    PCS_CH0_CTC_MODE = 1SKIP
    PCS_CH0_A_REG = 32'b00000000000000000000000001111100
    PCS_CH0_GE_AUTO_EN = FALSE
    PCS_CH0_SKIP_REG0 = 32'b00000000000000000000000000000000
    PCS_CH0_SKIP_REG1 = 32'b00000000000000000000000000000000
    PCS_CH0_SKIP_REG2 = 32'b00000000000000000000000000000000
    PCS_CH0_SKIP_REG3 = 32'b00000000000000000000000000000000
    PCS_CH0_DEC_DUAL = FALSE
    PCS_CH0_SPLIT = TRUE
    PCS_CH0_FIFOFLAG_CTC = FALSE
    PCS_CH0_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH0_ERRDETECT_SILENCE = TRUE
    PCS_CH0_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH0_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH0_CB_RCLK_SEL = PMA_RCLK
    PCS_CH0_AFTER_CTC_RCLK_SEL = PMA_RCLK
    PCS_CH0_RCLK_POLINV = RCLK
    PCS_CH0_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH0_PCS_RCLK_EN = FALSE
    PCS_CH0_CB_RCLK_EN = FALSE
    PCS_CH0_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH0_AFTER_CTC_RCLK_EN_GB = FALSE
    PCS_CH0_PCS_RX_RSTN = TRUE
    PCS_CH0_PCIE_SLAVE = MASTER
    PCS_CH0_RX_64B66B_67B = NORMAL
    PCS_CH0_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH0_PCS_CB_RSTN = TRUE
    PCS_CH0_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH0_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH0_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH0_TX_BYPASS_GEAR = TRUE
    PCS_CH0_TX_BYPASS_ENC = TRUE
    PCS_CH0_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH0_TX_GEAR_SPLIT = FALSE
    PCS_CH0_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH0_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH0_INT_TX_MASK_0 = FALSE
    PCS_CH0_INT_TX_MASK_1 = FALSE
    PCS_CH0_INT_TX_MASK_2 = FALSE
    PCS_CH0_INT_TX_CLR_0 = FALSE
    PCS_CH0_INT_TX_CLR_1 = FALSE
    PCS_CH0_INT_TX_CLR_2 = FALSE
    PCS_CH0_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH0_TX_PCS_CLK_EN_SEL = FALSE
    PCS_CH0_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH0_TX_TCLK_POLINV = TCLK
    PCS_CH0_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH0_TX_PCS_TX_RSTN = TRUE
    PCS_CH0_TX_SLAVE = MASTER
    PCS_CH0_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH0_DATA_WIDTH_MODE = X8
    PCS_CH0_TX_64B66B_67B = NORMAL
    PCS_CH0_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH0_TX_TCLK2FABRIC_SEL = FALSE
    PCS_CH0_TX_OUTZZ = FALSE
    PCS_CH0_ENC_DUAL = TRUE
    PCS_CH0_TX_BITSLIP_DATA_MODE = X10
    PCS_CH0_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH0_COMMA_REG1 = 32'b00000000000000000000001111111111
    PCS_CH0_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH0_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH0_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH0_RX_PRBS_MODE = DISABLE
    PCS_CH0_RX_ERRCNT_CLR = FALSE
    PCS_CH0_PRBS_ERR_LPBK = FALSE
    PCS_CH0_TX_PRBS_MODE = DISABLE
    PCS_CH0_TX_INSERT_ER = FALSE
    PCS_CH0_ENABLE_PRBS_GEN = FALSE
    PCS_CH0_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH0_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH0_DELAY_SET = 32'b00000000000000000000000000000011
    PCS_CH0_SEACH_OFFSET = 80BIT
    PCS_CH0_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH0_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH0_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH0_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH0_FAR_LOOP = FALSE
    PCS_CH0_NEAR_LOOP = FALSE
    PCS_CH0_PMA_TX2RX_PLOOP_EN = FALSE
    PCS_CH0_PMA_TX2RX_SLOOP_EN = FALSE
    PCS_CH0_PMA_RX2TX_PLOOP_EN = FALSE
    PCS_CH0_INT_RX_MASK_0 = FALSE
    PCS_CH0_INT_RX_MASK_1 = FALSE
    PCS_CH0_INT_RX_MASK_2 = FALSE
    PCS_CH0_INT_RX_MASK_3 = FALSE
    PCS_CH0_INT_RX_MASK_4 = FALSE
    PCS_CH0_INT_RX_MASK_5 = FALSE
    PCS_CH0_INT_RX_MASK_6 = FALSE
    PCS_CH0_INT_RX_MASK_7 = FALSE
    PCS_CH0_INT_RX_CLR_0 = FALSE
    PCS_CH0_INT_RX_CLR_1 = FALSE
    PCS_CH0_INT_RX_CLR_2 = FALSE
    PCS_CH0_INT_RX_CLR_3 = FALSE
    PCS_CH0_INT_RX_CLR_4 = FALSE
    PCS_CH0_INT_RX_CLR_5 = FALSE
    PCS_CH0_INT_RX_CLR_6 = FALSE
    PCS_CH0_INT_RX_CLR_7 = FALSE
    PCS_CH0_CA_RSTN_RX = FALSE
    PCS_CH0_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH0_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH0_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH0_CA_RSTN_TX = FALSE
    PCS_CH0_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH0_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH0_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH0_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH0_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH0_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH0_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH0_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH0_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH0_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH0_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH0_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH0_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH0_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH0_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH0_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH0_REG_RX_PD = ON
    PMA_CH0_REG_RX_PD_EN = FALSE
    PMA_CH0_REG_RX_RESERVED_2 = FALSE
    PMA_CH0_REG_RX_RESERVED_3 = FALSE
    PMA_CH0_REG_RX_DATAPATH_PD = ON
    PMA_CH0_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH0_REG_RX_SIGDET_PD = ON
    PMA_CH0_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH0_REG_RX_DCC_RST_N = TRUE
    PMA_CH0_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH0_REG_RX_CDR_RST_N = TRUE
    PMA_CH0_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH0_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH0_REG_RXPCLK_SLIP = FALSE
    PMA_CH0_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH0_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH = FALSE
    PMA_CH0_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH0_REG_RX_HIGHZ = FALSE
    PMA_CH0_REG_RX_HIGHZ_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH0_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH0_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH0_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH0_REG_RX_RESET_N = FALSE
    PMA_CH0_REG_RX_RESET_N_OW = FALSE
    PMA_CH0_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_BUSWIDTH = 8BIT
    PMA_CH0_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH0_REG_RX_RATE = DIV1
    PMA_CH0_REG_RX_RESERVED_36 = FALSE
    PMA_CH0_REG_RX_RATE_EN = FALSE
    PMA_CH0_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH0_REG_RX_RESERVED_44 = FALSE
    PMA_CH0_REG_RX_RESERVED_45 = FALSE
    PMA_CH0_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH0_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH0_REG_RX_RESERVED_65 = FALSE
    PMA_CH0_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH0_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_RESERVED_69 = FALSE
    PMA_CH0_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH0_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH0_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH0_REG_RX_ICTRL_PI = 100PCT
    PMA_CH0_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH0_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_TX_RATE = DIV1
    PMA_CH0_REG_RX_RESERVED_92 = FALSE
    PMA_CH0_REG_TX_RATE_EN = FALSE
    PMA_CH0_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH0_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH0_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH0_REG_TXCLK_SEL = PLL
    PMA_CH0_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH0_REG_RX_ERR_INSERT = FALSE
    PMA_CH0_REG_UDP_CHK_EN = FALSE
    PMA_CH0_REG_PRBS_SEL = PRBS7
    PMA_CH0_REG_PRBS_CHK_EN = FALSE
    PMA_CH0_REG_PRBS_CHK_WIDTH_SEL = 8BIT
    PMA_CH0_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH0_REG_LOAD_ERR_CNT = FALSE
    PMA_CH0_REG_CHK_COUNTER_EN = FALSE
    PMA_CH0_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH0_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH0_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH0_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH0_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH0_REG_CDR_INT_RST = FALSE
    PMA_CH0_REG_CDR_INT_RST_OW = FALSE
    PMA_CH0_REG_CDR_PROP_RST = FALSE
    PMA_CH0_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH0_REG_CDR_LOCK_RST = FALSE
    PMA_CH0_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH0_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_LOCK_TIMER = 25_6U
    PMA_CH0_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH0_REG_CDR_LOCK_VAL = FALSE
    PMA_CH0_REG_CDR_LOCK_OW = FALSE
    PMA_CH0_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH0_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH0_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH0_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH0_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH0_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH0_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH0_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH0_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH0_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH0_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH0_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH0_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH0_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH0_REG_RX_RESERVED_190 = FALSE
    PMA_CH0_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH0_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH0_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH0_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH0_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH0_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH0_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH0_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH0_REG_RX_SYNC_RST_N = TRUE
    PMA_CH0_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH0_REG_RX_SATA_COMINIT = FALSE
    PMA_CH0_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH0_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH0_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_DCC_DISABLE = FALSE
    PMA_CH0_REG_RX_RESERVED_243 = FALSE
    PMA_CH0_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH0_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SLIP_EN = FALSE
    PMA_CH0_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH0_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH0_REG_RX_RESERVED_254 = FALSE
    PMA_CH0_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH0_REG_RX_SIGDET_VTH = 72MV
    PMA_CH0_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH0_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH0_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH0_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH0_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH0_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH0_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH0_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_286 = FALSE
    PMA_CH0_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH0_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH0_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH0_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH0_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH0_REG_RX_LS_MODE_EN = FALSE
    PMA_CH0_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH0_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH0_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH0_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ1_OFF = FALSE
    PMA_CH0_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_EQ2_OFF = FALSE
    PMA_CH0_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH0_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH0_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH0_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH0_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH0_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH0_CTLE_REG_HOLD_I = FALSE
    PMA_CH0_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH0_CTLE_REG_POLARITY_I = FALSE
    PMA_CH0_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH0_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH0_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH0_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH0_CFG_RX_LANE_POWERUP = ON
    PMA_CH0_CFG_RX_PMA_RSTN = TRUE
    PMA_CH0_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH0_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH0_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH0_REG_TX_PD = ON
    PMA_CH0_REG_TX_PD_OW = FALSE
    PMA_CH0_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH0_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH0_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH0_REG_TX_RXDET_REQ = FALSE
    PMA_CH0_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH0_REG_TX_BEACON_EN = FALSE
    PMA_CH0_REG_TX_EI_EN_OW = FALSE
    PMA_CH0_REG_TX_EI_EN = FALSE
    PMA_CH0_REG_TX_BIT_CONV = FALSE
    PMA_CH0_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH0_REG_TX_RESERVED_19 = FALSE
    PMA_CH0_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH0_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_SYNC_OW = FALSE
    PMA_CH0_REG_TX_SYNC = FALSE
    PMA_CH0_REG_TX_PD_POST = OFF
    PMA_CH0_REG_TX_PD_POST_OW = TRUE
    PMA_CH0_REG_TX_RESET_N_OW = FALSE
    PMA_CH0_REG_TX_RESET_N = TRUE
    PMA_CH0_REG_TX_RESERVED_64 = FALSE
    PMA_CH0_REG_TX_RESERVED_65 = TRUE
    PMA_CH0_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH0_REG_TX_BUSWIDTH = 8BIT
    PMA_CH0_REG_PLL_READY_OW = FALSE
    PMA_CH0_REG_PLL_READY = TRUE
    PMA_CH0_REG_TX_RESERVED_72 = FALSE
    PMA_CH0_REG_TX_RESERVED_73 = FALSE
    PMA_CH0_REG_TX_RESERVED_74 = FALSE
    PMA_CH0_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_77 = FALSE
    PMA_CH0_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH0_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH0_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH0_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH0_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH0_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_MARGIN_OW = FALSE
    PMA_CH0_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_150 = FALSE
    PMA_CH0_REG_TX_SWING = FALSE
    PMA_CH0_REG_TX_SWING_OW = FALSE
    PMA_CH0_REG_TX_RESERVED_153 = FALSE
    PMA_CH0_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH0_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH0_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH0_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH0_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH0_REG_TX_RXDET_STATUS = TRUE
    PMA_CH0_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH0_REG_TX_PRBS_GEN_WIDTH_SEL = 8BIT
    PMA_CH0_REG_TX_PRBS_SEL = PRBS7
    PMA_CH0_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH0_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH0_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH0_REG_TX_RESERVED_192 = FALSE
    PMA_CH0_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH0_REG_TX_FIFO_EN = FALSE
    PMA_CH0_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_ERR_INSERT = FALSE
    PMA_CH0_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_204 = FALSE
    PMA_CH0_REG_TX_SATA_EN = FALSE
    PMA_CH0_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH0_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH0_REG_TX_CFG_POST1 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DEEMP_OW = FALSE
    PMA_CH0_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RESERVED_225 = FALSE
    PMA_CH0_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_POLARITY = NORMAL
    PMA_CH0_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH0_REG_TX_RESERVED_236 = FALSE
    PMA_CH0_REG_TX_LS_MODE_EN = FALSE
    PMA_CH0_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH0_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH0_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH0_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH0_REG_RX_JTAG_OE = TRUE
    PMA_CH0_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_RES_CAL_EN = FALSE
    PMA_CH0_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000110
    PMA_CH0_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH0_REG_TX_RESERVED_253 = FALSE
    PMA_CH0_REG_TX_RESERVED_254 = FALSE
    PMA_CH0_REG_TX_RESERVED_255 = FALSE
    PMA_CH0_REG_TX_RESERVED_256 = FALSE
    PMA_CH0_REG_TX_RESERVED_257 = FALSE
    PMA_CH0_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH0_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CFG_POST = 32'b00000000000000000000000000000000
    PMA_CH0_REG_PD_MAIN = TRUE
    PMA_CH0_REG_PD_PRE = TRUE
    PMA_CH0_REG_TX_LS_DATA = FALSE
    PMA_CH0_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH0_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH0_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH0_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH0_REG_TX_OOB_EI_EN = FALSE
    PMA_CH0_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH0_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH0_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH0_REG_TX_JTAG_DATA = FALSE
    PMA_CH0_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH0_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH0_REG_CFG_LANE_POWERUP = ON
    PMA_CH0_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH0_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH0_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
    CH1_MUX_BIAS = 32'b00000000000000000000000000000010
    CH1_PD_CLK = 32'b00000000000000000000000000000000
    CH1_REG_SYNC = 32'b00000000000000000000000000000000
    CH1_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH1_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH1_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH1_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH1_BYPASS_WORD_ALIGN = TRUE
    PCS_CH1_BYPASS_DENC = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_CTC = TRUE
    PCS_CH1_BYPASS_GEAR = FALSE
    PCS_CH1_BYPASS_BRIDGE = FALSE
    PCS_CH1_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH1_DATA_MODE = X8
    PCS_CH1_RX_POLARITY_INV = DELAY
    PCS_CH1_ALIGN_MODE = 1GB
    PCS_CH1_SAMP_16B = X16
    PCS_CH1_FARLP_PWR_REDUCTION = FALSE
    PCS_CH1_COMMA_REG0 = 32'b00000000000000000000000000000000
    PCS_CH1_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH1_CEB_MODE = 10GB
    PCS_CH1_CTC_MODE = 1SKIP
    PCS_CH1_A_REG = 32'b00000000000000000000000001111100
    PCS_CH1_GE_AUTO_EN = FALSE
    PCS_CH1_SKIP_REG0 = 32'b00000000000000000000000000000000
    PCS_CH1_SKIP_REG1 = 32'b00000000000000000000000000000000
    PCS_CH1_SKIP_REG2 = 32'b00000000000000000000000000000000
    PCS_CH1_SKIP_REG3 = 32'b00000000000000000000000000000000
    PCS_CH1_DEC_DUAL = FALSE
    PCS_CH1_SPLIT = TRUE
    PCS_CH1_FIFOFLAG_CTC = FALSE
    PCS_CH1_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH1_ERRDETECT_SILENCE = TRUE
    PCS_CH1_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH1_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH1_CB_RCLK_SEL = PMA_RCLK
    PCS_CH1_AFTER_CTC_RCLK_SEL = PMA_RCLK
    PCS_CH1_RCLK_POLINV = RCLK
    PCS_CH1_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH1_PCS_RCLK_EN = FALSE
    PCS_CH1_CB_RCLK_EN = FALSE
    PCS_CH1_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH1_AFTER_CTC_RCLK_EN_GB = FALSE
    PCS_CH1_PCS_RX_RSTN = TRUE
    PCS_CH1_PCIE_SLAVE = MASTER
    PCS_CH1_RX_64B66B_67B = NORMAL
    PCS_CH1_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH1_PCS_CB_RSTN = TRUE
    PCS_CH1_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH1_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH1_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH1_TX_BYPASS_GEAR = TRUE
    PCS_CH1_TX_BYPASS_ENC = TRUE
    PCS_CH1_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH1_TX_GEAR_SPLIT = FALSE
    PCS_CH1_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH1_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH1_INT_TX_MASK_0 = FALSE
    PCS_CH1_INT_TX_MASK_1 = FALSE
    PCS_CH1_INT_TX_MASK_2 = FALSE
    PCS_CH1_INT_TX_CLR_0 = FALSE
    PCS_CH1_INT_TX_CLR_1 = FALSE
    PCS_CH1_INT_TX_CLR_2 = FALSE
    PCS_CH1_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH1_TX_PCS_CLK_EN_SEL = FALSE
    PCS_CH1_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH1_TX_TCLK_POLINV = TCLK
    PCS_CH1_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH1_TX_PCS_TX_RSTN = TRUE
    PCS_CH1_TX_SLAVE = MASTER
    PCS_CH1_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH1_DATA_WIDTH_MODE = X8
    PCS_CH1_TX_64B66B_67B = NORMAL
    PCS_CH1_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH1_TX_TCLK2FABRIC_SEL = FALSE
    PCS_CH1_TX_OUTZZ = FALSE
    PCS_CH1_ENC_DUAL = TRUE
    PCS_CH1_TX_BITSLIP_DATA_MODE = X10
    PCS_CH1_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH1_COMMA_REG1 = 32'b00000000000000000000001111111111
    PCS_CH1_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH1_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH1_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH1_RX_PRBS_MODE = DISABLE
    PCS_CH1_RX_ERRCNT_CLR = FALSE
    PCS_CH1_PRBS_ERR_LPBK = FALSE
    PCS_CH1_TX_PRBS_MODE = DISABLE
    PCS_CH1_TX_INSERT_ER = FALSE
    PCS_CH1_ENABLE_PRBS_GEN = FALSE
    PCS_CH1_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH1_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH1_DELAY_SET = 32'b00000000000000000000000000000010
    PCS_CH1_SEACH_OFFSET = 80BIT
    PCS_CH1_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH1_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH1_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH1_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH1_FAR_LOOP = FALSE
    PCS_CH1_NEAR_LOOP = FALSE
    PCS_CH1_PMA_TX2RX_PLOOP_EN = FALSE
    PCS_CH1_PMA_TX2RX_SLOOP_EN = FALSE
    PCS_CH1_PMA_RX2TX_PLOOP_EN = FALSE
    PCS_CH1_INT_RX_MASK_0 = FALSE
    PCS_CH1_INT_RX_MASK_1 = FALSE
    PCS_CH1_INT_RX_MASK_2 = FALSE
    PCS_CH1_INT_RX_MASK_3 = FALSE
    PCS_CH1_INT_RX_MASK_4 = FALSE
    PCS_CH1_INT_RX_MASK_5 = FALSE
    PCS_CH1_INT_RX_MASK_6 = FALSE
    PCS_CH1_INT_RX_MASK_7 = FALSE
    PCS_CH1_INT_RX_CLR_0 = FALSE
    PCS_CH1_INT_RX_CLR_1 = FALSE
    PCS_CH1_INT_RX_CLR_2 = FALSE
    PCS_CH1_INT_RX_CLR_3 = FALSE
    PCS_CH1_INT_RX_CLR_4 = FALSE
    PCS_CH1_INT_RX_CLR_5 = FALSE
    PCS_CH1_INT_RX_CLR_6 = FALSE
    PCS_CH1_INT_RX_CLR_7 = FALSE
    PCS_CH1_CA_RSTN_RX = FALSE
    PCS_CH1_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH1_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH1_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH1_CA_RSTN_TX = FALSE
    PCS_CH1_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH1_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH1_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH1_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH1_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH1_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH1_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH1_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH1_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH1_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH1_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH1_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH1_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH1_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH1_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH1_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH1_REG_RX_PD = ON
    PMA_CH1_REG_RX_PD_EN = FALSE
    PMA_CH1_REG_RX_RESERVED_2 = FALSE
    PMA_CH1_REG_RX_RESERVED_3 = FALSE
    PMA_CH1_REG_RX_DATAPATH_PD = ON
    PMA_CH1_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH1_REG_RX_SIGDET_PD = ON
    PMA_CH1_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH1_REG_RX_DCC_RST_N = TRUE
    PMA_CH1_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH1_REG_RX_CDR_RST_N = TRUE
    PMA_CH1_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH1_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH1_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH1_REG_RXPCLK_SLIP = FALSE
    PMA_CH1_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH1_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH1_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH1_REG_RX_PCLKSWITCH = FALSE
    PMA_CH1_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH1_REG_RX_HIGHZ = FALSE
    PMA_CH1_REG_RX_HIGHZ_EN = FALSE
    PMA_CH1_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH1_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH1_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH1_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH1_REG_RX_RESET_N = FALSE
    PMA_CH1_REG_RX_RESET_N_OW = FALSE
    PMA_CH1_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_BUSWIDTH = 8BIT
    PMA_CH1_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH1_REG_RX_RATE = DIV1
    PMA_CH1_REG_RX_RESERVED_36 = FALSE
    PMA_CH1_REG_RX_RATE_EN = FALSE
    PMA_CH1_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH1_REG_RX_RESERVED_44 = FALSE
    PMA_CH1_REG_RX_RESERVED_45 = FALSE
    PMA_CH1_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH1_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH1_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH1_REG_RX_RESERVED_65 = FALSE
    PMA_CH1_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH1_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH1_REG_RX_RESERVED_69 = FALSE
    PMA_CH1_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH1_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH1_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH1_REG_RX_ICTRL_PI = 100PCT
    PMA_CH1_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH1_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_TX_RATE = DIV1
    PMA_CH1_REG_RX_RESERVED_92 = FALSE
    PMA_CH1_REG_TX_RATE_EN = FALSE
    PMA_CH1_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH1_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH1_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH1_REG_TXCLK_SEL = PLL
    PMA_CH1_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH1_REG_RX_ERR_INSERT = FALSE
    PMA_CH1_REG_UDP_CHK_EN = FALSE
    PMA_CH1_REG_PRBS_SEL = PRBS7
    PMA_CH1_REG_PRBS_CHK_EN = FALSE
    PMA_CH1_REG_PRBS_CHK_WIDTH_SEL = 8BIT
    PMA_CH1_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH1_REG_LOAD_ERR_CNT = FALSE
    PMA_CH1_REG_CHK_COUNTER_EN = FALSE
    PMA_CH1_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH1_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH1_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH1_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH1_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH1_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH1_REG_CDR_INT_RST = FALSE
    PMA_CH1_REG_CDR_INT_RST_OW = FALSE
    PMA_CH1_REG_CDR_PROP_RST = FALSE
    PMA_CH1_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH1_REG_CDR_LOCK_RST = FALSE
    PMA_CH1_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH1_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_LOCK_TIMER = 25_6U
    PMA_CH1_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH1_REG_CDR_LOCK_VAL = FALSE
    PMA_CH1_REG_CDR_LOCK_OW = FALSE
    PMA_CH1_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH1_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH1_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH1_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH1_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH1_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH1_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH1_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH1_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH1_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH1_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH1_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH1_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH1_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH1_REG_RX_RESERVED_190 = FALSE
    PMA_CH1_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH1_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH1_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH1_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH1_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH1_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH1_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH1_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH1_REG_RX_SYNC_RST_N = TRUE
    PMA_CH1_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH1_REG_RX_SATA_COMINIT = FALSE
    PMA_CH1_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH1_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH1_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_DCC_DISABLE = FALSE
    PMA_CH1_REG_RX_RESERVED_243 = FALSE
    PMA_CH1_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH1_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SLIP_EN = FALSE
    PMA_CH1_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH1_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH1_REG_RX_RESERVED_254 = FALSE
    PMA_CH1_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH1_REG_RX_SIGDET_VTH = 72MV
    PMA_CH1_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH1_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH1_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH1_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH1_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH1_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH1_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH1_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_286 = FALSE
    PMA_CH1_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH1_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH1_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH1_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH1_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH1_REG_RX_LS_MODE_EN = FALSE
    PMA_CH1_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH1_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH1_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH1_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ1_OFF = FALSE
    PMA_CH1_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_EQ2_OFF = FALSE
    PMA_CH1_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH1_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH1_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH1_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH1_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH1_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH1_CTLE_REG_HOLD_I = FALSE
    PMA_CH1_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH1_CTLE_REG_POLARITY_I = FALSE
    PMA_CH1_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH1_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH1_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH1_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH1_CFG_RX_LANE_POWERUP = ON
    PMA_CH1_CFG_RX_PMA_RSTN = TRUE
    PMA_CH1_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH1_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH1_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH1_REG_TX_PD = ON
    PMA_CH1_REG_TX_PD_OW = FALSE
    PMA_CH1_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH1_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH1_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH1_REG_TX_RXDET_REQ = FALSE
    PMA_CH1_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH1_REG_TX_BEACON_EN = FALSE
    PMA_CH1_REG_TX_EI_EN_OW = FALSE
    PMA_CH1_REG_TX_EI_EN = FALSE
    PMA_CH1_REG_TX_BIT_CONV = FALSE
    PMA_CH1_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH1_REG_TX_RESERVED_19 = FALSE
    PMA_CH1_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH1_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_SYNC_OW = FALSE
    PMA_CH1_REG_TX_SYNC = FALSE
    PMA_CH1_REG_TX_PD_POST = OFF
    PMA_CH1_REG_TX_PD_POST_OW = TRUE
    PMA_CH1_REG_TX_RESET_N_OW = FALSE
    PMA_CH1_REG_TX_RESET_N = TRUE
    PMA_CH1_REG_TX_RESERVED_64 = FALSE
    PMA_CH1_REG_TX_RESERVED_65 = TRUE
    PMA_CH1_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH1_REG_TX_BUSWIDTH = 8BIT
    PMA_CH1_REG_PLL_READY_OW = FALSE
    PMA_CH1_REG_PLL_READY = TRUE
    PMA_CH1_REG_TX_RESERVED_72 = FALSE
    PMA_CH1_REG_TX_RESERVED_73 = FALSE
    PMA_CH1_REG_TX_RESERVED_74 = FALSE
    PMA_CH1_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_77 = FALSE
    PMA_CH1_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH1_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH1_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH1_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH1_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH1_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_MARGIN_OW = FALSE
    PMA_CH1_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_150 = FALSE
    PMA_CH1_REG_TX_SWING = FALSE
    PMA_CH1_REG_TX_SWING_OW = FALSE
    PMA_CH1_REG_TX_RESERVED_153 = FALSE
    PMA_CH1_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH1_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH1_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH1_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH1_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH1_REG_TX_RXDET_STATUS = TRUE
    PMA_CH1_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH1_REG_TX_PRBS_GEN_WIDTH_SEL = 8BIT
    PMA_CH1_REG_TX_PRBS_SEL = PRBS7
    PMA_CH1_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH1_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH1_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH1_REG_TX_RESERVED_192 = FALSE
    PMA_CH1_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH1_REG_TX_FIFO_EN = FALSE
    PMA_CH1_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_ERR_INSERT = FALSE
    PMA_CH1_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_204 = FALSE
    PMA_CH1_REG_TX_SATA_EN = FALSE
    PMA_CH1_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH1_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH1_REG_TX_CFG_POST1 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DEEMP_OW = FALSE
    PMA_CH1_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RESERVED_225 = FALSE
    PMA_CH1_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_POLARITY = NORMAL
    PMA_CH1_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH1_REG_TX_RESERVED_236 = FALSE
    PMA_CH1_REG_TX_LS_MODE_EN = FALSE
    PMA_CH1_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH1_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH1_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH1_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH1_REG_RX_JTAG_OE = TRUE
    PMA_CH1_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_RES_CAL_EN = FALSE
    PMA_CH1_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000110
    PMA_CH1_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH1_REG_TX_RESERVED_253 = FALSE
    PMA_CH1_REG_TX_RESERVED_254 = FALSE
    PMA_CH1_REG_TX_RESERVED_255 = FALSE
    PMA_CH1_REG_TX_RESERVED_256 = FALSE
    PMA_CH1_REG_TX_RESERVED_257 = FALSE
    PMA_CH1_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH1_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CFG_POST = 32'b00000000000000000000000000000000
    PMA_CH1_REG_PD_MAIN = TRUE
    PMA_CH1_REG_PD_PRE = TRUE
    PMA_CH1_REG_TX_LS_DATA = FALSE
    PMA_CH1_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH1_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH1_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH1_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH1_REG_TX_OOB_EI_EN = FALSE
    PMA_CH1_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH1_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH1_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH1_REG_TX_JTAG_DATA = FALSE
    PMA_CH1_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH1_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH1_REG_CFG_LANE_POWERUP = ON
    PMA_CH1_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH1_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH1_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
    CH2_MUX_BIAS = 32'b00000000000000000000000000000010
    CH2_PD_CLK = 32'b00000000000000000000000000000000
    CH2_REG_SYNC = 32'b00000000000000000000000000000000
    CH2_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH2_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH2_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH2_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH2_BYPASS_WORD_ALIGN = TRUE
    PCS_CH2_BYPASS_DENC = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_CTC = TRUE
    PCS_CH2_BYPASS_GEAR = FALSE
    PCS_CH2_BYPASS_BRIDGE = FALSE
    PCS_CH2_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH2_DATA_MODE = X8
    PCS_CH2_RX_POLARITY_INV = DELAY
    PCS_CH2_ALIGN_MODE = 1GB
    PCS_CH2_SAMP_16B = X16
    PCS_CH2_FARLP_PWR_REDUCTION = FALSE
    PCS_CH2_COMMA_REG0 = 32'b00000000000000000000000000000000
    PCS_CH2_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH2_CEB_MODE = 10GB
    PCS_CH2_CTC_MODE = 1SKIP
    PCS_CH2_A_REG = 32'b00000000000000000000000001111100
    PCS_CH2_GE_AUTO_EN = FALSE
    PCS_CH2_SKIP_REG0 = 32'b00000000000000000000000000000000
    PCS_CH2_SKIP_REG1 = 32'b00000000000000000000000000000000
    PCS_CH2_SKIP_REG2 = 32'b00000000000000000000000000000000
    PCS_CH2_SKIP_REG3 = 32'b00000000000000000000000000000000
    PCS_CH2_DEC_DUAL = FALSE
    PCS_CH2_SPLIT = TRUE
    PCS_CH2_FIFOFLAG_CTC = FALSE
    PCS_CH2_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH2_ERRDETECT_SILENCE = TRUE
    PCS_CH2_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH2_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH2_CB_RCLK_SEL = PMA_RCLK
    PCS_CH2_AFTER_CTC_RCLK_SEL = PMA_RCLK
    PCS_CH2_RCLK_POLINV = RCLK
    PCS_CH2_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH2_PCS_RCLK_EN = FALSE
    PCS_CH2_CB_RCLK_EN = FALSE
    PCS_CH2_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH2_AFTER_CTC_RCLK_EN_GB = FALSE
    PCS_CH2_PCS_RX_RSTN = TRUE
    PCS_CH2_PCIE_SLAVE = MASTER
    PCS_CH2_RX_64B66B_67B = NORMAL
    PCS_CH2_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH2_PCS_CB_RSTN = TRUE
    PCS_CH2_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH2_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH2_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH2_TX_BYPASS_GEAR = TRUE
    PCS_CH2_TX_BYPASS_ENC = TRUE
    PCS_CH2_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH2_TX_GEAR_SPLIT = FALSE
    PCS_CH2_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH2_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH2_INT_TX_MASK_0 = FALSE
    PCS_CH2_INT_TX_MASK_1 = FALSE
    PCS_CH2_INT_TX_MASK_2 = FALSE
    PCS_CH2_INT_TX_CLR_0 = FALSE
    PCS_CH2_INT_TX_CLR_1 = FALSE
    PCS_CH2_INT_TX_CLR_2 = FALSE
    PCS_CH2_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH2_TX_PCS_CLK_EN_SEL = FALSE
    PCS_CH2_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH2_TX_TCLK_POLINV = TCLK
    PCS_CH2_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH2_TX_PCS_TX_RSTN = TRUE
    PCS_CH2_TX_SLAVE = MASTER
    PCS_CH2_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH2_DATA_WIDTH_MODE = X8
    PCS_CH2_TX_64B66B_67B = NORMAL
    PCS_CH2_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH2_TX_TCLK2FABRIC_SEL = FALSE
    PCS_CH2_TX_OUTZZ = FALSE
    PCS_CH2_ENC_DUAL = TRUE
    PCS_CH2_TX_BITSLIP_DATA_MODE = X10
    PCS_CH2_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH2_COMMA_REG1 = 32'b00000000000000000000001111111111
    PCS_CH2_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH2_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH2_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH2_RX_PRBS_MODE = DISABLE
    PCS_CH2_RX_ERRCNT_CLR = FALSE
    PCS_CH2_PRBS_ERR_LPBK = FALSE
    PCS_CH2_TX_PRBS_MODE = DISABLE
    PCS_CH2_TX_INSERT_ER = FALSE
    PCS_CH2_ENABLE_PRBS_GEN = FALSE
    PCS_CH2_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH2_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH2_DELAY_SET = 32'b00000000000000000000000000000001
    PCS_CH2_SEACH_OFFSET = 80BIT
    PCS_CH2_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH2_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH2_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH2_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH2_FAR_LOOP = FALSE
    PCS_CH2_NEAR_LOOP = FALSE
    PCS_CH2_PMA_TX2RX_PLOOP_EN = FALSE
    PCS_CH2_PMA_TX2RX_SLOOP_EN = FALSE
    PCS_CH2_PMA_RX2TX_PLOOP_EN = FALSE
    PCS_CH2_INT_RX_MASK_0 = FALSE
    PCS_CH2_INT_RX_MASK_1 = FALSE
    PCS_CH2_INT_RX_MASK_2 = FALSE
    PCS_CH2_INT_RX_MASK_3 = FALSE
    PCS_CH2_INT_RX_MASK_4 = FALSE
    PCS_CH2_INT_RX_MASK_5 = FALSE
    PCS_CH2_INT_RX_MASK_6 = FALSE
    PCS_CH2_INT_RX_MASK_7 = FALSE
    PCS_CH2_INT_RX_CLR_0 = FALSE
    PCS_CH2_INT_RX_CLR_1 = FALSE
    PCS_CH2_INT_RX_CLR_2 = FALSE
    PCS_CH2_INT_RX_CLR_3 = FALSE
    PCS_CH2_INT_RX_CLR_4 = FALSE
    PCS_CH2_INT_RX_CLR_5 = FALSE
    PCS_CH2_INT_RX_CLR_6 = FALSE
    PCS_CH2_INT_RX_CLR_7 = FALSE
    PCS_CH2_CA_RSTN_RX = FALSE
    PCS_CH2_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH2_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH2_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH2_CA_RSTN_TX = FALSE
    PCS_CH2_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH2_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH2_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH2_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH2_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH2_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH2_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH2_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH2_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH2_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH2_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH2_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH2_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH2_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH2_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH2_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH2_REG_RX_PD = ON
    PMA_CH2_REG_RX_PD_EN = FALSE
    PMA_CH2_REG_RX_RESERVED_2 = FALSE
    PMA_CH2_REG_RX_RESERVED_3 = FALSE
    PMA_CH2_REG_RX_DATAPATH_PD = ON
    PMA_CH2_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH2_REG_RX_SIGDET_PD = ON
    PMA_CH2_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH2_REG_RX_DCC_RST_N = TRUE
    PMA_CH2_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH2_REG_RX_CDR_RST_N = TRUE
    PMA_CH2_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH2_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH2_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH2_REG_RXPCLK_SLIP = FALSE
    PMA_CH2_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH2_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH2_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH2_REG_RX_PCLKSWITCH = FALSE
    PMA_CH2_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH2_REG_RX_HIGHZ = FALSE
    PMA_CH2_REG_RX_HIGHZ_EN = FALSE
    PMA_CH2_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH2_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH2_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH2_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH2_REG_RX_RESET_N = FALSE
    PMA_CH2_REG_RX_RESET_N_OW = FALSE
    PMA_CH2_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_BUSWIDTH = 8BIT
    PMA_CH2_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH2_REG_RX_RATE = DIV1
    PMA_CH2_REG_RX_RESERVED_36 = FALSE
    PMA_CH2_REG_RX_RATE_EN = FALSE
    PMA_CH2_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH2_REG_RX_RESERVED_44 = FALSE
    PMA_CH2_REG_RX_RESERVED_45 = FALSE
    PMA_CH2_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH2_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH2_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH2_REG_RX_RESERVED_65 = FALSE
    PMA_CH2_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH2_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH2_REG_RX_RESERVED_69 = FALSE
    PMA_CH2_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH2_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH2_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH2_REG_RX_ICTRL_PI = 100PCT
    PMA_CH2_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH2_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_TX_RATE = DIV1
    PMA_CH2_REG_RX_RESERVED_92 = FALSE
    PMA_CH2_REG_TX_RATE_EN = FALSE
    PMA_CH2_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH2_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH2_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH2_REG_TXCLK_SEL = PLL
    PMA_CH2_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH2_REG_RX_ERR_INSERT = FALSE
    PMA_CH2_REG_UDP_CHK_EN = FALSE
    PMA_CH2_REG_PRBS_SEL = PRBS7
    PMA_CH2_REG_PRBS_CHK_EN = FALSE
    PMA_CH2_REG_PRBS_CHK_WIDTH_SEL = 8BIT
    PMA_CH2_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH2_REG_LOAD_ERR_CNT = FALSE
    PMA_CH2_REG_CHK_COUNTER_EN = FALSE
    PMA_CH2_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH2_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH2_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH2_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH2_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH2_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH2_REG_CDR_INT_RST = FALSE
    PMA_CH2_REG_CDR_INT_RST_OW = FALSE
    PMA_CH2_REG_CDR_PROP_RST = FALSE
    PMA_CH2_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH2_REG_CDR_LOCK_RST = FALSE
    PMA_CH2_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH2_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_LOCK_TIMER = 25_6U
    PMA_CH2_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH2_REG_CDR_LOCK_VAL = FALSE
    PMA_CH2_REG_CDR_LOCK_OW = FALSE
    PMA_CH2_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH2_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH2_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH2_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH2_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH2_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH2_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH2_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH2_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH2_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH2_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH2_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH2_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH2_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH2_REG_RX_RESERVED_190 = FALSE
    PMA_CH2_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH2_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH2_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH2_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH2_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH2_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH2_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH2_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH2_REG_RX_SYNC_RST_N = TRUE
    PMA_CH2_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH2_REG_RX_SATA_COMINIT = FALSE
    PMA_CH2_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH2_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH2_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_DCC_DISABLE = FALSE
    PMA_CH2_REG_RX_RESERVED_243 = FALSE
    PMA_CH2_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH2_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SLIP_EN = FALSE
    PMA_CH2_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH2_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH2_REG_RX_RESERVED_254 = FALSE
    PMA_CH2_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH2_REG_RX_SIGDET_VTH = 72MV
    PMA_CH2_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH2_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH2_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH2_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH2_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH2_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH2_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH2_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_286 = FALSE
    PMA_CH2_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH2_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH2_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH2_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH2_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH2_REG_RX_LS_MODE_EN = FALSE
    PMA_CH2_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH2_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH2_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH2_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ1_OFF = FALSE
    PMA_CH2_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_EQ2_OFF = FALSE
    PMA_CH2_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH2_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH2_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH2_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH2_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH2_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH2_CTLE_REG_HOLD_I = FALSE
    PMA_CH2_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH2_CTLE_REG_POLARITY_I = FALSE
    PMA_CH2_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH2_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH2_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH2_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH2_CFG_RX_LANE_POWERUP = ON
    PMA_CH2_CFG_RX_PMA_RSTN = TRUE
    PMA_CH2_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH2_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH2_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH2_REG_TX_PD = ON
    PMA_CH2_REG_TX_PD_OW = FALSE
    PMA_CH2_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH2_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH2_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH2_REG_TX_RXDET_REQ = FALSE
    PMA_CH2_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH2_REG_TX_BEACON_EN = FALSE
    PMA_CH2_REG_TX_EI_EN_OW = FALSE
    PMA_CH2_REG_TX_EI_EN = FALSE
    PMA_CH2_REG_TX_BIT_CONV = FALSE
    PMA_CH2_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH2_REG_TX_RESERVED_19 = FALSE
    PMA_CH2_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH2_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_SYNC_OW = FALSE
    PMA_CH2_REG_TX_SYNC = FALSE
    PMA_CH2_REG_TX_PD_POST = OFF
    PMA_CH2_REG_TX_PD_POST_OW = TRUE
    PMA_CH2_REG_TX_RESET_N_OW = FALSE
    PMA_CH2_REG_TX_RESET_N = TRUE
    PMA_CH2_REG_TX_RESERVED_64 = FALSE
    PMA_CH2_REG_TX_RESERVED_65 = TRUE
    PMA_CH2_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH2_REG_TX_BUSWIDTH = 8BIT
    PMA_CH2_REG_PLL_READY_OW = FALSE
    PMA_CH2_REG_PLL_READY = TRUE
    PMA_CH2_REG_TX_RESERVED_72 = FALSE
    PMA_CH2_REG_TX_RESERVED_73 = FALSE
    PMA_CH2_REG_TX_RESERVED_74 = FALSE
    PMA_CH2_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_77 = FALSE
    PMA_CH2_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH2_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH2_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH2_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH2_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH2_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_MARGIN_OW = FALSE
    PMA_CH2_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_150 = FALSE
    PMA_CH2_REG_TX_SWING = FALSE
    PMA_CH2_REG_TX_SWING_OW = FALSE
    PMA_CH2_REG_TX_RESERVED_153 = FALSE
    PMA_CH2_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH2_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH2_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH2_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH2_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH2_REG_TX_RXDET_STATUS = TRUE
    PMA_CH2_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH2_REG_TX_PRBS_GEN_WIDTH_SEL = 8BIT
    PMA_CH2_REG_TX_PRBS_SEL = PRBS7
    PMA_CH2_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH2_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH2_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH2_REG_TX_RESERVED_192 = FALSE
    PMA_CH2_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH2_REG_TX_FIFO_EN = FALSE
    PMA_CH2_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_ERR_INSERT = FALSE
    PMA_CH2_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_204 = FALSE
    PMA_CH2_REG_TX_SATA_EN = FALSE
    PMA_CH2_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH2_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH2_REG_TX_CFG_POST1 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DEEMP_OW = FALSE
    PMA_CH2_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RESERVED_225 = FALSE
    PMA_CH2_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_POLARITY = NORMAL
    PMA_CH2_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH2_REG_TX_RESERVED_236 = FALSE
    PMA_CH2_REG_TX_LS_MODE_EN = FALSE
    PMA_CH2_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH2_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH2_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH2_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH2_REG_RX_JTAG_OE = TRUE
    PMA_CH2_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_RES_CAL_EN = FALSE
    PMA_CH2_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000110
    PMA_CH2_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH2_REG_TX_RESERVED_253 = FALSE
    PMA_CH2_REG_TX_RESERVED_254 = FALSE
    PMA_CH2_REG_TX_RESERVED_255 = FALSE
    PMA_CH2_REG_TX_RESERVED_256 = FALSE
    PMA_CH2_REG_TX_RESERVED_257 = FALSE
    PMA_CH2_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH2_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CFG_POST = 32'b00000000000000000000000000000000
    PMA_CH2_REG_PD_MAIN = TRUE
    PMA_CH2_REG_PD_PRE = TRUE
    PMA_CH2_REG_TX_LS_DATA = FALSE
    PMA_CH2_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH2_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH2_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH2_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH2_REG_TX_OOB_EI_EN = FALSE
    PMA_CH2_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH2_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH2_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH2_REG_TX_JTAG_DATA = FALSE
    PMA_CH2_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH2_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH2_REG_CFG_LANE_POWERUP = ON
    PMA_CH2_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH2_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH2_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
    CH3_MUX_BIAS = 32'b00000000000000000000000000000010
    CH3_PD_CLK = 32'b00000000000000000000000000000000
    CH3_REG_SYNC = 32'b00000000000000000000000000000000
    CH3_REG_SYNC_OW = 32'b00000000000000000000000000000000
    CH3_PLL_LOCK_OW = 32'b00000000000000000000000000000000
    CH3_PLL_LOCK_OW_EN = 32'b00000000000000000000000000000000
    PCS_CH3_SLAVE = 32'b00000000000000000000000000000000
    PCS_CH3_BYPASS_WORD_ALIGN = FALSE
    PCS_CH3_BYPASS_DENC = FALSE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_CTC = TRUE
    PCS_CH3_BYPASS_GEAR = FALSE
    PCS_CH3_BYPASS_BRIDGE = FALSE
    PCS_CH3_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH3_DATA_MODE = X20
    PCS_CH3_RX_POLARITY_INV = DELAY
    PCS_CH3_ALIGN_MODE = OUTSIDE
    PCS_CH3_SAMP_16B = X20
    PCS_CH3_FARLP_PWR_REDUCTION = FALSE
    PCS_CH3_COMMA_REG0 = 32'b00000000000000000000000101111100
    PCS_CH3_COMMA_MASK = 32'b00000000000000000000000000000000
    PCS_CH3_CEB_MODE = 10GB
    PCS_CH3_CTC_MODE = 1SKIP
    PCS_CH3_A_REG = 32'b00000000000000000000000001111100
    PCS_CH3_GE_AUTO_EN = FALSE
    PCS_CH3_SKIP_REG0 = 32'b00000000000000000000000000000000
    PCS_CH3_SKIP_REG1 = 32'b00000000000000000000000000000000
    PCS_CH3_SKIP_REG2 = 32'b00000000000000000000000000000000
    PCS_CH3_SKIP_REG3 = 32'b00000000000000000000000000000000
    PCS_CH3_DEC_DUAL = TRUE
    PCS_CH3_SPLIT = FALSE
    PCS_CH3_FIFOFLAG_CTC = FALSE
    PCS_CH3_COMMA_DET_MODE = COMMA_PATTERN
    PCS_CH3_ERRDETECT_SILENCE = TRUE
    PCS_CH3_PMA_RCLK_POLINV = PMA_RCLK
    PCS_CH3_PCS_RCLK_SEL = PMA_RCLK
    PCS_CH3_CB_RCLK_SEL = PMA_RCLK
    PCS_CH3_AFTER_CTC_RCLK_SEL = PMA_RCLK
    PCS_CH3_RCLK_POLINV = RCLK
    PCS_CH3_BRIDGE_RCLK_SEL = PMA_RCLK
    PCS_CH3_PCS_RCLK_EN = FALSE
    PCS_CH3_CB_RCLK_EN = FALSE
    PCS_CH3_AFTER_CTC_RCLK_EN = FALSE
    PCS_CH3_AFTER_CTC_RCLK_EN_GB = TRUE
    PCS_CH3_PCS_RX_RSTN = TRUE
    PCS_CH3_PCIE_SLAVE = MASTER
    PCS_CH3_RX_64B66B_67B = NORMAL
    PCS_CH3_RX_BRIDGE_CLK_POLINV = RX_BRIDGE_CLK
    PCS_CH3_PCS_CB_RSTN = TRUE
    PCS_CH3_TX_BRIDGE_GEAR_SEL = FALSE
    PCS_CH3_TX_BYPASS_BRIDGE_UINT = FALSE
    PCS_CH3_TX_BYPASS_BRIDGE_FIFO = FALSE
    PCS_CH3_TX_BYPASS_GEAR = FALSE
    PCS_CH3_TX_BYPASS_ENC = FALSE
    PCS_CH3_TX_BYPASS_BIT_SLIP = TRUE
    PCS_CH3_TX_GEAR_SPLIT = TRUE
    PCS_CH3_TX_DRIVE_REG_MODE = NO_CHANGE
    PCS_CH3_TX_BIT_SLIP_CYCLES = 32'b00000000000000000000000000000000
    PCS_CH3_INT_TX_MASK_0 = FALSE
    PCS_CH3_INT_TX_MASK_1 = FALSE
    PCS_CH3_INT_TX_MASK_2 = FALSE
    PCS_CH3_INT_TX_CLR_0 = FALSE
    PCS_CH3_INT_TX_CLR_1 = FALSE
    PCS_CH3_INT_TX_CLR_2 = FALSE
    PCS_CH3_TX_PMA_TCLK_POLINV = PMA_TCLK
    PCS_CH3_TX_PCS_CLK_EN_SEL = TRUE
    PCS_CH3_TX_BRIDGE_TCLK_SEL = TCLK
    PCS_CH3_TX_TCLK_POLINV = TCLK
    PCS_CH3_PCS_TCLK_SEL = PMA_TCLK
    PCS_CH3_TX_PCS_TX_RSTN = TRUE
    PCS_CH3_TX_SLAVE = MASTER
    PCS_CH3_TX_GEAR_CLK_EN_SEL = FALSE
    PCS_CH3_DATA_WIDTH_MODE = X20
    PCS_CH3_TX_64B66B_67B = NORMAL
    PCS_CH3_GEAR_TCLK_SEL = PMA_TCLK
    PCS_CH3_TX_TCLK2FABRIC_SEL = TRUE
    PCS_CH3_TX_OUTZZ = FALSE
    PCS_CH3_ENC_DUAL = TRUE
    PCS_CH3_TX_BITSLIP_DATA_MODE = X10
    PCS_CH3_TX_BRIDGE_CLK_POLINV = TX_BRIDGE_CLK
    PCS_CH3_COMMA_REG1 = 32'b00000000000000000000001010000011
    PCS_CH3_RAPID_IMAX = 32'b00000000000000000000000000000101
    PCS_CH3_RAPID_VMIN_1 = 32'b00000000000000000000000011111010
    PCS_CH3_RAPID_VMIN_2 = 32'b00000000000000000000000000000001
    PCS_CH3_RX_PRBS_MODE = DISABLE
    PCS_CH3_RX_ERRCNT_CLR = FALSE
    PCS_CH3_PRBS_ERR_LPBK = FALSE
    PCS_CH3_TX_PRBS_MODE = DISABLE
    PCS_CH3_TX_INSERT_ER = FALSE
    PCS_CH3_ENABLE_PRBS_GEN = FALSE
    PCS_CH3_DEFAULT_RADDR = 32'b00000000000000000000000000000110
    PCS_CH3_MASTER_CHECK_OFFSET = 32'b00000000000000000000000000000100
    PCS_CH3_DELAY_SET = 32'b00000000000000000000000000000000
    PCS_CH3_SEACH_OFFSET = 80BIT
    PCS_CH3_CEB_RAPIDLS_MMAX = 32'b00000000000000000000000000000101
    PCS_CH3_CTC_AFULL = 32'b00000000000000000000000000010100
    PCS_CH3_CTC_AEMPTY = 32'b00000000000000000000000000001100
    PCS_CH3_CTC_CONTI_SKP_SET = 32'b00000000000000000000000000000000
    PCS_CH3_FAR_LOOP = FALSE
    PCS_CH3_NEAR_LOOP = FALSE
    PCS_CH3_PMA_TX2RX_PLOOP_EN = FALSE
    PCS_CH3_PMA_TX2RX_SLOOP_EN = FALSE
    PCS_CH3_PMA_RX2TX_PLOOP_EN = FALSE
    PCS_CH3_INT_RX_MASK_0 = FALSE
    PCS_CH3_INT_RX_MASK_1 = FALSE
    PCS_CH3_INT_RX_MASK_2 = FALSE
    PCS_CH3_INT_RX_MASK_3 = FALSE
    PCS_CH3_INT_RX_MASK_4 = FALSE
    PCS_CH3_INT_RX_MASK_5 = FALSE
    PCS_CH3_INT_RX_MASK_6 = FALSE
    PCS_CH3_INT_RX_MASK_7 = FALSE
    PCS_CH3_INT_RX_CLR_0 = FALSE
    PCS_CH3_INT_RX_CLR_1 = FALSE
    PCS_CH3_INT_RX_CLR_2 = FALSE
    PCS_CH3_INT_RX_CLR_3 = FALSE
    PCS_CH3_INT_RX_CLR_4 = FALSE
    PCS_CH3_INT_RX_CLR_5 = FALSE
    PCS_CH3_INT_RX_CLR_6 = FALSE
    PCS_CH3_INT_RX_CLR_7 = FALSE
    PCS_CH3_CA_RSTN_RX = FALSE
    PCS_CH3_CA_DYN_DLY_EN_RX = FALSE
    PCS_CH3_CA_DYN_DLY_SEL_RX = FALSE
    PCS_CH3_CA_RX = 32'b00000000000000000000000000000000
    PCS_CH3_CA_RSTN_TX = FALSE
    PCS_CH3_CA_DYN_DLY_EN_TX = FALSE
    PCS_CH3_CA_DYN_DLY_SEL_TX = FALSE
    PCS_CH3_CA_TX = 32'b00000000000000000000000000000000
    PCS_CH3_RXPRBS_PWR_REDUCTION = NORMAL
    PCS_CH3_WDALIGN_PWR_REDUCTION = NORMAL
    PCS_CH3_RXDEC_PWR_REDUCTION = NORMAL
    PCS_CH3_RXCB_PWR_REDUCTION = NORMAL
    PCS_CH3_RXCTC_PWR_REDUCTION = NORMAL
    PCS_CH3_RXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH3_RXBRG_PWR_REDUCTION = NORMAL
    PCS_CH3_RXTEST_PWR_REDUCTION = NORMAL
    PCS_CH3_TXBRG_PWR_REDUCTION = NORMAL
    PCS_CH3_TXGEAR_PWR_REDUCTION = NORMAL
    PCS_CH3_TXENC_PWR_REDUCTION = NORMAL
    PCS_CH3_TXBSLP_PWR_REDUCTION = NORMAL
    PCS_CH3_TXPRBS_PWR_REDUCTION = NORMAL
    PMA_CH3_REG_RX_PD = ON
    PMA_CH3_REG_RX_PD_EN = FALSE
    PMA_CH3_REG_RX_RESERVED_2 = FALSE
    PMA_CH3_REG_RX_RESERVED_3 = FALSE
    PMA_CH3_REG_RX_DATAPATH_PD = ON
    PMA_CH3_REG_RX_DATAPATH_PD_EN = TRUE
    PMA_CH3_REG_RX_SIGDET_PD = ON
    PMA_CH3_REG_RX_SIGDET_PD_EN = FALSE
    PMA_CH3_REG_RX_DCC_RST_N = TRUE
    PMA_CH3_REG_RX_DCC_RST_N_EN = FALSE
    PMA_CH3_REG_RX_CDR_RST_N = TRUE
    PMA_CH3_REG_RX_CDR_RST_N_EN = FALSE
    PMA_CH3_REG_RX_SIGDET_RST_N = TRUE
    PMA_CH3_REG_RX_SIGDET_RST_N_EN = FALSE
    PMA_CH3_REG_RXPCLK_SLIP = FALSE
    PMA_CH3_REG_RXPCLK_SLIP_OW = FALSE
    PMA_CH3_REG_RX_PCLKSWITCH_RST_N = TRUE
    PMA_CH3_REG_RX_PCLKSWITCH_RST_N_EN = FALSE
    PMA_CH3_REG_RX_PCLKSWITCH = FALSE
    PMA_CH3_REG_RX_PCLKSWITCH_EN = FALSE
    PMA_CH3_REG_RX_HIGHZ = FALSE
    PMA_CH3_REG_RX_HIGHZ_EN = FALSE
    PMA_CH3_REG_RX_SIGDET_CLK_WINDOW = FALSE
    PMA_CH3_REG_RX_SIGDET_CLK_WINDOW_OW = FALSE
    PMA_CH3_REG_RX_PD_BIAS_RX = FALSE
    PMA_CH3_REG_RX_PD_BIAS_RX_OW = FALSE
    PMA_CH3_REG_RX_RESET_N = FALSE
    PMA_CH3_REG_RX_RESET_N_OW = FALSE
    PMA_CH3_REG_RX_RESERVED_29_28 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_BUSWIDTH = 20BIT
    PMA_CH3_REG_RX_BUSWIDTH_EN = TRUE
    PMA_CH3_REG_RX_RATE = DIV1
    PMA_CH3_REG_RX_RESERVED_36 = FALSE
    PMA_CH3_REG_RX_RATE_EN = FALSE
    PMA_CH3_REG_RX_RES_TRIM = 32'b00000000000000000000000000101110
    PMA_CH3_REG_RX_RESERVED_44 = FALSE
    PMA_CH3_REG_RX_RESERVED_45 = FALSE
    PMA_CH3_REG_RX_SIGDET_STATUS_EN = FALSE
    PMA_CH3_REG_RX_RESERVED_48_47 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_ICTRL_SIGDET = 32'b00000000000000000000000000000101
    PMA_CH3_REG_CDR_READY_THD = 32'b00000000000000000000101010101110
    PMA_CH3_REG_RX_RESERVED_65 = FALSE
    PMA_CH3_REG_RX_PCLK_EDGE_SEL = POS_EDGE
    PMA_CH3_REG_RX_PIBUF_IC = 32'b00000000000000000000000000000001
    PMA_CH3_REG_RX_RESERVED_69 = FALSE
    PMA_CH3_REG_RX_DCC_IC_RX = 32'b00000000000000000000000000000001
    PMA_CH3_REG_CDR_READY_CHECK_CTRL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_ICTRL_TRX = 100PCT
    PMA_CH3_REG_RX_RESERVED_77_76 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_79_78 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_RX_RESERVED_81_80 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_RX_ICTRL_PIBUF = 100PCT
    PMA_CH3_REG_RX_ICTRL_PI = 100PCT
    PMA_CH3_REG_RX_ICTRL_DCC = 100PCT
    PMA_CH3_REG_RX_RESERVED_89_88 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_TX_RATE = DIV1
    PMA_CH3_REG_RX_RESERVED_92 = FALSE
    PMA_CH3_REG_TX_RATE_EN = FALSE
    PMA_CH3_REG_RX_TX2RX_PLPBK_RST_N = TRUE
    PMA_CH3_REG_RX_TX2RX_PLPBK_RST_N_EN = FALSE
    PMA_CH3_REG_RX_TX2RX_PLPBK_EN = FALSE
    PMA_CH3_REG_TXCLK_SEL = PLL
    PMA_CH3_REG_RX_DATA_POLARITY = NORMAL
    PMA_CH3_REG_RX_ERR_INSERT = FALSE
    PMA_CH3_REG_UDP_CHK_EN = FALSE
    PMA_CH3_REG_PRBS_SEL = PRBS7
    PMA_CH3_REG_PRBS_CHK_EN = FALSE
    PMA_CH3_REG_PRBS_CHK_WIDTH_SEL = 20BIT
    PMA_CH3_REG_BIST_CHK_PAT_SEL = PRBS
    PMA_CH3_REG_LOAD_ERR_CNT = FALSE
    PMA_CH3_REG_CHK_COUNTER_EN = FALSE
    PMA_CH3_REG_CDR_PROP_GAIN = 32'b00000000000000000000000000000111
    PMA_CH3_REG_CDR_PROP_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH3_REG_CDR_INT_GAIN = 32'b00000000000000000000000000000100
    PMA_CH3_REG_CDR_INT_TURBO_GAIN = 32'b00000000000000000000000000000101
    PMA_CH3_REG_CDR_INT_SAT_MAX = 32'b00000000000000000000001100000000
    PMA_CH3_REG_CDR_INT_SAT_MIN = 32'b00000000000000000000000011111111
    PMA_CH3_REG_CDR_INT_RST = FALSE
    PMA_CH3_REG_CDR_INT_RST_OW = FALSE
    PMA_CH3_REG_CDR_PROP_RST = FALSE
    PMA_CH3_REG_CDR_PROP_RST_OW = FALSE
    PMA_CH3_REG_CDR_LOCK_RST = FALSE
    PMA_CH3_REG_CDR_LOCK_RST_OW = FALSE
    PMA_CH3_REG_CDR_RX_PI_FORCE_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_RX_PI_FORCE_D = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_LOCK_TIMER = 25_6U
    PMA_CH3_REG_CDR_TURBO_MODE_TIMER = 32'b00000000000000000000000000000001
    PMA_CH3_REG_CDR_LOCK_VAL = FALSE
    PMA_CH3_REG_CDR_LOCK_OW = FALSE
    PMA_CH3_REG_CDR_INT_SAT_DET_EN = TRUE
    PMA_CH3_REG_CDR_SAT_AUTO_DIS = TRUE
    PMA_CH3_REG_CDR_GAIN_AUTO = FALSE
    PMA_CH3_REG_CDR_TURBO_GAIN_AUTO = FALSE
    PMA_CH3_REG_RX_RESERVED_171_167 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_175_172 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_SAT_DET_STATUS_EN = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STATUS_RESET_EN = FALSE
    PMA_CH3_REG_CDR_PI_CTRL_RST = FALSE
    PMA_CH3_REG_CDR_PI_CTRL_RST_OW = FALSE
    PMA_CH3_REG_CDR_SAT_DET_RST = FALSE
    PMA_CH3_REG_CDR_SAT_DET_RST_OW = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STICKY_RST = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STICKY_RST_OW = FALSE
    PMA_CH3_REG_CDR_SIGDET_STATUS_DIS = FALSE
    PMA_CH3_REG_CDR_SAT_DET_TIMER = 32'b00000000000000000000000000000010
    PMA_CH3_REG_CDR_SAT_DET_STATUS_VAL = FALSE
    PMA_CH3_REG_CDR_SAT_DET_STATUS_OW = FALSE
    PMA_CH3_REG_CDR_TURBO_MODE_EN = TRUE
    PMA_CH3_REG_RX_RESERVED_190 = FALSE
    PMA_CH3_REG_RX_RESERVED_193_191 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CDR_STATUS_FIFO_EN = TRUE
    PMA_CH3_REG_PMA_TEST_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_OOB_COMWAKE_GAP_MIN = 32'b00000000000000000000000000000011
    PMA_CH3_REG_OOB_COMWAKE_GAP_MAX = 32'b00000000000000000000000000001011
    PMA_CH3_REG_OOB_COMINIT_GAP_MIN = 32'b00000000000000000000000000001111
    PMA_CH3_REG_OOB_COMINIT_GAP_MAX = 32'b00000000000000000000000000100011
    PMA_CH3_REG_RX_RESERVED_227_226 = 32'b00000000000000000000000000000001
    PMA_CH3_REG_COMWAKE_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH3_REG_COMINIT_STATUS_CLEAR = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SYNC_RST_N_EN = FALSE
    PMA_CH3_REG_RX_SYNC_RST_N = TRUE
    PMA_CH3_REG_RX_RESERVED_233_232 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_235_234 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SATA_COMINIT_OW = FALSE
    PMA_CH3_REG_RX_SATA_COMINIT = FALSE
    PMA_CH3_REG_RX_SATA_COMWAKE_OW = FALSE
    PMA_CH3_REG_RX_SATA_COMWAKE = FALSE
    PMA_CH3_REG_RX_RESERVED_241_240 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_DCC_DISABLE = FALSE
    PMA_CH3_REG_RX_RESERVED_243 = FALSE
    PMA_CH3_REG_RX_SLIP_SEL_EN = FALSE
    PMA_CH3_REG_RX_SLIP_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SLIP_EN = FALSE
    PMA_CH3_REG_RX_SIGDET_STATUS_SEL = 32'b00000000000000000000000000000101
    PMA_CH3_REG_RX_SIGDET_FSM_RST_N = TRUE
    PMA_CH3_REG_RX_RESERVED_254 = FALSE
    PMA_CH3_REG_RX_SIGDET_STATUS = FALSE
    PMA_CH3_REG_RX_SIGDET_VTH = 72MV
    PMA_CH3_REG_RX_SIGDET_GRM = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SIGDET_PULSE_EXT = FALSE
    PMA_CH3_REG_RX_SIGDET_CH2_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SIGDET_CH2_CHK_WINDOW = 32'b00000000000000000000000000000011
    PMA_CH3_REG_RX_SIGDET_CHK_WINDOW_EN = TRUE
    PMA_CH3_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 32'b00000000000000000000000000000100
    PMA_CH3_REG_SLIP_FIFO_INV_EN = FALSE
    PMA_CH3_REG_SLIP_FIFO_INV = POS_EDGE
    PMA_CH3_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_SIGDET_4OOB_DET_SEL = 32'b00000000000000000000000000000111
    PMA_CH3_REG_RX_RESERVED_285_283 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_286 = FALSE
    PMA_CH3_REG_RX_SIGDET_IC_I = 32'b00000000000000000000000000001010
    PMA_CH3_REG_RX_OOB_DETECTOR_RESET_N_OW = FALSE
    PMA_CH3_REG_RX_OOB_DETECTOR_RESET_N = FALSE
    PMA_CH3_REG_RX_OOB_DETECTOR_PD_OW = FALSE
    PMA_CH3_REG_RX_OOB_DETECTOR_PD = ON
    PMA_CH3_REG_RX_LS_MODE_EN = FALSE
    PMA_CH3_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = TRUE
    PMA_CH3_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = TRUE
    PMA_CH3_REG_RX_EQ1_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ1_R_SET_FB = 32'b00000000000000000000000000001111
    PMA_CH3_REG_RX_EQ1_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ1_OFF = FALSE
    PMA_CH3_REG_RX_EQ2_R_SET_TOP = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ2_R_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ2_C_SET_FB = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_EQ2_OFF = FALSE
    PMA_CH3_REG_EQ_DAC = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_ICTRL_EQ = 32'b00000000000000000000000000000010
    PMA_CH3_REG_EQ_DC_CALIB_EN = TRUE
    PMA_CH3_REG_EQ_DC_CALIB_SEL = FALSE
    PMA_CH3_REG_RX_RESERVED_337_330 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_345_338 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_353_346 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RX_RESERVED_361_354 = 32'b00000000000000000000000000000000
    PMA_CH3_CTLE_CTRL_REG_I = 32'b00000000000000000000000000000000
    PMA_CH3_CTLE_REG_FORCE_SEL_I = FALSE
    PMA_CH3_CTLE_REG_HOLD_I = FALSE
    PMA_CH3_CTLE_REG_INIT_DAC_I = 32'b00000000000000000000000000000000
    PMA_CH3_CTLE_REG_POLARITY_I = FALSE
    PMA_CH3_CTLE_REG_SHIFTER_GAIN_I = 32'b00000000000000000000000000000001
    PMA_CH3_CTLE_REG_THRESHOLD_I = 32'b00000000000000000000110000000000
    PMA_CH3_REG_RX_RES_TRIM_EN = TRUE
    PMA_CH3_REG_RX_RESERVED_393_389 = 32'b00000000000000000000000000000000
    PMA_CH3_CFG_RX_LANE_POWERUP = ON
    PMA_CH3_CFG_RX_PMA_RSTN = TRUE
    PMA_CH3_INT_PMA_RX_MASK_0 = FALSE
    PMA_CH3_INT_PMA_RX_CLR_0 = FALSE
    PMA_CH3_CFG_CTLE_ADP_RSTN = TRUE
    PMA_CH3_REG_TX_PD = ON
    PMA_CH3_REG_TX_PD_OW = FALSE
    PMA_CH3_REG_TX_MAIN_PRE_Z = FALSE
    PMA_CH3_REG_TX_MAIN_PRE_Z_OW = FALSE
    PMA_CH3_REG_TX_BEACON_TIMER_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RXDET_REQ_OW = FALSE
    PMA_CH3_REG_TX_RXDET_REQ = FALSE
    PMA_CH3_REG_TX_BEACON_EN_OW = FALSE
    PMA_CH3_REG_TX_BEACON_EN = FALSE
    PMA_CH3_REG_TX_EI_EN_OW = FALSE
    PMA_CH3_REG_TX_EI_EN = FALSE
    PMA_CH3_REG_TX_BIT_CONV = FALSE
    PMA_CH3_REG_TX_RES_CAL = 32'b00000000000000000000000000110000
    PMA_CH3_REG_TX_RESERVED_19 = FALSE
    PMA_CH3_REG_TX_RESERVED_25_20 = 32'b00000000000000000000000000100000
    PMA_CH3_REG_TX_RESERVED_33_26 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_41_34 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_49_42 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_57_50 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_SYNC_OW = FALSE
    PMA_CH3_REG_TX_SYNC = FALSE
    PMA_CH3_REG_TX_PD_POST = OFF
    PMA_CH3_REG_TX_PD_POST_OW = TRUE
    PMA_CH3_REG_TX_RESET_N_OW = FALSE
    PMA_CH3_REG_TX_RESET_N = TRUE
    PMA_CH3_REG_TX_RESERVED_64 = FALSE
    PMA_CH3_REG_TX_RESERVED_65 = TRUE
    PMA_CH3_REG_TX_BUSWIDTH_OW = TRUE
    PMA_CH3_REG_TX_BUSWIDTH = 20BIT
    PMA_CH3_REG_PLL_READY_OW = FALSE
    PMA_CH3_REG_PLL_READY = TRUE
    PMA_CH3_REG_TX_RESERVED_72 = FALSE
    PMA_CH3_REG_TX_RESERVED_73 = FALSE
    PMA_CH3_REG_TX_RESERVED_74 = FALSE
    PMA_CH3_REG_EI_PCLK_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_77 = FALSE
    PMA_CH3_REG_TX_RESERVED_83_78 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_89_84 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_95_90 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_101_96 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_107_102 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_113_108 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_AMP_DAC0 = 32'b00000000000000000000000000011001
    PMA_CH3_REG_TX_AMP_DAC1 = 32'b00000000000000000000000000010011
    PMA_CH3_REG_TX_AMP_DAC2 = 32'b00000000000000000000000000001110
    PMA_CH3_REG_TX_AMP_DAC3 = 32'b00000000000000000000000000001001
    PMA_CH3_REG_TX_RESERVED_143_138 = 32'b00000000000000000000000000000101
    PMA_CH3_REG_TX_MARGIN = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_MARGIN_OW = FALSE
    PMA_CH3_REG_TX_RESERVED_149_148 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_150 = FALSE
    PMA_CH3_REG_TX_SWING = FALSE
    PMA_CH3_REG_TX_SWING_OW = FALSE
    PMA_CH3_REG_TX_RESERVED_153 = FALSE
    PMA_CH3_REG_TX_RXDET_THRESHOLD = 84MV
    PMA_CH3_REG_TX_RESERVED_157_156 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_BEACON_OSC_CTRL = FALSE
    PMA_CH3_REG_TX_RESERVED_160_159 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_162_161 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_TX2RX_SLPBACK_EN = FALSE
    PMA_CH3_REG_TX_PCLK_EDGE_SEL = FALSE
    PMA_CH3_REG_TX_RXDET_STATUS_OW = FALSE
    PMA_CH3_REG_TX_RXDET_STATUS = TRUE
    PMA_CH3_REG_TX_PRBS_GEN_EN = FALSE
    PMA_CH3_REG_TX_PRBS_GEN_WIDTH_SEL = 20BIT
    PMA_CH3_REG_TX_PRBS_SEL = PRBS7
    PMA_CH3_REG_TX_UDP_DATA_7_TO_0 = 32'b00000000000000000000000000000101
    PMA_CH3_REG_TX_UDP_DATA_15_TO_8 = 32'b00000000000000000000000011101011
    PMA_CH3_REG_TX_UDP_DATA_19_TO_16 = 32'b00000000000000000000000000000011
    PMA_CH3_REG_TX_RESERVED_192 = FALSE
    PMA_CH3_REG_TX_FIFO_WP_CTRL = 32'b00000000000000000000000000000100
    PMA_CH3_REG_TX_FIFO_EN = FALSE
    PMA_CH3_REG_TX_DATA_MUX_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_ERR_INSERT = FALSE
    PMA_CH3_REG_TX_RESERVED_203_200 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_204 = FALSE
    PMA_CH3_REG_TX_SATA_EN = FALSE
    PMA_CH3_REG_TX_RESERVED_207_206 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_RATE_CHANGE_TXPCLK_ON_OW = FALSE
    PMA_CH3_REG_RATE_CHANGE_TXPCLK_ON = TRUE
    PMA_CH3_REG_TX_CFG_POST1 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_POST2 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DEEMP = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DEEMP_OW = FALSE
    PMA_CH3_REG_TX_RESERVED_224_223 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RESERVED_225 = FALSE
    PMA_CH3_REG_TX_RESERVED_229_226 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_OOB_DELAY_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_POLARITY = NORMAL
    PMA_CH3_REG_ANA_TX_JTAG_DATA_O_SEL = FALSE
    PMA_CH3_REG_TX_RESERVED_236 = FALSE
    PMA_CH3_REG_TX_LS_MODE_EN = FALSE
    PMA_CH3_REG_TX_JTAG_MODE_EN_OW = FALSE
    PMA_CH3_REG_TX_JTAG_MODE_EN = FALSE
    PMA_CH3_REG_RX_JTAG_MODE_EN_OW = FALSE
    PMA_CH3_REG_RX_JTAG_MODE_EN = FALSE
    PMA_CH3_REG_RX_JTAG_OE = TRUE
    PMA_CH3_REG_RX_ACJTAG_VHYSTSEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_RES_CAL_EN = FALSE
    PMA_CH3_REG_RX_TERM_MODE_CTRL = 32'b00000000000000000000000000000110
    PMA_CH3_REG_TX_RESERVED_251_250 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_PLPBK_TXPCLK_EN = FALSE
    PMA_CH3_REG_TX_RESERVED_253 = FALSE
    PMA_CH3_REG_TX_RESERVED_254 = FALSE
    PMA_CH3_REG_TX_RESERVED_255 = FALSE
    PMA_CH3_REG_TX_RESERVED_256 = FALSE
    PMA_CH3_REG_TX_RESERVED_257 = FALSE
    PMA_CH3_REG_TX_PH_SEL = 32'b00000000000000000000000000000001
    PMA_CH3_REG_TX_CFG_PRE = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_MAIN = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CFG_POST = 32'b00000000000000000000000000000000
    PMA_CH3_REG_PD_MAIN = TRUE
    PMA_CH3_REG_PD_PRE = TRUE
    PMA_CH3_REG_TX_LS_DATA = FALSE
    PMA_CH3_REG_TX_DCC_BUF_SZ_SEL = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DCC_CAL_CUR_TUNE = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DCC_CAL_EN = FALSE
    PMA_CH3_REG_TX_DCC_CUR_SS = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_DCC_FA_CTRL = FALSE
    PMA_CH3_REG_TX_DCC_RI_CTRL = FALSE
    PMA_CH3_REG_ATB_SEL_2_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_ATB_SEL_9_TO_3 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_7_TO_0 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_15_TO_8 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_23_TO_16 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG_31_TO_24 = 32'b00000000000000000000000010000000
    PMA_CH3_REG_TX_OOB_EI_EN = FALSE
    PMA_CH3_REG_TX_OOB_EI_EN_OW = FALSE
    PMA_CH3_REG_TX_BEACON_EN_DELAYED = FALSE
    PMA_CH3_REG_TX_BEACON_EN_DELAYED_OW = FALSE
    PMA_CH3_REG_TX_JTAG_DATA = FALSE
    PMA_CH3_REG_TX_RXDET_TIMER_SEL = 32'b00000000000000000000000001010111
    PMA_CH3_REG_TX_CFG1_7_0 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG1_15_8 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG1_23_16 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_TX_CFG1_31_24 = 32'b00000000000000000000000000000000
    PMA_CH3_REG_CFG_LANE_POWERUP = ON
    PMA_CH3_REG_CFG_TX_LANE_POWERUP_CLKPATH = TRUE
    PMA_CH3_REG_CFG_TX_LANE_POWERUP_PISO = TRUE
    PMA_CH3_REG_CFG_TX_LANE_POWERUP_DRIVER = TRUE
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v(line number: 2709)] Elaborating instance U_APB_BRIDGE
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_apb_bridge_v1_2.v(line number: 17)] Elaborating module ipm2l_hsstlp_apb_bridge_v1_2
I: Module instance {hsst_top/hsst_inst/U_GTP_HSSTLP_WRAPPER/U_APB_BRIDGE} parameter value:
    PLL0_EN = TRUE
    PLL1_EN = FALSE
    CHANNEL0_EN = FALSE
    CHANNEL1_EN = FALSE
    CHANNEL2_EN = FALSE
    CHANNEL3_EN = TRUE
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v(line number: 2863)] Elaborating instance U_GTP_HSSTLP_PLL0
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v(line number: 5355)] Elaborating instance U_GTP_HSSTLP_LANE3
W: Verilog-2021: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_wrapper_v1_9.v(line number: 2528)] Net LANE_CIN_BUS_FORWARD_3 in ipm2l_hsstlp_wrapper_v1_9(original module ipm2l_hsstlp_wrapper_v1_9) does not have a driver, tie it to 0
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin REFCLK_CML_N_1 in module instance hsst_top/hsst_inst.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin REFCLK_CML_P_1 in module instance hsst_top/hsst_inst.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin P_RX_SDN_0 in module instance hsst_top/hsst_inst.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin P_RX_SDP_0 in module instance hsst_top/hsst_inst.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin P_RX_SDN_1 in module instance hsst_top/hsst_inst.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin P_RX_SDP_1 in module instance hsst_top/hsst_inst.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin P_RX_SDN_2 in module instance hsst_top/hsst_inst.U_GTP_HSSTLP_WRAPPER
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/hsst.v(line number: 2290)] Give initial value 0 for the no drive pin P_RX_SDP_2 in module instance hsst_top/hsst_inst.U_GTP_HSSTLP_WRAPPER
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 128)] Elaborating instance Word_Alignment_32bit_inst
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/Word_Alignment_32bit.v(line number: 1)] Elaborating module Word_Alignment_32bit
W: Verilog-2023: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 41)] Give initial value 0 for the no drive pin i_wtchdg_clr_0 in module instance hsst_top.hsst_inst
W: Verilog-2036: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 41)] Net i_p_l3rxn connected to input port of module instance hsst_top.hsst_inst has no driver, tie it to 0
W: Verilog-2036: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 41)] Net i_p_l3rxp connected to input port of module instance hsst_top.hsst_inst has no driver, tie it to 0
W: Verilog-2036: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 41)] Net i_tdispsel_3 connected to input port of module instance hsst_top.hsst_inst has no driver, tie it to 0
W: Verilog-2036: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/hsst_top.v(line number: 41)] Net i_tdispctrl_3 connected to input port of module instance hsst_top.hsst_inst has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.066s wall, 0.016s user + 0.016s system = 0.031s CPU (47.2%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.045s wall, 0.047s user + 0.000s system = 0.047s CPU (104.1%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/rtl/Word_Alignment_32bit.v(line number: 54)] Latch is generated for signal nextstate, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 527)] Removed register node hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/lane_sync_1_ff that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 527)] Removed register node hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/P_LANE_SYNC_1 that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 527)] Removed register node hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/rate_change_tclk_on_1_ff that is stuck at constant 1.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 527)] Removed register node hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/P_RATE_CHANGE_TCLK_ON_1 that is stuck at constant 1.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 308)] Removed register node hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_LANE_PD that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/ipcore/hsst/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 308)] Removed register node hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_LANE_RST that is stuck at constant 0.
Executing : rtl-infer successfully. Time elapsed: 0.387s wall, 0.234s user + 0.062s system = 0.297s CPU (76.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.055s wall, 0.031s user + 0.000s system = 0.031s CPU (56.8%)

Start FSM inference.
I: FSM tx_state_fsm[2:0] inferred.
FSM tx_state_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N136 N142 
S0(000)-->S0(000): 0x
S0(000)-->S1(001): 1x
S1(001)-->S2(010): xx
S2(010)-->S0(000): x1
S2(010)-->S2(010): x0
S0(000)-->S0(000): 01
S2(010)-->S0(000): 01

I: FSM rxlane_rst_fsm_fsm[3:0] inferred.
FSM rxlane_rst_fsm_fsm[3:0] STG:
Number of reachable states: 10
Input nets: N65 N70 N85 N96 N113 N387 N413 N415 N423 cdr_align i_pcs_cb_rst i_rx_rate_chng_posedge sigdet 
S0(0000)-->S1(0001): xxxxxxxxxxxxx
S1(0001)-->S2(0010): xxxxx1xxxxxxx
S0(0000)-->S1(0001): xxxxx0xxxxxxx
S1(0001)-->S1(0001): xxxxx0xxxxxxx
S2(0010)-->S2(0010): 0xxxxxxxxxxxx
S2(0010)-->S3(0011): 1xxxxxxxxxxxx
S3(0011)-->S2(0010): x1xxxxxxxxxxx
S3(0011)-->S3(0011): x0xxxxxxxxx00
S3(0011)-->S4(0100): x0xxxxxxxxx01
S3(0011)-->S10(1010): x0xxxxxxxxx1x
S1(0001)-->S2(0010): x1xxx1xxxxxxx
S3(0011)-->S2(0010): x1xxx1xxxxxxx
S4(0100)-->S2(0010): xx1xxxxxxxxxx
S4(0100)-->S4(0100): xx0xxxxxx0x0x
S4(0100)-->S5(0101): xx0xxxxxx1x0x
S4(0100)-->S10(1010): xx0xxxxxxxx1x
S5(0101)-->S5(0101): xxx0xx0xxxx0x
S7(0111)-->S8(1000): xxx0xxxxxxx0x
S7(0111)-->S2(0010): xxx1xxxxxxxxx
S7(0111)-->S10(1010): xxx0xxxxxxx1x
S5(0101)-->S2(0010): xxx1xxxxxxxxx
S7(0111)-->S2(0010): xxx1xxxxxxxxx
S5(0101)-->S8(1000): xxx0xx1xxxx0x
S7(0111)-->S8(1000): xxx0xx1xxxx0x
S5(0101)-->S10(1010): xxx0xxxxxxx1x
S7(0111)-->S10(1010): xxx0xxxxxxx1x
S1(0001)-->S2(0010): xxx1x1xxxxxxx
S5(0101)-->S2(0010): xxx1x1xxxxxxx
S1(0001)-->S2(0010): x1x1x1xxxxxxx
S3(0011)-->S2(0010): x1x1x1xxxxxxx
S5(0101)-->S2(0010): x1x1x1xxxxxxx
S7(0111)-->S2(0010): x1x1x1xxxxxxx
S8(1000)-->S8(1000): xxx0xxxxxx00x
S9(1001)-->S7(0111): xxx0xxxxxx00x
S8(1000)-->S2(0010): xxx1xxxxxxxxx
S9(1001)-->S2(0010): xxx1xxxxxxxxx
S8(1000)-->S9(1001): xxx0xxxxxx10x
S9(1001)-->S9(1001): xxx0xxxxxx10x
S8(1000)-->S10(1010): xxx0xxxxxxx1x
S9(1001)-->S10(1010): xxx0xxxxxxx1x
S10(1010)-->S2(0010): x1xxxxxxxxxxx
S10(1010)-->S3(0011): x0xxxxxx1xxxx
S10(1010)-->S10(1010): x0xxxxxx0xxxx

I: FSM pll_fsm_fsm[1:0] inferred.
FSM pll_fsm_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N16 N103 N112 
S0(00)-->S0(00): x0x
S0(00)-->S1(01): x1x
S1(01)-->S1(01): 0xx
S1(01)-->S2(10): 1xx
S0(00)-->S1(01): 01x
S1(01)-->S1(01): 01x
S2(10)-->S2(10): xx0
S3(11)-->S3(11): xxx
S2(10)-->S3(11): xx1
S3(11)-->S3(11): xx1

I: FSM txlane_rst_fsm_fsm[2:0] inferred.
FSM txlane_rst_fsm_fsm[2:0] STG:
Number of reachable states: 6
Input nets: N298 N302 N304 N307 i_tx_rate_chng_posedge i_txlane_rst_n 
S0(000)-->S1(001): xxxxxx
S1(001)-->S3(011): 1xxxxx
S0(000)-->S1(001): 0xxxxx
S1(001)-->S1(001): 0xxxxx
S3(011)-->S3(011): xx0xx1
S3(011)-->S4(100): xx1xx1
S3(011)-->S6(110): xxxxx0
S4(100)-->S4(100): xxxx01
S4(100)-->S5(101): xxxx11
S5(101)-->S3(011): xxx1x1
S5(101)-->S5(101): xxx0x1
S4(100)-->S6(110): xxxxx0
S5(101)-->S6(110): xxxxx0
S6(110)-->S3(011): 1xxxx1
S6(110)-->S6(110): 0xxxxx
S4(100)-->S6(110): xxxxx0
S6(110)-->S6(110): xxxxx0
S6(110)-->S3(011): 11xxx1

Executing : FSM inference successfully. Time elapsed: 0.056s wall, 0.016s user + 0.000s system = 0.016s CPU (28.0%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N38 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N41_1 (bmsPMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N10 (bmsWIDEMUX).
I: Constant propagation done on N19 (bmsWIDEMUX).
I: Constant propagation done on N27 (bmsWIDEMUX).
I: Constant propagation done on N57 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N685_1 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N41_1 (bmsPMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N589_1 (bmsWIDEMUX).
I: Constant propagation done on N315 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.063s wall, 0.062s user + 0.000s system = 0.062s CPU (99.3%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Thu May 15 20:47:51 2025
Action compile: Peak memory pool usage is 143 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu May 15 20:47:51 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/hssttest.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
W: ConstraintEditor-4024: Location AB11 is special io location. Only location will take effect. If the other io attribute have set on port p:i_p_refckn_0, will be ignored.
W: ConstraintEditor-4024: Location AA11 is special io location. Only location will take effect. If the other io attribute have set on port p:i_p_refckp_0, will be ignored.
Constraint check end.

C: SDC-2025: Clock source 'n:clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name hsst_top|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name hsst_top|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group hsst_top|clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group hsst_top|clk successfully.
C: SDC-2025: Clock source 'n:hsst_inst/U_GTP_HSSTLP_WRAPPER/P_TCLK2FABRIC_3' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:hsst_inst/U_GTP_HSSTLP_WRAPPER/P_RCLK2FABRIC_3' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:Word_Alignment_32bit_inst/N307' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
W: Public-4008: Instance 'SYNC_RXLANE[0].bonding_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].bonding_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].word_align_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].word_align_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].bonding_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].bonding_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].word_align_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].word_align_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].bonding_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].bonding_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].word_align_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].word_align_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].txlane_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].txlane_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].txlane_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].txlane_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[2].txlane_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[2].txlane_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'tx_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'tx_state_fsm[2:0]':
I: from  tx_state[2] tx_state[1] tx_state[0]
I: to  tx_state_reg[2] tx_state_reg[1] tx_state_reg[0]
I: 000 => 001
I: 001 => 010
I: 010 => 100
I: Encoding type of FSM 'rxlane_rst_fsm_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'rxlane_rst_fsm_fsm[3:0]':
I: from  hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[3] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[2] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[1] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[0]
I: to  hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[9] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[8] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[7] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[6] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[5] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[4] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[3] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[2] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[1] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[0]
I: 0000 => 0000000001
I: 0001 => 0000000010
I: 0010 => 0000000100
I: 0011 => 0000001000
I: 0100 => 0000010000
I: 0101 => 0000100000
I: 0111 => 0001000000
I: 1000 => 0010000000
I: 1001 => 0100000000
I: 1010 => 1000000000
W: Public-4008: Instance 'cntr6[14:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'txlane_rst_fsm_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'txlane_rst_fsm_fsm[2:0]':
I: from  hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm[2] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm[1] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm[0]
I: to  hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg[5] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg[4] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg[3] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg[2] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg[1] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg[0]
I: 000 => 000001
I: 001 => 000010
I: 011 => 000100
I: 100 => 001000
I: 101 => 010000
I: 110 => 100000
I: Encoding type of FSM 'pll_fsm_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'pll_fsm_fsm[1:0]':
I: from  hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm[1] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm[0]
I: to  hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[3] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[2] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[1] hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[0]
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Constant propagation done on tx_state_fsm[2:0]_3 (bmsREDOR).
I: Constant propagation done on hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N337 (bmsWIDEINV).
I: Constant propagation done on hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_fsm[3:0]_1 (bmsREDOR).
I: Constant propagation done on hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_fsm[3:0]_7 (bmsREDOR).
I: Constant propagation done on hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_fsm[3:0]_12 (bmsREDOR).
I: Constant propagation done on hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_fsm[3:0]_14 (bmsREDOR).
I: Constant propagation done on hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_fsm[3:0]_20 (bmsREDOR).
I: Constant propagation done on hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N472 (bmsREDOR).
I: Constant propagation done on hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N483 (bmsREDOR).
I: Constant propagation done on hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N492 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.127s wall, 0.062s user + 0.000s system = 0.062s CPU (49.3%)

Start mod-gen.
W: Public-4008: Instance 'SYNC_RXLANE[1].sigdet_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].sigdet_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].rxlane_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].rxlane_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].word_align_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].word_align_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].i_pll_lock_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].sigdet_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].sigdet_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].cdr_align_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].cdr_align_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].i_pll_lock_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].i_pll_lock_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].cdr_align_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].rxlane_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].rxlane_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].sigdet_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].cdr_align_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].sigdet_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].sigdet_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].sigdet_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].sigdet_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].i_pll_lock_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].sigdet_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].bonding_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].bonding_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].cdr_align_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].cdr_align_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].i_pll_lock_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].i_pll_lock_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].i_pll_lock_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].rxlane_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].rxlane_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].i_pll_lock_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].cdr_align_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].cdr_align_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].cdr_align_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].cdr_align_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].i_pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].i_pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].i_pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].i_pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].sigdet_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].sigdet_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].sigdet_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].sigdet_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].cdr_align_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].cdr_align_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].cdr_align_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].cdr_align_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].i_pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].i_pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].i_pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].i_pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].sigdet_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].sigdet_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].sigdet_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].sigdet_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].i_pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].i_pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].i_pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].i_pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'RXLANE3_ENABLE.rxlane_fsm3/fifoclr_sig' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].cdr_align_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].cdr_align_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].cdr_align_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].cdr_align_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].i_pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].i_pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].i_pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].i_pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].i_pll_lock_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[2].i_pll_lock_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[2].i_pll_lock_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].i_pll_lock_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].i_pll_lock_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[3].i_pll_lock_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[3].i_pll_lock_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].i_pll_lock_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[2].pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[2].pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[2].pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[2].pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[3].pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[3].pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[3].pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[3].pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxckdiv_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/o_txckdiv_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_st[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].rxlane_rstn_sync/sig_async_ff that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rx_rate_chng_ff[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rx_rate_chng_ff[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rxckdiv_ff[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rxckdiv_ff[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/SYNC_TXLANE[3].txlane_rstn_sync/sig_async_ff that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/i_tx_rate_chng_ff[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/i_tx_rate_chng_ff[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/i_txckdiv_ff[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/i_txckdiv_ff[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].rxlane_rstn_sync/sig_synced that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/SYNC_TXLANE[3].txlane_rstn_sync/sig_synced that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxckdiv[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxckdiv[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxckdiv[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txckdiv[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txckdiv[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txckdiv[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_RX_RATE[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_RX_RATE[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/P_TX_RATE[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/P_TX_RATE[2:0] at 2 that is stuck at constant 0.
I: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/i_txckdiv_ff[2:0] that is redundant to hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rxckdiv_ff[2:0]
W: Removed bmsWIDEDFFPATCE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg at 6 that is stuck at constant 0.
W: Public-4008: Instance 'hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rxckdiv_ff[2:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst txcnt[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[12:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[14:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[10:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr5[4:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rx_rate_chng_posedge that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/i_tx_rate_chng_posedge that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg at 5 that is stuck at constant 0.
W: Public-4008: Instance 'Word_Alignment_32bit_inst/nextstate[4]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Removed GTP_DLATCH inst Word_Alignment_32bit_inst/nextstate[3] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst Word_Alignment_32bit_inst/state[4:0] at 3 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.270s wall, 0.094s user + 0.000s system = 0.094s CPU (34.7%)

Start logic-optimization.
W: Removed bmsWIDEDFFPATCE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/rate_change_on that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/rate_change_tclk_on_0_ff that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/P_RATE_CHANGE_TCLK_ON_0 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/lane_sync that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/lane_sync_0_ff that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/P_LANE_SYNC_0 that is stuck at constant 0.
W: Public-4008: Instance 'hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr5[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFPATCE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_RX_RATE[2:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/P_TX_RATE[2:0] at 1 that is stuck at constant 1.
Executing : logic-optimization successfully. Time elapsed: 0.576s wall, 0.406s user + 0.031s system = 0.438s CPU (76.0%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i_txk_3[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i_txk_3[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i_txk_3[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'txcnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'txcnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'txcnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'txcnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'txcnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'Word_Alignment_32bit_inst/state[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'Word_Alignment_32bit_inst/state[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_P inst hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg[0] that is redundant to hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[0]
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.053s wall, 0.047s user + 0.000s system = 0.047s CPU (87.7%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.510s wall, 0.250s user + 0.031s system = 0.281s CPU (55.2%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.133s wall, 0.047s user + 0.000s system = 0.047s CPU (35.3%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.055s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net i_pll_rst_0
W: Unable to honor max fanout constraint for gtp_inv driven net i_pll_rst_0
W: prevent name conflict by renaming net Word_Alignment_32bit_inst/N259 to Word_Alignment_32bit_inst/N259_rnmt

Cell Usage:
GTP_DFF_C                   159 uses
GTP_DFF_CE                  210 uses
GTP_DFF_P                    33 uses
GTP_DFF_PE                    1 use
GTP_DLATCH                    3 uses
GTP_GRS                       1 use
GTP_HSSTLP_LANE               1 use
GTP_HSSTLP_PLL                1 use
GTP_INV                       3 uses
GTP_LUT1                      1 use
GTP_LUT2                      9 uses
GTP_LUT3                      6 uses
GTP_LUT4                     15 uses
GTP_LUT5                     18 uses
GTP_LUT6                    113 uses
GTP_LUT6CARRY               235 uses
GTP_LUT6D                    66 uses

I/O ports: 12
GTP_INBUF                   4 uses
GTP_OUTBUF                  8 uses

Mapping Summary:
Total LUTs: 463 of 66600 (0.70%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 463
Total Registers: 403 of 133200 (0.30%)
Total Latches: 3

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 12 of 300 (4.00%)


Overview of Control Sets:

Number of unique control sets : 25

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 3        | 0                 3
  [2, 4)      | 3        | 0                 3
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 2        | 0                 2
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 2        | 0                 2
  [12, 14)    | 5        | 0                 5
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 9        | 0                 9
--------------------------------------------------------------
  The maximum fanout: 69
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                192
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                211
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              3
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hsst_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[28]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[29]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[30]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[31]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[24]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[25]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[26]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[27]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[28]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[29]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[30]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[31]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[24]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[25]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[26]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[27]'.
Saving design to hsst_top_syn.vm
W: Public-4008: Instance 'Word_Alignment_32bit_inst/data_done' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[9]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[10]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[11]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[12]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[13]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[14]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[15]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[16]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[17]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[18]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[19]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[20]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[21]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[22]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[23]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[24]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[25]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[26]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[27]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[28]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[29]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[30]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[31]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_valid/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[9]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[10]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[11]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[12]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[13]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[14]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[15]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[9]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[10]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[11]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[12]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[13]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[14]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[15]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[16]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[17]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[18]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[19]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[20]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[21]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[22]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[23]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[9]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[10]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[11]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[12]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[13]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[14]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[15]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[16]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[17]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[18]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[19]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[20]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[21]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[22]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[23]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[24]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[25]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[26]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[27]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[28]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[29]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[30]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[31]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/error/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/nextstate[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/nextstate[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/nextstate[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/skip/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/state[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/state[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/state[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3/P_RX_CLK_FR_CORE' (GTP_HSSTLP_LANE.P_RX_CLK_FR_CORE) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3/P_TX_CLK_FR_CORE' (GTP_HSSTLP_LANE.P_TX_CLK_FR_CORE) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[2]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[3]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[4]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[5]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[7]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[10]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[11]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[12]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[13]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[15]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[18]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[19]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[20]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[21]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[23]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[26]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[27]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[28]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[29]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[31]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txk_3[0]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'tx_state_reg[0]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'tx_state_reg[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'tx_state_reg[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:11s
Action synthesize: CPU time elapsed is 0h:0m:7s
Action synthesize: Process CPU time elapsed is 0h:0m:7s
Current time: Thu May 15 20:48:02 2025
Action synthesize: Peak memory pool usage is 331 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:16s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:8s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:8s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Thu May 15 20:48:02 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/hssttest.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

C: SDC-2025: Clock source 'n:hsst_inst/U_GTP_HSSTLP_WRAPPER/P_TX_CLK_FR_CORE_3' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:hsst_inst/U_GTP_HSSTLP_WRAPPER/P_RX_CLK_FR_CORE_3' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'hsst_top'
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'Word_Alignment_32bit_inst/data_done' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Checking design netlist.
I: GTP_HSSTLP_LANE PAD pin hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3.P_RX_SDN is unused
I: GTP_HSSTLP_LANE PAD pin hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3.P_RX_SDP is unused
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net rxclk in design, driver pin P_RCLK2FABRIC(instance hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3) -> load pin CLK(instance Word_Alignment_32bit_inst/data_af_align[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[0]).
I: The instance clkbufg_2(GTP_CLKBUFG) has been inserted on the net txclk in design, driver pin P_TCLK2FABRIC(instance hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3) -> load pin P_TX_CLK_FR_CORE(instance hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N38_0_1/gateop, insts:31.
I: Infer CARRY group, base inst: N88_0_1/gateop, insts:10.
I: Infer CARRY group, base inst: N101_0_0/gateop, insts:32.
I: Infer CARRY group, base inst: N107_0_1/gateop, insts:31.
I: Infer CARRY group, base inst: N111.eq_0/gateop, insts:16.
I: Infer CARRY group, base inst: N112.eq_0/gateop, insts:16.
I: Infer CARRY group, base inst: hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N13_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/N6_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/N16_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N204_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N233_1_0/gateop, insts:13.
I: Infer CARRY group, base inst: hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N251_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N13_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].sigdet_deb/N13_1_1/gateop, insts:11.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                  
| FF                    | 405      | 133200        | 1                  
| LUT                   | 461      | 66600         | 1                  
| Distributed RAM       | 0        | 19900         | 0                  
| DRM                   | 0        | 155           | 0                  
| IO                    | 10       | 300           | 4                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 3        | 32            | 10                 
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 24            | 0                  
| HSSTLP                | 0.5      | 2             | 25                 
| GPLL                  | 0        | 6             | 0                  
| PPLL                  | 0        | 6             | 0                  
| DDRPHY_CPD            | 0        | 12            | 0                  
| HCKB                  | 0        | 96            | 0                  
| IOCKB                 | 0        | 24            | 0                  
| MRCKB                 | 0        | 12            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 48            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.05 sec.

Design 'hsst_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/device_map/hsst_top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:11s
Action dev_map: CPU time elapsed is 0h:0m:7s
Action dev_map: Process CPU time elapsed is 0h:0m:7s
Current time: Thu May 15 20:48:12 2025
Action dev_map: Peak memory pool usage is 345 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:27s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:15s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:15s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Thu May 15 20:48:13 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/hssttest.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led[0]} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[0]} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[1]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[1]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[2]} LOC=C19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[2]} LOC=C19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[4]} LOC=A17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[4]} LOC=A17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[5]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[5]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[6]} LOC=C17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[6]} LOC=C17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[7]} LOC=B17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[7]} LOC=B17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {i_p_refckn_0} LOC=AB11
Executing : def_port {i_p_refckn_0} LOC=AB11 successfully
Executing : def_port {i_p_refckp_0} LOC=AA11
Executing : def_port {i_p_refckp_0} LOC=AA11 successfully
Executing : def_port {rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_inst_site {hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3/gophsst} HSSTLP_364_0 U3_HSSTLP_LANE
Executing : def_inst_site {hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3/gophsst} HSSTLP_364_0 U3_HSSTLP_LANE successfully
Executing : def_inst_site {hsst_inst/U_GTP_HSSTLP_WRAPPER/PLL0_ENABLE.U_GTP_HSSTLP_PLL0/gophsst} HSSTLP_364_0 U0_HSSTLP_PLL
Executing : def_inst_site {hsst_inst/U_GTP_HSSTLP_WRAPPER/PLL0_ENABLE.U_GTP_HSSTLP_PLL0/gophsst} HSSTLP_364_0 U0_HSSTLP_PLL successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.38 sec
Worst slack after clock region global placement is 997227
Wirelength after clock region global placement is 4706 and checksum is 81F610594BE4968E.
1st GP placement takes 2.33 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_215_576.
Mapping instance clkbufg_1/gopclkbufg to USCM_215_624.
Mapping instance clkbufg_2/gopclkbufg to USCM_215_579.
Clock placement takes 0.09 sec.

Wirelength after Pre Global Placement is 4706 and checksum is 81F610594BE4968E.
Pre global placement takes 2.83 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_16_1080.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_16_1032.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_16_1074.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOLHR_16_1056.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOLHR_16_1086.
Placed fixed group with base inst led_obuf[4]/opit_1 on IOLHR_16_1116.
Placed fixed group with base inst led_obuf[5]/opit_1 on IOLHR_16_1110.
Placed fixed group with base inst led_obuf[6]/opit_1 on IOLHR_16_1140.
Placed fixed group with base inst led_obuf[7]/opit_1 on IOLHR_16_1134.
Placed fixed group with base inst rstn_ibuf/opit_1 on IOLHR_16_990.
Placed fixed instance hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3/gophsst on HSSTLP_364_0.
Placed fixed instance hsst_inst/U_GTP_HSSTLP_WRAPPER/PLL0_ENABLE.U_GTP_HSSTLP_PLL0/gophsst on HSSTLP_364_0.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_215_576.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_215_624.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_215_579.
Placed fixed instance i_p_refckn_0_ibuf_hsst on SPAD_363_2.
Placed fixed instance i_p_refckp_0_ibuf_hsst on SPAD_363_1.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Fixed placement takes 0.06 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 991370.
	7 iterations finished.
	Final slack 995075.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 996912
2nd GP placement takes 0.59 sec.

Wirelength after global placement is 5015 and checksum is B649E2E2D08C6BED.
Global placement takes 0.67 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 160 LUT6 in collection, pack success:6
Packing LUT6D takes 0.02 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 5045 and checksum is ECFD2AE84F9F79C2.
Macro cell placement takes 0.02 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 991285.
	6 iterations finished.
	Final slack 994460.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 997012
3rd GP placement takes 0.34 sec.

Wirelength after post global placement is 5094 and checksum is 29AE8D07E7F46751.
Packing LUT6D started.
I: LUT6D pack result: There are 148 LUT6 in collection, pack success:0
Packing LUT6D takes 0.00 sec.
Post global placement takes 0.38 sec.

Phase 4 Legalization started.
The average distance in LP is 0.267490.
Wirelength after legalization is 5629 and checksum is F30D9350BCA2F122.
Legalization takes 0.08 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 996823.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 5629 and checksum is F30D9350BCA2F122.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 996823, TNS before detailed placement is 0. 
Worst slack after detailed placement is 996823, TNS after detailed placement is 0. 
Swapping placement takes 0.02 sec.

Wirelength after detailed placement is 5629 and checksum is F30D9350BCA2F122.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 996823, TNS after placement is 0.
Placement done.
Total placement takes 4.12 sec.
Finished placement.

Routing started.
Building routing graph takes 2.95 sec.
Worst slack is 996823, TNS before global route is 0.
Processing design graph takes 0.62 sec.
Total memory for routing:
	216.456290 M.
Total nets for routing : 952.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 4 processed 7 nets, it takes 0.05 sec.
Global routing takes 0.08 sec.
Total 964 subnets.
    forward max bucket size 477 , backward 333.
        Unrouted nets 523 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.109375 sec.
    forward max bucket size 171 , backward 153.
        Unrouted nets 407 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.078125 sec.
    forward max bucket size 157 , backward 143.
        Unrouted nets 401 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.093750 sec.
    forward max bucket size 283 , backward 234.
        Unrouted nets 329 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 286 , backward 234.
        Unrouted nets 290 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.062500 sec.
    forward max bucket size 124 , backward 234.
        Unrouted nets 199 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 171 , backward 164.
        Unrouted nets 141 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.031250 sec.
    forward max bucket size 159 , backward 236.
        Unrouted nets 108 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 138 , backward 236.
        Unrouted nets 68 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 124 , backward 250.
        Unrouted nets 42 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 56 , backward 71.
        Unrouted nets 20 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 44 , backward 42.
        Unrouted nets 3 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 14.
        Unrouted nets 2 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 12.
        Unrouted nets 3 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 33 , backward 12.
        Unrouted nets 4 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 39 , backward 12.
        Unrouted nets 3 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.015625 sec.
    forward max bucket size 11 , backward 12.
        Unrouted nets 0 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
Detailed routing takes 16 iterations
I: Design net Word_Alignment_32bit_inst/N307 is routed by general path.
C: Route-2036: The clock path from Word_Alignment_32bit_inst/N307/gateop:L6 to Word_Alignment_32bit_inst/nextstate[2]/opit_0:CLK is routed by SRB.
Detailed routing takes 0.47 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.33 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.05 sec.
Used SRB routing arc is 6050.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 5.22 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 240           | 0                  
| Use of BKCL                 | 1        | 6             | 17                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 122      | 11675         | 2                  
|   FF                        | 314      | 93400         | 1                  
|   LUT                       | 335      | 46700         | 1                  
|   LUT-FF pairs              | 219      | 46700         | 1                  
| Use of CLMS                 | 43       | 4975          | 1                  
|   FF                        | 91       | 39800         | 1                  
|   LUT                       | 120      | 19900         | 1                  
|   LUT-FF pairs              | 48       | 19900         | 1                  
|   Distributed RAM           | 0        | 19900         | 0                  
| Use of DDRPHY_CPD           | 0        | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                  
| Use of DDR_PHY              | 0        | 24            | 0                  
| Use of DRM                  | 0        | 155           | 0                  
| Use of GPLL                 | 0        | 6             | 0                  
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 75       | 10550         | 1                  
| Use of HCKB                 | 5        | 96            | 6                  
|  HCKB dataused              | 0        | 96            | 0                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0.5      | 2             | 25                 
| Use of IO                   | 10       | 300           | 4                  
|   IOBD                      | 4        | 144           | 3                  
|   IOBS                      | 6        | 156           | 4                  
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 10       | 300           | 4                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 12            | 0                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 0        | 6             | 0                  
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 0        | 24            | 0                  
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 2        | 8             | 25                 
| Use of TSERDES              | 0        | 48            | 0                  
| Use of USCM                 | 3        | 32            | 10                 
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'hsst_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:32s
Action pnr: CPU time elapsed is 0h:0m:21s
Action pnr: Process CPU time elapsed is 0h:0m:22s
Current time: Thu May 15 20:48:44 2025
Action pnr: Peak memory pool usage is 1,157 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:59s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:36s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:37s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Thu May 15 20:48:45 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/hssttest.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[0]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[1]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[2]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[3]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[4]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[5]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[6]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[7]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[8]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[9]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[10]/opit_0_L6Q/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[11]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[12]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[13]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[14]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[15]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[16]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[17]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[18]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[19]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[20]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[21]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[22]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[23]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[24]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[25]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[26]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[27]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[28]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[29]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[30]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_af_align[31]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/data_valid/opit_0_L5Q_perm/CLK' (gopLUT6L5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[0]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[1]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[2]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[3]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[4]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[5]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[6]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg8[7]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[0]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[1]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[2]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[3]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[4]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[5]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[6]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[7]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[8]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[9]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[10]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[11]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[12]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[13]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[14]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg16[15]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[0]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[1]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[2]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[3]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[4]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[5]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[6]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[7]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[8]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[9]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[10]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[11]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[12]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[13]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[14]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[15]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[16]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[17]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[18]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[19]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[20]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[21]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[22]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg24[23]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[0]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[1]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[2]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[3]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[4]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[5]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[6]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[7]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[8]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[9]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[10]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[11]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[12]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[13]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[14]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[15]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[16]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[17]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[18]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[19]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[20]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[21]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[22]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[23]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[24]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[25]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[26]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[27]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[28]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[29]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[30]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/datareg32[31]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/error/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/nextstate[0]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/nextstate[1]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/nextstate[2]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/skip/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/state[0]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/state[1]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'Word_Alignment_32bit_inst/state[2]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[0]/opit_0_L6Q_LUT6DQL5_perm/CLK' (gopLUT6QL5.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[0]/opit_0_L5Q_perm/CLK' (gopLUT6L5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3/gophsst/P_RX_CLK_FR_CORE' (gopHSST_LANE.P_RX_CLK_FR_CORE) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3/gophsst/P_TX_CLK_FR_CORE' (gopHSST_LANE.P_TX_CLK_FR_CORE) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[3]/opit_0_L6QL5Q_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[5]/opit_0_L6QL5Q_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[10]/opit_0_L6QL5Q_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[12]/opit_0_L6QL5Q_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[15]/opit_0_L6QL5Q_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[19]/opit_0_L6QL5Q_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[21]/opit_0_L6QL5Q_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[26]/opit_0_L6QL5Q_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[28]/opit_0_L6QL5Q_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[31]/opit_0_L6QL5Q_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txk_3[0]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'tx_state_reg[1]/opit_0_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'tx_state_reg[2]/opit_0_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[0]/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[10]/opit_0_L6QL5Q_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[3]/opit_0_AQ_perm/CLK' (Carry.data_bf_Alignment_judge[3]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[7]/opit_0_AQ_perm/CLK' (Carry.data_bf_Alignment_judge[7]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[11]/opit_0_AQ_perm/CLK' (Carry.data_bf_Alignment_judge[11]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[15]/opit_0_AQ_perm/CLK' (Carry.data_bf_Alignment_judge[15]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[19]/opit_0_AQ_perm/CLK' (Carry.data_bf_Alignment_judge[19]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[23]/opit_0_AQ_perm/CLK' (Carry.data_bf_Alignment_judge[23]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[27]/opit_0_AQ_perm/CLK' (Carry.data_bf_Alignment_judge[27]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_bf_Alignment_judge[31]/opit_0_AQ_perm/CLK' (Carry.data_bf_Alignment_judge[31]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[4]/opit_0_AQ_perm/CLK' (Carry.data_af_Alignment_judge[4]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[8]/opit_0_AQ_perm/CLK' (Carry.data_af_Alignment_judge[8]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[12]/opit_0_AQ_perm/CLK' (Carry.data_af_Alignment_judge[12]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[16]/opit_0_AQ_perm/CLK' (Carry.data_af_Alignment_judge[16]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[20]/opit_0_AQ_perm/CLK' (Carry.data_af_Alignment_judge[20]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[24]/opit_0_AQ_perm/CLK' (Carry.data_af_Alignment_judge[24]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[28]/opit_0_AQ_perm/CLK' (Carry.data_af_Alignment_judge[28]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'data_af_Alignment_judge[31]/opit_0_AQ_perm/CLK' (Carry.data_af_Alignment_judge[31]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[1]/opit_0_AQ_perm/CLK' (Carry.i_txd_3[1]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[8]/opit_0_AQ_perm/CLK' (Carry.i_txd_3[8]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[9]/opit_0_AQ_perm/CLK' (Carry.i_txd_3[9]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[16]/opit_0_AQ_perm/CLK' (Carry.i_txd_3[16]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[17]/opit_0_AQ_perm/CLK' (Carry.i_txd_3[17]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[24]/opit_0_AQ_perm/CLK' (Carry.i_txd_3[24]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[25]/opit_0_AQ_perm/CLK' (Carry.i_txd_3[25]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'i_txd_3[30]/opit_0_AQ_perm/CLK' (Carry.i_txd_3[30]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[4]/opit_0_AQ_perm/CLK' (Carry.txcnt[4]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[8]/opit_0_AQ_perm/CLK' (Carry.txcnt[8]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'txcnt[9]/opit_0_AQ_perm/CLK' (Carry.txcnt[9]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:17s
Action report_timing: CPU time elapsed is 0h:0m:10s
Action report_timing: Process CPU time elapsed is 0h:0m:10s
Current time: Thu May 15 20:49:01 2025
Action report_timing: Peak memory pool usage is 1,073 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:1m:16s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:46s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:47s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Thu May 15 20:49:02 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/hssttest.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.140625 sec.
Generating architecture configuration.
C: Bitstream-2001: SCBV has not been set. Please set SCBV value based on PCB board, where is in configuration tab of bit stream options.
The bitstream file is "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/sfp/prj/hssttest/generate_bitstream/hsst_top.sbit"
Generate programming file takes 4.781250 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:20s
Action gen_bit_stream: CPU time elapsed is 0h:0m:14s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:14s
Current time: Thu May 15 20:49:21 2025
Action gen_bit_stream: Peak memory pool usage is 1,086 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:1m:36s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:1m:0s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:1m:1s
Process "Generate Bitstream" done.
Process exit normally.
