// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matmul_hw_HH_
#define _matmul_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matmul_hw_fadd_32dEe.h"
#include "matmul_hw_fmul_32eOg.h"
#include "matmul_hw_b_copy_0.h"

namespace ap_rtl {

struct matmul_hw : public sc_module {
    // Port declarations 41
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_out< sc_lv<32> > b_0_Addr_A;
    sc_out< sc_logic > b_0_EN_A;
    sc_out< sc_lv<4> > b_0_WEN_A;
    sc_out< sc_lv<32> > b_0_Din_A;
    sc_in< sc_lv<32> > b_0_Dout_A;
    sc_out< sc_logic > b_0_Clk_A;
    sc_out< sc_logic > b_0_Rst_A;
    sc_out< sc_lv<32> > b_1_Addr_A;
    sc_out< sc_logic > b_1_EN_A;
    sc_out< sc_lv<4> > b_1_WEN_A;
    sc_out< sc_lv<32> > b_1_Din_A;
    sc_in< sc_lv<32> > b_1_Dout_A;
    sc_out< sc_logic > b_1_Clk_A;
    sc_out< sc_logic > b_1_Rst_A;
    sc_out< sc_lv<32> > c_Addr_A;
    sc_out< sc_logic > c_EN_A;
    sc_out< sc_lv<4> > c_WEN_A;
    sc_out< sc_lv<32> > c_Din_A;
    sc_in< sc_lv<32> > c_Dout_A;
    sc_out< sc_logic > c_Clk_A;
    sc_out< sc_logic > c_Rst_A;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    matmul_hw(sc_module_name name);
    SC_HAS_PROCESS(matmul_hw);

    ~matmul_hw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matmul_hw_b_copy_0* b_copy_0_U;
    matmul_hw_b_copy_0* b_copy_1_U;
    matmul_hw_b_copy_0* b_copy_2_U;
    matmul_hw_b_copy_0* b_copy_3_U;
    matmul_hw_b_copy_0* b_copy_4_U;
    matmul_hw_b_copy_0* b_copy_5_U;
    matmul_hw_b_copy_0* b_copy_6_U;
    matmul_hw_b_copy_0* b_copy_7_U;
    matmul_hw_b_copy_0* b_copy_8_U;
    matmul_hw_b_copy_0* b_copy_9_U;
    matmul_hw_b_copy_0* b_copy_10_U;
    matmul_hw_b_copy_0* b_copy_11_U;
    matmul_hw_b_copy_0* b_copy_12_U;
    matmul_hw_b_copy_0* b_copy_13_U;
    matmul_hw_b_copy_0* b_copy_14_U;
    matmul_hw_b_copy_0* b_copy_15_U;
    matmul_hw_fadd_32dEe<1,5,32,32,32>* matmul_hw_fadd_32dEe_U1;
    matmul_hw_fadd_32dEe<1,5,32,32,32>* matmul_hw_fadd_32dEe_U2;
    matmul_hw_fmul_32eOg<1,4,32,32,32>* matmul_hw_fmul_32eOg_U3;
    matmul_hw_fmul_32eOg<1,4,32,32,32>* matmul_hw_fmul_32eOg_U4;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > indvar_flatten_reg_826;
    sc_signal< sc_lv<5> > i_reg_837;
    sc_signal< sc_lv<5> > j_reg_848;
    sc_signal< sc_lv<32> > reg_892;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1569;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage5;
    sc_signal< sc_lv<1> > tmp_3_reg_1683;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage7;
    sc_signal< sc_lv<32> > reg_896;
    sc_signal< sc_lv<32> > reg_900;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage6;
    sc_signal< sc_lv<32> > reg_904;
    sc_signal< sc_lv<32> > grp_fu_864_p2;
    sc_signal< sc_lv<32> > reg_908;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1569;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_1569;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_914_p2;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1569;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1569;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1569;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1569;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1569;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1569;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1569;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_1569;
    sc_signal< sc_lv<9> > indvar_flatten_next_fu_920_p2;
    sc_signal< sc_lv<9> > indvar_flatten_next_reg_1573;
    sc_signal< sc_lv<5> > j_mid2_fu_938_p3;
    sc_signal< sc_lv<5> > j_mid2_reg_1578;
    sc_signal< sc_lv<1> > tmp_mid2_fu_958_p3;
    sc_signal< sc_lv<1> > tmp_mid2_reg_1592;
    sc_signal< sc_lv<5> > tmp_1_mid2_v_fu_966_p3;
    sc_signal< sc_lv<5> > tmp_1_mid2_v_reg_1596;
    sc_signal< sc_lv<8> > tmp_1_fu_974_p3;
    sc_signal< sc_lv<8> > tmp_1_reg_1602;
    sc_signal< sc_lv<64> > tmp_6_fu_988_p1;
    sc_signal< sc_lv<64> > tmp_6_reg_1623;
    sc_signal< sc_lv<1> > tmp_3_fu_1039_p2;
    sc_signal< sc_lv<64> > tmp_9_fu_1053_p1;
    sc_signal< sc_lv<64> > tmp_9_reg_1713;
    sc_signal< sc_lv<32> > a_row_load_8_fu_1079_p3;
    sc_signal< sc_lv<32> > a_row_load_fu_1087_p3;
    sc_signal< sc_lv<7> > tmp_6_cast5_fu_1105_p1;
    sc_signal< sc_lv<7> > tmp_6_cast5_reg_1761;
    sc_signal< sc_lv<32> > b_copy_0_q0;
    sc_signal< sc_lv<32> > b_copy_8_q0;
    sc_signal< sc_lv<32> > a_row_load_9_fu_1141_p3;
    sc_signal< sc_lv<32> > a_row_load_1_fu_1149_p3;
    sc_signal< sc_lv<32> > b_copy_1_q0;
    sc_signal< sc_lv<32> > b_copy_9_q0;
    sc_signal< sc_lv<32> > a_row_load_10_fu_1197_p3;
    sc_signal< sc_lv<32> > a_row_load_2_fu_1205_p3;
    sc_signal< sc_lv<32> > b_copy_2_q0;
    sc_signal< sc_lv<32> > b_copy_10_q0;
    sc_signal< sc_lv<32> > a_row_load_11_fu_1255_p3;
    sc_signal< sc_lv<32> > a_row_load_3_fu_1263_p3;
    sc_signal< sc_lv<32> > grp_fu_868_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_1926;
    sc_signal< sc_lv<32> > b_copy_3_q0;
    sc_signal< sc_lv<32> > grp_fu_873_p2;
    sc_signal< sc_lv<32> > tmp_2_8_reg_1941;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_2_8_reg_1941;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_2_8_reg_1941;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_2_8_reg_1941;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_2_8_reg_1941;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_2_8_reg_1941;
    sc_signal< sc_lv<32> > b_copy_11_q0;
    sc_signal< sc_lv<32> > a_row_load_12_fu_1311_p3;
    sc_signal< sc_lv<32> > a_row_load_4_fu_1319_p3;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1986;
    sc_signal< sc_lv<32> > b_copy_4_q0;
    sc_signal< sc_lv<32> > tmp_2_9_reg_2001;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_2_9_reg_2001;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_2_9_reg_2001;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_2_9_reg_2001;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_2_9_reg_2001;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_2_9_reg_2001;
    sc_signal< sc_lv<32> > b_copy_12_q0;
    sc_signal< sc_lv<5> > j_1_fu_1352_p2;
    sc_signal< sc_lv<5> > j_1_reg_2016;
    sc_signal< sc_lv<32> > a_row_load_15_fu_1386_p3;
    sc_signal< sc_lv<32> > a_row_load_15_reg_2021;
    sc_signal< sc_lv<32> > a_row_load_14_fu_1393_p3;
    sc_signal< sc_lv<32> > a_row_load_14_reg_2026;
    sc_signal< sc_lv<32> > a_row_load_13_fu_1400_p3;
    sc_signal< sc_lv<32> > a_row_load_7_fu_1408_p3;
    sc_signal< sc_lv<32> > a_row_load_7_reg_2036;
    sc_signal< sc_lv<32> > a_row_load_6_fu_1415_p3;
    sc_signal< sc_lv<32> > a_row_load_6_reg_2041;
    sc_signal< sc_lv<32> > a_row_load_5_fu_1422_p3;
    sc_signal< sc_lv<10> > tmp_30_fu_1463_p2;
    sc_signal< sc_lv<10> > tmp_30_reg_2051;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter2_tmp_30_reg_2051;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter3_tmp_30_reg_2051;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter4_tmp_30_reg_2051;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter5_tmp_30_reg_2051;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter6_tmp_30_reg_2051;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter7_tmp_30_reg_2051;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter8_tmp_30_reg_2051;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter9_tmp_30_reg_2051;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter10_tmp_30_reg_2051;
    sc_signal< sc_lv<32> > tmp_2_2_reg_2056;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_2_2_reg_2056;
    sc_signal< sc_lv<32> > b_copy_5_q0;
    sc_signal< sc_lv<32> > tmp_2_s_reg_2071;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_2_s_reg_2071;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_2_s_reg_2071;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_2_s_reg_2071;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_2_s_reg_2071;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_2_s_reg_2071;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_2_s_reg_2071;
    sc_signal< sc_lv<32> > b_copy_13_q0;
    sc_signal< sc_lv<32> > tmp_2_3_reg_2086;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_2_3_reg_2086;
    sc_signal< sc_lv<32> > b_copy_6_q0;
    sc_signal< sc_lv<32> > tmp_2_10_reg_2101;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_2_10_reg_2101;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_2_10_reg_2101;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_2_10_reg_2101;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_2_10_reg_2101;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_2_10_reg_2101;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_2_10_reg_2101;
    sc_signal< sc_lv<32> > b_copy_14_q0;
    sc_signal< sc_lv<32> > tmp_2_4_reg_2116;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_2_4_reg_2116;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_2_4_reg_2116;
    sc_signal< sc_lv<32> > b_copy_7_q0;
    sc_signal< sc_lv<32> > tmp_2_11_reg_2126;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_2_11_reg_2126;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_2_11_reg_2126;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_2_11_reg_2126;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_2_11_reg_2126;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_2_11_reg_2126;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_2_11_reg_2126;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter8_tmp_2_11_reg_2126;
    sc_signal< sc_lv<32> > b_copy_15_q0;
    sc_signal< sc_lv<32> > grp_fu_859_p2;
    sc_signal< sc_lv<32> > tmp_5_reg_2136;
    sc_signal< sc_lv<32> > tmp_2_5_reg_2141;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_2_5_reg_2141;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_2_5_reg_2141;
    sc_signal< sc_lv<32> > tmp_2_12_reg_2146;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_2_12_reg_2146;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_2_12_reg_2146;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_2_12_reg_2146;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_2_12_reg_2146;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_2_12_reg_2146;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_2_12_reg_2146;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter8_tmp_2_12_reg_2146;
    sc_signal< sc_lv<32> > tmp_2_6_reg_2151;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_2_6_reg_2151;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_2_6_reg_2151;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_2_6_reg_2151;
    sc_signal< sc_lv<32> > tmp_2_13_reg_2156;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_2_13_reg_2156;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_2_13_reg_2156;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_2_13_reg_2156;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_2_13_reg_2156;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_2_13_reg_2156;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_2_13_reg_2156;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter8_tmp_2_13_reg_2156;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter9_tmp_2_13_reg_2156;
    sc_signal< sc_lv<32> > tmp_2_7_reg_2161;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_2_7_reg_2161;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_2_7_reg_2161;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_2_7_reg_2161;
    sc_signal< sc_lv<32> > tmp_2_14_reg_2166;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_2_14_reg_2166;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_2_14_reg_2166;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_2_14_reg_2166;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_2_14_reg_2166;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_2_14_reg_2166;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_2_14_reg_2166;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter8_tmp_2_14_reg_2166;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter9_tmp_2_14_reg_2166;
    sc_signal< sc_lv<32> > tmp_5_1_reg_2171;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > tmp_5_2_reg_2176;
    sc_signal< sc_lv<32> > tmp_5_3_reg_2181;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<32> > tmp_5_4_reg_2186;
    sc_signal< sc_lv<32> > tmp_5_5_reg_2191;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > tmp_5_6_reg_2196;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<32> > tmp_5_7_reg_2201;
    sc_signal< sc_lv<32> > tmp_5_8_reg_2206;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<32> > tmp_5_s_reg_2211;
    sc_signal< sc_lv<32> > tmp_5_10_reg_2216;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<32> > tmp_5_11_reg_2221;
    sc_signal< sc_lv<32> > tmp_5_12_reg_2226;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<32> > tmp_5_13_reg_2231;
    sc_signal< sc_lv<4> > b_copy_0_address0;
    sc_signal< sc_logic > b_copy_0_ce0;
    sc_signal< sc_logic > b_copy_0_we0;
    sc_signal< sc_lv<4> > b_copy_1_address0;
    sc_signal< sc_logic > b_copy_1_ce0;
    sc_signal< sc_logic > b_copy_1_we0;
    sc_signal< sc_lv<4> > b_copy_2_address0;
    sc_signal< sc_logic > b_copy_2_ce0;
    sc_signal< sc_logic > b_copy_2_we0;
    sc_signal< sc_lv<4> > b_copy_3_address0;
    sc_signal< sc_logic > b_copy_3_ce0;
    sc_signal< sc_logic > b_copy_3_we0;
    sc_signal< sc_lv<4> > b_copy_4_address0;
    sc_signal< sc_logic > b_copy_4_ce0;
    sc_signal< sc_logic > b_copy_4_we0;
    sc_signal< sc_lv<4> > b_copy_5_address0;
    sc_signal< sc_logic > b_copy_5_ce0;
    sc_signal< sc_logic > b_copy_5_we0;
    sc_signal< sc_lv<4> > b_copy_6_address0;
    sc_signal< sc_logic > b_copy_6_ce0;
    sc_signal< sc_logic > b_copy_6_we0;
    sc_signal< sc_lv<4> > b_copy_7_address0;
    sc_signal< sc_logic > b_copy_7_ce0;
    sc_signal< sc_logic > b_copy_7_we0;
    sc_signal< sc_lv<4> > b_copy_8_address0;
    sc_signal< sc_logic > b_copy_8_ce0;
    sc_signal< sc_logic > b_copy_8_we0;
    sc_signal< sc_lv<4> > b_copy_9_address0;
    sc_signal< sc_logic > b_copy_9_ce0;
    sc_signal< sc_logic > b_copy_9_we0;
    sc_signal< sc_lv<4> > b_copy_10_address0;
    sc_signal< sc_logic > b_copy_10_ce0;
    sc_signal< sc_logic > b_copy_10_we0;
    sc_signal< sc_lv<4> > b_copy_11_address0;
    sc_signal< sc_logic > b_copy_11_ce0;
    sc_signal< sc_logic > b_copy_11_we0;
    sc_signal< sc_lv<4> > b_copy_12_address0;
    sc_signal< sc_logic > b_copy_12_ce0;
    sc_signal< sc_logic > b_copy_12_we0;
    sc_signal< sc_lv<4> > b_copy_13_address0;
    sc_signal< sc_logic > b_copy_13_ce0;
    sc_signal< sc_logic > b_copy_13_we0;
    sc_signal< sc_lv<4> > b_copy_14_address0;
    sc_signal< sc_logic > b_copy_14_ce0;
    sc_signal< sc_logic > b_copy_14_we0;
    sc_signal< sc_lv<4> > b_copy_15_address0;
    sc_signal< sc_logic > b_copy_15_ce0;
    sc_signal< sc_logic > b_copy_15_we0;
    sc_signal< sc_lv<9> > indvar_flatten_phi_fu_830_p4;
    sc_signal< sc_lv<5> > i_phi_fu_841_p4;
    sc_signal< sc_lv<5> > j_phi_fu_852_p4;
    sc_signal< sc_lv<64> > tmp_4_fu_982_p1;
    sc_signal< sc_lv<64> > tmp_8_fu_999_p3;
    sc_signal< sc_lv<64> > tmp_24_cast_fu_1018_p1;
    sc_signal< sc_lv<64> > tmp_11_fu_1029_p3;
    sc_signal< sc_lv<64> > tmp_24_fu_1044_p3;
    sc_signal< sc_lv<64> > tmp_13_fu_1069_p3;
    sc_signal< sc_lv<64> > tmp_26_cast_fu_1114_p1;
    sc_signal< sc_lv<64> > tmp_15_fu_1131_p3;
    sc_signal< sc_lv<64> > tmp_26_fu_1167_p3;
    sc_signal< sc_lv<64> > tmp_17_fu_1187_p3;
    sc_signal< sc_lv<64> > tmp_28_cast_fu_1228_p1;
    sc_signal< sc_lv<64> > tmp_19_fu_1245_p3;
    sc_signal< sc_lv<64> > tmp_28_fu_1281_p3;
    sc_signal< sc_lv<64> > tmp_21_fu_1301_p3;
    sc_signal< sc_lv<64> > tmp_30_cast_fu_1346_p1;
    sc_signal< sc_lv<64> > tmp_31_cast_fu_1469_p1;
    sc_signal< sc_lv<32> > a_row_load_015_fu_110;
    sc_signal< sc_lv<32> > a_row_load_29_fu_114;
    sc_signal< sc_lv<32> > a_row_load_28_fu_118;
    sc_signal< sc_lv<32> > a_row_load_27_fu_122;
    sc_signal< sc_lv<32> > a_row_load_26_fu_126;
    sc_signal< sc_lv<32> > a_row_load_25_fu_130;
    sc_signal< sc_lv<32> > a_row_load_24_fu_134;
    sc_signal< sc_lv<32> > a_row_load_23_fu_138;
    sc_signal< sc_lv<32> > a_row_load_22_fu_142;
    sc_signal< sc_lv<32> > a_row_load_21_fu_146;
    sc_signal< sc_lv<32> > a_row_load_20_fu_150;
    sc_signal< sc_lv<32> > a_row_load_19_fu_154;
    sc_signal< sc_lv<32> > a_row_load_18_fu_158;
    sc_signal< sc_lv<32> > a_row_load_17_fu_162;
    sc_signal< sc_lv<32> > a_row_load_16_fu_166;
    sc_signal< sc_lv<32> > a_row_load_s_fu_170;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<32> > b_0_Addr_A_orig;
    sc_signal< sc_lv<32> > b_1_Addr_A_orig;
    sc_signal< sc_lv<32> > c_Addr_A_orig;
    sc_signal< sc_lv<32> > grp_fu_859_p0;
    sc_signal< sc_lv<32> > grp_fu_859_p1;
    sc_signal< sc_lv<32> > grp_fu_864_p0;
    sc_signal< sc_lv<32> > grp_fu_864_p1;
    sc_signal< sc_lv<32> > grp_fu_868_p0;
    sc_signal< sc_lv<32> > grp_fu_868_p1;
    sc_signal< sc_lv<32> > grp_fu_873_p0;
    sc_signal< sc_lv<32> > grp_fu_873_p1;
    sc_signal< sc_lv<1> > exitcond_fu_932_p2;
    sc_signal< sc_lv<5> > i_1_fu_926_p2;
    sc_signal< sc_lv<1> > tmp_mid1_fu_946_p2;
    sc_signal< sc_lv<1> > tmp1_fu_952_p2;
    sc_signal< sc_lv<8> > tmp_7_fu_994_p2;
    sc_signal< sc_lv<6> > tmp_6_cast_fu_1009_p1;
    sc_signal< sc_lv<6> > tmp_23_fu_1012_p2;
    sc_signal< sc_lv<8> > tmp_10_fu_1024_p2;
    sc_signal< sc_lv<8> > tmp_12_fu_1064_p2;
    sc_signal< sc_lv<7> > tmp_25_fu_1108_p2;
    sc_signal< sc_lv<8> > tmp_14_fu_1126_p2;
    sc_signal< sc_lv<8> > tmp_16_fu_1182_p2;
    sc_signal< sc_lv<7> > tmp_27_fu_1223_p2;
    sc_signal< sc_lv<8> > tmp_18_fu_1240_p2;
    sc_signal< sc_lv<8> > tmp_20_fu_1296_p2;
    sc_signal< sc_lv<8> > tmp_6_cast6_fu_1337_p1;
    sc_signal< sc_lv<8> > tmp_29_fu_1340_p2;
    sc_signal< sc_lv<9> > tmp_22_fu_1375_p3;
    sc_signal< sc_lv<10> > tmp_23_cast_fu_1382_p1;
    sc_signal< sc_lv<10> > tmp_9_cast_fu_1460_p1;
    sc_signal< sc_lv<1> > ap_CS_fsm_state90;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_pp0_stage0;
    static const sc_lv<10> ap_ST_fsm_pp0_stage1;
    static const sc_lv<10> ap_ST_fsm_pp0_stage2;
    static const sc_lv<10> ap_ST_fsm_pp0_stage3;
    static const sc_lv<10> ap_ST_fsm_pp0_stage4;
    static const sc_lv<10> ap_ST_fsm_pp0_stage5;
    static const sc_lv<10> ap_ST_fsm_pp0_stage6;
    static const sc_lv<10> ap_ST_fsm_pp0_stage7;
    static const sc_lv<10> ap_ST_fsm_state90;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<56> ap_const_lv56_0;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<59> ap_const_lv59_1;
    static const sc_lv<8> ap_const_lv8_3;
    static const sc_lv<7> ap_const_lv7_30;
    static const sc_lv<8> ap_const_lv8_4;
    static const sc_lv<59> ap_const_lv59_2;
    static const sc_lv<8> ap_const_lv8_5;
    static const sc_lv<7> ap_const_lv7_50;
    static const sc_lv<8> ap_const_lv8_6;
    static const sc_lv<59> ap_const_lv59_3;
    static const sc_lv<8> ap_const_lv8_7;
    static const sc_lv<8> ap_const_lv8_70;
    static const sc_lv<32> ap_const_lv32_9;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_a_row_load_10_fu_1197_p3();
    void thread_a_row_load_11_fu_1255_p3();
    void thread_a_row_load_12_fu_1311_p3();
    void thread_a_row_load_13_fu_1400_p3();
    void thread_a_row_load_14_fu_1393_p3();
    void thread_a_row_load_15_fu_1386_p3();
    void thread_a_row_load_1_fu_1149_p3();
    void thread_a_row_load_2_fu_1205_p3();
    void thread_a_row_load_3_fu_1263_p3();
    void thread_a_row_load_4_fu_1319_p3();
    void thread_a_row_load_5_fu_1422_p3();
    void thread_a_row_load_6_fu_1415_p3();
    void thread_a_row_load_7_fu_1408_p3();
    void thread_a_row_load_8_fu_1079_p3();
    void thread_a_row_load_9_fu_1141_p3();
    void thread_a_row_load_fu_1087_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state90();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_b_0_Addr_A();
    void thread_b_0_Addr_A_orig();
    void thread_b_0_Clk_A();
    void thread_b_0_Din_A();
    void thread_b_0_EN_A();
    void thread_b_0_Rst_A();
    void thread_b_0_WEN_A();
    void thread_b_1_Addr_A();
    void thread_b_1_Addr_A_orig();
    void thread_b_1_Clk_A();
    void thread_b_1_Din_A();
    void thread_b_1_EN_A();
    void thread_b_1_Rst_A();
    void thread_b_1_WEN_A();
    void thread_b_copy_0_address0();
    void thread_b_copy_0_ce0();
    void thread_b_copy_0_we0();
    void thread_b_copy_10_address0();
    void thread_b_copy_10_ce0();
    void thread_b_copy_10_we0();
    void thread_b_copy_11_address0();
    void thread_b_copy_11_ce0();
    void thread_b_copy_11_we0();
    void thread_b_copy_12_address0();
    void thread_b_copy_12_ce0();
    void thread_b_copy_12_we0();
    void thread_b_copy_13_address0();
    void thread_b_copy_13_ce0();
    void thread_b_copy_13_we0();
    void thread_b_copy_14_address0();
    void thread_b_copy_14_ce0();
    void thread_b_copy_14_we0();
    void thread_b_copy_15_address0();
    void thread_b_copy_15_ce0();
    void thread_b_copy_15_we0();
    void thread_b_copy_1_address0();
    void thread_b_copy_1_ce0();
    void thread_b_copy_1_we0();
    void thread_b_copy_2_address0();
    void thread_b_copy_2_ce0();
    void thread_b_copy_2_we0();
    void thread_b_copy_3_address0();
    void thread_b_copy_3_ce0();
    void thread_b_copy_3_we0();
    void thread_b_copy_4_address0();
    void thread_b_copy_4_ce0();
    void thread_b_copy_4_we0();
    void thread_b_copy_5_address0();
    void thread_b_copy_5_ce0();
    void thread_b_copy_5_we0();
    void thread_b_copy_6_address0();
    void thread_b_copy_6_ce0();
    void thread_b_copy_6_we0();
    void thread_b_copy_7_address0();
    void thread_b_copy_7_ce0();
    void thread_b_copy_7_we0();
    void thread_b_copy_8_address0();
    void thread_b_copy_8_ce0();
    void thread_b_copy_8_we0();
    void thread_b_copy_9_address0();
    void thread_b_copy_9_ce0();
    void thread_b_copy_9_we0();
    void thread_c_Addr_A();
    void thread_c_Addr_A_orig();
    void thread_c_Clk_A();
    void thread_c_Din_A();
    void thread_c_EN_A();
    void thread_c_Rst_A();
    void thread_c_WEN_A();
    void thread_exitcond_flatten_fu_914_p2();
    void thread_exitcond_fu_932_p2();
    void thread_grp_fu_859_p0();
    void thread_grp_fu_859_p1();
    void thread_grp_fu_864_p0();
    void thread_grp_fu_864_p1();
    void thread_grp_fu_868_p0();
    void thread_grp_fu_868_p1();
    void thread_grp_fu_873_p0();
    void thread_grp_fu_873_p1();
    void thread_i_1_fu_926_p2();
    void thread_i_phi_fu_841_p4();
    void thread_indvar_flatten_next_fu_920_p2();
    void thread_indvar_flatten_phi_fu_830_p4();
    void thread_j_1_fu_1352_p2();
    void thread_j_mid2_fu_938_p3();
    void thread_j_phi_fu_852_p4();
    void thread_tmp1_fu_952_p2();
    void thread_tmp_10_fu_1024_p2();
    void thread_tmp_11_fu_1029_p3();
    void thread_tmp_12_fu_1064_p2();
    void thread_tmp_13_fu_1069_p3();
    void thread_tmp_14_fu_1126_p2();
    void thread_tmp_15_fu_1131_p3();
    void thread_tmp_16_fu_1182_p2();
    void thread_tmp_17_fu_1187_p3();
    void thread_tmp_18_fu_1240_p2();
    void thread_tmp_19_fu_1245_p3();
    void thread_tmp_1_fu_974_p3();
    void thread_tmp_1_mid2_v_fu_966_p3();
    void thread_tmp_20_fu_1296_p2();
    void thread_tmp_21_fu_1301_p3();
    void thread_tmp_22_fu_1375_p3();
    void thread_tmp_23_cast_fu_1382_p1();
    void thread_tmp_23_fu_1012_p2();
    void thread_tmp_24_cast_fu_1018_p1();
    void thread_tmp_24_fu_1044_p3();
    void thread_tmp_25_fu_1108_p2();
    void thread_tmp_26_cast_fu_1114_p1();
    void thread_tmp_26_fu_1167_p3();
    void thread_tmp_27_fu_1223_p2();
    void thread_tmp_28_cast_fu_1228_p1();
    void thread_tmp_28_fu_1281_p3();
    void thread_tmp_29_fu_1340_p2();
    void thread_tmp_30_cast_fu_1346_p1();
    void thread_tmp_30_fu_1463_p2();
    void thread_tmp_31_cast_fu_1469_p1();
    void thread_tmp_3_fu_1039_p2();
    void thread_tmp_4_fu_982_p1();
    void thread_tmp_6_cast5_fu_1105_p1();
    void thread_tmp_6_cast6_fu_1337_p1();
    void thread_tmp_6_cast_fu_1009_p1();
    void thread_tmp_6_fu_988_p1();
    void thread_tmp_7_fu_994_p2();
    void thread_tmp_8_fu_999_p3();
    void thread_tmp_9_cast_fu_1460_p1();
    void thread_tmp_9_fu_1053_p1();
    void thread_tmp_mid1_fu_946_p2();
    void thread_tmp_mid2_fu_958_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
