<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>ufl.edu</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>accelerator</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI_REG.OFFSET_BASE_PARAM" spirit:dependency="ADDRBLOCKPARAM_VALUE.S00_AXI_reg.OFFSET_BASE_PARAM">0</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI_REG.OFFSET_HIGH_PARAM" spirit:dependency="ADDRBLOCKPARAM_VALUE.S00_AXI_reg.OFFSET_HIGH_PARAM">0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>accelerator_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4d55b932</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>accelerator_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4268b8cc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4dd28f02</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>93b957b2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>fclk0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fclk1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fclk2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fclk3</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">19</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">19</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">20</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fifo_32/fifo_32.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fifo_32_prog_full/fifo_32_prog_full.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dram_cores/dram_wr_ram1.edn</spirit:name>
        <spirit:userFileType>edn</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dram_cores/dram_rd_ram1.edn</spirit:name>
        <spirit:userFileType>edn</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dram_cores/dram_wr_ram0.edn</spirit:name>
        <spirit:userFileType>edn</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dram_cores/dram_rd_ram0.edn</spirit:name>
        <spirit:userFileType>edn</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/config_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../convolve/hdl/math_custom.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/math_custom.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../convolve/hdl/user_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/memory_map.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ctrl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../convolve/hdl/kernel_buff.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../convolve/hdl/signal_buff.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/delay.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../convolve/hdl/add_tree.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../convolve/hdl/mult_add_tree.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/user_app.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dram_model.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/accelerator_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/accelerator_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d974c89a</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fifo_32/fifo_32.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fifo_32_prog_full/fifo_32_prog_full.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/config_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../convolve/hdl/math_custom.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/math_custom.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../convolve/hdl/user_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/memory_map.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ctrl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../convolve/hdl/kernel_buff.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../convolve/hdl/signal_buff.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/delay.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../convolve/hdl/add_tree.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../convolve/hdl/mult_add_tree.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/user_app.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dram_model.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/accelerator_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/accelerator_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/accelerator_v1_0/data/accelerator.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/accelerator_v1_0/data/accelerator.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/accelerator_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/accelerator_v1_0/src/accelerator.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/accelerator_v1_0/src/accelerator.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/accelerator_v1_0/src/accelerator_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/accelerator_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../convolve/hdl/wrapper_tb.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../../Reconfigurable Computing/convolve_project_final/wrapper_tb_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Accelerator template</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">20</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">accelerator_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>accelerator_v1.0</xilinx:displayName>
      <xilinx:coreRevision>9</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-12-16T00:21:36Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ufl.edu:user:accelerator:1.0_ARCHIVE_LOCATION">C:/Users/gstitt/Desktop/rc_class/ip_repo/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5780f46d_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment3/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3679f6aa_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment3/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25d6519d_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment3/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48495edf_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment3/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a8a099d_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment3/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@309c4a10_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment3/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bed2ea4_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment3/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a6eeb82_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment3/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@763b7dff_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment3/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6884fdf8_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment3/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ebc93c2_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment3/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@290ffb39_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment3/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ccce432_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment3/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@743da14d_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment3/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fb2399f_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment3/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53f336fc_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment3/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fb91c2e_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment3/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e96c0df_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment3/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a87391a_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment3/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@635aed4f_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment3/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@697b1067_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment3/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f3174c6_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment3/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a3a6e12_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e2302c6_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e61528_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6169fd96_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68a7a5b5_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7244e195_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@333ec2a5_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@437d86e1_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67af4b9a_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ac7c738_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36823208_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7417b0cf_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@331d7817_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ee23e60_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1910d98a_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a0d4f6d_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8e0fee6_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@631c6602_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d6f846a_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ec9934f_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c71466e_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bfcf4df_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c2ee91a_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25512967_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ba8d047_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@775109eb_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2aa3644_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@158d6fc2_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43278c1c_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7247509e_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@460ba5cb_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7510ce2_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e4ef48a_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44fc988a_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55f31749_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ee5c6d7_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35c3b2e0_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@512c9209_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a7db7a2_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26adf601_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fbf7b62_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f8d8b45_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57b2838_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50ca5c89_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ef88f8c_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28bee12f_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@218afceb_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68544306_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61462f3f_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31b4776b_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@191cf845_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c7465ff_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fa6ee8c_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58d5f936_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ac4bbe6_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a3015d8_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@166d8e5_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55b87d58_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d4da9e9_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d33210f_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a68e33e_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33ef361c_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6aaea825_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28321d8d_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@287676fc_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@502260ad_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@459ecb7d_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7725c4f_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@106b0e24_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d335126_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b30ab5_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9008925_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9bb58e_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26ab562e_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14abdc71_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23c6a25c_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@da6a752_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@119e2cf5_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5328924d_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@406fc033_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c34dc93_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f83cf38_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33c81325_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b66b08e_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1688b87a_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66028e71_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@287b4346_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74d43993_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e7e79a6_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1175f8ab_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17a0d017_ARCHIVE_LOCATION">c:/Users/megha/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@92ae5cc_ARCHIVE_LOCATION">c:/Users/megha/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53debd37_ARCHIVE_LOCATION">c:/Users/megha/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58c4433f_ARCHIVE_LOCATION">c:/Users/megha/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e3377ae_ARCHIVE_LOCATION">c:/Users/megha/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58d0273f_ARCHIVE_LOCATION">c:/Users/megha/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6243a698_ARCHIVE_LOCATION">c:/Users/megha/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70a9e556_ARCHIVE_LOCATION">c:/Users/megha/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@619b9dfb_ARCHIVE_LOCATION">c:/Users/megha/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fcdaa63_ARCHIVE_LOCATION">c:/Users/megha/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@654bd04f_ARCHIVE_LOCATION">c:/Users/megha/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@739a319e_ARCHIVE_LOCATION">c:/Users/megha/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45f08f4c_ARCHIVE_LOCATION">c:/Users/megha/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7da2500f_ARCHIVE_LOCATION">c:/Users/megha/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@651c0508_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@420db708_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7db7d148_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c265f73_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1afa110e_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@380ce8ba_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@632b4ae7_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76dbfdec_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ceeca50_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3555c482_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@606f0baa_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41a73692_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59430768_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@122d615a_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5826764c_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2253c3a9_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f7a9a70_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@613b7154_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c576874_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cef297f_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1692ac26_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51f784cb_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@624febf1_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6985b54d_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56e645fc_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59ced594_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d8584cc_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59452a4a_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ec113cc_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31ec77fb_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2da8216a_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@686bc0cd_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22c4a297_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3aa7a5fe_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d39ee0c_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@537a7c51_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e58a76b_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c2809cf_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40075c5b_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54e47461_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f2f86f6_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@339a43e3_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53ea559b_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7717ebb2_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@108d32a8_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7be74cc2_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a82dd8a_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7995711_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16160cf2_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@515ecd5f_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@338c5f09_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@178fc711_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c5ffbd1_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d1f50ba_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d798053_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8970a9a_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e5aef75_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55e4ca87_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77505533_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c60a6eb_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62c4e533_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7308968_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4be14aaf_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50919151_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54b12f43_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c54db1d_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67257dd7_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@463482c0_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d3034a9_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fcbb2cb_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60d12bab_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6389f7_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59fab577_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21a17557_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f0e38d3_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d7036e4_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bc88036_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6826b92b_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@509ebdad_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b47395b_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@466678f0_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20e67036_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e1cb8dc_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ecddaea_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6284ee_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bbcbcb2_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38cf224_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27736b07_ARCHIVE_LOCATION">c:/Users/megha/Dropbox/PC/Desktop/MAGS/RC Project/Experiment5_SimDone/provided_code/dram_test/accelerator_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="b1c5cd83"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ebdd79b6"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="be745bc5"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="b1ec4633"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="72da4266"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="760df5fd"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
