library IEEE; use IEEE.STD_LOGIC_1164.all;

entity tristate is
	port(a: 				in STD_LOGIC_VECTOR(3 downto 0);
			 en: 				in STD_LOGIC;
			 y: 				out STD_LOGIC_VECTOR(3 downto 0));
end;

architecture behv of tristate is
begin
	y <= a when en else 4"Z";
end;