### v2 Module Relationships

- [`cpu_core.v`](https://github.com/caite21/CPU-Core/blob/main/src/cpu_core.v)
  - [`control_unit.v`](https://github.com/caite21/CPU-Core/blob/main/src/control_unit.v)
    - [`program_memory.v`](https://github.com/caite21/CPU-Core/blob/main/src/program_memory.v)
  - [`datapath.v`](https://github.com/caite21/CPU-Core/blob/main/src/datapath.v)
    - [`mux_2to1.v`](https://github.com/caite21/CPU-Core/blob/main/src/mux_2to1.v)
    - [`register_file.v`](https://github.com/caite21/CPU-Core/blob/main/src/register_file.v)
    - [`alu.v`](https://github.com/caite21/CPU-Core/blob/main/src/alu.v)
    - [`main_memory.v`](https://github.com/caite21/CPU-Core/blob/main/src/main_memory.v)
