{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553721809981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553721809987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 00:23:29 2019 " "Processing started: Thu Mar 28 00:23:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553721809987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721809987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dvi_int_test -c dvi_int_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off dvi_int_test -c dvi_int_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721809987 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553721810431 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553721810431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v01_copypaste.vhd 10 5 " "Found 10 design units, including 5 entities, in source file v01_copypaste.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 image_generator-image_generator " "Found design unit 1: image_generator-image_generator" {  } { { "v01_copypaste.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553721821190 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 control_generator-control_generator " "Found design unit 2: control_generator-control_generator" {  } { { "v01_copypaste.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553721821190 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 tmds_encoder-tmds_encoder " "Found design unit 3: tmds_encoder-tmds_encoder" {  } { { "v01_copypaste.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553721821190 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 serializer-serializer " "Found design unit 4: serializer-serializer" {  } { { "v01_copypaste.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 277 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553721821190 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 dvi_stripes-dvi " "Found design unit 5: dvi_stripes-dvi" {  } { { "v01_copypaste.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 310 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553721821190 ""} { "Info" "ISGN_ENTITY_NAME" "1 image_generator " "Found entity 1: image_generator" {  } { { "v01_copypaste.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553721821190 ""} { "Info" "ISGN_ENTITY_NAME" "2 control_generator " "Found entity 2: control_generator" {  } { { "v01_copypaste.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553721821190 ""} { "Info" "ISGN_ENTITY_NAME" "3 tmds_encoder " "Found entity 3: tmds_encoder" {  } { { "v01_copypaste.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553721821190 ""} { "Info" "ISGN_ENTITY_NAME" "4 serializer " "Found entity 4: serializer" {  } { { "v01_copypaste.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553721821190 ""} { "Info" "ISGN_ENTITY_NAME" "5 dvi_stripes " "Found entity 5: dvi_stripes" {  } { { "v01_copypaste.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553721821190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dvi_intervention.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dvi_intervention.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dvi_intervention-arch " "Found design unit 1: dvi_intervention-arch" {  } { { "dvi_intervention.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553721821190 ""} { "Info" "ISGN_ENTITY_NAME" "1 dvi_intervention " "Found entity 1: dvi_intervention" {  } { { "dvi_intervention.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553721821190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_detector-arch " "Found design unit 1: control_detector-arch" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553721821190 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_detector " "Found entity 1: control_detector" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553721821190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antiserializer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antiserializer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 antiserializer-rtl " "Found design unit 1: antiserializer-rtl" {  } { { "antiserializer.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/antiserializer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553721821190 ""} { "Info" "ISGN_ENTITY_NAME" "1 antiserializer " "Found entity 1: antiserializer" {  } { { "antiserializer.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/antiserializer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553721821190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dvi_int_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dvi_int_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dvi_int_test-arch " "Found design unit 1: dvi_int_test-arch" {  } { { "dvi_int_test.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_int_test.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553721821207 ""} { "Info" "ISGN_ENTITY_NAME" "1 dvi_int_test " "Found entity 1: dvi_int_test" {  } { { "dvi_int_test.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_int_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553721821207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll25to250.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll25to250.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll25to250-SYN " "Found design unit 1: pll25to250-SYN" {  } { { "pll25to250.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/pll25to250.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553721821207 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll25to250 " "Found entity 1: pll25to250" {  } { { "pll25to250.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/pll25to250.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553721821207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll50to250.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll50to250.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll50to250-SYN " "Found design unit 1: pll50to250-SYN" {  } { { "pll50to250.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/pll50to250.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553721821207 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll50to250 " "Found entity 1: pll50to250" {  } { { "pll50to250.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/pll50to250.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553721821207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821207 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dvi_int_test " "Elaborating entity \"dvi_int_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553721821274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvi_stripes dvi_stripes:c1 " "Elaborating entity \"dvi_stripes\" for hierarchy \"dvi_stripes:c1\"" {  } { { "dvi_int_test.vhd" "c1" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_int_test.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553721821280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_generator dvi_stripes:c1\|image_generator:image_gen " "Elaborating entity \"image_generator\" for hierarchy \"dvi_stripes:c1\|image_generator:image_gen\"" {  } { { "v01_copypaste.vhd" "image_gen" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553721821281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_generator dvi_stripes:c1\|control_generator:control_gen " "Elaborating entity \"control_generator\" for hierarchy \"dvi_stripes:c1\|control_generator:control_gen\"" {  } { { "v01_copypaste.vhd" "control_gen" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553721821283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll50to250 dvi_stripes:c1\|control_generator:control_gen\|pll50to250:pll " "Elaborating entity \"pll50to250\" for hierarchy \"dvi_stripes:c1\|control_generator:control_gen\|pll50to250:pll\"" {  } { { "v01_copypaste.vhd" "pll" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553721821289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll dvi_stripes:c1\|control_generator:control_gen\|pll50to250:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"dvi_stripes:c1\|control_generator:control_gen\|pll50to250:pll\|altpll:altpll_component\"" {  } { { "pll50to250.vhd" "altpll_component" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/pll50to250.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553721821340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dvi_stripes:c1\|control_generator:control_gen\|pll50to250:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"dvi_stripes:c1\|control_generator:control_gen\|pll50to250:pll\|altpll:altpll_component\"" {  } { { "pll50to250.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/pll50to250.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553721821356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dvi_stripes:c1\|control_generator:control_gen\|pll50to250:pll\|altpll:altpll_component " "Instantiated megafunction \"dvi_stripes:c1\|control_generator:control_gen\|pll50to250:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll50to250 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll50to250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821357 ""}  } { { "pll50to250.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/pll50to250.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553721821357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll50to250_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll50to250_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll50to250_altpll " "Found entity 1: pll50to250_altpll" {  } { { "db/pll50to250_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/db/pll50to250_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553721821407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll50to250_altpll dvi_stripes:c1\|control_generator:control_gen\|pll50to250:pll\|altpll:altpll_component\|pll50to250_altpll:auto_generated " "Elaborating entity \"pll50to250_altpll\" for hierarchy \"dvi_stripes:c1\|control_generator:control_gen\|pll50to250:pll\|altpll:altpll_component\|pll50to250_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553721821408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmds_encoder dvi_stripes:c1\|tmds_encoder:tmds0 " "Elaborating entity \"tmds_encoder\" for hierarchy \"dvi_stripes:c1\|tmds_encoder:tmds0\"" {  } { { "v01_copypaste.vhd" "tmds0" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553721821411 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x v01_copypaste.vhd(183) " "VHDL Process Statement warning at v01_copypaste.vhd(183): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "v01_copypaste.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553721821411 "|dvi_int_test|dvi_stripes:c1|tmds_encoder:tmds0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x v01_copypaste.vhd(184) " "VHDL Process Statement warning at v01_copypaste.vhd(184): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "v01_copypaste.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553721821411 "|dvi_int_test|dvi_stripes:c1|tmds_encoder:tmds0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x v01_copypaste.vhd(185) " "VHDL Process Statement warning at v01_copypaste.vhd(185): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "v01_copypaste.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553721821411 "|dvi_int_test|dvi_stripes:c1|tmds_encoder:tmds0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x v01_copypaste.vhd(186) " "VHDL Process Statement warning at v01_copypaste.vhd(186): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "v01_copypaste.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553721821415 "|dvi_int_test|dvi_stripes:c1|tmds_encoder:tmds0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x v01_copypaste.vhd(187) " "VHDL Process Statement warning at v01_copypaste.vhd(187): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "v01_copypaste.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553721821415 "|dvi_int_test|dvi_stripes:c1|tmds_encoder:tmds0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x v01_copypaste.vhd(188) " "VHDL Process Statement warning at v01_copypaste.vhd(188): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "v01_copypaste.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553721821415 "|dvi_int_test|dvi_stripes:c1|tmds_encoder:tmds0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x v01_copypaste.vhd(189) " "VHDL Process Statement warning at v01_copypaste.vhd(189): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "v01_copypaste.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553721821415 "|dvi_int_test|dvi_stripes:c1|tmds_encoder:tmds0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x v01_copypaste.vhd(192) " "VHDL Process Statement warning at v01_copypaste.vhd(192): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "v01_copypaste.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553721821415 "|dvi_int_test|dvi_stripes:c1|tmds_encoder:tmds0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x v01_copypaste.vhd(193) " "VHDL Process Statement warning at v01_copypaste.vhd(193): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "v01_copypaste.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553721821415 "|dvi_int_test|dvi_stripes:c1|tmds_encoder:tmds0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x v01_copypaste.vhd(194) " "VHDL Process Statement warning at v01_copypaste.vhd(194): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "v01_copypaste.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553721821415 "|dvi_int_test|dvi_stripes:c1|tmds_encoder:tmds0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x v01_copypaste.vhd(195) " "VHDL Process Statement warning at v01_copypaste.vhd(195): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "v01_copypaste.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553721821415 "|dvi_int_test|dvi_stripes:c1|tmds_encoder:tmds0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x v01_copypaste.vhd(196) " "VHDL Process Statement warning at v01_copypaste.vhd(196): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "v01_copypaste.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553721821415 "|dvi_int_test|dvi_stripes:c1|tmds_encoder:tmds0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x v01_copypaste.vhd(197) " "VHDL Process Statement warning at v01_copypaste.vhd(197): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "v01_copypaste.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553721821415 "|dvi_int_test|dvi_stripes:c1|tmds_encoder:tmds0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x v01_copypaste.vhd(198) " "VHDL Process Statement warning at v01_copypaste.vhd(198): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "v01_copypaste.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553721821415 "|dvi_int_test|dvi_stripes:c1|tmds_encoder:tmds0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serializer dvi_stripes:c1\|serializer:serial0 " "Elaborating entity \"serializer\" for hierarchy \"dvi_stripes:c1\|serializer:serial0\"" {  } { { "v01_copypaste.vhd" "serial0" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553721821416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvi_intervention dvi_intervention:c2 " "Elaborating entity \"dvi_intervention\" for hierarchy \"dvi_intervention:c2\"" {  } { { "dvi_int_test.vhd" "c2" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_int_test.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553721821418 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "err dvi_intervention.vhd(88) " "Verilog HDL or VHDL warning at dvi_intervention.vhd(88): object \"err\" assigned a value but never read" {  } { { "dvi_intervention.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553721821419 "|dvi_int_test|dvi_intervention:c2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hactive dvi_intervention.vhd(89) " "Verilog HDL or VHDL warning at dvi_intervention.vhd(89): object \"Hactive\" assigned a value but never read" {  } { { "dvi_intervention.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553721821419 "|dvi_int_test|dvi_intervention:c2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vactive dvi_intervention.vhd(89) " "Verilog HDL or VHDL warning at dvi_intervention.vhd(89): object \"Vactive\" assigned a value but never read" {  } { { "dvi_intervention.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553721821419 "|dvi_int_test|dvi_intervention:c2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hactive_mini dvi_intervention.vhd(89) " "Verilog HDL or VHDL warning at dvi_intervention.vhd(89): object \"Hactive_mini\" assigned a value but never read" {  } { { "dvi_intervention.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553721821419 "|dvi_int_test|dvi_intervention:c2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vactive_mini dvi_intervention.vhd(89) " "Verilog HDL or VHDL warning at dvi_intervention.vhd(89): object \"Vactive_mini\" assigned a value but never read" {  } { { "dvi_intervention.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553721821419 "|dvi_int_test|dvi_intervention:c2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dena_main dvi_intervention.vhd(90) " "Verilog HDL or VHDL warning at dvi_intervention.vhd(90): object \"dena_main\" assigned a value but never read" {  } { { "dvi_intervention.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553721821419 "|dvi_int_test|dvi_intervention:c2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dena_mini dvi_intervention.vhd(102) " "VHDL Process Statement warning at dvi_intervention.vhd(102): signal \"dena_mini\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dvi_intervention.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553721821419 "|dvi_int_test|dvi_intervention:c2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data0 dvi_intervention.vhd(103) " "VHDL Process Statement warning at dvi_intervention.vhd(103): signal \"data0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dvi_intervention.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553721821419 "|dvi_int_test|dvi_intervention:c2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data1 dvi_intervention.vhd(104) " "VHDL Process Statement warning at dvi_intervention.vhd(104): signal \"data1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dvi_intervention.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553721821419 "|dvi_int_test|dvi_intervention:c2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data2 dvi_intervention.vhd(105) " "VHDL Process Statement warning at dvi_intervention.vhd(105): signal \"data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dvi_intervention.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553721821419 "|dvi_int_test|dvi_intervention:c2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_data0 dvi_intervention.vhd(107) " "VHDL Process Statement warning at dvi_intervention.vhd(107): signal \"new_data0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dvi_intervention.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553721821420 "|dvi_int_test|dvi_intervention:c2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_data1 dvi_intervention.vhd(108) " "VHDL Process Statement warning at dvi_intervention.vhd(108): signal \"new_data1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dvi_intervention.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553721821420 "|dvi_int_test|dvi_intervention:c2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_data2 dvi_intervention.vhd(109) " "VHDL Process Statement warning at dvi_intervention.vhd(109): signal \"new_data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dvi_intervention.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553721821420 "|dvi_int_test|dvi_intervention:c2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "o_tmds_CLKa 0 dvi_intervention.vhd(8) " "Net \"o_tmds_CLKa\" at dvi_intervention.vhd(8) has no driver or initial value, using a default initial value '0'" {  } { { "dvi_intervention.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553721821420 "|dvi_int_test|dvi_intervention:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll25to250 dvi_intervention:c2\|pll25to250:pll " "Elaborating entity \"pll25to250\" for hierarchy \"dvi_intervention:c2\|pll25to250:pll\"" {  } { { "dvi_intervention.vhd" "pll" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553721821421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll dvi_intervention:c2\|pll25to250:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"dvi_intervention:c2\|pll25to250:pll\|altpll:altpll_component\"" {  } { { "pll25to250.vhd" "altpll_component" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/pll25to250.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553721821421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dvi_intervention:c2\|pll25to250:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"dvi_intervention:c2\|pll25to250:pll\|altpll:altpll_component\"" {  } { { "pll25to250.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/pll25to250.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553721821437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dvi_intervention:c2\|pll25to250:pll\|altpll:altpll_component " "Instantiated megafunction \"dvi_intervention:c2\|pll25to250:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 10 " "Parameter \"clk0_multiply_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll25to250 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll25to250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553721821437 ""}  } { { "pll25to250.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/pll25to250.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553721821437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll25to250_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll25to250_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll25to250_altpll " "Found entity 1: pll25to250_altpll" {  } { { "db/pll25to250_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/db/pll25to250_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553721821473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll25to250_altpll dvi_intervention:c2\|pll25to250:pll\|altpll:altpll_component\|pll25to250_altpll:auto_generated " "Elaborating entity \"pll25to250_altpll\" for hierarchy \"dvi_intervention:c2\|pll25to250:pll\|altpll:altpll_component\|pll25to250_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553721821473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_detector dvi_intervention:c2\|control_detector:control_0 " "Elaborating entity \"control_detector\" for hierarchy \"dvi_intervention:c2\|control_detector:control_0\"" {  } { { "dvi_intervention.vhd" "control_0" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553721821489 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din control_generator.vhd(38) " "VHDL Process Statement warning at control_generator.vhd(38): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553721821490 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din control_generator.vhd(41) " "VHDL Process Statement warning at control_generator.vhd(41): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553721821490 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din control_generator.vhd(44) " "VHDL Process Statement warning at control_generator.vhd(44): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553721821490 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din control_generator.vhd(47) " "VHDL Process Statement warning at control_generator.vhd(47): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553721821490 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dena_main control_generator.vhd(105) " "VHDL Process Statement warning at control_generator.vhd(105): signal \"dena_main\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553721821490 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count control_generator.vhd(102) " "VHDL Process Statement warning at control_generator.vhd(102): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553721821490 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "err control_generator.vhd(102) " "VHDL Process Statement warning at control_generator.vhd(102): inferring latch(es) for signal or variable \"err\", which holds its previous value in one or more paths through the process" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553721821490 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err control_generator.vhd(102) " "Inferred latch for \"err\" at control_generator.vhd(102)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821490 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] control_generator.vhd(105) " "Inferred latch for \"count\[0\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821490 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] control_generator.vhd(105) " "Inferred latch for \"count\[1\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821490 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] control_generator.vhd(105) " "Inferred latch for \"count\[2\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821490 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] control_generator.vhd(105) " "Inferred latch for \"count\[3\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821490 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] control_generator.vhd(105) " "Inferred latch for \"count\[4\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821490 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] control_generator.vhd(105) " "Inferred latch for \"count\[5\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821490 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] control_generator.vhd(105) " "Inferred latch for \"count\[6\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821490 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] control_generator.vhd(105) " "Inferred latch for \"count\[7\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821490 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] control_generator.vhd(105) " "Inferred latch for \"count\[8\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821490 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] control_generator.vhd(105) " "Inferred latch for \"count\[9\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821490 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] control_generator.vhd(105) " "Inferred latch for \"count\[10\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821490 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] control_generator.vhd(105) " "Inferred latch for \"count\[11\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821490 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] control_generator.vhd(105) " "Inferred latch for \"count\[12\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821490 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] control_generator.vhd(105) " "Inferred latch for \"count\[13\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821490 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] control_generator.vhd(105) " "Inferred latch for \"count\[14\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821490 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] control_generator.vhd(105) " "Inferred latch for \"count\[15\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821490 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] control_generator.vhd(105) " "Inferred latch for \"count\[16\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821490 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] control_generator.vhd(105) " "Inferred latch for \"count\[17\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821491 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] control_generator.vhd(105) " "Inferred latch for \"count\[18\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821491 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] control_generator.vhd(105) " "Inferred latch for \"count\[19\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821491 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] control_generator.vhd(105) " "Inferred latch for \"count\[20\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821491 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] control_generator.vhd(105) " "Inferred latch for \"count\[21\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821491 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] control_generator.vhd(105) " "Inferred latch for \"count\[22\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821491 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] control_generator.vhd(105) " "Inferred latch for \"count\[23\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821491 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] control_generator.vhd(105) " "Inferred latch for \"count\[24\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821491 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] control_generator.vhd(105) " "Inferred latch for \"count\[25\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821491 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] control_generator.vhd(105) " "Inferred latch for \"count\[26\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821491 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] control_generator.vhd(105) " "Inferred latch for \"count\[27\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821491 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] control_generator.vhd(105) " "Inferred latch for \"count\[28\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821491 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] control_generator.vhd(105) " "Inferred latch for \"count\[29\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821491 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] control_generator.vhd(105) " "Inferred latch for \"count\[30\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821491 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] control_generator.vhd(105) " "Inferred latch for \"count\[31\]\" at control_generator.vhd(105)" {  } { { "control_generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721821491 "|dvi_int_test|dvi_intervention:c2|control_detector:control_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "antiserializer dvi_intervention:c2\|antiserializer:aser_0 " "Elaborating entity \"antiserializer\" for hierarchy \"dvi_intervention:c2\|antiserializer:aser_0\"" {  } { { "dvi_intervention.vhd" "aser_0" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553721821492 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "err 0 antiserializer.vhd(8) " "Net \"err\" at antiserializer.vhd(8) has no driver or initial value, using a default initial value '0'" {  } { { "antiserializer.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/antiserializer.vhd" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553721821493 "|dvi_int_test|dvi_intervention:c2|antiserializer:aser_0"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dvi_stripes:c1\|control_generator:control_gen\|pll50to250:pll\|altpll:altpll_component\|pll50to250_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"dvi_stripes:c1\|control_generator:control_gen\|pll50to250:pll\|altpll:altpll_component\|pll50to250_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll50to250_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/db/pll50to250_altpll.v" 77 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "pll50to250.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/pll50to250.vhd" 133 0 0 } } { "v01_copypaste.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 85 0 0 } } { "v01_copypaste.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 363 0 0 } } { "dvi_int_test.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_int_test.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553721821835 "|dvi_int_test|dvi_stripes:c1|control_generator:control_gen|pll50to250:pll|altpll:altpll_component|pll50to250_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1553721821835 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1553721821835 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tmds_clka GND " "Pin \"tmds_clka\" is stuck at GND" {  } { { "dvi_int_test.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_int_test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553721822053 "|dvi_int_test|tmds_clka"} { "Warning" "WMLS_MLS_STUCK_PIN" "tmds_clkb VCC " "Pin \"tmds_clkb\" is stuck at VCC" {  } { { "dvi_int_test.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_int_test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553721822053 "|dvi_int_test|tmds_clkb"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1553721822053 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1553721822110 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "111 " "111 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1553721822382 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553721822494 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553721822494 ""}
{ "Error" "ECUT_ARM_PLL_BAD_INCLK_SOURCE" "0 dvi_intervention:c2\|pll25to250:pll\|altpll:altpll_component\|pll25to250_altpll:auto_generated\|pll1 " "Clock input port inclk\[0\] of PLL \"dvi_intervention:c2\|pll25to250:pll\|altpll:altpll_component\|pll25to250_altpll:auto_generated\|pll1\" must be driven by a non-inverted input pin or another PLL, optionally through a Clock Control block" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] dvi_intervention:c2\|pll25to250:pll\|altpll:altpll_component\|pll25to250_altpll:auto_generated\|pll1 driven by dvi_stripes:c1\|control_generator:control_gen\|clk25 which is Q output port of Register cell type node dvi_stripes:c1\|control_generator:control_gen\|clk25 " "Input port INCLK\[0\] of node \"dvi_intervention:c2\|pll25to250:pll\|altpll:altpll_component\|pll25to250_altpll:auto_generated\|pll1\" is driven by dvi_stripes:c1\|control_generator:control_gen\|clk25 which is Q output port of Register cell type node dvi_stripes:c1\|control_generator:control_gen\|clk25" {  } { { "db/pll25to250_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/db/pll25to250_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll25to250.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/pll25to250.vhd" 133 0 0 } } { "dvi_intervention.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd" 116 0 0 } } { "dvi_int_test.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_int_test.vhd" 36 0 0 } } { "v01_copypaste.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 68 -1 0 } } { "v01_copypaste.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd" 363 0 0 } } { "dvi_int_test.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_int_test.vhd" 35 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1553721822511 ""}  } { { "db/pll25to250_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/db/pll25to250_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll25to250.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/pll25to250.vhd" 133 0 0 } } { "dvi_intervention.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd" 116 0 0 } } { "dvi_int_test.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_int_test.vhd" 36 0 0 } }  } 0 15065 "Clock input port inclk\[%1!d!\] of PLL \"%2!s!\" must be driven by a non-inverted input pin or another PLL, optionally through a Clock Control block" 0 0 "Analysis & Synthesis" 0 -1 1553721822511 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 43 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553721822527 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 28 00:23:42 2019 " "Processing ended: Thu Mar 28 00:23:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553721822527 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553721822527 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553721822527 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721822527 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 43 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 43 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553721823270 ""}
