Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Dec 20 12:43:04 2025
| Host         : tunagun running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_top_eye_timing_summary_routed.rpt -pb system_top_eye_timing_summary_routed.pb -rpx system_top_eye_timing_summary_routed.rpx -warn_on_violation
| Design       : system_top_eye
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  1           
TIMING-18  Warning   Missing input or output delay               1           
TIMING-20  Warning   Non-clocked latch                           11          
LATCH-1    Advisory  Existing latches in the design              1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (114)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (114)
--------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: core_inst/if_id_register_inst/instruction_decode_out_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: core_inst/if_id_register_inst/instruction_decode_out_reg[12]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: core_inst/if_id_register_inst/instruction_decode_out_reg[13]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: core_inst/if_id_register_inst/instruction_decode_out_reg[14]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: core_inst/if_id_register_inst/instruction_decode_out_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: core_inst/if_id_register_inst/instruction_decode_out_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: core_inst/if_id_register_inst/instruction_decode_out_reg[30]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: core_inst/if_id_register_inst/instruction_decode_out_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: core_inst/if_id_register_inst/instruction_decode_out_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: core_inst/if_id_register_inst/instruction_decode_out_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: core_inst/if_id_register_inst/instruction_decode_out_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There is 1 pin that is not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.347        0.000                      0                 2832        0.039        0.000                      0                 2832        3.500        0.000                       0                  1526  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         9.347        0.000                      0                 2832        0.039        0.000                      0                 2832        3.500        0.000                       0                  1526  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        9.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.347ns  (required time - arrival time)
  Source:                 core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/fetch_stage_inst/pc_current_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.587ns  (logic 2.945ns (18.894%)  route 12.642ns (81.105%))
  Logic Levels:           13  (LUT3=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.556ns = ( 30.556 - 25.000 ) 
    Source Clock Delay      (SCD):    6.060ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.962     6.060    core_inst/mem_wb_register_inst/clk
    SLICE_X90Y118        FDCE                                         r  core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y118        FDCE (Prop_fdce_C_Q)         0.478     6.538 r  core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/Q
                         net (fo=34, routed)          1.226     7.763    core_inst/hazard_unit_inst/rd_addr_wb_in[1]
    SLICE_X92Y116        LUT6 (Prop_lut6_I1_O)        0.295     8.058 r  core_inst/hazard_unit_inst/forward_a_select_out[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.868     8.927    core_inst/hazard_unit_inst/p_8_in
    SLICE_X93Y116        LUT6 (Prop_lut6_I1_O)        0.124     9.051 r  core_inst/hazard_unit_inst/forward_a_select_out[1]_INST_0/O
                         net (fo=32, routed)          1.313    10.364    core_inst/execute_stage_inst/alu_inst/forward_a_select_in[1]
    SLICE_X101Y123       LUT5 (Prop_lut5_I2_O)        0.124    10.488 f  core_inst/execute_stage_inst/alu_inst/alu_result_out0_carry__3_i_11/O
                         net (fo=3, routed)           0.677    11.165    core_inst/execute_stage_inst/alu_inst/forwarded_src_a[17]
    SLICE_X101Y123       LUT3 (Prop_lut3_I2_O)        0.152    11.317 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[17]_INST_0_i_8/O
                         net (fo=17, routed)          1.746    13.063    core_inst/execute_stage_inst/alu_inst/alu_src_a_final[17]
    SLICE_X112Y121       LUT5 (Prop_lut5_I4_O)        0.348    13.411 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[24]_INST_0_i_11/O
                         net (fo=4, routed)           0.599    14.010    core_inst/execute_stage_inst/alu_inst/alu_result_out[24]_INST_0_i_11_n_0
    SLICE_X111Y124       LUT6 (Prop_lut6_I5_O)        0.328    14.338 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_11/O
                         net (fo=1, routed)           0.871    15.209    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_11_n_0
    SLICE_X111Y125       LUT3 (Prop_lut3_I0_O)        0.150    15.359 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_5/O
                         net (fo=2, routed)           0.800    16.159    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_5_n_0
    SLICE_X110Y126       LUT6 (Prop_lut6_I1_O)        0.326    16.485 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.851    17.336    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_1_n_0
    SLICE_X107Y125       LUT6 (Prop_lut6_I1_O)        0.124    17.460 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0/O
                         net (fo=4, routed)           1.131    18.591    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]
    SLICE_X101Y125       LUT6 (Prop_lut6_I1_O)        0.124    18.715 r  core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0_i_1/O
                         net (fo=1, routed)           1.112    19.827    core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0_i_1_n_0
    SLICE_X101Y119       LUT6 (Prop_lut6_I0_O)        0.124    19.951 r  core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0/O
                         net (fo=1, routed)           0.403    20.354    core_inst/zero_flag_s_e
    SLICE_X101Y117       LUT3 (Prop_lut3_I0_O)        0.124    20.478 r  core_inst/fetch_stage_inst_i_1/O
                         net (fo=32, routed)          1.044    21.522    core_inst/fetch_stage_inst/pc_source_execute_in
    SLICE_X97Y122        LUT3 (Prop_lut3_I2_O)        0.124    21.646 r  core_inst/fetch_stage_inst/pc_current_out[12]_i_1/O
                         net (fo=1, routed)           0.000    21.646    core_inst/fetch_stage_inst/pc_next[12]
    SLICE_X97Y122        FDCE                                         r  core_inst/fetch_stage_inst/pc_current_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.768    30.556    core_inst/fetch_stage_inst/clk
    SLICE_X97Y122        FDCE                                         r  core_inst/fetch_stage_inst/pc_current_out_reg[12]/C
                         clock pessimism              0.441    30.998    
                         clock uncertainty           -0.035    30.962    
    SLICE_X97Y122        FDCE (Setup_fdce_C_D)        0.031    30.993    core_inst/fetch_stage_inst/pc_current_out_reg[12]
  -------------------------------------------------------------------
                         required time                         30.993    
                         arrival time                         -21.646    
  -------------------------------------------------------------------
                         slack                                  9.347    

Slack (MET) :             9.363ns  (required time - arrival time)
  Source:                 core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/fetch_stage_inst/pc_current_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.615ns  (logic 2.973ns (19.040%)  route 12.642ns (80.960%))
  Logic Levels:           13  (LUT3=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.556ns = ( 30.556 - 25.000 ) 
    Source Clock Delay      (SCD):    6.060ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.962     6.060    core_inst/mem_wb_register_inst/clk
    SLICE_X90Y118        FDCE                                         r  core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y118        FDCE (Prop_fdce_C_Q)         0.478     6.538 r  core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/Q
                         net (fo=34, routed)          1.226     7.763    core_inst/hazard_unit_inst/rd_addr_wb_in[1]
    SLICE_X92Y116        LUT6 (Prop_lut6_I1_O)        0.295     8.058 r  core_inst/hazard_unit_inst/forward_a_select_out[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.868     8.927    core_inst/hazard_unit_inst/p_8_in
    SLICE_X93Y116        LUT6 (Prop_lut6_I1_O)        0.124     9.051 r  core_inst/hazard_unit_inst/forward_a_select_out[1]_INST_0/O
                         net (fo=32, routed)          1.313    10.364    core_inst/execute_stage_inst/alu_inst/forward_a_select_in[1]
    SLICE_X101Y123       LUT5 (Prop_lut5_I2_O)        0.124    10.488 f  core_inst/execute_stage_inst/alu_inst/alu_result_out0_carry__3_i_11/O
                         net (fo=3, routed)           0.677    11.165    core_inst/execute_stage_inst/alu_inst/forwarded_src_a[17]
    SLICE_X101Y123       LUT3 (Prop_lut3_I2_O)        0.152    11.317 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[17]_INST_0_i_8/O
                         net (fo=17, routed)          1.746    13.063    core_inst/execute_stage_inst/alu_inst/alu_src_a_final[17]
    SLICE_X112Y121       LUT5 (Prop_lut5_I4_O)        0.348    13.411 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[24]_INST_0_i_11/O
                         net (fo=4, routed)           0.599    14.010    core_inst/execute_stage_inst/alu_inst/alu_result_out[24]_INST_0_i_11_n_0
    SLICE_X111Y124       LUT6 (Prop_lut6_I5_O)        0.328    14.338 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_11/O
                         net (fo=1, routed)           0.871    15.209    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_11_n_0
    SLICE_X111Y125       LUT3 (Prop_lut3_I0_O)        0.150    15.359 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_5/O
                         net (fo=2, routed)           0.800    16.159    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_5_n_0
    SLICE_X110Y126       LUT6 (Prop_lut6_I1_O)        0.326    16.485 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.851    17.336    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_1_n_0
    SLICE_X107Y125       LUT6 (Prop_lut6_I1_O)        0.124    17.460 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0/O
                         net (fo=4, routed)           1.131    18.591    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]
    SLICE_X101Y125       LUT6 (Prop_lut6_I1_O)        0.124    18.715 r  core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0_i_1/O
                         net (fo=1, routed)           1.112    19.827    core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0_i_1_n_0
    SLICE_X101Y119       LUT6 (Prop_lut6_I0_O)        0.124    19.951 r  core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0/O
                         net (fo=1, routed)           0.403    20.354    core_inst/zero_flag_s_e
    SLICE_X101Y117       LUT3 (Prop_lut3_I0_O)        0.124    20.478 r  core_inst/fetch_stage_inst_i_1/O
                         net (fo=32, routed)          1.044    21.522    core_inst/fetch_stage_inst/pc_source_execute_in
    SLICE_X97Y122        LUT3 (Prop_lut3_I2_O)        0.152    21.674 r  core_inst/fetch_stage_inst/pc_current_out[13]_i_1/O
                         net (fo=1, routed)           0.000    21.674    core_inst/fetch_stage_inst/pc_next[13]
    SLICE_X97Y122        FDCE                                         r  core_inst/fetch_stage_inst/pc_current_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.768    30.556    core_inst/fetch_stage_inst/clk
    SLICE_X97Y122        FDCE                                         r  core_inst/fetch_stage_inst/pc_current_out_reg[13]/C
                         clock pessimism              0.441    30.998    
                         clock uncertainty           -0.035    30.962    
    SLICE_X97Y122        FDCE (Setup_fdce_C_D)        0.075    31.037    core_inst/fetch_stage_inst/pc_current_out_reg[13]
  -------------------------------------------------------------------
                         required time                         31.037    
                         arrival time                         -21.674    
  -------------------------------------------------------------------
                         slack                                  9.363    

Slack (MET) :             9.444ns  (required time - arrival time)
  Source:                 core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/fetch_stage_inst/pc_current_out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.489ns  (logic 2.945ns (19.013%)  route 12.544ns (80.987%))
  Logic Levels:           13  (LUT3=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.556ns = ( 30.556 - 25.000 ) 
    Source Clock Delay      (SCD):    6.060ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.962     6.060    core_inst/mem_wb_register_inst/clk
    SLICE_X90Y118        FDCE                                         r  core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y118        FDCE (Prop_fdce_C_Q)         0.478     6.538 r  core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/Q
                         net (fo=34, routed)          1.226     7.763    core_inst/hazard_unit_inst/rd_addr_wb_in[1]
    SLICE_X92Y116        LUT6 (Prop_lut6_I1_O)        0.295     8.058 r  core_inst/hazard_unit_inst/forward_a_select_out[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.868     8.927    core_inst/hazard_unit_inst/p_8_in
    SLICE_X93Y116        LUT6 (Prop_lut6_I1_O)        0.124     9.051 r  core_inst/hazard_unit_inst/forward_a_select_out[1]_INST_0/O
                         net (fo=32, routed)          1.313    10.364    core_inst/execute_stage_inst/alu_inst/forward_a_select_in[1]
    SLICE_X101Y123       LUT5 (Prop_lut5_I2_O)        0.124    10.488 f  core_inst/execute_stage_inst/alu_inst/alu_result_out0_carry__3_i_11/O
                         net (fo=3, routed)           0.677    11.165    core_inst/execute_stage_inst/alu_inst/forwarded_src_a[17]
    SLICE_X101Y123       LUT3 (Prop_lut3_I2_O)        0.152    11.317 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[17]_INST_0_i_8/O
                         net (fo=17, routed)          1.746    13.063    core_inst/execute_stage_inst/alu_inst/alu_src_a_final[17]
    SLICE_X112Y121       LUT5 (Prop_lut5_I4_O)        0.348    13.411 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[24]_INST_0_i_11/O
                         net (fo=4, routed)           0.599    14.010    core_inst/execute_stage_inst/alu_inst/alu_result_out[24]_INST_0_i_11_n_0
    SLICE_X111Y124       LUT6 (Prop_lut6_I5_O)        0.328    14.338 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_11/O
                         net (fo=1, routed)           0.871    15.209    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_11_n_0
    SLICE_X111Y125       LUT3 (Prop_lut3_I0_O)        0.150    15.359 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_5/O
                         net (fo=2, routed)           0.800    16.159    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_5_n_0
    SLICE_X110Y126       LUT6 (Prop_lut6_I1_O)        0.326    16.485 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.851    17.336    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_1_n_0
    SLICE_X107Y125       LUT6 (Prop_lut6_I1_O)        0.124    17.460 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0/O
                         net (fo=4, routed)           1.131    18.591    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]
    SLICE_X101Y125       LUT6 (Prop_lut6_I1_O)        0.124    18.715 r  core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0_i_1/O
                         net (fo=1, routed)           1.112    19.827    core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0_i_1_n_0
    SLICE_X101Y119       LUT6 (Prop_lut6_I0_O)        0.124    19.951 r  core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0/O
                         net (fo=1, routed)           0.403    20.354    core_inst/zero_flag_s_e
    SLICE_X101Y117       LUT3 (Prop_lut3_I0_O)        0.124    20.478 r  core_inst/fetch_stage_inst_i_1/O
                         net (fo=32, routed)          0.947    21.425    core_inst/fetch_stage_inst/pc_source_execute_in
    SLICE_X97Y122        LUT3 (Prop_lut3_I2_O)        0.124    21.549 r  core_inst/fetch_stage_inst/pc_current_out[14]_i_1/O
                         net (fo=1, routed)           0.000    21.549    core_inst/fetch_stage_inst/pc_next[14]
    SLICE_X97Y122        FDCE                                         r  core_inst/fetch_stage_inst/pc_current_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.768    30.556    core_inst/fetch_stage_inst/clk
    SLICE_X97Y122        FDCE                                         r  core_inst/fetch_stage_inst/pc_current_out_reg[14]/C
                         clock pessimism              0.441    30.998    
                         clock uncertainty           -0.035    30.962    
    SLICE_X97Y122        FDCE (Setup_fdce_C_D)        0.031    30.993    core_inst/fetch_stage_inst/pc_current_out_reg[14]
  -------------------------------------------------------------------
                         required time                         30.993    
                         arrival time                         -21.549    
  -------------------------------------------------------------------
                         slack                                  9.444    

Slack (MET) :             9.446ns  (required time - arrival time)
  Source:                 core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/fetch_stage_inst/pc_current_out_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.488ns  (logic 2.945ns (19.014%)  route 12.543ns (80.986%))
  Logic Levels:           13  (LUT3=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.556ns = ( 30.556 - 25.000 ) 
    Source Clock Delay      (SCD):    6.060ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.962     6.060    core_inst/mem_wb_register_inst/clk
    SLICE_X90Y118        FDCE                                         r  core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y118        FDCE (Prop_fdce_C_Q)         0.478     6.538 r  core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/Q
                         net (fo=34, routed)          1.226     7.763    core_inst/hazard_unit_inst/rd_addr_wb_in[1]
    SLICE_X92Y116        LUT6 (Prop_lut6_I1_O)        0.295     8.058 r  core_inst/hazard_unit_inst/forward_a_select_out[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.868     8.927    core_inst/hazard_unit_inst/p_8_in
    SLICE_X93Y116        LUT6 (Prop_lut6_I1_O)        0.124     9.051 r  core_inst/hazard_unit_inst/forward_a_select_out[1]_INST_0/O
                         net (fo=32, routed)          1.313    10.364    core_inst/execute_stage_inst/alu_inst/forward_a_select_in[1]
    SLICE_X101Y123       LUT5 (Prop_lut5_I2_O)        0.124    10.488 f  core_inst/execute_stage_inst/alu_inst/alu_result_out0_carry__3_i_11/O
                         net (fo=3, routed)           0.677    11.165    core_inst/execute_stage_inst/alu_inst/forwarded_src_a[17]
    SLICE_X101Y123       LUT3 (Prop_lut3_I2_O)        0.152    11.317 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[17]_INST_0_i_8/O
                         net (fo=17, routed)          1.746    13.063    core_inst/execute_stage_inst/alu_inst/alu_src_a_final[17]
    SLICE_X112Y121       LUT5 (Prop_lut5_I4_O)        0.348    13.411 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[24]_INST_0_i_11/O
                         net (fo=4, routed)           0.599    14.010    core_inst/execute_stage_inst/alu_inst/alu_result_out[24]_INST_0_i_11_n_0
    SLICE_X111Y124       LUT6 (Prop_lut6_I5_O)        0.328    14.338 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_11/O
                         net (fo=1, routed)           0.871    15.209    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_11_n_0
    SLICE_X111Y125       LUT3 (Prop_lut3_I0_O)        0.150    15.359 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_5/O
                         net (fo=2, routed)           0.800    16.159    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_5_n_0
    SLICE_X110Y126       LUT6 (Prop_lut6_I1_O)        0.326    16.485 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.851    17.336    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_1_n_0
    SLICE_X107Y125       LUT6 (Prop_lut6_I1_O)        0.124    17.460 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0/O
                         net (fo=4, routed)           1.131    18.591    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]
    SLICE_X101Y125       LUT6 (Prop_lut6_I1_O)        0.124    18.715 r  core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0_i_1/O
                         net (fo=1, routed)           1.112    19.827    core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0_i_1_n_0
    SLICE_X101Y119       LUT6 (Prop_lut6_I0_O)        0.124    19.951 r  core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0/O
                         net (fo=1, routed)           0.403    20.354    core_inst/zero_flag_s_e
    SLICE_X101Y117       LUT3 (Prop_lut3_I0_O)        0.124    20.478 r  core_inst/fetch_stage_inst_i_1/O
                         net (fo=32, routed)          0.946    21.424    core_inst/fetch_stage_inst/pc_source_execute_in
    SLICE_X97Y122        LUT3 (Prop_lut3_I2_O)        0.124    21.548 r  core_inst/fetch_stage_inst/pc_current_out[16]_i_1/O
                         net (fo=1, routed)           0.000    21.548    core_inst/fetch_stage_inst/pc_next[16]
    SLICE_X97Y122        FDCE                                         r  core_inst/fetch_stage_inst/pc_current_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.768    30.556    core_inst/fetch_stage_inst/clk
    SLICE_X97Y122        FDCE                                         r  core_inst/fetch_stage_inst/pc_current_out_reg[16]/C
                         clock pessimism              0.441    30.998    
                         clock uncertainty           -0.035    30.962    
    SLICE_X97Y122        FDCE (Setup_fdce_C_D)        0.032    30.994    core_inst/fetch_stage_inst/pc_current_out_reg[16]
  -------------------------------------------------------------------
                         required time                         30.994    
                         arrival time                         -21.548    
  -------------------------------------------------------------------
                         slack                                  9.446    

Slack (MET) :             9.458ns  (required time - arrival time)
  Source:                 core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/fetch_stage_inst/pc_current_out_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.523ns  (logic 2.945ns (18.972%)  route 12.578ns (81.028%))
  Logic Levels:           13  (LUT3=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.553ns = ( 30.553 - 25.000 ) 
    Source Clock Delay      (SCD):    6.060ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.962     6.060    core_inst/mem_wb_register_inst/clk
    SLICE_X90Y118        FDCE                                         r  core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y118        FDCE (Prop_fdce_C_Q)         0.478     6.538 r  core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/Q
                         net (fo=34, routed)          1.226     7.763    core_inst/hazard_unit_inst/rd_addr_wb_in[1]
    SLICE_X92Y116        LUT6 (Prop_lut6_I1_O)        0.295     8.058 r  core_inst/hazard_unit_inst/forward_a_select_out[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.868     8.927    core_inst/hazard_unit_inst/p_8_in
    SLICE_X93Y116        LUT6 (Prop_lut6_I1_O)        0.124     9.051 r  core_inst/hazard_unit_inst/forward_a_select_out[1]_INST_0/O
                         net (fo=32, routed)          1.313    10.364    core_inst/execute_stage_inst/alu_inst/forward_a_select_in[1]
    SLICE_X101Y123       LUT5 (Prop_lut5_I2_O)        0.124    10.488 f  core_inst/execute_stage_inst/alu_inst/alu_result_out0_carry__3_i_11/O
                         net (fo=3, routed)           0.677    11.165    core_inst/execute_stage_inst/alu_inst/forwarded_src_a[17]
    SLICE_X101Y123       LUT3 (Prop_lut3_I2_O)        0.152    11.317 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[17]_INST_0_i_8/O
                         net (fo=17, routed)          1.746    13.063    core_inst/execute_stage_inst/alu_inst/alu_src_a_final[17]
    SLICE_X112Y121       LUT5 (Prop_lut5_I4_O)        0.348    13.411 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[24]_INST_0_i_11/O
                         net (fo=4, routed)           0.599    14.010    core_inst/execute_stage_inst/alu_inst/alu_result_out[24]_INST_0_i_11_n_0
    SLICE_X111Y124       LUT6 (Prop_lut6_I5_O)        0.328    14.338 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_11/O
                         net (fo=1, routed)           0.871    15.209    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_11_n_0
    SLICE_X111Y125       LUT3 (Prop_lut3_I0_O)        0.150    15.359 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_5/O
                         net (fo=2, routed)           0.800    16.159    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_5_n_0
    SLICE_X110Y126       LUT6 (Prop_lut6_I1_O)        0.326    16.485 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.851    17.336    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_1_n_0
    SLICE_X107Y125       LUT6 (Prop_lut6_I1_O)        0.124    17.460 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0/O
                         net (fo=4, routed)           1.131    18.591    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]
    SLICE_X101Y125       LUT6 (Prop_lut6_I1_O)        0.124    18.715 r  core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0_i_1/O
                         net (fo=1, routed)           1.112    19.827    core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0_i_1_n_0
    SLICE_X101Y119       LUT6 (Prop_lut6_I0_O)        0.124    19.951 r  core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0/O
                         net (fo=1, routed)           0.403    20.354    core_inst/zero_flag_s_e
    SLICE_X101Y117       LUT3 (Prop_lut3_I0_O)        0.124    20.478 r  core_inst/fetch_stage_inst_i_1/O
                         net (fo=32, routed)          0.980    21.459    core_inst/fetch_stage_inst/pc_source_execute_in
    SLICE_X96Y124        LUT3 (Prop_lut3_I2_O)        0.124    21.583 r  core_inst/fetch_stage_inst/pc_current_out[20]_i_1/O
                         net (fo=1, routed)           0.000    21.583    core_inst/fetch_stage_inst/pc_next[20]
    SLICE_X96Y124        FDCE                                         r  core_inst/fetch_stage_inst/pc_current_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.765    30.553    core_inst/fetch_stage_inst/clk
    SLICE_X96Y124        FDCE                                         r  core_inst/fetch_stage_inst/pc_current_out_reg[20]/C
                         clock pessimism              0.441    30.995    
                         clock uncertainty           -0.035    30.959    
    SLICE_X96Y124        FDCE (Setup_fdce_C_D)        0.081    31.040    core_inst/fetch_stage_inst/pc_current_out_reg[20]
  -------------------------------------------------------------------
                         required time                         31.040    
                         arrival time                         -21.583    
  -------------------------------------------------------------------
                         slack                                  9.458    

Slack (MET) :             9.469ns  (required time - arrival time)
  Source:                 core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/fetch_stage_inst/pc_current_out_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.549ns  (logic 2.971ns (19.108%)  route 12.578ns (80.892%))
  Logic Levels:           13  (LUT3=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.553ns = ( 30.553 - 25.000 ) 
    Source Clock Delay      (SCD):    6.060ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.962     6.060    core_inst/mem_wb_register_inst/clk
    SLICE_X90Y118        FDCE                                         r  core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y118        FDCE (Prop_fdce_C_Q)         0.478     6.538 r  core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/Q
                         net (fo=34, routed)          1.226     7.763    core_inst/hazard_unit_inst/rd_addr_wb_in[1]
    SLICE_X92Y116        LUT6 (Prop_lut6_I1_O)        0.295     8.058 r  core_inst/hazard_unit_inst/forward_a_select_out[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.868     8.927    core_inst/hazard_unit_inst/p_8_in
    SLICE_X93Y116        LUT6 (Prop_lut6_I1_O)        0.124     9.051 r  core_inst/hazard_unit_inst/forward_a_select_out[1]_INST_0/O
                         net (fo=32, routed)          1.313    10.364    core_inst/execute_stage_inst/alu_inst/forward_a_select_in[1]
    SLICE_X101Y123       LUT5 (Prop_lut5_I2_O)        0.124    10.488 f  core_inst/execute_stage_inst/alu_inst/alu_result_out0_carry__3_i_11/O
                         net (fo=3, routed)           0.677    11.165    core_inst/execute_stage_inst/alu_inst/forwarded_src_a[17]
    SLICE_X101Y123       LUT3 (Prop_lut3_I2_O)        0.152    11.317 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[17]_INST_0_i_8/O
                         net (fo=17, routed)          1.746    13.063    core_inst/execute_stage_inst/alu_inst/alu_src_a_final[17]
    SLICE_X112Y121       LUT5 (Prop_lut5_I4_O)        0.348    13.411 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[24]_INST_0_i_11/O
                         net (fo=4, routed)           0.599    14.010    core_inst/execute_stage_inst/alu_inst/alu_result_out[24]_INST_0_i_11_n_0
    SLICE_X111Y124       LUT6 (Prop_lut6_I5_O)        0.328    14.338 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_11/O
                         net (fo=1, routed)           0.871    15.209    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_11_n_0
    SLICE_X111Y125       LUT3 (Prop_lut3_I0_O)        0.150    15.359 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_5/O
                         net (fo=2, routed)           0.800    16.159    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_5_n_0
    SLICE_X110Y126       LUT6 (Prop_lut6_I1_O)        0.326    16.485 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.851    17.336    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_1_n_0
    SLICE_X107Y125       LUT6 (Prop_lut6_I1_O)        0.124    17.460 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0/O
                         net (fo=4, routed)           1.131    18.591    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]
    SLICE_X101Y125       LUT6 (Prop_lut6_I1_O)        0.124    18.715 r  core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0_i_1/O
                         net (fo=1, routed)           1.112    19.827    core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0_i_1_n_0
    SLICE_X101Y119       LUT6 (Prop_lut6_I0_O)        0.124    19.951 r  core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0/O
                         net (fo=1, routed)           0.403    20.354    core_inst/zero_flag_s_e
    SLICE_X101Y117       LUT3 (Prop_lut3_I0_O)        0.124    20.478 r  core_inst/fetch_stage_inst_i_1/O
                         net (fo=32, routed)          0.980    21.459    core_inst/fetch_stage_inst/pc_source_execute_in
    SLICE_X96Y124        LUT3 (Prop_lut3_I2_O)        0.150    21.609 r  core_inst/fetch_stage_inst/pc_current_out[21]_i_1/O
                         net (fo=1, routed)           0.000    21.609    core_inst/fetch_stage_inst/pc_next[21]
    SLICE_X96Y124        FDCE                                         r  core_inst/fetch_stage_inst/pc_current_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.765    30.553    core_inst/fetch_stage_inst/clk
    SLICE_X96Y124        FDCE                                         r  core_inst/fetch_stage_inst/pc_current_out_reg[21]/C
                         clock pessimism              0.441    30.995    
                         clock uncertainty           -0.035    30.959    
    SLICE_X96Y124        FDCE (Setup_fdce_C_D)        0.118    31.077    core_inst/fetch_stage_inst/pc_current_out_reg[21]
  -------------------------------------------------------------------
                         required time                         31.077    
                         arrival time                         -21.609    
  -------------------------------------------------------------------
                         slack                                  9.469    

Slack (MET) :             9.492ns  (required time - arrival time)
  Source:                 core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/fetch_stage_inst/pc_current_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.485ns  (logic 2.941ns (18.992%)  route 12.544ns (81.008%))
  Logic Levels:           13  (LUT3=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.556ns = ( 30.556 - 25.000 ) 
    Source Clock Delay      (SCD):    6.060ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.962     6.060    core_inst/mem_wb_register_inst/clk
    SLICE_X90Y118        FDCE                                         r  core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y118        FDCE (Prop_fdce_C_Q)         0.478     6.538 r  core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/Q
                         net (fo=34, routed)          1.226     7.763    core_inst/hazard_unit_inst/rd_addr_wb_in[1]
    SLICE_X92Y116        LUT6 (Prop_lut6_I1_O)        0.295     8.058 r  core_inst/hazard_unit_inst/forward_a_select_out[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.868     8.927    core_inst/hazard_unit_inst/p_8_in
    SLICE_X93Y116        LUT6 (Prop_lut6_I1_O)        0.124     9.051 r  core_inst/hazard_unit_inst/forward_a_select_out[1]_INST_0/O
                         net (fo=32, routed)          1.313    10.364    core_inst/execute_stage_inst/alu_inst/forward_a_select_in[1]
    SLICE_X101Y123       LUT5 (Prop_lut5_I2_O)        0.124    10.488 f  core_inst/execute_stage_inst/alu_inst/alu_result_out0_carry__3_i_11/O
                         net (fo=3, routed)           0.677    11.165    core_inst/execute_stage_inst/alu_inst/forwarded_src_a[17]
    SLICE_X101Y123       LUT3 (Prop_lut3_I2_O)        0.152    11.317 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[17]_INST_0_i_8/O
                         net (fo=17, routed)          1.746    13.063    core_inst/execute_stage_inst/alu_inst/alu_src_a_final[17]
    SLICE_X112Y121       LUT5 (Prop_lut5_I4_O)        0.348    13.411 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[24]_INST_0_i_11/O
                         net (fo=4, routed)           0.599    14.010    core_inst/execute_stage_inst/alu_inst/alu_result_out[24]_INST_0_i_11_n_0
    SLICE_X111Y124       LUT6 (Prop_lut6_I5_O)        0.328    14.338 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_11/O
                         net (fo=1, routed)           0.871    15.209    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_11_n_0
    SLICE_X111Y125       LUT3 (Prop_lut3_I0_O)        0.150    15.359 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_5/O
                         net (fo=2, routed)           0.800    16.159    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_5_n_0
    SLICE_X110Y126       LUT6 (Prop_lut6_I1_O)        0.326    16.485 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.851    17.336    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_1_n_0
    SLICE_X107Y125       LUT6 (Prop_lut6_I1_O)        0.124    17.460 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0/O
                         net (fo=4, routed)           1.131    18.591    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]
    SLICE_X101Y125       LUT6 (Prop_lut6_I1_O)        0.124    18.715 r  core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0_i_1/O
                         net (fo=1, routed)           1.112    19.827    core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0_i_1_n_0
    SLICE_X101Y119       LUT6 (Prop_lut6_I0_O)        0.124    19.951 r  core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0/O
                         net (fo=1, routed)           0.403    20.354    core_inst/zero_flag_s_e
    SLICE_X101Y117       LUT3 (Prop_lut3_I0_O)        0.124    20.478 r  core_inst/fetch_stage_inst_i_1/O
                         net (fo=32, routed)          0.947    21.425    core_inst/fetch_stage_inst/pc_source_execute_in
    SLICE_X97Y122        LUT3 (Prop_lut3_I2_O)        0.120    21.545 r  core_inst/fetch_stage_inst/pc_current_out[15]_i_1/O
                         net (fo=1, routed)           0.000    21.545    core_inst/fetch_stage_inst/pc_next[15]
    SLICE_X97Y122        FDCE                                         r  core_inst/fetch_stage_inst/pc_current_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.768    30.556    core_inst/fetch_stage_inst/clk
    SLICE_X97Y122        FDCE                                         r  core_inst/fetch_stage_inst/pc_current_out_reg[15]/C
                         clock pessimism              0.441    30.998    
                         clock uncertainty           -0.035    30.962    
    SLICE_X97Y122        FDCE (Setup_fdce_C_D)        0.075    31.037    core_inst/fetch_stage_inst/pc_current_out_reg[15]
  -------------------------------------------------------------------
                         required time                         31.037    
                         arrival time                         -21.545    
  -------------------------------------------------------------------
                         slack                                  9.492    

Slack (MET) :             9.496ns  (required time - arrival time)
  Source:                 core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/fetch_stage_inst/pc_current_out_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.481ns  (logic 2.938ns (18.978%)  route 12.543ns (81.022%))
  Logic Levels:           13  (LUT3=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.556ns = ( 30.556 - 25.000 ) 
    Source Clock Delay      (SCD):    6.060ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.962     6.060    core_inst/mem_wb_register_inst/clk
    SLICE_X90Y118        FDCE                                         r  core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y118        FDCE (Prop_fdce_C_Q)         0.478     6.538 r  core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/Q
                         net (fo=34, routed)          1.226     7.763    core_inst/hazard_unit_inst/rd_addr_wb_in[1]
    SLICE_X92Y116        LUT6 (Prop_lut6_I1_O)        0.295     8.058 r  core_inst/hazard_unit_inst/forward_a_select_out[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.868     8.927    core_inst/hazard_unit_inst/p_8_in
    SLICE_X93Y116        LUT6 (Prop_lut6_I1_O)        0.124     9.051 r  core_inst/hazard_unit_inst/forward_a_select_out[1]_INST_0/O
                         net (fo=32, routed)          1.313    10.364    core_inst/execute_stage_inst/alu_inst/forward_a_select_in[1]
    SLICE_X101Y123       LUT5 (Prop_lut5_I2_O)        0.124    10.488 f  core_inst/execute_stage_inst/alu_inst/alu_result_out0_carry__3_i_11/O
                         net (fo=3, routed)           0.677    11.165    core_inst/execute_stage_inst/alu_inst/forwarded_src_a[17]
    SLICE_X101Y123       LUT3 (Prop_lut3_I2_O)        0.152    11.317 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[17]_INST_0_i_8/O
                         net (fo=17, routed)          1.746    13.063    core_inst/execute_stage_inst/alu_inst/alu_src_a_final[17]
    SLICE_X112Y121       LUT5 (Prop_lut5_I4_O)        0.348    13.411 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[24]_INST_0_i_11/O
                         net (fo=4, routed)           0.599    14.010    core_inst/execute_stage_inst/alu_inst/alu_result_out[24]_INST_0_i_11_n_0
    SLICE_X111Y124       LUT6 (Prop_lut6_I5_O)        0.328    14.338 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_11/O
                         net (fo=1, routed)           0.871    15.209    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_11_n_0
    SLICE_X111Y125       LUT3 (Prop_lut3_I0_O)        0.150    15.359 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_5/O
                         net (fo=2, routed)           0.800    16.159    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_5_n_0
    SLICE_X110Y126       LUT6 (Prop_lut6_I1_O)        0.326    16.485 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.851    17.336    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_1_n_0
    SLICE_X107Y125       LUT6 (Prop_lut6_I1_O)        0.124    17.460 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0/O
                         net (fo=4, routed)           1.131    18.591    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]
    SLICE_X101Y125       LUT6 (Prop_lut6_I1_O)        0.124    18.715 r  core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0_i_1/O
                         net (fo=1, routed)           1.112    19.827    core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0_i_1_n_0
    SLICE_X101Y119       LUT6 (Prop_lut6_I0_O)        0.124    19.951 r  core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0/O
                         net (fo=1, routed)           0.403    20.354    core_inst/zero_flag_s_e
    SLICE_X101Y117       LUT3 (Prop_lut3_I0_O)        0.124    20.478 r  core_inst/fetch_stage_inst_i_1/O
                         net (fo=32, routed)          0.946    21.424    core_inst/fetch_stage_inst/pc_source_execute_in
    SLICE_X97Y122        LUT3 (Prop_lut3_I2_O)        0.117    21.541 r  core_inst/fetch_stage_inst/pc_current_out[17]_i_1/O
                         net (fo=1, routed)           0.000    21.541    core_inst/fetch_stage_inst/pc_next[17]
    SLICE_X97Y122        FDCE                                         r  core_inst/fetch_stage_inst/pc_current_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.768    30.556    core_inst/fetch_stage_inst/clk
    SLICE_X97Y122        FDCE                                         r  core_inst/fetch_stage_inst/pc_current_out_reg[17]/C
                         clock pessimism              0.441    30.998    
                         clock uncertainty           -0.035    30.962    
    SLICE_X97Y122        FDCE (Setup_fdce_C_D)        0.075    31.037    core_inst/fetch_stage_inst/pc_current_out_reg[17]
  -------------------------------------------------------------------
                         required time                         31.037    
                         arrival time                         -21.541    
  -------------------------------------------------------------------
                         slack                                  9.496    

Slack (MET) :             9.519ns  (required time - arrival time)
  Source:                 core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/fetch_stage_inst/pc_current_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.460ns  (logic 2.945ns (19.050%)  route 12.515ns (80.950%))
  Logic Levels:           13  (LUT3=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.553ns = ( 30.553 - 25.000 ) 
    Source Clock Delay      (SCD):    6.060ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.962     6.060    core_inst/mem_wb_register_inst/clk
    SLICE_X90Y118        FDCE                                         r  core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y118        FDCE (Prop_fdce_C_Q)         0.478     6.538 r  core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/Q
                         net (fo=34, routed)          1.226     7.763    core_inst/hazard_unit_inst/rd_addr_wb_in[1]
    SLICE_X92Y116        LUT6 (Prop_lut6_I1_O)        0.295     8.058 r  core_inst/hazard_unit_inst/forward_a_select_out[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.868     8.927    core_inst/hazard_unit_inst/p_8_in
    SLICE_X93Y116        LUT6 (Prop_lut6_I1_O)        0.124     9.051 r  core_inst/hazard_unit_inst/forward_a_select_out[1]_INST_0/O
                         net (fo=32, routed)          1.313    10.364    core_inst/execute_stage_inst/alu_inst/forward_a_select_in[1]
    SLICE_X101Y123       LUT5 (Prop_lut5_I2_O)        0.124    10.488 f  core_inst/execute_stage_inst/alu_inst/alu_result_out0_carry__3_i_11/O
                         net (fo=3, routed)           0.677    11.165    core_inst/execute_stage_inst/alu_inst/forwarded_src_a[17]
    SLICE_X101Y123       LUT3 (Prop_lut3_I2_O)        0.152    11.317 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[17]_INST_0_i_8/O
                         net (fo=17, routed)          1.746    13.063    core_inst/execute_stage_inst/alu_inst/alu_src_a_final[17]
    SLICE_X112Y121       LUT5 (Prop_lut5_I4_O)        0.348    13.411 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[24]_INST_0_i_11/O
                         net (fo=4, routed)           0.599    14.010    core_inst/execute_stage_inst/alu_inst/alu_result_out[24]_INST_0_i_11_n_0
    SLICE_X111Y124       LUT6 (Prop_lut6_I5_O)        0.328    14.338 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_11/O
                         net (fo=1, routed)           0.871    15.209    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_11_n_0
    SLICE_X111Y125       LUT3 (Prop_lut3_I0_O)        0.150    15.359 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_5/O
                         net (fo=2, routed)           0.800    16.159    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_5_n_0
    SLICE_X110Y126       LUT6 (Prop_lut6_I1_O)        0.326    16.485 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.851    17.336    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_1_n_0
    SLICE_X107Y125       LUT6 (Prop_lut6_I1_O)        0.124    17.460 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0/O
                         net (fo=4, routed)           1.131    18.591    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]
    SLICE_X101Y125       LUT6 (Prop_lut6_I1_O)        0.124    18.715 r  core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0_i_1/O
                         net (fo=1, routed)           1.112    19.827    core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0_i_1_n_0
    SLICE_X101Y119       LUT6 (Prop_lut6_I0_O)        0.124    19.951 r  core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0/O
                         net (fo=1, routed)           0.403    20.354    core_inst/zero_flag_s_e
    SLICE_X101Y117       LUT3 (Prop_lut3_I0_O)        0.124    20.478 r  core_inst/fetch_stage_inst_i_1/O
                         net (fo=32, routed)          0.917    21.395    core_inst/fetch_stage_inst/pc_source_execute_in
    SLICE_X96Y124        LUT3 (Prop_lut3_I2_O)        0.124    21.519 r  core_inst/fetch_stage_inst/pc_current_out[22]_i_1/O
                         net (fo=1, routed)           0.000    21.519    core_inst/fetch_stage_inst/pc_next[22]
    SLICE_X96Y124        FDCE                                         r  core_inst/fetch_stage_inst/pc_current_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.765    30.553    core_inst/fetch_stage_inst/clk
    SLICE_X96Y124        FDCE                                         r  core_inst/fetch_stage_inst/pc_current_out_reg[22]/C
                         clock pessimism              0.441    30.995    
                         clock uncertainty           -0.035    30.959    
    SLICE_X96Y124        FDCE (Setup_fdce_C_D)        0.079    31.038    core_inst/fetch_stage_inst/pc_current_out_reg[22]
  -------------------------------------------------------------------
                         required time                         31.038    
                         arrival time                         -21.519    
  -------------------------------------------------------------------
                         slack                                  9.519    

Slack (MET) :             9.521ns  (required time - arrival time)
  Source:                 core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/fetch_stage_inst/pc_current_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.412ns  (logic 2.945ns (19.109%)  route 12.467ns (80.891%))
  Logic Levels:           13  (LUT3=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.555ns = ( 30.555 - 25.000 ) 
    Source Clock Delay      (SCD):    6.060ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.962     6.060    core_inst/mem_wb_register_inst/clk
    SLICE_X90Y118        FDCE                                         r  core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y118        FDCE (Prop_fdce_C_Q)         0.478     6.538 r  core_inst/mem_wb_register_inst/rd_addr_out_reg[1]/Q
                         net (fo=34, routed)          1.226     7.763    core_inst/hazard_unit_inst/rd_addr_wb_in[1]
    SLICE_X92Y116        LUT6 (Prop_lut6_I1_O)        0.295     8.058 r  core_inst/hazard_unit_inst/forward_a_select_out[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.868     8.927    core_inst/hazard_unit_inst/p_8_in
    SLICE_X93Y116        LUT6 (Prop_lut6_I1_O)        0.124     9.051 r  core_inst/hazard_unit_inst/forward_a_select_out[1]_INST_0/O
                         net (fo=32, routed)          1.313    10.364    core_inst/execute_stage_inst/alu_inst/forward_a_select_in[1]
    SLICE_X101Y123       LUT5 (Prop_lut5_I2_O)        0.124    10.488 f  core_inst/execute_stage_inst/alu_inst/alu_result_out0_carry__3_i_11/O
                         net (fo=3, routed)           0.677    11.165    core_inst/execute_stage_inst/alu_inst/forwarded_src_a[17]
    SLICE_X101Y123       LUT3 (Prop_lut3_I2_O)        0.152    11.317 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[17]_INST_0_i_8/O
                         net (fo=17, routed)          1.746    13.063    core_inst/execute_stage_inst/alu_inst/alu_src_a_final[17]
    SLICE_X112Y121       LUT5 (Prop_lut5_I4_O)        0.348    13.411 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[24]_INST_0_i_11/O
                         net (fo=4, routed)           0.599    14.010    core_inst/execute_stage_inst/alu_inst/alu_result_out[24]_INST_0_i_11_n_0
    SLICE_X111Y124       LUT6 (Prop_lut6_I5_O)        0.328    14.338 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_11/O
                         net (fo=1, routed)           0.871    15.209    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_11_n_0
    SLICE_X111Y125       LUT3 (Prop_lut3_I0_O)        0.150    15.359 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_5/O
                         net (fo=2, routed)           0.800    16.159    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_5_n_0
    SLICE_X110Y126       LUT6 (Prop_lut6_I1_O)        0.326    16.485 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.851    17.336    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0_i_1_n_0
    SLICE_X107Y125       LUT6 (Prop_lut6_I1_O)        0.124    17.460 f  core_inst/execute_stage_inst/alu_inst/alu_result_out[20]_INST_0/O
                         net (fo=4, routed)           1.131    18.591    core_inst/execute_stage_inst/alu_inst/alu_result_out[20]
    SLICE_X101Y125       LUT6 (Prop_lut6_I1_O)        0.124    18.715 r  core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0_i_1/O
                         net (fo=1, routed)           1.112    19.827    core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0_i_1_n_0
    SLICE_X101Y119       LUT6 (Prop_lut6_I0_O)        0.124    19.951 r  core_inst/execute_stage_inst/alu_inst/zero_flag_out_INST_0/O
                         net (fo=1, routed)           0.403    20.354    core_inst/zero_flag_s_e
    SLICE_X101Y117       LUT3 (Prop_lut3_I0_O)        0.124    20.478 r  core_inst/fetch_stage_inst_i_1/O
                         net (fo=32, routed)          0.869    21.347    core_inst/fetch_stage_inst/pc_source_execute_in
    SLICE_X99Y126        LUT3 (Prop_lut3_I2_O)        0.124    21.471 r  core_inst/fetch_stage_inst/pc_current_out[28]_i_1/O
                         net (fo=1, routed)           0.000    21.471    core_inst/fetch_stage_inst/pc_next[28]
    SLICE_X99Y126        FDCE                                         r  core_inst/fetch_stage_inst/pc_current_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.767    30.555    core_inst/fetch_stage_inst/clk
    SLICE_X99Y126        FDCE                                         r  core_inst/fetch_stage_inst/pc_current_out_reg[28]/C
                         clock pessimism              0.441    30.997    
                         clock uncertainty           -0.035    30.961    
    SLICE_X99Y126        FDCE (Setup_fdce_C_D)        0.031    30.992    core_inst/fetch_stage_inst/pc_current_out_reg[28]
  -------------------------------------------------------------------
                         required time                         30.992    
                         arrival time                         -21.471    
  -------------------------------------------------------------------
                         slack                                  9.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 core_inst/ex_mem_register_inst/write_data_out_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            memory_inst/ram_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.678     1.788    core_inst/ex_mem_register_inst/clk
    SLICE_X91Y122        FDCE                                         r  core_inst/ex_mem_register_inst/write_data_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y122        FDCE (Prop_fdce_C_Q)         0.141     1.929 r  core_inst/ex_mem_register_inst/write_data_out_reg[26]/Q
                         net (fo=1, routed)           0.106     2.036    memory_inst/data_memory_write_data_out[26]
    RAMB36_X4Y24         RAMB36E1                                     r  memory_inst/ram_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.989     2.356    memory_inst/clk
    RAMB36_X4Y24         RAMB36E1                                     r  memory_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.514     1.842    
    RAMB36_X4Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.155     1.997    memory_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 core_inst/ex_mem_register_inst/write_data_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            memory_inst/ram_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.737%)  route 0.125ns (43.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.678     1.788    core_inst/ex_mem_register_inst/clk
    SLICE_X92Y121        FDCE                                         r  core_inst/ex_mem_register_inst/write_data_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y121        FDCE (Prop_fdce_C_Q)         0.164     1.952 r  core_inst/ex_mem_register_inst/write_data_out_reg[12]/Q
                         net (fo=1, routed)           0.125     2.078    memory_inst/data_memory_write_data_out[12]
    RAMB36_X4Y24         RAMB36E1                                     r  memory_inst/ram_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.989     2.356    memory_inst/clk
    RAMB36_X4Y24         RAMB36E1                                     r  memory_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.494     1.862    
    RAMB36_X4Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.155     2.017    memory_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 core_inst/ex_mem_register_inst/write_data_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            memory_inst/ram_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.852%)  route 0.160ns (53.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.678     1.788    core_inst/ex_mem_register_inst/clk
    SLICE_X91Y122        FDCE                                         r  core_inst/ex_mem_register_inst/write_data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y122        FDCE (Prop_fdce_C_Q)         0.141     1.929 r  core_inst/ex_mem_register_inst/write_data_out_reg[14]/Q
                         net (fo=1, routed)           0.160     2.089    memory_inst/data_memory_write_data_out[14]
    RAMB36_X4Y24         RAMB36E1                                     r  memory_inst/ram_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.989     2.356    memory_inst/clk
    RAMB36_X4Y24         RAMB36E1                                     r  memory_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.514     1.842    
    RAMB36_X4Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.155     1.997    memory_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 core_inst/ex_mem_register_inst/write_data_out_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            memory_inst/ram_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.394%)  route 0.163ns (53.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.678     1.788    core_inst/ex_mem_register_inst/clk
    SLICE_X91Y122        FDCE                                         r  core_inst/ex_mem_register_inst/write_data_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y122        FDCE (Prop_fdce_C_Q)         0.141     1.929 r  core_inst/ex_mem_register_inst/write_data_out_reg[20]/Q
                         net (fo=1, routed)           0.163     2.092    memory_inst/data_memory_write_data_out[20]
    RAMB36_X4Y24         RAMB36E1                                     r  memory_inst/ram_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.989     2.356    memory_inst/clk
    RAMB36_X4Y24         RAMB36E1                                     r  memory_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.514     1.842    
    RAMB36_X4Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.155     1.997    memory_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 core_inst/ex_mem_register_inst/write_data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            memory_inst/ram_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.543%)  route 0.181ns (52.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.678     1.788    core_inst/ex_mem_register_inst/clk
    SLICE_X92Y121        FDCE                                         r  core_inst/ex_mem_register_inst/write_data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y121        FDCE (Prop_fdce_C_Q)         0.164     1.952 r  core_inst/ex_mem_register_inst/write_data_out_reg[8]/Q
                         net (fo=1, routed)           0.181     2.133    memory_inst/data_memory_write_data_out[8]
    RAMB36_X4Y24         RAMB36E1                                     r  memory_inst/ram_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.989     2.356    memory_inst/clk
    RAMB36_X4Y24         RAMB36E1                                     r  memory_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.494     1.862    
    RAMB36_X4Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     2.017    memory_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 core_inst/ex_mem_register_inst/write_data_out_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            memory_inst/ram_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.491%)  route 0.197ns (54.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.675     1.785    core_inst/ex_mem_register_inst/clk
    SLICE_X92Y124        FDCE                                         r  core_inst/ex_mem_register_inst/write_data_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y124        FDCE (Prop_fdce_C_Q)         0.164     1.949 r  core_inst/ex_mem_register_inst/write_data_out_reg[22]/Q
                         net (fo=1, routed)           0.197     2.146    memory_inst/data_memory_write_data_out[22]
    RAMB36_X4Y24         RAMB36E1                                     r  memory_inst/ram_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.989     2.356    memory_inst/clk
    RAMB36_X4Y24         RAMB36E1                                     r  memory_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.494     1.862    
    RAMB36_X4Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.155     2.017    memory_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 core_inst/ex_mem_register_inst/write_data_out_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            memory_inst/ram_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.491%)  route 0.197ns (54.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.675     1.785    core_inst/ex_mem_register_inst/clk
    SLICE_X92Y124        FDCE                                         r  core_inst/ex_mem_register_inst/write_data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y124        FDCE (Prop_fdce_C_Q)         0.164     1.949 r  core_inst/ex_mem_register_inst/write_data_out_reg[24]/Q
                         net (fo=1, routed)           0.197     2.146    memory_inst/data_memory_write_data_out[24]
    RAMB36_X4Y24         RAMB36E1                                     r  memory_inst/ram_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.989     2.356    memory_inst/clk
    RAMB36_X4Y24         RAMB36E1                                     r  memory_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.494     1.862    
    RAMB36_X4Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.155     2.017    memory_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 core_inst/ex_mem_register_inst/write_data_out_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            memory_inst/ram_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.770%)  route 0.164ns (56.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.678     1.788    core_inst/ex_mem_register_inst/clk
    SLICE_X91Y122        FDCE                                         r  core_inst/ex_mem_register_inst/write_data_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y122        FDCE (Prop_fdce_C_Q)         0.128     1.916 r  core_inst/ex_mem_register_inst/write_data_out_reg[21]/Q
                         net (fo=1, routed)           0.164     2.081    memory_inst/data_memory_write_data_out[21]
    RAMB36_X4Y24         RAMB36E1                                     r  memory_inst/ram_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.989     2.356    memory_inst/clk
    RAMB36_X4Y24         RAMB36E1                                     r  memory_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.514     1.842    
    RAMB36_X4Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.102     1.944    memory_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 core_inst/ex_mem_register_inst/write_data_out_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            memory_inst/ram_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.543%)  route 0.170ns (53.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.675     1.785    core_inst/ex_mem_register_inst/clk
    SLICE_X92Y124        FDCE                                         r  core_inst/ex_mem_register_inst/write_data_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y124        FDCE (Prop_fdce_C_Q)         0.148     1.933 r  core_inst/ex_mem_register_inst/write_data_out_reg[23]/Q
                         net (fo=1, routed)           0.170     2.103    memory_inst/data_memory_write_data_out[23]
    RAMB36_X4Y24         RAMB36E1                                     r  memory_inst/ram_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.989     2.356    memory_inst/clk
    RAMB36_X4Y24         RAMB36E1                                     r  memory_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.494     1.862    
    RAMB36_X4Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.102     1.964    memory_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 core_inst/if_id_register_inst/pc_current_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/id_ex_register_inst/pc_current_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.680     1.790    core_inst/if_id_register_inst/clk
    SLICE_X97Y120        FDCE                                         r  core_inst/if_id_register_inst/pc_current_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y120        FDCE (Prop_fdce_C_Q)         0.141     1.931 r  core_inst/if_id_register_inst/pc_current_out_reg[10]/Q
                         net (fo=2, routed)           0.087     2.019    core_inst/id_ex_register_inst/pc_current_in[10]
    SLICE_X96Y120        LUT2 (Prop_lut2_I0_O)        0.045     2.064 r  core_inst/id_ex_register_inst/pc_current_out[10]_i_1/O
                         net (fo=1, routed)           0.000     2.064    core_inst/id_ex_register_inst/pc_current_out[10]_i_1_n_0
    SLICE_X96Y120        FDCE                                         r  core_inst/id_ex_register_inst/pc_current_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.952     2.319    core_inst/id_ex_register_inst/clk
    SLICE_X96Y120        FDCE                                         r  core_inst/id_ex_register_inst/pc_current_out_reg[10]/C
                         clock pessimism             -0.515     1.803    
    SLICE_X96Y120        FDCE (Hold_fdce_C_D)         0.120     1.923    core_inst/id_ex_register_inst/pc_current_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         25.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X4Y24    memory_inst/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X4Y24    memory_inst/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X102Y112  core_inst/decode_stage_inst/register_file_inst/registers_reg[10][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X102Y112  core_inst/decode_stage_inst/register_file_inst/registers_reg[10][10]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X89Y119   core_inst/decode_stage_inst/register_file_inst/registers_reg[10][11]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X88Y132   core_inst/decode_stage_inst/register_file_inst/registers_reg[10][12]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X95Y130   core_inst/decode_stage_inst/register_file_inst/registers_reg[10][13]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X106Y133  core_inst/decode_stage_inst/register_file_inst/registers_reg[10][14]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X95Y130   core_inst/decode_stage_inst/register_file_inst/registers_reg[10][15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.000      20.500     SLICE_X102Y112  core_inst/decode_stage_inst/register_file_inst/registers_reg[10][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.000      20.500     SLICE_X102Y112  core_inst/decode_stage_inst/register_file_inst/registers_reg[10][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.000      20.500     SLICE_X102Y112  core_inst/decode_stage_inst/register_file_inst/registers_reg[10][10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.000      20.500     SLICE_X102Y112  core_inst/decode_stage_inst/register_file_inst/registers_reg[10][10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.000      20.500     SLICE_X89Y119   core_inst/decode_stage_inst/register_file_inst/registers_reg[10][11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.000      20.500     SLICE_X89Y119   core_inst/decode_stage_inst/register_file_inst/registers_reg[10][11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.000      20.500     SLICE_X88Y132   core_inst/decode_stage_inst/register_file_inst/registers_reg[10][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.000      20.500     SLICE_X88Y132   core_inst/decode_stage_inst/register_file_inst/registers_reg[10][12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.000      20.500     SLICE_X95Y130   core_inst/decode_stage_inst/register_file_inst/registers_reg[10][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.000      20.500     SLICE_X95Y130   core_inst/decode_stage_inst/register_file_inst/registers_reg[10][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X102Y112  core_inst/decode_stage_inst/register_file_inst/registers_reg[10][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X102Y112  core_inst/decode_stage_inst/register_file_inst/registers_reg[10][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X102Y112  core_inst/decode_stage_inst/register_file_inst/registers_reg[10][10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X102Y112  core_inst/decode_stage_inst/register_file_inst/registers_reg[10][10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X89Y119   core_inst/decode_stage_inst/register_file_inst/registers_reg[10][11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X89Y119   core_inst/decode_stage_inst/register_file_inst/registers_reg[10][11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X88Y132   core_inst/decode_stage_inst/register_file_inst/registers_reg[10][12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X88Y132   core_inst/decode_stage_inst/register_file_inst/registers_reg[10][12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X95Y130   core_inst/decode_stage_inst/register_file_inst/registers_reg[10][13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X95Y130   core_inst/decode_stage_inst/register_file_inst/registers_reg[10][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/if_id_register_inst/instruction_decode_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/control_unit_inst/imm_extend_op_select_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.134ns  (logic 0.842ns (16.401%)  route 4.292ns (83.599%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        2.046     6.144    core_inst/if_id_register_inst/clk
    SLICE_X107Y117       FDCE                                         r  core_inst/if_id_register_inst/instruction_decode_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDCE (Prop_fdce_C_Q)         0.419     6.563 r  core_inst/if_id_register_inst/instruction_decode_out_reg[1]/Q
                         net (fo=13, routed)          1.942     8.504    core_inst/control_unit_inst/opcode_in[1]
    SLICE_X106Y115       LUT2 (Prop_lut2_I0_O)        0.299     8.803 f  core_inst/control_unit_inst/imm_extend_op_select_out_reg[1]_i_3/O
                         net (fo=5, routed)           1.706    10.509    core_inst/control_unit_inst/imm_extend_op_select_out_reg[1]_i_3_n_0
    SLICE_X103Y115       LUT6 (Prop_lut6_I0_O)        0.124    10.633 r  core_inst/control_unit_inst/imm_extend_op_select_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.644    11.278    core_inst/control_unit_inst/imm_extend_op_select_out_reg[1]_i_1_n_0
    SLICE_X103Y118       LDCE                                         r  core_inst/control_unit_inst/imm_extend_op_select_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/if_id_register_inst/instruction_decode_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/control_unit_inst/alu_src_b_select_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.006ns  (logic 0.842ns (16.820%)  route 4.164ns (83.180%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        2.046     6.144    core_inst/if_id_register_inst/clk
    SLICE_X107Y117       FDCE                                         r  core_inst/if_id_register_inst/instruction_decode_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDCE (Prop_fdce_C_Q)         0.419     6.563 r  core_inst/if_id_register_inst/instruction_decode_out_reg[1]/Q
                         net (fo=13, routed)          1.942     8.504    core_inst/control_unit_inst/opcode_in[1]
    SLICE_X106Y115       LUT2 (Prop_lut2_I0_O)        0.299     8.803 f  core_inst/control_unit_inst/imm_extend_op_select_out_reg[1]_i_3/O
                         net (fo=5, routed)           1.554    10.357    core_inst/control_unit_inst/imm_extend_op_select_out_reg[1]_i_3_n_0
    SLICE_X102Y115       LUT6 (Prop_lut6_I5_O)        0.124    10.481 r  core_inst/control_unit_inst/alu_src_b_select_out_reg_i_1/O
                         net (fo=1, routed)           0.668    11.150    core_inst/control_unit_inst/alu_src_b_select_out_reg_i_1_n_0
    SLICE_X102Y119       LDCE                                         r  core_inst/control_unit_inst/alu_src_b_select_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/if_id_register_inst/instruction_decode_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/control_unit_inst/reg_write_enable_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.441ns  (logic 0.842ns (18.960%)  route 3.599ns (81.040%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        2.046     6.144    core_inst/if_id_register_inst/clk
    SLICE_X107Y117       FDCE                                         r  core_inst/if_id_register_inst/instruction_decode_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDCE (Prop_fdce_C_Q)         0.419     6.563 r  core_inst/if_id_register_inst/instruction_decode_out_reg[1]/Q
                         net (fo=13, routed)          1.942     8.504    core_inst/control_unit_inst/opcode_in[1]
    SLICE_X106Y115       LUT2 (Prop_lut2_I0_O)        0.299     8.803 f  core_inst/control_unit_inst/imm_extend_op_select_out_reg[1]_i_3/O
                         net (fo=5, routed)           1.327    10.131    core_inst/control_unit_inst/imm_extend_op_select_out_reg[1]_i_3_n_0
    SLICE_X105Y116       LUT6 (Prop_lut6_I0_O)        0.124    10.255 r  core_inst/control_unit_inst/reg_write_enable_out_reg_i_1/O
                         net (fo=1, routed)           0.330    10.585    core_inst/control_unit_inst/reg_write_enable_out_reg_i_1_n_0
    SLICE_X105Y117       LDCE                                         r  core_inst/control_unit_inst/reg_write_enable_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/if_id_register_inst/instruction_decode_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/control_unit_inst/imm_extend_op_select_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.593ns  (logic 1.038ns (28.890%)  route 2.555ns (71.110%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        2.046     6.144    core_inst/if_id_register_inst/clk
    SLICE_X107Y117       FDCE                                         r  core_inst/if_id_register_inst/instruction_decode_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDCE (Prop_fdce_C_Q)         0.419     6.563 r  core_inst/if_id_register_inst/instruction_decode_out_reg[1]/Q
                         net (fo=13, routed)          1.561     8.124    core_inst/control_unit_inst/opcode_in[1]
    SLICE_X106Y116       LUT2 (Prop_lut2_I1_O)        0.293     8.417 f  core_inst/control_unit_inst/imm_extend_op_select_out_reg[0]_i_2/O
                         net (fo=1, routed)           0.441     8.858    core_inst/control_unit_inst/imm_extend_op_select_out_reg[0]_i_2_n_0
    SLICE_X106Y116       LUT6 (Prop_lut6_I0_O)        0.326     9.184 r  core_inst/control_unit_inst/imm_extend_op_select_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.553     9.737    core_inst/control_unit_inst/imm_extend_op_select_out_reg[0]_i_1_n_0
    SLICE_X105Y116       LDCE                                         r  core_inst/control_unit_inst/imm_extend_op_select_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/if_id_register_inst/instruction_decode_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/control_unit_inst/alu_op_select_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.359ns  (logic 0.746ns (22.207%)  route 2.613ns (77.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        2.046     6.144    core_inst/if_id_register_inst/clk
    SLICE_X107Y117       FDCE                                         r  core_inst/if_id_register_inst/instruction_decode_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDCE (Prop_fdce_C_Q)         0.419     6.563 r  core_inst/if_id_register_inst/instruction_decode_out_reg[1]/Q
                         net (fo=13, routed)          1.942     8.504    core_inst/control_unit_inst/opcode_in[1]
    SLICE_X106Y115       LUT5 (Prop_lut5_I0_O)        0.327     8.831 r  core_inst/control_unit_inst/alu_op_select_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.672     9.503    core_inst/control_unit_inst/alu_op_select_out_reg[0]_i_1_n_0
    SLICE_X106Y116       LDCE                                         r  core_inst/control_unit_inst/alu_op_select_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/if_id_register_inst/instruction_decode_out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/control_unit_inst/alu_op_select_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.180ns  (logic 0.897ns (28.204%)  route 2.283ns (71.796%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.970     6.068    core_inst/if_id_register_inst/clk
    SLICE_X104Y115       FDCE                                         r  core_inst/if_id_register_inst/instruction_decode_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y115       FDCE (Prop_fdce_C_Q)         0.478     6.546 r  core_inst/if_id_register_inst/instruction_decode_out_reg[13]/Q
                         net (fo=12, routed)          1.118     7.664    core_inst/control_unit_inst/funct3_in[1]
    SLICE_X106Y115       LUT6 (Prop_lut6_I3_O)        0.295     7.959 r  core_inst/control_unit_inst/alu_op_select_out_reg[1]_i_2/O
                         net (fo=1, routed)           0.646     8.605    core_inst/control_unit_inst/alu_op_select_out_reg[1]_i_2_n_0
    SLICE_X106Y116       LUT5 (Prop_lut5_I4_O)        0.124     8.729 r  core_inst/control_unit_inst/alu_op_select_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.519     9.248    core_inst/control_unit_inst/alu_op_select_out_reg[1]_i_1_n_0
    SLICE_X106Y116       LDCE                                         r  core_inst/control_unit_inst/alu_op_select_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/if_id_register_inst/instruction_decode_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/control_unit_inst/alu_op_select_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.854ns  (logic 0.704ns (24.663%)  route 2.150ns (75.337%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        2.046     6.144    core_inst/if_id_register_inst/clk
    SLICE_X107Y117       FDCE                                         r  core_inst/if_id_register_inst/instruction_decode_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDCE (Prop_fdce_C_Q)         0.456     6.600 r  core_inst/if_id_register_inst/instruction_decode_out_reg[14]/Q
                         net (fo=11, routed)          1.197     7.797    core_inst/control_unit_inst/funct3_in[2]
    SLICE_X107Y115       LUT6 (Prop_lut6_I2_O)        0.124     7.921 r  core_inst/control_unit_inst/alu_op_select_out_reg[2]_i_2/O
                         net (fo=1, routed)           0.433     8.354    core_inst/control_unit_inst/alu_op_select_out_reg[2]_i_2_n_0
    SLICE_X107Y115       LUT5 (Prop_lut5_I4_O)        0.124     8.478 r  core_inst/control_unit_inst/alu_op_select_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.520     8.998    core_inst/control_unit_inst/alu_op_select_out_reg[2]_i_1_n_0
    SLICE_X106Y116       LDCE                                         r  core_inst/control_unit_inst/alu_op_select_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/if_id_register_inst/instruction_decode_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/control_unit_inst/alu_src_a_select_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.740ns  (logic 0.718ns (26.202%)  route 2.022ns (73.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        2.046     6.144    core_inst/if_id_register_inst/clk
    SLICE_X107Y117       FDCE                                         r  core_inst/if_id_register_inst/instruction_decode_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDCE (Prop_fdce_C_Q)         0.419     6.563 r  core_inst/if_id_register_inst/instruction_decode_out_reg[1]/Q
                         net (fo=13, routed)          1.190     7.752    core_inst/control_unit_inst/opcode_in[1]
    SLICE_X103Y115       LUT6 (Prop_lut6_I2_O)        0.299     8.051 r  core_inst/control_unit_inst/alu_src_a_select_out_reg_i_1/O
                         net (fo=1, routed)           0.833     8.884    core_inst/control_unit_inst/alu_src_a_select_out_reg_i_1_n_0
    SLICE_X102Y119       LDCE                                         r  core_inst/control_unit_inst/alu_src_a_select_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/if_id_register_inst/instruction_decode_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/control_unit_inst/alu_op_select_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.504ns  (logic 0.903ns (36.064%)  route 1.601ns (63.936%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.970     6.068    core_inst/if_id_register_inst/clk
    SLICE_X104Y115       FDCE                                         r  core_inst/if_id_register_inst/instruction_decode_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y115       FDCE (Prop_fdce_C_Q)         0.478     6.546 r  core_inst/if_id_register_inst/instruction_decode_out_reg[5]/Q
                         net (fo=20, routed)          1.440     7.985    core_inst/control_unit_inst/opcode_in[5]
    SLICE_X106Y116       LUT6 (Prop_lut6_I1_O)        0.301     8.286 r  core_inst/control_unit_inst/alu_op_select_out_reg[3]_i_3/O
                         net (fo=1, routed)           0.161     8.448    core_inst/control_unit_inst/alu_op_select_out_reg[3]_i_3_n_0
    SLICE_X106Y116       LUT5 (Prop_lut5_I4_O)        0.124     8.572 r  core_inst/control_unit_inst/alu_op_select_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.572    core_inst/control_unit_inst/alu_op_select_out_reg[3]_i_1_n_0
    SLICE_X106Y116       LDCE                                         r  core_inst/control_unit_inst/alu_op_select_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/if_id_register_inst/instruction_decode_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/control_unit_inst/result_source_select_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.345ns  (logic 0.779ns (33.215%)  route 1.566ns (66.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.970     6.068    core_inst/if_id_register_inst/clk
    SLICE_X104Y115       FDCE                                         r  core_inst/if_id_register_inst/instruction_decode_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y115       FDCE (Prop_fdce_C_Q)         0.478     6.546 r  core_inst/if_id_register_inst/instruction_decode_out_reg[5]/Q
                         net (fo=20, routed)          1.566     8.112    core_inst/control_unit_inst/opcode_in[5]
    SLICE_X104Y116       LUT6 (Prop_lut6_I0_O)        0.301     8.413 r  core_inst/control_unit_inst/result_source_select_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.413    core_inst/control_unit_inst/result_source_select_out_reg[1]_i_1_n_0
    SLICE_X104Y116       LDCE                                         r  core_inst/control_unit_inst/result_source_select_out_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/if_id_register_inst/instruction_decode_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/control_unit_inst/result_source_select_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.209ns (42.722%)  route 0.280ns (57.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.686     1.796    core_inst/if_id_register_inst/clk
    SLICE_X104Y115       FDCE                                         r  core_inst/if_id_register_inst/instruction_decode_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y115       FDCE (Prop_fdce_C_Q)         0.164     1.960 f  core_inst/if_id_register_inst/instruction_decode_out_reg[4]/Q
                         net (fo=17, routed)          0.280     2.241    core_inst/control_unit_inst/opcode_in[4]
    SLICE_X104Y116       LUT6 (Prop_lut6_I1_O)        0.045     2.286 r  core_inst/control_unit_inst/result_source_select_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.286    core_inst/control_unit_inst/result_source_select_out_reg[1]_i_1_n_0
    SLICE_X104Y116       LDCE                                         r  core_inst/control_unit_inst/result_source_select_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/if_id_register_inst/instruction_decode_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/control_unit_inst/is_jalr_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.209ns (42.660%)  route 0.281ns (57.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.686     1.796    core_inst/if_id_register_inst/clk
    SLICE_X104Y115       FDCE                                         r  core_inst/if_id_register_inst/instruction_decode_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y115       FDCE (Prop_fdce_C_Q)         0.164     1.960 f  core_inst/if_id_register_inst/instruction_decode_out_reg[4]/Q
                         net (fo=17, routed)          0.281     2.241    core_inst/control_unit_inst/opcode_in[4]
    SLICE_X103Y116       LUT6 (Prop_lut6_I1_O)        0.045     2.286 r  core_inst/control_unit_inst/is_jalr_out_reg_i_1/O
                         net (fo=1, routed)           0.000     2.286    core_inst/control_unit_inst/is_jalr_out_reg_i_1_n_0
    SLICE_X103Y116       LDCE                                         r  core_inst/control_unit_inst/is_jalr_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/if_id_register_inst/instruction_decode_out_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/control_unit_inst/alu_op_select_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.231ns (47.568%)  route 0.255ns (52.432%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.713     1.823    core_inst/if_id_register_inst/clk
    SLICE_X107Y115       FDCE                                         r  core_inst/if_id_register_inst/instruction_decode_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y115       FDCE (Prop_fdce_C_Q)         0.141     1.964 f  core_inst/if_id_register_inst/instruction_decode_out_reg[30]/Q
                         net (fo=5, routed)           0.195     2.160    core_inst/control_unit_inst/funct7b5_in
    SLICE_X106Y116       LUT6 (Prop_lut6_I0_O)        0.045     2.205 r  core_inst/control_unit_inst/alu_op_select_out_reg[3]_i_3/O
                         net (fo=1, routed)           0.059     2.264    core_inst/control_unit_inst/alu_op_select_out_reg[3]_i_3_n_0
    SLICE_X106Y116       LUT5 (Prop_lut5_I4_O)        0.045     2.309 r  core_inst/control_unit_inst/alu_op_select_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.309    core_inst/control_unit_inst/alu_op_select_out_reg[3]_i_1_n_0
    SLICE_X106Y116       LDCE                                         r  core_inst/control_unit_inst/alu_op_select_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/if_id_register_inst/instruction_decode_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/control_unit_inst/alu_op_select_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.535ns  (logic 0.186ns (34.745%)  route 0.349ns (65.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.713     1.823    core_inst/if_id_register_inst/clk
    SLICE_X107Y115       FDCE                                         r  core_inst/if_id_register_inst/instruction_decode_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y115       FDCE (Prop_fdce_C_Q)         0.141     1.964 f  core_inst/if_id_register_inst/instruction_decode_out_reg[2]/Q
                         net (fo=19, routed)          0.179     2.144    core_inst/control_unit_inst/opcode_in[2]
    SLICE_X107Y115       LUT5 (Prop_lut5_I3_O)        0.045     2.189 r  core_inst/control_unit_inst/alu_op_select_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.170     2.359    core_inst/control_unit_inst/alu_op_select_out_reg[2]_i_1_n_0
    SLICE_X106Y116       LDCE                                         r  core_inst/control_unit_inst/alu_op_select_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/if_id_register_inst/instruction_decode_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/control_unit_inst/reg_write_enable_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.209ns (36.193%)  route 0.368ns (63.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.686     1.796    core_inst/if_id_register_inst/clk
    SLICE_X104Y115       FDCE                                         r  core_inst/if_id_register_inst/instruction_decode_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y115       FDCE (Prop_fdce_C_Q)         0.164     1.960 r  core_inst/if_id_register_inst/instruction_decode_out_reg[4]/Q
                         net (fo=17, routed)          0.259     2.219    core_inst/control_unit_inst/opcode_in[4]
    SLICE_X105Y116       LUT6 (Prop_lut6_I4_O)        0.045     2.264 r  core_inst/control_unit_inst/reg_write_enable_out_reg_i_1/O
                         net (fo=1, routed)           0.110     2.374    core_inst/control_unit_inst/reg_write_enable_out_reg_i_1_n_0
    SLICE_X105Y117       LDCE                                         r  core_inst/control_unit_inst/reg_write_enable_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/if_id_register_inst/instruction_decode_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/control_unit_inst/alu_op_select_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.186ns (31.960%)  route 0.396ns (68.040%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.711     1.821    core_inst/if_id_register_inst/clk
    SLICE_X107Y117       FDCE                                         r  core_inst/if_id_register_inst/instruction_decode_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDCE (Prop_fdce_C_Q)         0.141     1.962 r  core_inst/if_id_register_inst/instruction_decode_out_reg[0]/Q
                         net (fo=14, routed)          0.227     2.189    core_inst/control_unit_inst/opcode_in[0]
    SLICE_X106Y116       LUT5 (Prop_lut5_I1_O)        0.045     2.234 r  core_inst/control_unit_inst/alu_op_select_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.169     2.403    core_inst/control_unit_inst/alu_op_select_out_reg[1]_i_1_n_0
    SLICE_X106Y116       LDCE                                         r  core_inst/control_unit_inst/alu_op_select_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/if_id_register_inst/instruction_decode_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/control_unit_inst/alu_op_select_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.654ns  (logic 0.189ns (28.908%)  route 0.465ns (71.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.713     1.823    core_inst/if_id_register_inst/clk
    SLICE_X107Y115       FDCE                                         r  core_inst/if_id_register_inst/instruction_decode_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y115       FDCE (Prop_fdce_C_Q)         0.141     1.964 f  core_inst/if_id_register_inst/instruction_decode_out_reg[2]/Q
                         net (fo=19, routed)          0.121     2.086    core_inst/control_unit_inst/opcode_in[2]
    SLICE_X106Y115       LUT5 (Prop_lut5_I3_O)        0.048     2.134 r  core_inst/control_unit_inst/alu_op_select_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.344     2.477    core_inst/control_unit_inst/alu_op_select_out_reg[0]_i_1_n_0
    SLICE_X106Y116       LDCE                                         r  core_inst/control_unit_inst/alu_op_select_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/if_id_register_inst/instruction_decode_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/control_unit_inst/imm_extend_op_select_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.727ns  (logic 0.209ns (28.748%)  route 0.518ns (71.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.686     1.796    core_inst/if_id_register_inst/clk
    SLICE_X104Y115       FDCE                                         r  core_inst/if_id_register_inst/instruction_decode_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y115       FDCE (Prop_fdce_C_Q)         0.164     1.960 r  core_inst/if_id_register_inst/instruction_decode_out_reg[6]/Q
                         net (fo=22, routed)          0.287     2.247    core_inst/control_unit_inst/opcode_in[6]
    SLICE_X103Y115       LUT6 (Prop_lut6_I4_O)        0.045     2.292 r  core_inst/control_unit_inst/imm_extend_op_select_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.231     2.524    core_inst/control_unit_inst/imm_extend_op_select_out_reg[1]_i_1_n_0
    SLICE_X103Y118       LDCE                                         r  core_inst/control_unit_inst/imm_extend_op_select_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/if_id_register_inst/instruction_decode_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/control_unit_inst/alu_src_b_select_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.734ns  (logic 0.209ns (28.486%)  route 0.525ns (71.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.686     1.796    core_inst/if_id_register_inst/clk
    SLICE_X104Y115       FDCE                                         r  core_inst/if_id_register_inst/instruction_decode_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y115       FDCE (Prop_fdce_C_Q)         0.164     1.960 r  core_inst/if_id_register_inst/instruction_decode_out_reg[4]/Q
                         net (fo=17, routed)          0.276     2.237    core_inst/control_unit_inst/opcode_in[4]
    SLICE_X102Y115       LUT6 (Prop_lut6_I3_O)        0.045     2.282 r  core_inst/control_unit_inst/alu_src_b_select_out_reg_i_1/O
                         net (fo=1, routed)           0.248     2.530    core_inst/control_unit_inst/alu_src_b_select_out_reg_i_1_n_0
    SLICE_X102Y119       LDCE                                         r  core_inst/control_unit_inst/alu_src_b_select_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/if_id_register_inst/instruction_decode_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Destination:            core_inst/control_unit_inst/alu_src_a_select_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.751ns  (logic 0.209ns (27.821%)  route 0.542ns (72.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.686     1.796    core_inst/if_id_register_inst/clk
    SLICE_X104Y115       FDCE                                         r  core_inst/if_id_register_inst/instruction_decode_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y115       FDCE (Prop_fdce_C_Q)         0.164     1.960 f  core_inst/if_id_register_inst/instruction_decode_out_reg[6]/Q
                         net (fo=22, routed)          0.232     2.192    core_inst/control_unit_inst/opcode_in[6]
    SLICE_X103Y115       LUT6 (Prop_lut6_I0_O)        0.045     2.237 r  core_inst/control_unit_inst/alu_src_a_select_out_reg_i_1/O
                         net (fo=1, routed)           0.311     2.548    core_inst/control_unit_inst/alu_src_a_select_out_reg_i_1_n_0
    SLICE_X102Y119       LDCE                                         r  core_inst/control_unit_inst/alu_src_a_select_out_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1564 Endpoints
Min Delay          1564 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core_inst/decode_stage_inst/register_file_inst/registers_reg[15][21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.037ns  (logic 1.489ns (10.607%)  route 12.548ns (89.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  reset_IBUF_inst/O
                         net (fo=1523, routed)       12.548    14.037    core_inst/decode_stage_inst/register_file_inst/reset
    SLICE_X88Y137        FDCE                                         f  core_inst/decode_stage_inst/register_file_inst/registers_reg[15][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.716     5.504    core_inst/decode_stage_inst/register_file_inst/clk
    SLICE_X88Y137        FDCE                                         r  core_inst/decode_stage_inst/register_file_inst/registers_reg[15][21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core_inst/decode_stage_inst/register_file_inst/registers_reg[31][21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.033ns  (logic 1.489ns (10.610%)  route 12.544ns (89.390%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  reset_IBUF_inst/O
                         net (fo=1523, routed)       12.544    14.033    core_inst/decode_stage_inst/register_file_inst/reset
    SLICE_X89Y137        FDCE                                         f  core_inst/decode_stage_inst/register_file_inst/registers_reg[31][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.716     5.504    core_inst/decode_stage_inst/register_file_inst/clk
    SLICE_X89Y137        FDCE                                         r  core_inst/decode_stage_inst/register_file_inst/registers_reg[31][21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core_inst/decode_stage_inst/register_file_inst/registers_reg[21][21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.882ns  (logic 1.489ns (10.725%)  route 12.393ns (89.275%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  reset_IBUF_inst/O
                         net (fo=1523, routed)       12.393    13.882    core_inst/decode_stage_inst/register_file_inst/reset
    SLICE_X89Y136        FDCE                                         f  core_inst/decode_stage_inst/register_file_inst/registers_reg[21][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.715     5.503    core_inst/decode_stage_inst/register_file_inst/clk
    SLICE_X89Y136        FDCE                                         r  core_inst/decode_stage_inst/register_file_inst/registers_reg[21][21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core_inst/decode_stage_inst/register_file_inst/registers_reg[19][15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.771ns  (logic 1.489ns (10.812%)  route 12.282ns (89.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  reset_IBUF_inst/O
                         net (fo=1523, routed)       12.282    13.771    core_inst/decode_stage_inst/register_file_inst/reset
    SLICE_X92Y134        FDCE                                         f  core_inst/decode_stage_inst/register_file_inst/registers_reg[19][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.774     5.562    core_inst/decode_stage_inst/register_file_inst/clk
    SLICE_X92Y134        FDCE                                         r  core_inst/decode_stage_inst/register_file_inst/registers_reg[19][15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core_inst/decode_stage_inst/register_file_inst/registers_reg[19][21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.771ns  (logic 1.489ns (10.812%)  route 12.282ns (89.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  reset_IBUF_inst/O
                         net (fo=1523, routed)       12.282    13.771    core_inst/decode_stage_inst/register_file_inst/reset
    SLICE_X92Y134        FDCE                                         f  core_inst/decode_stage_inst/register_file_inst/registers_reg[19][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.774     5.562    core_inst/decode_stage_inst/register_file_inst/clk
    SLICE_X92Y134        FDCE                                         r  core_inst/decode_stage_inst/register_file_inst/registers_reg[19][21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core_inst/decode_stage_inst/register_file_inst/registers_reg[19][24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.771ns  (logic 1.489ns (10.812%)  route 12.282ns (89.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  reset_IBUF_inst/O
                         net (fo=1523, routed)       12.282    13.771    core_inst/decode_stage_inst/register_file_inst/reset
    SLICE_X92Y134        FDCE                                         f  core_inst/decode_stage_inst/register_file_inst/registers_reg[19][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.774     5.562    core_inst/decode_stage_inst/register_file_inst/clk
    SLICE_X92Y134        FDCE                                         r  core_inst/decode_stage_inst/register_file_inst/registers_reg[19][24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core_inst/decode_stage_inst/register_file_inst/registers_reg[19][28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.771ns  (logic 1.489ns (10.812%)  route 12.282ns (89.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  reset_IBUF_inst/O
                         net (fo=1523, routed)       12.282    13.771    core_inst/decode_stage_inst/register_file_inst/reset
    SLICE_X92Y134        FDCE                                         f  core_inst/decode_stage_inst/register_file_inst/registers_reg[19][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.774     5.562    core_inst/decode_stage_inst/register_file_inst/clk
    SLICE_X92Y134        FDCE                                         r  core_inst/decode_stage_inst/register_file_inst/registers_reg[19][28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core_inst/decode_stage_inst/register_file_inst/registers_reg[25][21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.771ns  (logic 1.489ns (10.812%)  route 12.282ns (89.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  reset_IBUF_inst/O
                         net (fo=1523, routed)       12.282    13.771    core_inst/decode_stage_inst/register_file_inst/reset
    SLICE_X93Y134        FDCE                                         f  core_inst/decode_stage_inst/register_file_inst/registers_reg[25][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.774     5.562    core_inst/decode_stage_inst/register_file_inst/clk
    SLICE_X93Y134        FDCE                                         r  core_inst/decode_stage_inst/register_file_inst/registers_reg[25][21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core_inst/decode_stage_inst/register_file_inst/registers_reg[25][24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.771ns  (logic 1.489ns (10.812%)  route 12.282ns (89.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  reset_IBUF_inst/O
                         net (fo=1523, routed)       12.282    13.771    core_inst/decode_stage_inst/register_file_inst/reset
    SLICE_X93Y134        FDCE                                         f  core_inst/decode_stage_inst/register_file_inst/registers_reg[25][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.774     5.562    core_inst/decode_stage_inst/register_file_inst/clk
    SLICE_X93Y134        FDCE                                         r  core_inst/decode_stage_inst/register_file_inst/registers_reg[25][24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core_inst/decode_stage_inst/register_file_inst/registers_reg[25][26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.771ns  (logic 1.489ns (10.812%)  route 12.282ns (89.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  reset_IBUF_inst/O
                         net (fo=1523, routed)       12.282    13.771    core_inst/decode_stage_inst/register_file_inst/reset
    SLICE_X93Y134        FDCE                                         f  core_inst/decode_stage_inst/register_file_inst/registers_reg[25][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        1.774     5.562    core_inst/decode_stage_inst/register_file_inst/clk
    SLICE_X93Y134        FDCE                                         r  core_inst/decode_stage_inst/register_file_inst/registers_reg[25][26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/control_unit_inst/alu_src_a_select_out_reg/G
                            (positive level-sensitive latch)
  Destination:            core_inst/id_ex_register_inst/alu_src_a_select_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.223ns (53.327%)  route 0.195ns (46.673%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y119       LDCE                         0.000     0.000 r  core_inst/control_unit_inst/alu_src_a_select_out_reg/G
    SLICE_X102Y119       LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  core_inst/control_unit_inst/alu_src_a_select_out_reg/Q
                         net (fo=1, routed)           0.195     0.373    core_inst/id_ex_register_inst/alu_src_a_select_in
    SLICE_X102Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.418 r  core_inst/id_ex_register_inst/alu_src_a_select_out_i_1/O
                         net (fo=1, routed)           0.000     0.418    core_inst/id_ex_register_inst/alu_src_a_select_out_i_1_n_0
    SLICE_X102Y118       FDCE                                         r  core_inst/id_ex_register_inst/alu_src_a_select_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.955     2.322    core_inst/id_ex_register_inst/clk
    SLICE_X102Y118       FDCE                                         r  core_inst/id_ex_register_inst/alu_src_a_select_out_reg/C

Slack:                    inf
  Source:                 core_inst/control_unit_inst/alu_op_select_out_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            core_inst/id_ex_register_inst/alu_op_select_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.203ns (48.216%)  route 0.218ns (51.784%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       LDCE                         0.000     0.000 r  core_inst/control_unit_inst/alu_op_select_out_reg[2]/G
    SLICE_X106Y116       LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  core_inst/control_unit_inst/alu_op_select_out_reg[2]/Q
                         net (fo=1, routed)           0.218     0.376    core_inst/id_ex_register_inst/alu_op_select_in[2]
    SLICE_X107Y116       LUT2 (Prop_lut2_I0_O)        0.045     0.421 r  core_inst/id_ex_register_inst/alu_op_select_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.421    core_inst/id_ex_register_inst/alu_op_select_out[2]_i_1_n_0
    SLICE_X107Y116       FDCE                                         r  core_inst/id_ex_register_inst/alu_op_select_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.984     2.351    core_inst/id_ex_register_inst/clk
    SLICE_X107Y116       FDCE                                         r  core_inst/id_ex_register_inst/alu_op_select_out_reg[2]/C

Slack:                    inf
  Source:                 core_inst/control_unit_inst/reg_write_enable_out_reg/G
                            (positive level-sensitive latch)
  Destination:            core_inst/id_ex_register_inst/reg_write_enable_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.206ns (48.875%)  route 0.215ns (51.125%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y117       LDCE                         0.000     0.000 r  core_inst/control_unit_inst/reg_write_enable_out_reg/G
    SLICE_X105Y117       LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  core_inst/control_unit_inst/reg_write_enable_out_reg/Q
                         net (fo=1, routed)           0.215     0.373    core_inst/id_ex_register_inst/reg_write_enable_in
    SLICE_X101Y117       LUT2 (Prop_lut2_I0_O)        0.048     0.421 r  core_inst/id_ex_register_inst/reg_write_enable_out_i_1/O
                         net (fo=1, routed)           0.000     0.421    core_inst/id_ex_register_inst/reg_write_enable_out_i_1_n_0
    SLICE_X101Y117       FDCE                                         r  core_inst/id_ex_register_inst/reg_write_enable_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.956     2.323    core_inst/id_ex_register_inst/clk
    SLICE_X101Y117       FDCE                                         r  core_inst/id_ex_register_inst/reg_write_enable_out_reg/C

Slack:                    inf
  Source:                 core_inst/control_unit_inst/alu_op_select_out_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            core_inst/id_ex_register_inst/alu_op_select_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.203ns (47.660%)  route 0.223ns (52.340%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       LDCE                         0.000     0.000 r  core_inst/control_unit_inst/alu_op_select_out_reg[3]/G
    SLICE_X106Y116       LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  core_inst/control_unit_inst/alu_op_select_out_reg[3]/Q
                         net (fo=1, routed)           0.223     0.381    core_inst/id_ex_register_inst/alu_op_select_in[3]
    SLICE_X107Y116       LUT2 (Prop_lut2_I0_O)        0.045     0.426 r  core_inst/id_ex_register_inst/alu_op_select_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.426    core_inst/id_ex_register_inst/alu_op_select_out[3]_i_1_n_0
    SLICE_X107Y116       FDCE                                         r  core_inst/id_ex_register_inst/alu_op_select_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.984     2.351    core_inst/id_ex_register_inst/clk
    SLICE_X107Y116       FDCE                                         r  core_inst/id_ex_register_inst/alu_op_select_out_reg[3]/C

Slack:                    inf
  Source:                 core_inst/control_unit_inst/alu_op_select_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            core_inst/id_ex_register_inst/alu_op_select_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.203ns (46.569%)  route 0.233ns (53.431%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       LDCE                         0.000     0.000 r  core_inst/control_unit_inst/alu_op_select_out_reg[0]/G
    SLICE_X106Y116       LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  core_inst/control_unit_inst/alu_op_select_out_reg[0]/Q
                         net (fo=1, routed)           0.233     0.391    core_inst/id_ex_register_inst/alu_op_select_in[0]
    SLICE_X106Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.436 r  core_inst/id_ex_register_inst/alu_op_select_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.436    core_inst/id_ex_register_inst/alu_op_select_out[0]_i_1_n_0
    SLICE_X106Y118       FDCE                                         r  core_inst/id_ex_register_inst/alu_op_select_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.982     2.349    core_inst/id_ex_register_inst/clk
    SLICE_X106Y118       FDCE                                         r  core_inst/id_ex_register_inst/alu_op_select_out_reg[0]/C

Slack:                    inf
  Source:                 core_inst/control_unit_inst/alu_op_select_out_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            core_inst/id_ex_register_inst/alu_op_select_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.202ns (41.801%)  route 0.281ns (58.199%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       LDCE                         0.000     0.000 r  core_inst/control_unit_inst/alu_op_select_out_reg[1]/G
    SLICE_X106Y116       LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  core_inst/control_unit_inst/alu_op_select_out_reg[1]/Q
                         net (fo=1, routed)           0.281     0.439    core_inst/id_ex_register_inst/alu_op_select_in[1]
    SLICE_X106Y118       LUT2 (Prop_lut2_I0_O)        0.044     0.483 r  core_inst/id_ex_register_inst/alu_op_select_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.483    core_inst/id_ex_register_inst/alu_op_select_out[1]_i_1_n_0
    SLICE_X106Y118       FDCE                                         r  core_inst/id_ex_register_inst/alu_op_select_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.982     2.349    core_inst/id_ex_register_inst/clk
    SLICE_X106Y118       FDCE                                         r  core_inst/id_ex_register_inst/alu_op_select_out_reg[1]/C

Slack:                    inf
  Source:                 core_inst/control_unit_inst/alu_src_b_select_out_reg/G
                            (positive level-sensitive latch)
  Destination:            core_inst/id_ex_register_inst/alu_src_b_select_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.221ns (44.132%)  route 0.280ns (55.868%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y119       LDCE                         0.000     0.000 r  core_inst/control_unit_inst/alu_src_b_select_out_reg/G
    SLICE_X102Y119       LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  core_inst/control_unit_inst/alu_src_b_select_out_reg/Q
                         net (fo=1, routed)           0.280     0.458    core_inst/id_ex_register_inst/alu_src_b_select_in
    SLICE_X102Y118       LUT2 (Prop_lut2_I0_O)        0.043     0.501 r  core_inst/id_ex_register_inst/alu_src_b_select_out_i_1/O
                         net (fo=1, routed)           0.000     0.501    core_inst/id_ex_register_inst/alu_src_b_select_out_i_1_n_0
    SLICE_X102Y118       FDCE                                         r  core_inst/id_ex_register_inst/alu_src_b_select_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.955     2.322    core_inst/id_ex_register_inst/clk
    SLICE_X102Y118       FDCE                                         r  core_inst/id_ex_register_inst/alu_src_b_select_out_reg/C

Slack:                    inf
  Source:                 core_inst/control_unit_inst/is_jalr_out_reg/G
                            (positive level-sensitive latch)
  Destination:            core_inst/id_ex_register_inst/is_jalr_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.203ns (37.751%)  route 0.335ns (62.249%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y116       LDCE                         0.000     0.000 r  core_inst/control_unit_inst/is_jalr_out_reg/G
    SLICE_X103Y116       LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  core_inst/control_unit_inst/is_jalr_out_reg/Q
                         net (fo=1, routed)           0.335     0.493    core_inst/id_ex_register_inst/is_jalr_in
    SLICE_X101Y117       LUT2 (Prop_lut2_I0_O)        0.045     0.538 r  core_inst/id_ex_register_inst/is_jalr_out_i_1/O
                         net (fo=1, routed)           0.000     0.538    core_inst/id_ex_register_inst/is_jalr_out_i_1_n_0
    SLICE_X101Y117       FDCE                                         r  core_inst/id_ex_register_inst/is_jalr_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.956     2.323    core_inst/id_ex_register_inst/clk
    SLICE_X101Y117       FDCE                                         r  core_inst/id_ex_register_inst/is_jalr_out_reg/C

Slack:                    inf
  Source:                 core_inst/control_unit_inst/result_source_select_out_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            core_inst/id_ex_register_inst/jump_enable_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.223ns (41.121%)  route 0.319ns (58.879%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y116       LDCE                         0.000     0.000 r  core_inst/control_unit_inst/result_source_select_out_reg[1]/G
    SLICE_X104Y116       LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  core_inst/control_unit_inst/result_source_select_out_reg[1]/Q
                         net (fo=2, routed)           0.319     0.497    core_inst/id_ex_register_inst/jump_enable_in
    SLICE_X101Y117       LUT2 (Prop_lut2_I0_O)        0.045     0.542 r  core_inst/id_ex_register_inst/jump_enable_out_i_1/O
                         net (fo=1, routed)           0.000     0.542    core_inst/id_ex_register_inst/jump_enable_out_i_1_n_0
    SLICE_X101Y117       FDCE                                         r  core_inst/id_ex_register_inst/jump_enable_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.956     2.323    core_inst/id_ex_register_inst/clk
    SLICE_X101Y117       FDCE                                         r  core_inst/id_ex_register_inst/jump_enable_out_reg/C

Slack:                    inf
  Source:                 core_inst/control_unit_inst/imm_extend_op_select_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            core_inst/id_ex_register_inst/imm_extended_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.248ns (43.445%)  route 0.323ns (56.555%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       LDCE                         0.000     0.000 r  core_inst/control_unit_inst/imm_extend_op_select_out_reg[0]/G
    SLICE_X105Y116       LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  core_inst/control_unit_inst/imm_extend_op_select_out_reg[0]/Q
                         net (fo=28, routed)          0.181     0.339    core_inst/decode_stage_inst/imm_source_select_in[1]
    SLICE_X105Y117       LUT5 (Prop_lut5_I0_O)        0.045     0.384 r  core_inst/decode_stage_inst/imm_extended_out[0]_INST_0/O
                         net (fo=1, routed)           0.142     0.526    core_inst/id_ex_register_inst/imm_extended_in[0]
    SLICE_X103Y117       LUT2 (Prop_lut2_I0_O)        0.045     0.571 r  core_inst/id_ex_register_inst/imm_extended_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.571    core_inst/id_ex_register_inst/imm_extended_out[0]_i_1_n_0
    SLICE_X103Y117       FDCE                                         r  core_inst/id_ex_register_inst/imm_extended_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1525, routed)        0.956     2.323    core_inst/id_ex_register_inst/clk
    SLICE_X103Y117       FDCE                                         r  core_inst/id_ex_register_inst/imm_extended_out_reg[0]/C





