# do control_basket_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera_lite/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera_lite/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/temp/1IEE04/H4413/LAB10a/EX/counter_mod_min.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:23:13 on Dec 07,2020
# vcom -reportprogress 300 -93 -work work C:/temp/1IEE04/H4413/LAB10a/EX/counter_mod_min.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_mod_min
# -- Compiling architecture structural of counter_mod_min
# End time: 19:23:13 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/temp/1IEE04/H4413/LAB10a/EX/counter_mod_seg.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:23:13 on Dec 07,2020
# vcom -reportprogress 300 -93 -work work C:/temp/1IEE04/H4413/LAB10a/EX/counter_mod_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_mod_seg
# -- Compiling architecture structural of counter_mod_seg
# End time: 19:23:13 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/temp/1IEE04/H4413/LAB10a/EX/counter_mod_seg_lan.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:23:13 on Dec 07,2020
# vcom -reportprogress 300 -93 -work work C:/temp/1IEE04/H4413/LAB10a/EX/counter_mod_seg_lan.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_mod_seg_lan
# -- Compiling architecture structural of counter_mod_seg_lan
# End time: 19:23:14 on Dec 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/temp/1IEE04/H4413/LAB10a/EX/divisor_freq.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:23:14 on Dec 07,2020
# vcom -reportprogress 300 -93 -work work C:/temp/1IEE04/H4413/LAB10a/EX/divisor_freq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity divisor_freq
# -- Compiling architecture structural of divisor_freq
# End time: 19:23:14 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/temp/1IEE04/H4413/LAB10a/EX/my_components.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:23:14 on Dec 07,2020
# vcom -reportprogress 300 -93 -work work C:/temp/1IEE04/H4413/LAB10a/EX/my_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package my_components
# End time: 19:23:14 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/temp/1IEE04/H4413/LAB10a/EX/contador_periodos.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:23:14 on Dec 07,2020
# vcom -reportprogress 300 -93 -work work C:/temp/1IEE04/H4413/LAB10a/EX/contador_periodos.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contador_periodos
# -- Compiling architecture structural of contador_periodos
# End time: 19:23:14 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/temp/1IEE04/H4413/LAB10a/EX/reloj_p.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:23:14 on Dec 07,2020
# vcom -reportprogress 300 -93 -work work C:/temp/1IEE04/H4413/LAB10a/EX/reloj_p.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_components
# -- Compiling entity reloj_p
# -- Compiling architecture structural of reloj_p
# End time: 19:23:14 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/temp/1IEE04/H4413/LAB10a/EX/reloj_l.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:23:14 on Dec 07,2020
# vcom -reportprogress 300 -93 -work work C:/temp/1IEE04/H4413/LAB10a/EX/reloj_l.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_components
# -- Compiling entity reloj_l
# -- Compiling architecture structural of reloj_l
# End time: 19:23:14 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/temp/1IEE04/H4413/LAB10a/EX/fsm.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:23:14 on Dec 07,2020
# vcom -reportprogress 300 -93 -work work C:/temp/1IEE04/H4413/LAB10a/EX/fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package my_components
# -- Compiling entity fsm
# -- Compiling architecture structural of fsm
# End time: 19:23:14 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/temp/1IEE04/H4413/LAB10a/EX/control_basket.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:23:14 on Dec 07,2020
# vcom -reportprogress 300 -93 -work work C:/temp/1IEE04/H4413/LAB10a/EX/control_basket.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package my_components
# -- Compiling entity control_basket
# -- Compiling architecture structural of control_basket
# End time: 19:23:14 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/temp/1IEE04/H4413/LAB10a/EX/simulation/modelsim/control_basket.vht}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:23:14 on Dec 07,2020
# vcom -reportprogress 300 -93 -work work C:/temp/1IEE04/H4413/LAB10a/EX/simulation/modelsim/control_basket.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_basket_vhd_tst
# -- Compiling architecture control_basket_arch of control_basket_vhd_tst
# End time: 19:23:14 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  control_basket_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" control_basket_vhd_tst 
# Start time: 19:23:14 on Dec 07,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.control_basket_vhd_tst(control_basket_arch)
# Loading work.my_components
# Loading work.control_basket(structural)
# Loading ieee.numeric_std(body)
# Loading work.reloj_p(structural)
# Loading work.counter_mod_min(structural)
# Loading work.counter_mod_seg(structural)
# Loading work.divisor_freq(structural)
# Loading work.reloj_l(structural)
# Loading work.counter_mod_seg_lan(structural)
# Loading work.fsm(structural)
# Loading work.contador_periodos(structural)
# 
# do C:/temp/1IEE04/H4413/LAB10a/EX/start.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {../../counter_mod_min.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:23:16 on Dec 07,2020
# vcom -reportprogress 300 -93 -work work ../../counter_mod_min.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_mod_min
# -- Compiling architecture structural of counter_mod_min
# End time: 19:23:16 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../counter_mod_seg.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:23:16 on Dec 07,2020
# vcom -reportprogress 300 -93 -work work ../../counter_mod_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_mod_seg
# -- Compiling architecture structural of counter_mod_seg
# End time: 19:23:17 on Dec 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../counter_mod_seg_lan.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:23:17 on Dec 07,2020
# vcom -reportprogress 300 -93 -work work ../../counter_mod_seg_lan.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_mod_seg_lan
# -- Compiling architecture structural of counter_mod_seg_lan
# End time: 19:23:17 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../divisor_freq.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:23:17 on Dec 07,2020
# vcom -reportprogress 300 -93 -work work ../../divisor_freq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity divisor_freq
# -- Compiling architecture structural of divisor_freq
# End time: 19:23:17 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../my_components.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:23:17 on Dec 07,2020
# vcom -reportprogress 300 -93 -work work ../../my_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package my_components
# End time: 19:23:17 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../contador_periodos.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:23:17 on Dec 07,2020
# vcom -reportprogress 300 -93 -work work ../../contador_periodos.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contador_periodos
# -- Compiling architecture structural of contador_periodos
# End time: 19:23:17 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../reloj_p.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:23:17 on Dec 07,2020
# vcom -reportprogress 300 -93 -work work ../../reloj_p.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_components
# -- Compiling entity reloj_p
# -- Compiling architecture structural of reloj_p
# End time: 19:23:17 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../reloj_l.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:23:17 on Dec 07,2020
# vcom -reportprogress 300 -93 -work work ../../reloj_l.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_components
# -- Compiling entity reloj_l
# -- Compiling architecture structural of reloj_l
# End time: 19:23:17 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../fsm.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:23:17 on Dec 07,2020
# vcom -reportprogress 300 -93 -work work ../../fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package my_components
# -- Compiling entity fsm
# -- Compiling architecture structural of fsm
# End time: 19:23:17 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../control_basket.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:23:17 on Dec 07,2020
# vcom -reportprogress 300 -93 -work work ../../control_basket.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package my_components
# -- Compiling entity control_basket
# -- Compiling architecture structural of control_basket
# End time: 19:23:17 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {control_basket.vht}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:23:17 on Dec 07,2020
# vcom -reportprogress 300 -93 -work work control_basket.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_basket_vhd_tst
# -- Compiling architecture control_basket_arch of control_basket_vhd_tst
# End time: 19:23:17 on Dec 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  control_basket_vhd_tst
# End time: 19:23:19 on Dec 07,2020, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" control_basket_vhd_tst 
# Start time: 19:23:19 on Dec 07,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.control_basket_vhd_tst(control_basket_arch)
# Loading work.my_components
# Loading work.control_basket(structural)
# Loading ieee.numeric_std(body)
# Loading work.reloj_p(structural)
# Loading work.counter_mod_min(structural)
# Loading work.counter_mod_seg(structural)
# Loading work.divisor_freq(structural)
# Loading work.reloj_l(structural)
# Loading work.counter_mod_seg_lan(structural)
# Loading work.fsm(structural)
# Loading work.contador_periodos(structural)
# 
#add wave *
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -divider Entradas
# add wave -noupdate /control_basket_vhd_tst/reset_n
# add wave -noupdate /control_basket_vhd_tst/clock
# add wave -noupdate /control_basket_vhd_tst/ini_pausa_per
# add wave -noupdate /control_basket_vhd_tst/ini_pausa_lan
# add wave -noupdate /control_basket_vhd_tst/borrar_lan
# add wave -noupdate -divider Salidas
# add wave -noupdate /control_basket_vhd_tst/dlsec_dec
# add wave -noupdate /control_basket_vhd_tst/dlsec_uni
# add wave -noupdate /control_basket_vhd_tst/dpmin_dec
# add wave -noupdate /control_basket_vhd_tst/dpmin_uni
# add wave -noupdate /control_basket_vhd_tst/dpsec_dec
# add wave -noupdate /control_basket_vhd_tst/dpsec_uni
# add wave -noupdate -radix decimal /control_basket_vhd_tst/numero_periodo_del_partido
# add wave -noupdate -divider Internas
# add wave -noupdate -divider Analizar
# add wave -noupdate -radix unsigned /control_basket_vhd_tst/i1/contad_control_p/visualizador_q_minutos
# add wave -noupdate -radix unsigned /control_basket_vhd_tst/i1/contad_control_p/visualizador_q_segundos
# add wave -noupdate /control_basket_vhd_tst/i1/maquina_estado/estado_presente
# add wave -noupdate /control_basket_vhd_tst/i1/maquina_estado/estado_siguiente
# add wave -noupdate -radix unsigned /control_basket_vhd_tst/i1/contad_control_l/contador_segundos/visualizador_q_segundos2
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {22778 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {41034 ps}
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /control_basket_vhd_tst/i1/divisor_frecqu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /control_basket_vhd_tst/i1/cuenta_periodo
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /control_basket_vhd_tst/i1/maquina_estado/DivisorFrec
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /control_basket_vhd_tst/i1/contad_control_l/div_frec
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /control_basket_vhd_tst/i1/contad_control_l/contador_segundos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /control_basket_vhd_tst/i1/contad_control_l/contador_segundos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /control_basket_vhd_tst/i1/contad_control_p/div_frec
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /control_basket_vhd_tst/i1/contad_control_p/contador_segundos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /control_basket_vhd_tst/i1/contad_control_p/contador_segundos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /control_basket_vhd_tst/i1/contad_control_p/contador_minutos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /control_basket_vhd_tst/i1/contad_control_p/contador_minutos
# End time: 19:23:25 on Dec 07,2020, Elapsed time: 0:00:06
# Errors: 0, Warnings: 11
