// Seed: 128474961
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_2.id_3 = 0;
  input wire id_1;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output tri0 id_2,
    inout supply1 id_3,
    input tri id_4
    , id_9,
    input tri0 id_5,
    input wor id_6,
    input supply0 id_7
);
  or primCall (id_0, id_7, id_6, id_9, id_1, id_4, id_3);
  wire [1 : 1  &&  -1 'd0] id_10;
  module_0 modCall_1 (
      id_10,
      id_10
  );
endmodule
module module_2 (
    input uwire id_0,
    output logic id_1,
    output uwire id_2,
    input wor id_3,
    input wire id_4
    , id_12,
    output wire id_5,
    output supply1 id_6,
    output wor id_7,
    output wand id_8,
    input supply0 id_9,
    input wor id_10
);
  always @*
    if (1)
      if (1) begin : LABEL_0
        id_1 = #id_13 1;
      end
  module_0 modCall_1 (
      id_12,
      id_12
  );
endmodule
