=====
SETUP
2.982
12.312
15.294
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_0_s0
5.329
5.561
uart_rx_inst/bit_cnt_2_s7
6.237
6.786
uart_rx_inst/bit_cnt_2_s4
6.788
7.305
uart_rx_inst/next_state_0_s14
7.568
8.021
uart_rx_inst/next_state_0_s12
8.418
8.871
uart_rx_inst/n55_s0
9.272
9.821
uart_rx_inst/n56_s0
9.821
9.856
uart_rx_inst/n57_s0
9.856
9.891
uart_rx_inst/n168_s4
10.799
11.316
uart_rx_inst/n157_s2
11.850
12.312
uart_rx_inst/cycle_cnt_11_s0
12.312
=====
SETUP
2.989
12.305
15.294
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_0_s0
5.329
5.561
uart_rx_inst/bit_cnt_2_s7
6.237
6.786
uart_rx_inst/bit_cnt_2_s4
6.788
7.305
uart_rx_inst/next_state_0_s14
7.568
8.021
uart_rx_inst/next_state_0_s12
8.418
8.871
uart_rx_inst/n55_s0
9.272
9.821
uart_rx_inst/n56_s0
9.821
9.856
uart_rx_inst/n57_s0
9.856
9.891
uart_rx_inst/n168_s4
10.799
11.316
uart_rx_inst/n167_s2
11.756
12.305
uart_rx_inst/cycle_cnt_1_s0
12.305
=====
SETUP
3.031
12.263
15.294
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_4_s0
5.329
5.561
uart_tx_inst/tx_data_ready_s8
5.995
6.565
uart_tx_inst/tx_data_ready_s4
6.709
7.226
uart_tx_inst/next_state_1_s7
7.898
8.468
uart_tx_inst/next_state_0_s8
8.641
9.211
uart_tx_inst/n138_s0
9.214
9.763
uart_tx_inst/n139_s0
9.763
9.798
uart_tx_inst/n140_s0
9.798
9.834
uart_tx_inst/n174_s3
10.555
11.110
uart_tx_inst/n167_s2
11.714
12.263
uart_tx_inst/cycle_cnt_8_s0
12.263
=====
SETUP
3.076
12.218
15.294
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_0_s0
5.329
5.561
uart_rx_inst/bit_cnt_2_s7
6.237
6.786
uart_rx_inst/bit_cnt_2_s4
6.788
7.305
uart_rx_inst/next_state_0_s14
7.568
8.021
uart_rx_inst/next_state_0_s12
8.418
8.871
uart_rx_inst/n55_s0
9.272
9.821
uart_rx_inst/n56_s0
9.821
9.856
uart_rx_inst/n57_s0
9.856
9.891
uart_rx_inst/n168_s4
10.799
11.316
uart_rx_inst/n160_s2
11.756
12.218
uart_rx_inst/cycle_cnt_8_s0
12.218
=====
SETUP
3.108
12.186
15.294
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_4_s0
5.329
5.561
uart_tx_inst/tx_data_ready_s8
5.995
6.565
uart_tx_inst/tx_data_ready_s4
6.709
7.226
uart_tx_inst/next_state_1_s7
7.898
8.468
uart_tx_inst/next_state_0_s8
8.641
9.211
uart_tx_inst/n138_s0
9.214
9.763
uart_tx_inst/n139_s0
9.763
9.798
uart_tx_inst/n140_s0
9.798
9.834
uart_tx_inst/n174_s3
10.555
11.110
uart_tx_inst/n169_s2
11.724
12.186
uart_tx_inst/cycle_cnt_6_s0
12.186
=====
SETUP
3.108
12.186
15.294
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_4_s0
5.329
5.561
uart_tx_inst/tx_data_ready_s8
5.995
6.565
uart_tx_inst/tx_data_ready_s4
6.709
7.226
uart_tx_inst/next_state_1_s7
7.898
8.468
uart_tx_inst/next_state_0_s8
8.641
9.211
uart_tx_inst/n138_s0
9.214
9.763
uart_tx_inst/n139_s0
9.763
9.798
uart_tx_inst/n140_s0
9.798
9.834
uart_tx_inst/n174_s3
10.555
11.110
uart_tx_inst/n161_s2
11.724
12.186
uart_tx_inst/cycle_cnt_14_s0
12.186
=====
SETUP
3.176
12.119
15.294
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_0_s0
5.329
5.561
uart_rx_inst/bit_cnt_2_s7
6.237
6.786
uart_rx_inst/bit_cnt_2_s4
6.788
7.305
uart_rx_inst/next_state_0_s14
7.568
8.021
uart_rx_inst/next_state_0_s12
8.418
8.871
uart_rx_inst/n55_s0
9.272
9.821
uart_rx_inst/n56_s0
9.821
9.856
uart_rx_inst/n57_s0
9.856
9.891
uart_rx_inst/n168_s4
10.799
11.316
uart_rx_inst/n166_s2
11.748
12.119
uart_rx_inst/cycle_cnt_2_s0
12.119
=====
SETUP
3.176
12.119
15.294
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_0_s0
5.329
5.561
uart_rx_inst/bit_cnt_2_s7
6.237
6.786
uart_rx_inst/bit_cnt_2_s4
6.788
7.305
uart_rx_inst/next_state_0_s14
7.568
8.021
uart_rx_inst/next_state_0_s12
8.418
8.871
uart_rx_inst/n55_s0
9.272
9.821
uart_rx_inst/n56_s0
9.821
9.856
uart_rx_inst/n57_s0
9.856
9.891
uart_rx_inst/n168_s4
10.799
11.316
uart_rx_inst/n163_s2
11.748
12.119
uart_rx_inst/cycle_cnt_5_s0
12.119
=====
SETUP
3.195
12.099
15.294
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_4_s0
5.329
5.561
uart_tx_inst/tx_data_ready_s8
5.995
6.565
uart_tx_inst/tx_data_ready_s4
6.709
7.226
uart_tx_inst/next_state_1_s7
7.898
8.468
uart_tx_inst/next_state_0_s8
8.641
9.211
uart_tx_inst/n138_s0
9.214
9.763
uart_tx_inst/n139_s0
9.763
9.798
uart_tx_inst/n140_s0
9.798
9.834
uart_tx_inst/n174_s3
10.555
11.110
uart_tx_inst/n164_s2
11.550
12.099
uart_tx_inst/cycle_cnt_11_s0
12.099
=====
SETUP
3.195
12.099
15.294
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_4_s0
5.329
5.561
uart_tx_inst/tx_data_ready_s8
5.995
6.565
uart_tx_inst/tx_data_ready_s4
6.709
7.226
uart_tx_inst/next_state_1_s7
7.898
8.468
uart_tx_inst/next_state_0_s8
8.641
9.211
uart_tx_inst/n138_s0
9.214
9.763
uart_tx_inst/n139_s0
9.763
9.798
uart_tx_inst/n140_s0
9.798
9.834
uart_tx_inst/n174_s3
10.555
11.110
uart_tx_inst/n163_s2
11.550
12.099
uart_tx_inst/cycle_cnt_12_s0
12.099
=====
SETUP
3.199
12.095
15.294
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_4_s0
5.329
5.561
uart_tx_inst/tx_data_ready_s8
5.995
6.565
uart_tx_inst/tx_data_ready_s4
6.709
7.226
uart_tx_inst/next_state_1_s7
7.898
8.468
uart_tx_inst/next_state_0_s8
8.641
9.211
uart_tx_inst/n138_s0
9.214
9.763
uart_tx_inst/n139_s0
9.763
9.798
uart_tx_inst/n140_s0
9.798
9.834
uart_tx_inst/n174_s3
10.555
11.110
uart_tx_inst/n162_s2
11.724
12.095
uart_tx_inst/cycle_cnt_13_s0
12.095
=====
SETUP
3.225
12.069
15.294
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_0_s0
5.329
5.561
uart_rx_inst/bit_cnt_2_s7
6.237
6.786
uart_rx_inst/bit_cnt_2_s4
6.788
7.305
uart_rx_inst/next_state_0_s14
7.568
8.021
uart_rx_inst/next_state_0_s12
8.418
8.871
uart_rx_inst/n55_s0
9.272
9.821
uart_rx_inst/n56_s0
9.821
9.856
uart_rx_inst/n57_s0
9.856
9.891
uart_rx_inst/n168_s4
10.799
11.316
uart_rx_inst/n164_s2
11.607
12.069
uart_rx_inst/cycle_cnt_4_s0
12.069
=====
SETUP
3.225
12.069
15.294
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_0_s0
5.329
5.561
uart_rx_inst/bit_cnt_2_s7
6.237
6.786
uart_rx_inst/bit_cnt_2_s4
6.788
7.305
uart_rx_inst/next_state_0_s14
7.568
8.021
uart_rx_inst/next_state_0_s12
8.418
8.871
uart_rx_inst/n55_s0
9.272
9.821
uart_rx_inst/n56_s0
9.821
9.856
uart_rx_inst/n57_s0
9.856
9.891
uart_rx_inst/n168_s4
10.799
11.316
uart_rx_inst/n159_s2
11.607
12.069
uart_rx_inst/cycle_cnt_9_s0
12.069
=====
SETUP
3.225
12.069
15.294
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_0_s0
5.329
5.561
uart_rx_inst/bit_cnt_2_s7
6.237
6.786
uart_rx_inst/bit_cnt_2_s4
6.788
7.305
uart_rx_inst/next_state_0_s14
7.568
8.021
uart_rx_inst/next_state_0_s12
8.418
8.871
uart_rx_inst/n55_s0
9.272
9.821
uart_rx_inst/n56_s0
9.821
9.856
uart_rx_inst/n57_s0
9.856
9.891
uart_rx_inst/n168_s4
10.799
11.316
uart_rx_inst/n156_s2
11.607
12.069
uart_rx_inst/cycle_cnt_12_s0
12.069
=====
SETUP
3.237
12.058
15.294
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_0_s0
5.329
5.561
uart_rx_inst/bit_cnt_2_s7
6.237
6.786
uart_rx_inst/bit_cnt_2_s4
6.788
7.305
uart_rx_inst/next_state_0_s14
7.568
8.021
uart_rx_inst/next_state_0_s12
8.418
8.871
uart_rx_inst/n55_s0
9.272
9.821
uart_rx_inst/n56_s0
9.821
9.856
uart_rx_inst/n57_s0
9.856
9.891
uart_rx_inst/n168_s4
10.799
11.316
uart_rx_inst/n155_s2
11.596
12.058
uart_rx_inst/cycle_cnt_13_s0
12.058
=====
SETUP
3.242
12.052
15.294
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_0_s0
5.329
5.561
uart_rx_inst/bit_cnt_2_s7
6.237
6.786
uart_rx_inst/bit_cnt_2_s4
6.788
7.305
uart_rx_inst/next_state_0_s14
7.568
8.021
uart_rx_inst/next_state_0_s12
8.418
8.871
uart_rx_inst/n55_s0
9.272
9.821
uart_rx_inst/n56_s0
9.821
9.856
uart_rx_inst/n57_s0
9.856
9.891
uart_rx_inst/n168_s4
10.799
11.316
uart_rx_inst/n165_s2
11.590
12.052
uart_rx_inst/cycle_cnt_3_s0
12.052
=====
SETUP
3.265
12.029
15.294
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_4_s0
5.329
5.561
uart_tx_inst/tx_data_ready_s8
5.995
6.565
uart_tx_inst/tx_data_ready_s4
6.709
7.226
uart_tx_inst/next_state_1_s7
7.898
8.468
uart_tx_inst/next_state_0_s8
8.641
9.211
uart_tx_inst/n138_s0
9.214
9.763
uart_tx_inst/n139_s0
9.763
9.798
uart_tx_inst/n140_s0
9.798
9.834
uart_tx_inst/n174_s3
10.555
11.110
uart_tx_inst/n173_s2
11.567
12.029
uart_tx_inst/cycle_cnt_2_s0
12.029
=====
SETUP
3.328
11.967
15.294
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_0_s0
5.329
5.561
uart_rx_inst/bit_cnt_2_s7
6.237
6.786
uart_rx_inst/bit_cnt_2_s4
6.788
7.305
uart_rx_inst/next_state_0_s14
7.568
8.021
uart_rx_inst/next_state_0_s12
8.418
8.871
uart_rx_inst/n55_s0
9.272
9.821
uart_rx_inst/n56_s0
9.821
9.856
uart_rx_inst/n57_s0
9.856
9.891
uart_rx_inst/n168_s4
10.799
11.316
uart_rx_inst/n162_s2
11.596
11.967
uart_rx_inst/cycle_cnt_6_s0
11.967
=====
SETUP
3.359
11.935
15.294
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_4_s0
5.329
5.561
uart_tx_inst/tx_data_ready_s8
5.995
6.565
uart_tx_inst/tx_data_ready_s4
6.709
7.226
uart_tx_inst/next_state_1_s7
7.898
8.468
uart_tx_inst/next_state_0_s8
8.641
9.211
uart_tx_inst/n138_s0
9.214
9.763
uart_tx_inst/n139_s0
9.763
9.798
uart_tx_inst/n140_s0
9.798
9.834
uart_tx_inst/n174_s3
10.555
11.110
uart_tx_inst/n166_s2
11.564
11.935
uart_tx_inst/cycle_cnt_9_s0
11.935
=====
SETUP
3.466
11.829
15.294
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_0_s0
5.329
5.561
uart_rx_inst/bit_cnt_2_s7
6.237
6.786
uart_rx_inst/bit_cnt_2_s4
6.788
7.305
uart_rx_inst/next_state_0_s14
7.568
8.021
uart_rx_inst/next_state_0_s12
8.418
8.871
uart_rx_inst/n55_s0
9.272
9.821
uart_rx_inst/n56_s0
9.821
9.856
uart_rx_inst/n57_s0
9.856
9.891
uart_rx_inst/n76_s2
10.370
10.925
uart_rx_inst/rx_data_valid_s1
11.829
=====
SETUP
3.474
11.820
15.294
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_0_s0
5.329
5.561
uart_rx_inst/bit_cnt_2_s7
6.237
6.786
uart_rx_inst/bit_cnt_2_s4
6.788
7.305
uart_rx_inst/next_state_0_s14
7.568
8.021
uart_rx_inst/next_state_0_s12
8.418
8.871
uart_rx_inst/n55_s0
9.272
9.821
uart_rx_inst/n56_s0
9.821
9.856
uart_rx_inst/n57_s0
9.856
9.891
uart_rx_inst/n168_s4
10.799
11.348
uart_rx_inst/n161_s2
11.358
11.820
uart_rx_inst/cycle_cnt_7_s0
11.820
=====
SETUP
3.474
11.820
15.294
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_0_s0
5.329
5.561
uart_rx_inst/bit_cnt_2_s7
6.237
6.786
uart_rx_inst/bit_cnt_2_s4
6.788
7.305
uart_rx_inst/next_state_0_s14
7.568
8.021
uart_rx_inst/next_state_0_s12
8.418
8.871
uart_rx_inst/n55_s0
9.272
9.821
uart_rx_inst/n56_s0
9.821
9.856
uart_rx_inst/n57_s0
9.856
9.891
uart_rx_inst/n168_s4
10.799
11.348
uart_rx_inst/n158_s2
11.358
11.820
uart_rx_inst/cycle_cnt_10_s0
11.820
=====
SETUP
3.474
11.820
15.294
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_0_s0
5.329
5.561
uart_rx_inst/bit_cnt_2_s7
6.237
6.786
uart_rx_inst/bit_cnt_2_s4
6.788
7.305
uart_rx_inst/next_state_0_s14
7.568
8.021
uart_rx_inst/next_state_0_s12
8.418
8.871
uart_rx_inst/n55_s0
9.272
9.821
uart_rx_inst/n56_s0
9.821
9.856
uart_rx_inst/n57_s0
9.856
9.891
uart_rx_inst/n168_s4
10.799
11.348
uart_rx_inst/n154_s2
11.358
11.820
uart_rx_inst/cycle_cnt_14_s0
11.820
=====
SETUP
3.599
11.696
15.294
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_4_s0
5.329
5.561
uart_tx_inst/tx_data_ready_s8
5.995
6.565
uart_tx_inst/tx_data_ready_s4
6.709
7.226
uart_tx_inst/next_state_1_s7
7.898
8.468
uart_tx_inst/next_state_0_s8
8.641
9.211
uart_tx_inst/n138_s0
9.214
9.763
uart_tx_inst/n139_s0
9.763
9.798
uart_tx_inst/n140_s0
9.798
9.834
uart_tx_inst/n174_s3
10.555
11.110
uart_tx_inst/n171_s2
11.325
11.696
uart_tx_inst/cycle_cnt_4_s0
11.696
=====
SETUP
3.683
11.612
15.294
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_4_s0
5.329
5.561
uart_tx_inst/tx_data_ready_s8
5.995
6.565
uart_tx_inst/tx_data_ready_s4
6.709
7.226
uart_tx_inst/next_state_1_s7
7.898
8.468
uart_tx_inst/next_state_0_s8
8.641
9.211
uart_tx_inst/n138_s0
9.214
9.763
uart_tx_inst/n139_s0
9.763
9.798
uart_tx_inst/n140_s0
9.798
9.834
uart_tx_inst/n174_s3
10.555
11.110
uart_tx_inst/n174_s2
11.150
11.612
uart_tx_inst/cycle_cnt_1_s0
11.612
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_14_s0
3.583
3.785
uart_tx_inst/n161_s2
3.787
4.019
uart_tx_inst/cycle_cnt_14_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_15_s0
3.583
3.785
uart_tx_inst/n160_s2
3.787
4.019
uart_tx_inst/cycle_cnt_15_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
wait_cnt_3_s2
3.583
3.785
n180_s9
3.787
4.019
wait_cnt_3_s2
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
wait_cnt_23_s2
3.583
3.785
n140_s8
3.787
4.019
wait_cnt_23_s2
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
wait_cnt_31_s1
3.583
3.785
n124_s5
3.787
4.019
wait_cnt_31_s1
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
wait_cnt_5_s1
3.583
3.785
n176_s5
3.787
4.019
wait_cnt_5_s1
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
wait_cnt_17_s1
3.583
3.785
n152_s5
3.787
4.019
wait_cnt_17_s1
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
wait_cnt_24_s1
3.583
3.785
n138_s5
3.787
4.019
wait_cnt_24_s1
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
wait_cnt_29_s1
3.583
3.785
n128_s5
3.787
4.019
wait_cnt_29_s1
4.019
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_8_s0
3.583
3.785
uart_tx_inst/n167_s2
3.789
4.021
uart_tx_inst/cycle_cnt_8_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
uart_rx_inst/cycle_cnt_0_s0
3.583
3.785
uart_rx_inst/n168_s5
3.789
4.021
uart_rx_inst/cycle_cnt_0_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
uart_rx_inst/cycle_cnt_3_s0
3.583
3.785
uart_rx_inst/n165_s2
3.789
4.021
uart_rx_inst/cycle_cnt_3_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
uart_rx_inst/cycle_cnt_12_s0
3.583
3.785
uart_rx_inst/n156_s2
3.789
4.021
uart_rx_inst/cycle_cnt_12_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
uart_rx_inst/cycle_cnt_14_s0
3.583
3.785
uart_rx_inst/n154_s2
3.789
4.021
uart_rx_inst/cycle_cnt_14_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
wait_cnt_6_s2
3.583
3.785
n174_s8
3.789
4.021
wait_cnt_6_s2
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
wait_cnt_10_s2
3.583
3.785
n166_s10
3.789
4.021
wait_cnt_10_s2
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
wait_cnt_11_s2
3.583
3.785
n164_s8
3.789
4.021
wait_cnt_11_s2
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
wait_cnt_18_s2
3.583
3.785
n150_s8
3.789
4.021
wait_cnt_18_s2
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
wait_cnt_7_s1
3.583
3.785
n172_s5
3.789
4.021
wait_cnt_7_s1
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
wait_cnt_20_s1
3.583
3.785
n146_s5
3.789
4.021
wait_cnt_20_s1
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
wait_cnt_21_s1
3.583
3.785
n144_s5
3.789
4.021
wait_cnt_21_s1
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
wait_cnt_25_s1
3.583
3.785
n136_s6
3.789
4.021
wait_cnt_25_s1
4.021
=====
HOLD
0.428
4.022
3.594
clk_ibuf
0.000
1.392
uart_tx_inst/bit_cnt_2_s1
3.583
3.785
uart_tx_inst/n116_s3
3.790
4.022
uart_tx_inst/bit_cnt_2_s1
4.022
=====
HOLD
0.428
4.022
3.594
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_0_s0
3.583
3.785
uart_tx_inst/n175_s3
3.790
4.022
uart_tx_inst/cycle_cnt_0_s0
4.022
=====
HOLD
0.428
4.022
3.594
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_5_s0
3.583
3.785
uart_tx_inst/n170_s2
3.790
4.022
uart_tx_inst/cycle_cnt_5_s0
4.022
