{"sha": "9fe9816bcd72e5ae5fe374d7483e4b5b0c618b22", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OWZlOTgxNmJjZDcyZTVhZTVmZTM3NGQ3NDgzZTRiNWIwYzYxOGIyMg==", "commit": {"author": {"name": "Wilco Dijkstra", "email": "wdijkstr@arm.com", "date": "2017-06-21T10:48:51Z"}, "committer": {"name": "Wilco Dijkstra", "email": "wilco@gcc.gnu.org", "date": "2017-06-21T10:48:51Z"}, "message": "Emit SIMD moves as mov\n\nSIMD moves are currently emitted as ORR.  Change this to use the MOV\npseudo instruction just like integer moves (the ARM-ARM states MOV is the\npreferred disassembly), improving readability of -S output.\n\n    gcc/\n\t* config/aarch64/aarch64.md (movti_aarch64):\n\tEmit mov rather than orr.\n\t(movtf_aarch64): Likewise.\n\t* config/aarch64/aarch64-simd.md (aarch64_simd_mov):\n\tEmit mov rather than orr.\n\nFrom-SVN: r249444", "tree": {"sha": "58ce70af76c9faf8753675b885aec6322ee0af39", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/58ce70af76c9faf8753675b885aec6322ee0af39"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/9fe9816bcd72e5ae5fe374d7483e4b5b0c618b22", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9fe9816bcd72e5ae5fe374d7483e4b5b0c618b22", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9fe9816bcd72e5ae5fe374d7483e4b5b0c618b22", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9fe9816bcd72e5ae5fe374d7483e4b5b0c618b22/comments", "author": null, "committer": null, "parents": [{"sha": "dca19fe10daf00bfef714e3f9f98c63ff70c7a64", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/dca19fe10daf00bfef714e3f9f98c63ff70c7a64", "html_url": "https://github.com/Rust-GCC/gccrs/commit/dca19fe10daf00bfef714e3f9f98c63ff70c7a64"}], "stats": {"total": 16, "additions": 12, "deletions": 4}, "files": [{"sha": "c9ee7031e9800087474257d8cd3fe8c8c7d750e1", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9fe9816bcd72e5ae5fe374d7483e4b5b0c618b22/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9fe9816bcd72e5ae5fe374d7483e4b5b0c618b22/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=9fe9816bcd72e5ae5fe374d7483e4b5b0c618b22", "patch": "@@ -1,3 +1,11 @@\n+2017-06-21  Wilco Dijkstra  <wdijkstr@arm.com>\n+\n+\t* config/aarch64/aarch64.md (movti_aarch64):\n+\tEmit mov rather than orr.\n+\t(movtf_aarch64): Likewise.\n+\t* config/aarch64/aarch64-simd.md (aarch64_simd_mov):\n+\tEmit mov rather than orr.\n+\n 2017-06-21  Wilco Dijkstra  <wdijkstr@arm.com>\n \n \t* config/aarch64/aarch64-simd.md (aarch64_simd_dup):"}, {"sha": "264a9c047ceb640297233bfec1446933c187ad02", "filename": "gcc/config/aarch64/aarch64-simd.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9fe9816bcd72e5ae5fe374d7483e4b5b0c618b22/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9fe9816bcd72e5ae5fe374d7483e4b5b0c618b22/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md?ref=9fe9816bcd72e5ae5fe374d7483e4b5b0c618b22", "patch": "@@ -105,7 +105,7 @@\n      {\n      case 0: return \"ldr\\\\t%d0, %1\";\n      case 1: return \"str\\\\t%d1, %0\";\n-     case 2: return \"orr\\t%0.<Vbtype>, %1.<Vbtype>, %1.<Vbtype>\";\n+     case 2: return \"mov\\t%0.<Vbtype>, %1.<Vbtype>\";\n      case 3: return \"umov\\t%0, %1.d[0]\";\n      case 4: return \"fmov\\t%d0, %1\";\n      case 5: return \"mov\\t%0, %1\";\n@@ -136,7 +136,7 @@\n     case 1:\n \treturn \"str\\\\t%q1, %0\";\n     case 2:\n-\treturn \"orr\\t%0.<Vbtype>, %1.<Vbtype>, %1.<Vbtype>\";\n+\treturn \"mov\\t%0.<Vbtype>, %1.<Vbtype>\";\n     case 3:\n     case 4:\n     case 5:"}, {"sha": "6bdbf650d9281f95fc7fa49b38e1a6da538cdd27", "filename": "gcc/config/aarch64/aarch64.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9fe9816bcd72e5ae5fe374d7483e4b5b0c618b22/gcc%2Fconfig%2Faarch64%2Faarch64.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9fe9816bcd72e5ae5fe374d7483e4b5b0c618b22/gcc%2Fconfig%2Faarch64%2Faarch64.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64.md?ref=9fe9816bcd72e5ae5fe374d7483e4b5b0c618b22", "patch": "@@ -1017,7 +1017,7 @@\n    #\n    #\n    #\n-   orr\\\\t%0.16b, %1.16b, %1.16b\n+   mov\\\\t%0.16b, %1.16b\n    ldp\\\\t%0, %H0, %1\n    stp\\\\t%1, %H1, %0\n    stp\\\\txzr, xzr, %0\n@@ -1131,7 +1131,7 @@\n   \"TARGET_FLOAT && (register_operand (operands[0], TFmode)\n     || aarch64_reg_or_fp_zero (operands[1], TFmode))\"\n   \"@\n-   orr\\\\t%0.16b, %1.16b, %1.16b\n+   mov\\\\t%0.16b, %1.16b\n    #\n    #\n    #"}]}