Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Fri Sep 22 12:35:58 2017
| Host             : ENB222-PC2 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.292  |
| Dynamic (W)              | 0.170  |
| Device Static (W)        | 0.122  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 81.6   |
| Junction Temperature (C) | 28.4   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.060 |        3 |       --- |             --- |
| Slice Logic              |     0.052 |    36128 |       --- |             --- |
|   LUT as Logic           |     0.046 |    11737 |     53200 |           22.06 |
|   Register               |     0.003 |    17259 |    106400 |           16.22 |
|   F7/F8 Muxes            |     0.002 |     2499 |     53200 |            4.70 |
|   CARRY4                 |    <0.001 |      394 |     13300 |            2.96 |
|   LUT as Distributed RAM |    <0.001 |      160 |     17400 |            0.92 |
|   Others                 |     0.000 |      145 |       --- |             --- |
| Signals                  |     0.055 |    21189 |       --- |             --- |
| Block RAM                |     0.003 |        1 |       140 |            0.71 |
| I/O                      |    <0.001 |        3 |       200 |            1.50 |
| Static Power             |     0.122 |          |           |                 |
| Total                    |     0.292 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.178 |       0.170 |      0.008 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.019 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | Clock  |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| top                              |     0.170 |
|   audio_entity                   |     0.003 |
|     ROM_array_reg_0_3_0_5        |    <0.001 |
|     ROM_array_reg_0_3_12_17      |    <0.001 |
|     ROM_array_reg_0_3_18_23      |    <0.001 |
|     ROM_array_reg_0_3_24_29      |    <0.001 |
|     ROM_array_reg_0_3_30_31      |    <0.001 |
|     ROM_array_reg_0_3_6_11       |    <0.001 |
|     rndgen_ent                   |    <0.001 |
|   gfx_entity                     |     0.002 |
|     ROM_array_reg_0_3_0_5        |    <0.001 |
|     ROM_array_reg_0_3_12_17      |    <0.001 |
|     ROM_array_reg_0_3_18_23      |    <0.001 |
|     ROM_array_reg_0_3_24_29      |    <0.001 |
|     ROM_array_reg_0_3_30_31      |    <0.001 |
|     ROM_array_reg_0_3_6_11       |    <0.001 |
|   interconnect                   |     0.057 |
|     audio_fifo                   |     0.003 |
|     audio_fifo_p                 |    <0.001 |
|     audio_upreq_m                |    <0.001 |
|     audio_upres_arbiter          |    <0.001 |
|     audio_write_p                |    <0.001 |
|     c0_req_fifo_p                |    <0.001 |
|     c1_req_fifo_p                |    <0.001 |
|     cache0_req_fifo              |     0.008 |
|     cache0_req_m                 |     0.002 |
|     cache1_req_fifo              |     0.008 |
|     cache1_req_m                 |     0.002 |
|     gfx_upreq_m                  |    <0.001 |
|     gfx_upres_arbiter            |    <0.001 |
|     gfx_write_p                  |    <0.001 |
|     per_upreq_arbiter            |    <0.001 |
|     pwr_req_arbiter              |    <0.001 |
|     snp_res_fifo                 |     0.009 |
|     toaudio_arbiter              |    <0.001 |
|     toaudio_chan_p               |     0.002 |
|     togfx_arbiter                |     0.002 |
|     togfx_chan_p                 |     0.002 |
|     tomem_arbiter                |     0.001 |
|     toproc0_res_arbiter          |    <0.001 |
|     toproc1_res_arbiter          |    <0.001 |
|     touart_arbiter               |    <0.001 |
|     touart_chan_p                |     0.002 |
|     tousb_arbiter                |    <0.001 |
|     tousb_chan_p                 |     0.002 |
|     uart_fifo                    |     0.003 |
|     uart_fifo_p                  |    <0.001 |
|     uart_upreq_m                 |    <0.001 |
|     uart_upres_arbiter           |    <0.001 |
|     uart_write_p                 |    <0.001 |
|     usb_fifo                     |     0.003 |
|     usb_fifo_p                   |    <0.001 |
|     usb_upreq_m                  |    <0.001 |
|     usb_upres_arbiter            |    <0.001 |
|     usb_write_p                  |    <0.001 |
|     wb0_m                        |    <0.001 |
|     wb1_m                        |    <0.001 |
|     wb_fifo1                     |    <0.001 |
|     wb_fifo2                     |    <0.001 |
|   mem                            |     0.004 |
|     mem_ent                      |     0.003 |
|   power                          |     0.024 |
|     pwr_req_fifo                 |     0.020 |
|   proc0_e                        |     0.042 |
|     cache_ent                    |     0.042 |
|       ROM_array_reg_0_31_0_5     |    <0.001 |
|       ROM_array_reg_0_31_12_17   |    <0.001 |
|       ROM_array_reg_0_31_18_23   |    <0.001 |
|       ROM_array_reg_0_31_24_29   |    <0.001 |
|       ROM_array_reg_0_31_30_35   |    <0.001 |
|       ROM_array_reg_0_31_510_515 |    <0.001 |
|       ROM_array_reg_0_31_516_521 |    <0.001 |
|       ROM_array_reg_0_31_522_527 |    <0.001 |
|       ROM_array_reg_0_31_528_533 |    <0.001 |
|       ROM_array_reg_0_31_546_547 |    <0.001 |
|       ROM_array_reg_0_31_6_11    |    <0.001 |
|       bus_res_fifo               |     0.007 |
|       cpu_req_fifo               |     0.005 |
|       cpu_res_arbiter            |    <0.001 |
|       readreq_arbiter            |    <0.001 |
|       snp_c_req_arbiter          |     0.002 |
|       snp_req_fifo               |     0.010 |
|       ureq_fifo                  |     0.005 |
|       writereq_arbiter           |    <0.001 |
|   proc1_e                        |     0.035 |
|     cache_ent                    |     0.035 |
|       ROM_array_reg_0_31_0_5     |    <0.001 |
|       ROM_array_reg_0_31_12_17   |    <0.001 |
|       ROM_array_reg_0_31_18_23   |    <0.001 |
|       ROM_array_reg_0_31_24_29   |    <0.001 |
|       ROM_array_reg_0_31_30_35   |    <0.001 |
|       ROM_array_reg_0_31_510_515 |    <0.001 |
|       ROM_array_reg_0_31_516_521 |    <0.001 |
|       ROM_array_reg_0_31_522_527 |    <0.001 |
|       ROM_array_reg_0_31_528_533 |    <0.001 |
|       ROM_array_reg_0_31_546_547 |    <0.001 |
|       ROM_array_reg_0_31_6_11    |    <0.001 |
|       bus_res_fifo               |     0.006 |
|       cpu_req_fifo               |     0.004 |
|       cpu_res_arbiter            |    <0.001 |
|       readreq_arbiter            |     0.001 |
|       snp_c_req_arbiter          |     0.002 |
|       snp_req_fifo               |     0.012 |
|       writereq_arbiter           |    <0.001 |
|   uart_entity                    |     0.002 |
|     uart_unit                    |     0.002 |
|       baud_gen_unit              |    <0.001 |
|       fifo_rx_unit               |    <0.001 |
|       fifo_tx_unit               |     0.001 |
|       uart_rx_unit               |    <0.001 |
|       uart_tx_unit               |    <0.001 |
|   usb_entity                     |     0.002 |
|     ROM_array_reg_0_3_0_5        |    <0.001 |
|     ROM_array_reg_0_3_12_17      |    <0.001 |
|     ROM_array_reg_0_3_18_23      |    <0.001 |
|     ROM_array_reg_0_3_24_29      |    <0.001 |
|     ROM_array_reg_0_3_30_31      |    <0.001 |
|     ROM_array_reg_0_3_6_11       |    <0.001 |
+----------------------------------+-----------+


