// Seed: 1557220432
module module_0 ();
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  wire id_7;
  wire id_8;
  module_0();
endmodule
module module_2 (
    output wire id_0,
    output wand id_1,
    input  wor  id_2
);
  tri id_4 = 1;
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  tri1 id_6 = (1);
  assign id_1 = id_5 ? id_1 : id_1;
  module_0();
endmodule
