INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:09:07 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.410ns  (required time - arrival time)
  Source:                 buffer40/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            buffer23/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 1.834ns (28.746%)  route 4.546ns (71.254%))
  Logic Levels:           20  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1351, unset)         0.508     0.508    buffer40/clk
    SLICE_X10Y132        FDRE                                         r  buffer40/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y132        FDRE (Prop_fdre_C_Q)         0.232     0.740 r  buffer40/outs_reg[4]/Q
                         net (fo=4, routed)           0.233     0.973    buffer40/control/buffer40_outs[2]
    SLICE_X10Y132        LUT2 (Prop_lut2_I0_O)        0.126     1.099 r  buffer40/control/result0_i_3/O
                         net (fo=1, routed)           0.000     1.099    cmpi0/S[1]
    SLICE_X10Y132        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.277     1.376 f  cmpi0/result0/CO[2]
                         net (fo=96, routed)          0.257     1.633    init18/control/CO[0]
    SLICE_X11Y130        LUT3 (Prop_lut3_I2_O)        0.122     1.755 f  init18/control/transmitValue_i_2__130/O
                         net (fo=60, routed)          0.490     2.245    init18/control/dataReg_reg[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     2.288 r  init18/control/transmitValue_i_5__4/O
                         net (fo=43, routed)          0.367     2.655    init18/control/fullReg_reg_2
    SLICE_X9Y125         LUT6 (Prop_lut6_I4_O)        0.043     2.698 r  init18/control/Memory[1][0]_i_32__0/O
                         net (fo=1, routed)           0.461     3.159    cmpi9/Memory_reg[1][0]_i_3_4
    SLICE_X8Y129         LUT3 (Prop_lut3_I1_O)        0.043     3.202 r  cmpi9/Memory[1][0]_i_10/O
                         net (fo=1, routed)           0.000     3.202    cmpi9/Memory[1][0]_i_10_n_0
    SLICE_X8Y129         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     3.448 r  cmpi9/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.448    cmpi9/Memory_reg[1][0]_i_3_n_0
    SLICE_X8Y130         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.555 r  cmpi9/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=5, routed)           0.244     3.799    buffer121/fifo/result[0]
    SLICE_X8Y131         LUT5 (Prop_lut5_I0_O)        0.122     3.921 r  buffer121/fifo/fullReg_i_2__2/O
                         net (fo=6, routed)           0.106     4.027    buffer121/fifo/buffer121_outs
    SLICE_X8Y131         LUT6 (Prop_lut6_I5_O)        0.043     4.070 f  buffer121/fifo/transmitValue_i_11__3/O
                         net (fo=2, routed)           0.250     4.320    init18/control/transmitValue_i_5__5_0
    SLICE_X8Y133         LUT6 (Prop_lut6_I1_O)        0.043     4.363 f  init18/control/transmitValue_i_9__4/O
                         net (fo=1, routed)           0.289     4.652    init18/control/buffer117/fifo_ready
    SLICE_X9Y134         LUT6 (Prop_lut6_I2_O)        0.043     4.695 f  init18/control/transmitValue_i_5__5/O
                         net (fo=1, routed)           0.088     4.783    init18/control/transmitValue_i_5__5_n_0
    SLICE_X9Y134         LUT6 (Prop_lut6_I0_O)        0.043     4.826 r  init18/control/transmitValue_i_3__43/O
                         net (fo=3, routed)           0.171     4.998    fork56/control/generateBlocks[2].regblock/anyBlockStop_12
    SLICE_X9Y135         LUT5 (Prop_lut5_I2_O)        0.043     5.041 r  fork56/control/generateBlocks[2].regblock/transmitValue_i_4__12/O
                         net (fo=1, routed)           0.466     5.506    fork56/control/generateBlocks[2].regblock/transmitValue_i_4__12_n_0
    SLICE_X13Y138        LUT6 (Prop_lut6_I0_O)        0.043     5.549 r  fork56/control/generateBlocks[2].regblock/transmitValue_i_2__56/O
                         net (fo=13, routed)          0.176     5.726    buffer40/control/anyBlockStop_10
    SLICE_X13Y139        LUT6 (Prop_lut6_I3_O)        0.043     5.769 f  buffer40/control/transmitValue_i_10__2/O
                         net (fo=1, routed)           0.168     5.937    fork45/control/generateBlocks[5].regblock/transmitValue_i_2__50
    SLICE_X12Y138        LUT6 (Prop_lut6_I2_O)        0.043     5.980 r  fork45/control/generateBlocks[5].regblock/transmitValue_i_6__7/O
                         net (fo=2, routed)           0.211     6.191    fork45/control/generateBlocks[7].regblock/transmitValue_reg_4
    SLICE_X13Y137        LUT6 (Prop_lut6_I2_O)        0.043     6.234 r  fork45/control/generateBlocks[7].regblock/transmitValue_i_2__50/O
                         net (fo=18, routed)          0.209     6.443    fork44/control/generateBlocks[1].regblock/anyBlockStop
    SLICE_X13Y139        LUT4 (Prop_lut4_I1_O)        0.043     6.486 f  fork44/control/generateBlocks[1].regblock/dataReg[5]_i_4/O
                         net (fo=2, routed)           0.261     6.747    fork15/control/generateBlocks[3].regblock/addi5_result_ready
    SLICE_X12Y139        LUT6 (Prop_lut6_I2_O)        0.043     6.790 r  fork15/control/generateBlocks[3].regblock/dataReg[5]_i_1__1/O
                         net (fo=6, routed)           0.098     6.888    buffer23/E[0]
    SLICE_X12Y139        FDRE                                         r  buffer23/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=1351, unset)         0.483     6.683    buffer23/clk
    SLICE_X12Y139        FDRE                                         r  buffer23/dataReg_reg[0]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
    SLICE_X12Y139        FDRE (Setup_fdre_C_CE)      -0.169     6.478    buffer23/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -6.888    
  -------------------------------------------------------------------
                         slack                                 -0.410    




