#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00953338 .scope module, "Test" "Test" 2 13;
 .timescale 0 0;
v027e0580_0 .var "A0", 0 0;
v027dffa8_0 .var "A1", 0 0;
v027e06e0_0 .var "B0", 0 0;
v027dfe48_0 .var "B1", 0 0;
v027e00b0_0 .net "and0", 0 0, L_027d61f8;  1 drivers
v027e0000_0 .net "and1", 0 0, L_027d6240;  1 drivers
v027e05d8_0 .var/i "i", 31 0;
v027e0790_0 .net "not0", 0 0, L_027d6630;  1 drivers
v027e09a0_0 .net "not1", 0 0, L_027d5f70;  1 drivers
v027e0c60_0 .net "or0", 0 0, L_027d65e8;  1 drivers
v027e0b58_0 .net "or1", 0 0, L_027d6438;  1 drivers
v027e0948_0 .net "out", 0 0, L_027d6360;  1 drivers
v027e0d10_0 .net "xor0", 0 0, L_027d5f28;  1 drivers
v027e0bb0_0 .net "xor1", 0 0, L_027d6480;  1 drivers
S_00953408 .scope module, "compute" "Compute" 2 27, 2 48 0, S_00953338;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0"
    .port_info 1 /INPUT 1 "i1"
    .port_info 2 /OUTPUT 1 "and0"
    .port_info 3 /OUTPUT 1 "or0"
    .port_info 4 /OUTPUT 1 "xor0"
    .port_info 5 /OUTPUT 1 "not0"
L_027d6240 .functor AND 1, v027dffa8_0, v027dfe48_0, C4<1>, C4<1>;
L_027d6438 .functor OR 1, v027dffa8_0, v027dfe48_0, C4<0>, C4<0>;
L_027d6480 .functor XOR 1, v027dffa8_0, v027dfe48_0, C4<0>, C4<0>;
L_027d5f70 .functor NOT 1, v027dffa8_0, C4<0>, C4<0>, C4<0>;
v0095b6d0_0 .net "and0", 0 0, L_027d6240;  alias, 1 drivers
v0095b048_0 .net "i0", 0 0, v027dffa8_0;  1 drivers
v0095b360_0 .net "i1", 0 0, v027dfe48_0;  1 drivers
v0095b1a8_0 .net "not0", 0 0, L_027d5f70;  alias, 1 drivers
v0095b4c0_0 .net "or0", 0 0, L_027d6438;  alias, 1 drivers
v0095b200_0 .net "xor0", 0 0, L_027d6480;  alias, 1 drivers
S_0095c4d8 .scope module, "decoder" "Decoder" 2 25, 2 65 0, S_00953338;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0"
    .port_info 1 /INPUT 1 "i1"
    .port_info 2 /OUTPUT 1 "and0"
    .port_info 3 /OUTPUT 1 "or0"
    .port_info 4 /OUTPUT 1 "xor0"
    .port_info 5 /OUTPUT 1 "not0"
L_027d63a8 .functor NOT 1, v027e0580_0, C4<0>, C4<0>, C4<0>;
L_027d5ee0 .functor NOT 1, v027e06e0_0, C4<0>, C4<0>, C4<0>;
L_027d61f8 .functor AND 1, L_027d63a8, L_027d5ee0, C4<1>, C4<1>;
L_027d6048 .functor NOT 1, v027e06e0_0, C4<0>, C4<0>, C4<0>;
L_027d65e8 .functor AND 1, v027e0580_0, L_027d6048, C4<1>, C4<1>;
L_027d6510 .functor NOT 1, v027e0580_0, C4<0>, C4<0>, C4<0>;
L_027d5f28 .functor AND 1, L_027d6510, v027e06e0_0, C4<1>, C4<1>;
L_027d6630 .functor AND 1, v027e0580_0, v027e06e0_0, C4<1>, C4<1>;
v0095b3b8_0 .net *"_s0", 0 0, L_027d63a8;  1 drivers
v027e0630_0 .net *"_s10", 0 0, L_027d6510;  1 drivers
v027e0210_0 .net *"_s2", 0 0, L_027d5ee0;  1 drivers
v027e0058_0 .net *"_s6", 0 0, L_027d6048;  1 drivers
v027e07e8_0 .net "and0", 0 0, L_027d61f8;  alias, 1 drivers
v027e0478_0 .net "i0", 0 0, v027e0580_0;  1 drivers
v027e0370_0 .net "i1", 0 0, v027e06e0_0;  1 drivers
v027e0268_0 .net "not0", 0 0, L_027d6630;  alias, 1 drivers
v027e0160_0 .net "or0", 0 0, L_027d65e8;  alias, 1 drivers
v027e02c0_0 .net "xor0", 0 0, L_027d5f28;  alias, 1 drivers
S_0095c5a8 .scope module, "outPut" "OutPut" 2 29, 2 81 0, S_00953338;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "and0"
    .port_info 1 /INPUT 1 "or0"
    .port_info 2 /INPUT 1 "xor0"
    .port_info 3 /INPUT 1 "not0"
    .port_info 4 /INPUT 1 "and1"
    .port_info 5 /INPUT 1 "or1"
    .port_info 6 /INPUT 1 "xor1"
    .port_info 7 /INPUT 1 "not1"
    .port_info 8 /OUTPUT 1 "out"
L_027d6678 .functor AND 1, L_027d61f8, L_027d6240, C4<1>, C4<1>;
L_027d5fb8 .functor AND 1, L_027d65e8, L_027d6438, C4<1>, C4<1>;
L_027d63f0 .functor AND 1, L_027d5f28, L_027d6480, C4<1>, C4<1>;
L_027d62d0 .functor AND 1, L_027d6630, L_027d5f70, C4<1>, C4<1>;
L_027d6000 .functor OR 1, L_027d6678, L_027d5fb8, C4<0>, C4<0>;
L_027d6318 .functor OR 1, L_027d6000, L_027d63f0, C4<0>, C4<0>;
L_027d6360 .functor OR 1, L_027d6318, L_027d62d0, C4<0>, C4<0>;
v027e0318_0 .net *"_s10", 0 0, L_027d6318;  1 drivers
v027e0840_0 .net *"_s8", 0 0, L_027d6000;  1 drivers
v027e03c8_0 .net "and0", 0 0, L_027d61f8;  alias, 1 drivers
v027dfd98_0 .net "and1", 0 0, L_027d6240;  alias, 1 drivers
v027dfea0_0 .net "not0", 0 0, L_027d6630;  alias, 1 drivers
v027e0420_0 .net "not1", 0 0, L_027d5f70;  alias, 1 drivers
v027e04d0_0 .net "or0", 0 0, L_027d65e8;  alias, 1 drivers
v027e01b8_0 .net "or1", 0 0, L_027d6438;  alias, 1 drivers
v027dff50_0 .net "out", 0 0, L_027d6360;  alias, 1 drivers
v027dfef8_0 .net "w0", 0 0, L_027d6678;  1 drivers
v027e0108_0 .net "w1", 0 0, L_027d5fb8;  1 drivers
v027dfdf0_0 .net "w2", 0 0, L_027d63f0;  1 drivers
v027e0738_0 .net "w3", 0 0, L_027d62d0;  1 drivers
v027e0528_0 .net "xor0", 0 0, L_027d5f28;  alias, 1 drivers
v027e0688_0 .net "xor1", 0 0, L_027d6480;  alias, 1 drivers
    .scope S_00953338;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v027e05d8_0, 0, 32;
T_0.0 ;
    %load/vec4 v027e05d8_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v027e05d8_0;
    %pad/s 4;
    %split/vec4 1;
    %store/vec4 v027dfe48_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v027dffa8_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v027e06e0_0, 0, 1;
    %store/vec4 v027e0580_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 36 "$display", "operation code: %b%b operand: %b%b output: %b", v027e0580_0, v027e06e0_0, v027dffa8_0, v027dfe48_0, v027e0948_0 {0 0 0};
    %load/vec4 v027e05d8_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v027e05d8_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "onebit.v";
