date thu nov gmt server ncsa content type text html last modified fri apr gmt content length guri sohi home page gurindar sohi sohi cs wisc edu associate professor computer sciences electrical computer engineering addresses education research interests summary current graduate students recent talks recent publications recent ph d graduates addresses department computer sciences university wisconsin madison west dayton street madison wi usa sohi cs wisc edu phone departmental office fax education ph d computer science university illinois urbana m electical engineering university illinois urbana b e electrical electronics engineering birla institute technology science pilani india research interests instruction level parallel ilp processing compiling ilp architectures shared memory multiprocessors memory systems research summary current research focuses design highest performance uniprocessors current generation currently investigating architecture circa processor plenty transistors available chip challenge use resources get highest possible performance executing sequential program target set sustain execution instructions per cycle ordinary non numeric application programs research group investigating several issues need resolved goals achieved studying characterizing nature instruction level parallelism non numeric application programs order understand available parallelism could exploited bulk group research effort expended continuing development multiscalar processing model novel paradigm exploiting ilp currently developing multiscalar compiler carrying detailed simulation studies assess potential multiscalar concept current graduate students todd austin scott breach andreas moshovos n vijaykumar recent talks instruction sets important future processors given risc symposium held ibm j watson research center yorktown heights ny november file compressed postscript generated framemaker multiscalar processors generic multiscalar talk given several places file compressed postscript generated framemaker recent publications high bandwidth address translation multiple issue processors m austin g sohi appear rd annual international symposium computer architecture may appendix detailed results also available zero cycle loads microarchitecture support reducing load latency m austin g sohi th annual international symposium microarchitecture micro microarchitecture superscalar processors j e smith g sohi proceedings ieee december hardware mechanism dynamic reordering memory references m franklin g sohi appear ieee transactions computers multiscalar processors g sohi breach n vijaykumar th international symposium computer architecture streamlining data cache access fast address calculation m austin d n pnevmatikatos g sohi th international symposium computer architecture anatomy register file multiscalar processor breach n vijaykumar g sohi th annual international symposium microarchitecture micro request combining multiprocessors arbitrary interconnection networks lebeck g sohi ieee transactions parallel distributed systems efficient detection pointer array access errors m austin e breach g sohi sigplan conference programming language design implementation guarded execution branch prediction dynamic ilp processors d pnevmatikatos g sohi th international symposium computer architecture memory systems j r goodman g sohi handbook electrical engineering crc press control flow prediction dynamic ilp processors d pnevmatikatos m franklin g sohi th annual international symposium microarchitecture micro register traffic analysis streamlining inter operation communication fine grain parallel processors m franklin g sohi th annual international symposium microarchitecture micro expandable split window paradigm exploiting fine grain parallelism m franklin g sohi th international symposium computer architecture dynamic dependency analysis ordinary programs m austin g sohi th international symposium computer architecture efficient detection pointer array access errors m austin e breach g sohi technical report computer sciences department university wisconsin madison december guarded execution branch prediction dynamic ilp processors d n pnevmatikatos g sohi technical report computer sciences department university wisconsin madison november knapsack zero cycle memory hierarchy component m austin n vijaykumar g sohi technical report computer sciences department university wisconsin madison november tetra evaluation serial program performance fine grain parallel processors m austin g sohi technical report computer sciences department university wisconsin madison july recent ph d grads todd austin ph d april hardware software mechanisms reducing load latency dionisios pnevmatikatos ph d december incorporating guarded execution existing instruction sets manoj franklin ph d december multiscalar architecture mark friedman ph d january architectural characterization prolog execution sriram vajapeyam ph d december instruction level characterization cray y mp processor men chow chiang ph d september memory system design bus based multiprocessors last updated april