

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_199_13'
================================================================
* Date:           Sat Nov 19 16:30:34 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        stddev-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.681 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.390 us|  0.390 us|   39|   39|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_199_13  |       37|       37|         7|          1|          1|    32|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      16|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     222|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     222|     116|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------------+---------+----+---+----+-----+
    |           Instance           |          Module          | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------+--------------------------+---------+----+---+----+-----+
    |hsqrt_16ns_16_4_no_dsp_1_U76  |hsqrt_16ns_16_4_no_dsp_1  |        0|   0|  0|   0|    0|
    |hsqrt_16ns_16_4_no_dsp_1_U77  |hsqrt_16ns_16_4_no_dsp_1  |        0|   0|  0|   0|    0|
    +------------------------------+--------------------------+---------+----+---+----+-----+
    |Total                         |                          |        0|   0|  0|   0|    0|
    +------------------------------+--------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln199_fu_124_p2  |         +|   0|  0|  14|           7|           2|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  16|           8|           4|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_7     |   9|          2|    7|         14|
    |j_fu_44                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |j_fu_44                           |   7|   0|    7|          0|
    |reg_file_5_0_addr_reg_146         |   5|   0|   11|          6|
    |reg_file_5_0_load_reg_158         |  16|   0|   16|          0|
    |reg_file_5_1_addr_reg_152         |   5|   0|   11|          6|
    |reg_file_5_1_load_reg_163         |  16|   0|   16|          0|
    |tmp_reg_168                       |  16|   0|   16|          0|
    |tmp_s_reg_173                     |  16|   0|   16|          0|
    |reg_file_5_0_addr_reg_146         |  64|  32|   11|          6|
    |reg_file_5_1_addr_reg_152         |  64|  32|   11|          6|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 222|  64|  128|         24|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_199_13|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_199_13|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_199_13|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_199_13|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_199_13|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_199_13|  return value|
|reg_file_5_1_address0  |  out|   11|   ap_memory|                        reg_file_5_1|         array|
|reg_file_5_1_ce0       |  out|    1|   ap_memory|                        reg_file_5_1|         array|
|reg_file_5_1_we0       |  out|    1|   ap_memory|                        reg_file_5_1|         array|
|reg_file_5_1_d0        |  out|   16|   ap_memory|                        reg_file_5_1|         array|
|reg_file_5_1_address1  |  out|   11|   ap_memory|                        reg_file_5_1|         array|
|reg_file_5_1_ce1       |  out|    1|   ap_memory|                        reg_file_5_1|         array|
|reg_file_5_1_q1        |   in|   16|   ap_memory|                        reg_file_5_1|         array|
|reg_file_5_0_address0  |  out|   11|   ap_memory|                        reg_file_5_0|         array|
|reg_file_5_0_ce0       |  out|    1|   ap_memory|                        reg_file_5_0|         array|
|reg_file_5_0_we0       |  out|    1|   ap_memory|                        reg_file_5_0|         array|
|reg_file_5_0_d0        |  out|   16|   ap_memory|                        reg_file_5_0|         array|
|reg_file_5_0_address1  |  out|   11|   ap_memory|                        reg_file_5_0|         array|
|reg_file_5_0_ce1       |  out|    1|   ap_memory|                        reg_file_5_0|         array|
|reg_file_5_0_q1        |   in|   16|   ap_memory|                        reg_file_5_0|         array|
+-----------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc138"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_7 = load i7 %j" [stddev-max-throughput/src/correlation.cpp:199]   --->   Operation 15 'load' 'j_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_7, i32 6" [stddev-max-throughput/src/correlation.cpp:199]   --->   Operation 16 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln199 = br i1 %tmp_1, void %for.inc138.split, void %for.end140.exitStub" [stddev-max-throughput/src/correlation.cpp:199]   --->   Operation 18 'br' 'br_ln199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_7, i32 1, i32 5" [stddev-max-throughput/src/correlation.cpp:203]   --->   Operation 19 'partselect' 'lshr_ln' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i5 %lshr_ln" [stddev-max-throughput/src/correlation.cpp:203]   --->   Operation 20 'zext' 'zext_ln203' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln203" [stddev-max-throughput/src/correlation.cpp:203]   --->   Operation 21 'getelementptr' 'reg_file_5_0_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%reg_file_5_0_load = load i11 %reg_file_5_0_addr" [stddev-max-throughput/src/correlation.cpp:203]   --->   Operation 22 'load' 'reg_file_5_0_load' <Predicate = (!tmp_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln203" [stddev-max-throughput/src/correlation.cpp:203]   --->   Operation 23 'getelementptr' 'reg_file_5_1_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%reg_file_5_1_load = load i11 %reg_file_5_1_addr" [stddev-max-throughput/src/correlation.cpp:203]   --->   Operation 24 'load' 'reg_file_5_1_load' <Predicate = (!tmp_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 25 [1/1] (0.77ns)   --->   "%add_ln199 = add i7 %j_7, i7 2" [stddev-max-throughput/src/correlation.cpp:199]   --->   Operation 25 'add' 'add_ln199' <Predicate = (!tmp_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln199 = store i7 %add_ln199, i7 %j" [stddev-max-throughput/src/correlation.cpp:199]   --->   Operation 26 'store' 'store_ln199' <Predicate = (!tmp_1)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 27 [1/2] (1.23ns)   --->   "%reg_file_5_0_load = load i11 %reg_file_5_0_addr" [stddev-max-throughput/src/correlation.cpp:203]   --->   Operation 27 'load' 'reg_file_5_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 28 [1/2] (1.23ns)   --->   "%reg_file_5_1_load = load i11 %reg_file_5_1_addr" [stddev-max-throughput/src/correlation.cpp:203]   --->   Operation 28 'load' 'reg_file_5_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 6.68>
ST_3 : Operation 29 [4/4] (6.68ns)   --->   "%tmp = hsqrt i16 @llvm.sqrt.f16, i16 %reg_file_5_0_load" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrthalf.cpp:19]   --->   Operation 29 'hsqrt' 'tmp' <Predicate = true> <Delay = 6.68> <CoreInst = "HSqrt">   --->   Core 61 'HSqrt' <Latency = 3> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'hsqrt'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 30 [4/4] (6.68ns)   --->   "%tmp_s = hsqrt i16 @llvm.sqrt.f16, i16 %reg_file_5_1_load" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrthalf.cpp:19]   --->   Operation 30 'hsqrt' 'tmp_s' <Predicate = true> <Delay = 6.68> <CoreInst = "HSqrt">   --->   Core 61 'HSqrt' <Latency = 3> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'hsqrt'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.68>
ST_4 : Operation 31 [3/4] (6.68ns)   --->   "%tmp = hsqrt i16 @llvm.sqrt.f16, i16 %reg_file_5_0_load" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrthalf.cpp:19]   --->   Operation 31 'hsqrt' 'tmp' <Predicate = true> <Delay = 6.68> <CoreInst = "HSqrt">   --->   Core 61 'HSqrt' <Latency = 3> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'hsqrt'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 32 [3/4] (6.68ns)   --->   "%tmp_s = hsqrt i16 @llvm.sqrt.f16, i16 %reg_file_5_1_load" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrthalf.cpp:19]   --->   Operation 32 'hsqrt' 'tmp_s' <Predicate = true> <Delay = 6.68> <CoreInst = "HSqrt">   --->   Core 61 'HSqrt' <Latency = 3> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'hsqrt'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.68>
ST_5 : Operation 33 [2/4] (6.68ns)   --->   "%tmp = hsqrt i16 @llvm.sqrt.f16, i16 %reg_file_5_0_load" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrthalf.cpp:19]   --->   Operation 33 'hsqrt' 'tmp' <Predicate = true> <Delay = 6.68> <CoreInst = "HSqrt">   --->   Core 61 'HSqrt' <Latency = 3> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'hsqrt'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 34 [2/4] (6.68ns)   --->   "%tmp_s = hsqrt i16 @llvm.sqrt.f16, i16 %reg_file_5_1_load" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrthalf.cpp:19]   --->   Operation 34 'hsqrt' 'tmp_s' <Predicate = true> <Delay = 6.68> <CoreInst = "HSqrt">   --->   Core 61 'HSqrt' <Latency = 3> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'hsqrt'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.68>
ST_6 : Operation 35 [1/4] (6.68ns)   --->   "%tmp = hsqrt i16 @llvm.sqrt.f16, i16 %reg_file_5_0_load" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrthalf.cpp:19]   --->   Operation 35 'hsqrt' 'tmp' <Predicate = true> <Delay = 6.68> <CoreInst = "HSqrt">   --->   Core 61 'HSqrt' <Latency = 3> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'hsqrt'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 36 [1/4] (6.68ns)   --->   "%tmp_s = hsqrt i16 @llvm.sqrt.f16, i16 %reg_file_5_1_load" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrthalf.cpp:19]   --->   Operation 36 'hsqrt' 'tmp_s' <Predicate = true> <Delay = 6.68> <CoreInst = "HSqrt">   --->   Core 61 'HSqrt' <Latency = 3> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'hsqrt'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (tmp_1)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln202 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [stddev-max-throughput/src/correlation.cpp:202]   --->   Operation 37 'specpipeline' 'specpipeline_ln202' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [stddev-max-throughput/src/correlation.cpp:132]   --->   Operation 38 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (1.23ns)   --->   "%store_ln203 = store i16 %tmp, i11 %reg_file_5_0_addr" [stddev-max-throughput/src/correlation.cpp:203]   --->   Operation 39 'store' 'store_ln203' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 40 [1/1] (1.23ns)   --->   "%store_ln203 = store i16 %tmp_s, i11 %reg_file_5_1_addr" [stddev-max-throughput/src/correlation.cpp:203]   --->   Operation 40 'store' 'store_ln203' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln199 = br void %for.inc138" [stddev-max-throughput/src/correlation.cpp:199]   --->   Operation 41 'br' 'br_ln199' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file_5_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ reg_file_5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                  (alloca           ) [ 01000000]
specmemcore_ln0    (specmemcore      ) [ 00000000]
specmemcore_ln0    (specmemcore      ) [ 00000000]
store_ln0          (store            ) [ 00000000]
br_ln0             (br               ) [ 00000000]
j_7                (load             ) [ 00000000]
tmp_1              (bitselect        ) [ 01111110]
empty              (speclooptripcount) [ 00000000]
br_ln199           (br               ) [ 00000000]
lshr_ln            (partselect       ) [ 00000000]
zext_ln203         (zext             ) [ 00000000]
reg_file_5_0_addr  (getelementptr    ) [ 01111111]
reg_file_5_1_addr  (getelementptr    ) [ 01111111]
add_ln199          (add              ) [ 00000000]
store_ln199        (store            ) [ 00000000]
reg_file_5_0_load  (load             ) [ 01011110]
reg_file_5_1_load  (load             ) [ 01011110]
tmp                (hsqrt            ) [ 01000001]
tmp_s              (hsqrt            ) [ 01000001]
specpipeline_ln202 (specpipeline     ) [ 00000000]
specloopname_ln132 (specloopname     ) [ 00000000]
store_ln203        (store            ) [ 00000000]
store_ln203        (store            ) [ 00000000]
br_ln199           (br               ) [ 00000000]
ret_ln0            (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file_5_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_5_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_5_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_5_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="j_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="reg_file_5_0_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="5" slack="0"/>
<pin id="52" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_5_0_addr/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="11" slack="6"/>
<pin id="57" dir="0" index="1" bw="16" slack="1"/>
<pin id="58" dir="0" index="2" bw="0" slack="0"/>
<pin id="60" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="61" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="62" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="63" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="reg_file_5_0_load/1 store_ln203/7 "/>
</bind>
</comp>

<comp id="65" class="1004" name="reg_file_5_1_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="16" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="5" slack="0"/>
<pin id="69" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_5_1_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="11" slack="6"/>
<pin id="74" dir="0" index="1" bw="16" slack="1"/>
<pin id="75" dir="0" index="2" bw="0" slack="0"/>
<pin id="77" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="78" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="79" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="80" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="reg_file_5_1_load/1 store_ln203/7 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="1"/>
<pin id="85" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsqrt(538) " fcode="hsqrt"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="0" index="1" bw="16" slack="1"/>
<pin id="90" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsqrt(538) " fcode="hsqrt"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln0_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="7" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="j_7_load_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="7" slack="0"/>
<pin id="99" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_7/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="7" slack="0"/>
<pin id="103" dir="0" index="2" bw="4" slack="0"/>
<pin id="104" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="lshr_ln_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="0" index="1" bw="7" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="0" index="3" bw="4" slack="0"/>
<pin id="113" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln203_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln199_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="7" slack="0"/>
<pin id="126" dir="0" index="1" bw="3" slack="0"/>
<pin id="127" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln199/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln199_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="0"/>
<pin id="132" dir="0" index="1" bw="7" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln199/1 "/>
</bind>
</comp>

<comp id="135" class="1005" name="j_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="0"/>
<pin id="137" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="142" class="1005" name="tmp_1_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="5"/>
<pin id="144" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="146" class="1005" name="reg_file_5_0_addr_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="1"/>
<pin id="148" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_5_0_addr "/>
</bind>
</comp>

<comp id="152" class="1005" name="reg_file_5_1_addr_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="11" slack="1"/>
<pin id="154" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_5_1_addr "/>
</bind>
</comp>

<comp id="158" class="1005" name="reg_file_5_0_load_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="1"/>
<pin id="160" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_5_0_load "/>
</bind>
</comp>

<comp id="163" class="1005" name="reg_file_5_1_load_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="1"/>
<pin id="165" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_5_1_load "/>
</bind>
</comp>

<comp id="168" class="1005" name="tmp_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="1"/>
<pin id="170" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="173" class="1005" name="tmp_s_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="1"/>
<pin id="175" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="28" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="64"><net_src comp="48" pin="3"/><net_sink comp="55" pin=2"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="28" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="81"><net_src comp="65" pin="3"/><net_sink comp="72" pin=2"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="97" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="97" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="121"><net_src comp="108" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="128"><net_src comp="97" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="124" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="44" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="140"><net_src comp="135" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="141"><net_src comp="135" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="145"><net_src comp="100" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="48" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="151"><net_src comp="146" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="155"><net_src comp="65" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="161"><net_src comp="55" pin="7"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="166"><net_src comp="72" pin="7"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="171"><net_src comp="82" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="55" pin=1"/></net>

<net id="176"><net_src comp="87" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="72" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_5_1 | {7 }
	Port: reg_file_5_0 | {7 }
 - Input state : 
	Port: compute_Pipeline_VITIS_LOOP_199_13 : reg_file_5_1 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_199_13 : reg_file_5_0 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_7 : 1
		tmp_1 : 2
		br_ln199 : 3
		lshr_ln : 2
		zext_ln203 : 3
		reg_file_5_0_addr : 4
		reg_file_5_0_load : 5
		reg_file_5_1_addr : 4
		reg_file_5_1_load : 5
		add_ln199 : 2
		store_ln199 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |  add_ln199_fu_124 |    0    |    14   |
|----------|-------------------|---------|---------|
|   hsqrt  |     grp_fu_82     |    0    |    0    |
|          |     grp_fu_87     |    0    |    0    |
|----------|-------------------|---------|---------|
| bitselect|    tmp_1_fu_100   |    0    |    0    |
|----------|-------------------|---------|---------|
|partselect|   lshr_ln_fu_108  |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   | zext_ln203_fu_118 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    14   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        j_reg_135        |    7   |
|reg_file_5_0_addr_reg_146|   11   |
|reg_file_5_0_load_reg_158|   16   |
|reg_file_5_1_addr_reg_152|   11   |
|reg_file_5_1_load_reg_163|   16   |
|      tmp_1_reg_142      |    1   |
|       tmp_reg_168       |   16   |
|      tmp_s_reg_173      |   16   |
+-------------------------+--------+
|          Total          |   94   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_72 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  0.854  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   14   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   94   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   94   |   32   |
+-----------+--------+--------+--------+
