[
    {
        "EventName": "CYCLES.HART",
        "EventCode": "0x0",
        "BriefDescription": "Clock cycles executed by the processor core on which the hart is running.  Ceases to increment when the hart is paused, such as during WFI, even if another hart running on the same core remains active.  This clock is subject to clock-gating and frequency variations.",
        "PublicDescription": "Clock cycles executed by the processor core on which the hart is running.  Ceases to increment when the hart is paused, such as during WFI, even if another hart running on the same core remains active.  This clock is subject to clock-gating and frequency variations."
    },
    {
        "EventName": "CYCLES.REF",
        "EventCode": "0x0",
        "BriefDescription": "Reference clock cycles.  This event counts at a fixed frequency.",
        "PublicDescription": "Reference clock cycles.  This event counts at a fixed frequency."
    },
    {
        "EventName": "UOP.RET",
        "EventCode": "0x0",
        "BriefDescription": "Number of micro-operations retired.",
        "PublicDescription": "Number of micro-operations retired."
    },
    {
        "EventName": "UOP.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "Number of micro-operations issued.",
        "PublicDescription": "Number of micro-operations issued."
    },
    {
        "EventName": "FLUSH.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "Occurences of backend pipeline flushes, such as mispredictions or memory ordering violations.",
        "PublicDescription": "Occurences of backend pipeline flushes, such as mispredictions or memory ordering violations."
    },
    {
        "EventName": "FLUSH.CYCLES",
        "EventCode": "0x0",
        "BriefDescription": "Cycles to recover from backend pipeline flushes, such as mispredictions or memory ordering violations.  Counts cycles the frontend is unable to deliver uops to the backend in the shadow of a backend pipeline flush.",
        "PublicDescription": "Cycles to recover from backend pipeline flushes, such as mispredictions or memory ordering violations.  Counts cycles the frontend is unable to deliver uops to the backend in the shadow of a backend pipeline flush."
    },
    {
        "EventName": "RESTEER.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "Occurences of frontend resteers, such as taken branch predictions, that introduce pipeline bubbles when resteering fetch to the target pc address.",
        "PublicDescription": "Occurences of frontend resteers, such as taken branch predictions, that introduce pipeline bubbles when resteering fetch to the target pc address."
    },
    {
        "EventName": "RESTEER.CYCLES",
        "EventCode": "0x0",
        "BriefDescription": "Cycles to recover from frontend resteers, such as taken branch predictions, that introduce pipeline bubbles when resteering fetch to the target pc address.  Counts the bubble cycles lost as a result of the resteers.",
        "PublicDescription": "Cycles to recover from frontend resteers, such as taken branch predictions, that introduce pipeline bubbles when resteering fetch to the target pc address.  Counts the bubble cycles lost as a result of the resteers."
    },
    {
        "EventName": "CTR.UPDATE.RET",
        "EventCode": "0x0",
        "BriefDescription": "Instructions retired and/or traps delivered that are recorded by Control Transfer Records (CTR).",
        "PublicDescription": "Instructions retired and/or traps delivered that are recorded by Control Transfer Records (CTR)."
    },
    {
        "EventName": "TRACE.STALL.CYCLES",
        "EventCode": "0x0",
        "BriefDescription": "Core cycles where retirement is stalled due to trace backpressure.",
        "PublicDescription": "Core cycles where retirement is stalled due to trace backpressure."
    }
]