{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"prepare_array_for_positions"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"prepare_array_for_positions.B0"
          , "children":
          [
            {
              "type":"inst"
              , "id":4
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl"
                    , "line":26
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"192"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":5
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl"
                    , "line":26
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Prefetching"
                  , "Stall-free":"No"
                  , "Loads from":"global_id"
                  , "Start Cycle":"191"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":6
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl"
                    , "line":26
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"194"
                  , "Latency":"192"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":7
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl"
                    , "line":26
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Prefetching"
                  , "Stall-free":"No"
                  , "Loads from":"global_id"
                  , "Start Cycle":"194"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":8
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl"
                    , "line":25
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"387"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":9
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":10
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"389"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"389"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":12
      , "name":"prepare_array_for_rows_positions"
      , "children":
      [
        {
          "type":"bb"
          , "id":13
          , "name":"prepare_array_for_rows_positions.B0"
          , "children":
          [
            {
              "type":"inst"
              , "id":14
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl"
                    , "line":43
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"160"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":15
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl"
                    , "line":43
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Prefetching"
                  , "Stall-free":"No"
                  , "Loads from":"global_id"
                  , "Start Cycle":"1"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":16
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl"
                    , "line":43
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"162"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":17
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":18
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"164"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"164"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":19
      , "name":"prepare_array_for_shift"
      , "children":
      [
        {
          "type":"bb"
          , "id":20
          , "name":"prepare_array_for_shift.B0"
          , "children":
          [
            {
              "type":"inst"
              , "id":21
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl"
                    , "line":65
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"192"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":22
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl"
                    , "line":65
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Prefetching"
                  , "Stall-free":"No"
                  , "Loads from":"global_id"
                  , "Start Cycle":"191"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":23
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl"
                    , "line":65
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"194"
                  , "Latency":"192"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":24
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl"
                    , "line":65
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Prefetching"
                  , "Stall-free":"No"
                  , "Loads from":"global_id"
                  , "Start Cycle":"194"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":25
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl"
                    , "line":64
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"387"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":26
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":27
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"389"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"389"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":28
      , "name":"prepare_for_shift_empty_rows"
      , "children":
      [
        {
          "type":"bb"
          , "id":29
          , "name":"prepare_for_shift_empty_rows.B0"
          , "children":
          [
            {
              "type":"inst"
              , "id":30
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl"
                    , "line":81
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"160"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":31
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl"
                    , "line":81
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Prefetching"
                  , "Stall-free":"No"
                  , "Loads from":"global_id"
                  , "Start Cycle":"1"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":32
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl"
                    , "line":81
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"162"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":33
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":34
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"164"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"164"
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":11
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"1"
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":4
      , "to":10
    }
    , {
      "from":5
      , "to":10
    }
    , {
      "from":6
      , "to":10
    }
    , {
      "from":7
      , "to":10
    }
    , {
      "from":8
      , "to":10
    }
    , {
      "from":9
      , "to":4
    }
    , {
      "from":9
      , "to":5
    }
    , {
      "from":4
      , "to":6
    }
    , {
      "from":5
      , "to":6
    }
    , {
      "from":4
      , "to":7
    }
    , {
      "from":5
      , "to":7
    }
    , {
      "from":4
      , "to":8
    }
    , {
      "from":5
      , "to":8
    }
    , {
      "from":6
      , "to":8
    }
    , {
      "from":7
      , "to":8
    }
    , {
      "from":8
      , "to":11
    }
    , {
      "from":11
      , "to":6
    }
    , {
      "from":11
      , "to":4
    }
    , {
      "from":11
      , "to":7
    }
    , {
      "from":11
      , "to":5
    }
    , {
      "from":14
      , "to":18
    }
    , {
      "from":15
      , "to":18
    }
    , {
      "from":16
      , "to":18
    }
    , {
      "from":17
      , "to":14
    }
    , {
      "from":17
      , "to":15
    }
    , {
      "from":14
      , "to":16
    }
    , {
      "from":15
      , "to":16
    }
    , {
      "from":16
      , "to":11
    }
    , {
      "from":11
      , "to":15
    }
    , {
      "from":11
      , "to":14
    }
    , {
      "from":21
      , "to":27
    }
    , {
      "from":22
      , "to":27
    }
    , {
      "from":23
      , "to":27
    }
    , {
      "from":24
      , "to":27
    }
    , {
      "from":25
      , "to":27
    }
    , {
      "from":26
      , "to":21
    }
    , {
      "from":26
      , "to":22
    }
    , {
      "from":21
      , "to":23
    }
    , {
      "from":22
      , "to":23
    }
    , {
      "from":21
      , "to":24
    }
    , {
      "from":22
      , "to":24
    }
    , {
      "from":21
      , "to":25
    }
    , {
      "from":22
      , "to":25
    }
    , {
      "from":23
      , "to":25
    }
    , {
      "from":24
      , "to":25
    }
    , {
      "from":11
      , "to":23
    }
    , {
      "from":25
      , "to":11
    }
    , {
      "from":11
      , "to":24
    }
    , {
      "from":11
      , "to":21
    }
    , {
      "from":11
      , "to":22
    }
    , {
      "from":30
      , "to":34
    }
    , {
      "from":31
      , "to":34
    }
    , {
      "from":32
      , "to":34
    }
    , {
      "from":33
      , "to":30
    }
    , {
      "from":33
      , "to":31
    }
    , {
      "from":30
      , "to":32
    }
    , {
      "from":31
      , "to":32
    }
    , {
      "from":11
      , "to":31
    }
    , {
      "from":11
      , "to":30
    }
    , {
      "from":32
      , "to":11
    }
  ]
}
