# do compile.tcl
# c:/BK/CTMT/RISCV_RV32I
# c:/BK/CTMT/RISCV_RV32I/compile.log
# 2025-10-19 13:46:31
# work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_mf C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lpm C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap sgate C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/modelsim.ini
# c:/BK/CTMT/RISCV_RV32I/src/adder32bit.sv c:/BK/CTMT/RISCV_RV32I/src/alu.sv c:/BK/CTMT/RISCV_RV32I/src/arithmetic_unit.sv c:/BK/CTMT/RISCV_RV32I/src/brc.sv c:/BK/CTMT/RISCV_RV32I/src/FA.sv c:/BK/CTMT/RISCV_RV32I/src/immgen.sv c:/BK/CTMT/RISCV_RV32I/src/logical_unit.sv c:/BK/CTMT/RISCV_RV32I/src/mux4to1.sv c:/BK/CTMT/RISCV_RV32I/src/regfile.sv c:/BK/CTMT/RISCV_RV32I/src/shift_unit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:31 on Oct 19,2025
# vlog -sv -work work c:/BK/CTMT/RISCV_RV32I/src/adder32bit.sv c:/BK/CTMT/RISCV_RV32I/src/alu.sv c:/BK/CTMT/RISCV_RV32I/src/arithmetic_unit.sv c:/BK/CTMT/RISCV_RV32I/src/brc.sv c:/BK/CTMT/RISCV_RV32I/src/FA.sv c:/BK/CTMT/RISCV_RV32I/src/immgen.sv c:/BK/CTMT/RISCV_RV32I/src/logical_unit.sv c:/BK/CTMT/RISCV_RV32I/src/mux4to1.sv c:/BK/CTMT/RISCV_RV32I/src/regfile.sv c:/BK/CTMT/RISCV_RV32I/src/shift_unit.sv 
# -- Compiling module adder32bit
# -- Compiling module alu
# -- Compiling module arithmetic_unit
# -- Compiling module brc
# -- Compiling module FA
# -- Compiling module immgen
# -- Compiling module logical_unit
# -- Compiling module mux4to1
# -- Compiling module regfile
# -- Compiling module register
# -- Compiling module regmem
# -- Compiling module mux5to32
# -- Compiling module wren_decoder
# -- Compiling module shift_unit
# 
# Top level modules:
# 	alu
# 	brc
# 	immgen
# 	regfile
# End time: 13:46:31 on Oct 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# c:/BK/CTMT/RISCV_RV32I/tb/tb_alu.sv c:/BK/CTMT/RISCV_RV32I/tb/tb_brc.sv c:/BK/CTMT/RISCV_RV32I/tb/tb_FA.sv c:/BK/CTMT/RISCV_RV32I/tb/tb_immgen.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:31 on Oct 19,2025
# vlog -sv -work work c:/BK/CTMT/RISCV_RV32I/tb/tb_alu.sv c:/BK/CTMT/RISCV_RV32I/tb/tb_brc.sv c:/BK/CTMT/RISCV_RV32I/tb/tb_FA.sv c:/BK/CTMT/RISCV_RV32I/tb/tb_immgen.sv 
# -- Compiling module tb_alu
# -- Compiling module tb_brc
# -- Compiling module tb_FA
# -- Compiling module tb_immgen
# 
# Top level modules:
# 	tb_alu
# 	tb_brc
# 	tb_FA
# 	tb_immgen
# End time: 13:46:31 on Oct 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# transcript
# 0
# 0
# 2025-10-19 13:46:31
# 
# === Compilation Summary ===
# 
# 
# === Compilation Summary ===
# RTL files compiled: 10
# 
# 
# === Compilation Summary ===
# RTL files compiled: 10
# Testbench files compiled: 4
# 
# 
# === Compilation Summary ===
# RTL files compiled: 10
# Testbench files compiled: 4
# Errors detected: 0
# 
# 
# === Compilation Summary ===
# RTL files compiled: 10
# Testbench files compiled: 4
# Errors detected: 0
# Warnings detected: 0
# 
# 
# === Compilation Summary ===
# RTL files compiled: 10
# Testbench files compiled: 4
# Errors detected: 0
# Warnings detected: 0
# Compilation completed at 2025-10-19 13:46:31
# 
#  quit -f
