Info: constraining clock net 'external_clk_25MHz' to 25.00 MHz

Info: Logic utilisation before packing:
Info:     Total LUT4s:       186/83640     0%
Info:         logic LUTs:    108/83640     0%
Info:         carry LUTs:     78/83640     0%
Info:           RAM LUTs:      0/10455     0%
Info:          RAMW LUTs:      0/20910     0%

Info:      Total DFFs:        67/83640     0%

Info: Packing IOs..
Info: $gpdi_sda$iobuf_i: gpdi_sda_$_TBUF__Y.Y
Info: pin 'gpdi_sda$tr_io' constrained to Bel 'X119/Y0/PIOB'.
Info: pin 'led[7]$tr_io' constrained to Bel 'X0/Y41/PIOD'.
Info: pin 'led[6]$tr_io' constrained to Bel 'X0/Y38/PIOD'.
Info: pin 'led[5]$tr_io' constrained to Bel 'X0/Y44/PIOD'.
Info: pin 'led[4]$tr_io' constrained to Bel 'X0/Y38/PIOB'.
Info: pin 'led[3]$tr_io' constrained to Bel 'X0/Y38/PIOC'.
Info: pin 'led[2]$tr_io' constrained to Bel 'X0/Y38/PIOA'.
Info: pin 'led[1]$tr_io' constrained to Bel 'X0/Y35/PIOD'.
Info: pin 'led[0]$tr_io' constrained to Bel 'X0/Y35/PIOC'.
Info: pin 'gpdi_scl$tr_io' constrained to Bel 'X74/Y0/PIOB'.
Info: pin 'external_clk_25MHz$tr_io' constrained to Bel 'X0/Y47/PIOA'.
Info: pin 'btn[6]$tr_io' constrained to Bel 'X126/Y17/PIOD'.
Info: pin 'btn[5]$tr_io' constrained to Bel 'X6/Y95/PIOA'.
Info: pin 'btn[4]$tr_io' constrained to Bel 'X6/Y95/PIOB'.
Info: pin 'btn[3]$tr_io' constrained to Bel 'X126/Y89/PIOB'.
Info: pin 'btn[2]$tr_io' constrained to Bel 'X4/Y95/PIOB'.
Info: pin 'btn[1]$tr_io' constrained to Bel 'X4/Y95/PIOA'.
Info: pin 'btn[0]$tr_io' constrained to Bel 'X6/Y0/PIOB'.
Info: Packing constants..
Info: Packing carries...
Info: Packing LUTs...
Info: Packing LUT5-7s...
Info: Packing FFs...
Info:     61 FFs paired with LUTs.
Info: Generating derived timing constraints...
Info:     Input frequency of PLL 'mcg.pll_i' is constrained to 25.0 MHz
Info:     Derived frequency constraint of 4.2 MHz for net clk_4MHz
Info: Promoting globals...
Info:     promoting clock net clk_4MHz to global network
Info:     promoting clock net clk_400KHz to global network
Info: Checksum: 0x96c6b6ac

Info: Device utilisation:
Info: 	          TRELLIS_IO:      18/    365     4%
Info: 	                DCCA:       2/     56     3%
Info: 	              DP16KD:       0/    208     0%
Info: 	          MULT18X18D:       0/    156     0%
Info: 	              ALU54B:       0/     78     0%
Info: 	             EHXPLLL:       1/      4    25%
Info: 	             EXTREFB:       0/      2     0%
Info: 	                DCUA:       0/      2     0%
Info: 	           PCSCLKDIV:       0/      2     0%
Info: 	             IOLOGIC:       0/    224     0%
Info: 	            SIOLOGIC:       0/    141     0%
Info: 	                 GSR:       0/      1     0%
Info: 	               JTAGG:       0/      1     0%
Info: 	                OSCG:       0/      1     0%
Info: 	               SEDGA:       0/      1     0%
Info: 	                 DTR:       0/      1     0%
Info: 	             USRMCLK:       0/      1     0%
Info: 	             CLKDIVF:       0/      4     0%
Info: 	           ECLKSYNCB:       0/     10     0%
Info: 	             DLLDELD:       0/      8     0%
Info: 	              DDRDLL:       0/      4     0%
Info: 	             DQSBUFM:       0/     14     0%
Info: 	     TRELLIS_ECLKBUF:       0/      8     0%
Info: 	        ECLKBRIDGECS:       0/      2     0%
Info: 	                DCSC:       0/      2     0%
Info: 	          TRELLIS_FF:      67/  83640     0%
Info: 	        TRELLIS_COMB:     205/  83640     0%
Info: 	        TRELLIS_RAMW:       0/  10455     0%

Info: Placed 19 cells based on constraints.
Info: Creating initial analytic placement for 85 cells, random placement wirelen = 13018.
Info:     at initial placer iter 0, wirelen = 1141
Info:     at initial placer iter 1, wirelen = 1022
Info:     at initial placer iter 2, wirelen = 944
Info:     at initial placer iter 3, wirelen = 927
Info: Running main analytical placer, max placement attempts per cell = 10731.
Info:     at iteration #1, type ALL: wirelen solved = 922, spread = 1177, legal = 1212; time = 0.03s
Info:     at iteration #2, type ALL: wirelen solved = 975, spread = 1212, legal = 1238; time = 0.01s
Info:     at iteration #3, type ALL: wirelen solved = 983, spread = 1266, legal = 1277; time = 0.01s
Info:     at iteration #4, type ALL: wirelen solved = 969, spread = 1144, legal = 1188; time = 0.01s
Info: HeAP Placer Time: 0.16s
Info:   of which solving equations: 0.03s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 65, wirelen = 1188
Info:   at iteration #5: temp = 0.000000, timing cost = 55, wirelen = 1140
Info:   at iteration #7: temp = 0.000000, timing cost = 60, wirelen = 1134 
Info: SA placement time 0.07s

Info: Max frequency for clock   '$glbnet$clk_4MHz': 172.59 MHz (PASS at 4.17 MHz)
Info: Max frequency for clock '$glbnet$clk_400KHz': 153.09 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                    -> <async>                   : 5.68 ns
Info: Max delay <async>                    -> posedge $glbnet$clk_400KHz: 13.69 ns
Info: Max delay <async>                    -> posedge $glbnet$clk_4MHz  : 4.90 ns
Info: Max delay posedge $glbnet$clk_400KHz -> <async>                   : 13.40 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 76801,  84923) |****************************************** 
Info: [ 84923,  93045) | 
Info: [ 93045, 101167) | 
Info: [101167, 109289) | 
Info: [109289, 117411) | 
Info: [117411, 125533) | 
Info: [125533, 133655) | 
Info: [133655, 141777) | 
Info: [141777, 149899) | 
Info: [149899, 158021) | 
Info: [158021, 166143) | 
Info: [166143, 174265) | 
Info: [174265, 182387) | 
Info: [182387, 190509) | 
Info: [190509, 198631) | 
Info: [198631, 206753) | 
Info: [206753, 214875) | 
Info: [214875, 222997) | 
Info: [222997, 231119) | 
Info: [231119, 239241) |************************************************************ 
Info: Checksum: 0x7e5aa07a
Info: Routing globals...
Info:     routing clock net $glbnet$clk_400KHz using global 0
Info:     routing clock net $glbnet$clk_4MHz using global 1

Info: Routing..
Info: Setting up routing queue.
Info: Routing 668 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        793 |      123        598 |  123   598 |         0|       0.17       0.17|
Info: Routing complete.
Info: Router1 time 0.17s
Info: Checksum: 0x59441a36

Info: Critical path report for clock '$glbnet$clk_4MHz' (posedge -> posedge):
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source hacky_clk_div_TRELLIS_FF_Q_31.Q
Info:    routing  1.08  1.60 Net hacky_clk_div[2] (2,2) -> (2,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.B
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:33.13-33.26
Info:      logic  0.45  2.05 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.05 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN (2,3) -> (2,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:39.12-39.29
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.12 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.12 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_FCI_INT (2,3) -> (2,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.12 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.12 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN (2,3) -> (2,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:39.12-39.29
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.19 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.19 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_FCI_INT (2,3) -> (2,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.19 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.19 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN (2,3) -> (3,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:39.12-39.29
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.26 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.26 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_FCI_INT (3,3) -> (3,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.26 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.26 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN (3,3) -> (3,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:39.12-39.29
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.33 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.33 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_FCI_INT (3,3) -> (3,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.33 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.33 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN (3,3) -> (3,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:39.12-39.29
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.40 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.40 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_FCI_INT (3,3) -> (3,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.40 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.40 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN (3,3) -> (3,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:39.12-39.29
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.48 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.48 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_FCI_INT (3,3) -> (3,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.48 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.48 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN (3,3) -> (4,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:39.12-39.29
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.55 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.55 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_FCI_INT (4,3) -> (4,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.55 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.55 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN (4,3) -> (4,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:39.12-39.29
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.62 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.62 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_FCI_INT (4,3) -> (4,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.62 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.62 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN (4,3) -> (4,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:39.12-39.29
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.69 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.69 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_FCI_INT (4,3) -> (4,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.69 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.69 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN (4,3) -> (4,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:39.12-39.29
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.76 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.76 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_FCI_INT (4,3) -> (4,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.76 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.76 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN (4,3) -> (5,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:39.12-39.29
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.83 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.83 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_FCI_INT (5,3) -> (5,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.83 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.83 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN (5,3) -> (5,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:39.12-39.29
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.90 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.90 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_FCI_INT (5,3) -> (5,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.90 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.90 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN (5,3) -> (5,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:39.12-39.29
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.97 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.97 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_FCI_INT (5,3) -> (5,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.97 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.97 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN (5,3) -> (5,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:39.12-39.29
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  3.04 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  3.04 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_FCI_INT (5,3) -> (5,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  3.04 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  3.04 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT_CIN (5,3) -> (6,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:39.12-39.29
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  3.12 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  3.12 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT$CCU2_FCI_INT (6,3) -> (6,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  3.12 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_D_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  3.12 Net $nextpnr_CCU2C_5$CIN (6,3) -> (6,3)
Info:                          Sink $nextpnr_CCU2C_5$CCU2_COMB0.FCI
Info:      logic  0.44  3.56 Source $nextpnr_CCU2C_5$CCU2_COMB0.F
Info:    routing  0.21  3.77 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z_B[2] (6,3) -> (6,3)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z.D
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:39.12-39.29
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.24  4.01 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_Z.F
Info:    routing  0.50  4.51 Net clk_400KHz_TRELLIS_FF_Q_CE[0] (6,3) -> (6,2)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_C.C
Info:                          Defined in:
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  4.75 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_C.F
Info:    routing  0.62  5.36 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_C_Z (6,2) -> (4,2)
Info:                          Sink hacky_clk_div_TRELLIS_FF_Q_19.LSR
Info:      setup  0.42  5.79 Source hacky_clk_div_TRELLIS_FF_Q_19.LSR
Info: 3.38 ns logic, 2.41 ns routing

Info: Critical path report for clock '$glbnet$clk_400KHz' (posedge -> posedge):
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source instance1.byte_count_TRELLIS_FF_Q_5.Q
Info:    routing  1.10  1.63 Net instance1.byte_count[0] (2,4) -> (2,5)
Info:                          Sink instance1.byte_count_CCU2C_B0_2$CCU2_COMB0.B
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:136.12-136.22
Info:      logic  0.45  2.08 Source instance1.byte_count_CCU2C_B0_2$CCU2_COMB0.FCO
Info:    routing  0.00  2.08 Net instance1.byte_count_CCU2C_B0_2$CCU2_FCI_INT (2,5) -> (2,5)
Info:                          Sink instance1.byte_count_CCU2C_B0_2$CCU2_COMB1.FCI
Info:      logic  0.00  2.08 Source instance1.byte_count_CCU2C_B0_2$CCU2_COMB1.FCO
Info:    routing  0.00  2.08 Net instance1.byte_count_CCU2C_B0_2_COUT (2,5) -> (2,5)
Info:                          Sink instance1.byte_count_CCU2C_B0_1$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:192.43-192.57
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.15 Source instance1.byte_count_CCU2C_B0_1$CCU2_COMB0.FCO
Info:    routing  0.00  2.15 Net instance1.byte_count_CCU2C_B0_1$CCU2_FCI_INT (2,5) -> (2,5)
Info:                          Sink instance1.byte_count_CCU2C_B0_1$CCU2_COMB1.FCI
Info:      logic  0.00  2.15 Source instance1.byte_count_CCU2C_B0_1$CCU2_COMB1.FCO
Info:    routing  0.00  2.15 Net instance1.byte_count_CCU2C_B0_1_COUT (2,5) -> (2,5)
Info:                          Sink instance1.byte_count_CCU2C_B0$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:192.43-192.57
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.07  2.22 Source instance1.byte_count_CCU2C_B0$CCU2_COMB0.FCO
Info:    routing  0.00  2.22 Net instance1.byte_count_CCU2C_B0$CCU2_FCI_INT (2,5) -> (2,5)
Info:                          Sink instance1.byte_count_CCU2C_B0$CCU2_COMB1.FCI
Info:      logic  0.00  2.22 Source instance1.byte_count_CCU2C_B0$CCU2_COMB1.FCO
Info:    routing  0.00  2.22 Net $nextpnr_CCU2C_3$CIN (2,5) -> (3,5)
Info:                          Sink $nextpnr_CCU2C_3$CCU2_COMB0.FCI
Info:      logic  0.44  2.66 Source $nextpnr_CCU2C_3$CCU2_COMB0.F
Info:    routing  0.42  3.08 Net gpdi_sda_LUT4_C_D[3] (3,5) -> (4,5)
Info:                          Sink instance1.repeated_start_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z.D
Info:                          Defined in:
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.40  3.48 Source instance1.repeated_start_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z.OFX
Info:    routing  0.00  3.48 Net instance1.repeated_start_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_Z_D1 (4,5) -> (4,5)
Info:                          Sink instance1.repeated_start_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.FXB
Info:                          Defined in:
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40
Info:      logic  0.24  3.72 Source instance1.repeated_start_LUT4_C_Z_PFUMX_BLUT_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.OFX
Info:    routing  0.83  4.55 Net gpdi_sda_LUT4_A_1_C[3] (4,5) -> (6,5)
Info:                          Sink gpdi_sda_LUT4_C_Z_LUT4_A.D
Info:                          Defined in:
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  4.79 Source gpdi_sda_LUT4_C_Z_LUT4_A.F
Info:    routing  1.01  5.80 Net btn_LUT4_A_Z_LUT4_B_Z[0] (6,5) -> (3,7)
Info:                          Sink btn_LUT4_A_Z_LUT4_B_Z_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z.M
Info:                          Defined in:
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.26  6.05 Source btn_LUT4_A_Z_LUT4_B_Z_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z.OFX
Info:    routing  0.46  6.51 Net btn_LUT4_A_Z_LUT4_B_Z_LUT4_C_Z[2] (3,7) -> (3,7)
Info:                          Sink instance1.state_TRELLIS_FF_Q_5.M
Info:      setup  0.00  6.51 Source instance1.state_TRELLIS_FF_Q_5.M
Info: 2.69 ns logic, 3.82 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info:       type curr  total name
Info:     source  0.00  0.00 Source btn[0]$tr_io.O
Info:    routing  1.57  1.57 Net btn[0]$TRELLIS_IO_IN (6,0) -> (3,4)
Info:                          Sink instance1.reset_LUT4_Z.C
Info:                          Defined in:
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  1.80 Source instance1.reset_LUT4_Z.F
Info:    routing  3.28  5.09 Net clk_400KHz_TRELLIS_FF_Q_CE[1] (3,4) -> (0,35)
Info:                          Sink led[1]$tr_io.I
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:21.7-21.10
Info: 0.24 ns logic, 4.85 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$clk_400KHz':
Info:       type curr  total name
Info:     source  0.00  0.00 Source gpdi_sda$tr_io.O
Info:    routing  6.53  6.53 Net gpdi_sda$TRELLIS_IO_IN (119,0) -> (6,5)
Info:                          Sink gpdi_sda_LUT4_C.C
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:111.13-111.18
Info:      logic  0.24  6.77 Source gpdi_sda_LUT4_C.F
Info:    routing  0.42  7.18 Net gpdi_sda_LUT4_C_Z[0] (6,5) -> (6,5)
Info:                          Sink gpdi_sda_LUT4_C_Z_LUT4_A.A
Info:                          Defined in:
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  7.42 Source gpdi_sda_LUT4_C_Z_LUT4_A.F
Info:    routing  1.01  8.43 Net btn_LUT4_A_Z_LUT4_B_Z[0] (6,5) -> (3,7)
Info:                          Sink btn_LUT4_A_Z_LUT4_B_Z_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z.M
Info:                          Defined in:
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.26  8.68 Source btn_LUT4_A_Z_LUT4_B_Z_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z.OFX
Info:    routing  0.46  9.14 Net btn_LUT4_A_Z_LUT4_B_Z_LUT4_C_Z[2] (3,7) -> (3,7)
Info:                          Sink instance1.state_TRELLIS_FF_Q_5.M
Info:      setup  0.00  9.14 Source instance1.state_TRELLIS_FF_Q_5.M
Info: 0.73 ns logic, 8.41 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$clk_4MHz':
Info:       type curr  total name
Info:     source  0.00  0.00 Source btn[0]$tr_io.O
Info:    routing  1.57  1.57 Net btn[0]$TRELLIS_IO_IN (6,0) -> (3,4)
Info:                          Sink instance1.reset_LUT4_Z.C
Info:                          Defined in:
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  1.80 Source instance1.reset_LUT4_Z.F
Info:    routing  1.01  2.82 Net clk_400KHz_TRELLIS_FF_Q_CE[1] (3,4) -> (6,2)
Info:                          Sink clk_400KHz_TRELLIS_FF_Q_CE_LUT4_C.D
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:21.7-21.10
Info:      logic  0.24  3.05 Source clk_400KHz_TRELLIS_FF_Q_CE_LUT4_C.F
Info:    routing  0.62  3.67 Net clk_400KHz_TRELLIS_FF_Q_CE_LUT4_C_Z (6,2) -> (4,2)
Info:                          Sink hacky_clk_div_TRELLIS_FF_Q_19.LSR
Info:      setup  0.42  4.09 Source hacky_clk_div_TRELLIS_FF_Q_19.LSR
Info: 0.90 ns logic, 3.20 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk_400KHz' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source instance1.receiving_TRELLIS_FF_Q.Q
Info:    routing  1.58  2.11 Net receiving (5,4) -> (23,4)
Info:                          Sink instance1.receiving_LUT4_D.D
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:17.7-17.16
Info:      logic  0.24  2.34 Source instance1.receiving_LUT4_D.F
Info:    routing  1.60  3.94 Net gpdi_sda_$_TBUF__Y_E (23,4) -> (43,2)
Info:                          Sink gpdi_sda$tr_io$invert_T.A
Info:      logic  0.24  4.18 Source gpdi_sda$tr_io$invert_T.F
Info:    routing  4.68  8.86 Net gpdi_sda$tr_io$invert_T$conn$Z (43,2) -> (119,0)
Info:                          Sink gpdi_sda$tr_io.T
Info: 1.00 ns logic, 7.87 ns routing

Info: Max frequency for clock   '$glbnet$clk_4MHz': 172.74 MHz (PASS at 4.17 MHz)
Info: Max frequency for clock '$glbnet$clk_400KHz': 153.54 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                    -> <async>                   : 5.09 ns
Info: Max delay <async>                    -> posedge $glbnet$clk_400KHz: 9.14 ns
Info: Max delay <async>                    -> posedge $glbnet$clk_4MHz  : 4.09 ns
Info: Max delay posedge $glbnet$clk_400KHz -> <async>                   : 8.86 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 76820,  84924) |****************************************** 
Info: [ 84924,  93028) | 
Info: [ 93028, 101132) | 
Info: [101132, 109236) | 
Info: [109236, 117340) | 
Info: [117340, 125444) | 
Info: [125444, 133548) | 
Info: [133548, 141652) | 
Info: [141652, 149756) | 
Info: [149756, 157860) | 
Info: [157860, 165964) | 
Info: [165964, 174068) | 
Info: [174068, 182172) | 
Info: [182172, 190276) | 
Info: [190276, 198380) | 
Info: [198380, 206484) | 
Info: [206484, 214588) | 
Info: [214588, 222692) | 
Info: [222692, 230796) | 
Info: [230796, 238900) |************************************************************ 

Info: Program finished normally.
