Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0c926744845c4b2792bc9e8240211d43 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SIGNAL_SIMP_TB_behav xil_defaultlib.SIGNAL_SIMP_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package xil_defaultlib.functions
Compiling architecture behavioral of entity xil_defaultlib.signal_simp [signal_simp_default]
Compiling architecture behavioural of entity xil_defaultlib.signal_simp_tb
Built simulation snapshot SIGNAL_SIMP_TB_behav
