# Tests end to end TaMaRa for a small shift register

plugin -i libtamara.so

read_verilog -sv ../tests/verilog/shiftreg.sv
hierarchy -top shiftreg

prep
splitcells
splitnets
write_rtlil
tamara_tmr
check -assert

write_rtlil
