# ERROR: No extended dataflow license exists
# do t2b_riscv_cpu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/saish_k/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/verilog_codes {/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/verilog_codes/registerfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:34:36 on Nov 13,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/verilog_codes" /home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/verilog_codes/registerfile.v 
# -- Compiling module registerfile
# 
# Top level modules:
# 	registerfile
# End time: 22:34:36 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/verilog_codes {/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/verilog_codes/pc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:34:36 on Nov 13,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/verilog_codes" /home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/verilog_codes/pc.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 22:34:36 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/verilog_codes {/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/verilog_codes/decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:34:36 on Nov 13,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/verilog_codes" /home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/verilog_codes/decoder.v 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 22:34:36 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/verilog_codes {/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/verilog_codes/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:34:36 on Nov 13,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/verilog_codes" /home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/verilog_codes/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 22:34:36 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/verilog_codes {/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/verilog_codes/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:34:36 on Nov 13,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/verilog_codes" /home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/verilog_codes/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 22:34:36 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu {/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/data_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:34:36 on Nov 13,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu" /home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/data_mem.v 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 22:34:36 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu {/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/riscv_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:34:36 on Nov 13,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu" /home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/riscv_cpu.v 
# -- Compiling module riscv_cpu
# 
# Top level modules:
# 	riscv_cpu
# End time: 22:34:36 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu {/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/t2b_riscv_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:34:36 on Nov 13,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu" /home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/t2b_riscv_cpu.v 
# -- Compiling module t2b_riscv_cpu
# 
# Top level modules:
# 	t2b_riscv_cpu
# End time: 22:34:36 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu {/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/instr_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:34:36 on Nov 13,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu" /home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/instr_mem.v 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 22:34:36 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/simulation/modelsim {/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/simulation/modelsim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:34:36 on Nov 13,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/simulation/modelsim" /home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/simulation/modelsim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:34:36 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 22:34:36 on Nov 13,2023
# Loading work.tb
# Loading work.t2b_riscv_cpu
# Loading work.riscv_cpu
# Loading work.PC
# Loading work.alu
# Loading work.control_unit
# Loading work.decoder
# Loading work.registerfile
# Loading work.instr_mem
# Loading work.data_mem
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5 ms
do /home/saish_k/E-yantra_Astrotinker-bot/Task_2B/t2b_riscv_cpu/simulation/modelsim/wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /tb/clk
# add wave -noupdate /tb/reset
# add wave -noupdate /tb/Ext_MemWrite
# add wave -noupdate /tb/Ext_WriteData
# add wave -noupdate /tb/Ext_DataAdr
# add wave -noupdate /tb/WriteData
# add wave -noupdate /tb/DataAdr
# add wave -noupdate /tb/ReadData
# add wave -noupdate /tb/MemWrite
# add wave -noupdate /tb/SP
# add wave -noupdate /tb/EP
# add wave -noupdate /tb/error_count
# add wave -noupdate /tb/i
# add wave -noupdate /tb/fw
# add wave -noupdate /tb/fd
# add wave -noupdate /tb/num_values
# add wave -noupdate /tb/value
# add wave -noupdate -radix decimal /tb/uut/rvsingle/b2v_inst2/rs2_input
# add wave -noupdate -radix decimal /tb/uut/rvsingle/b2v_inst2/rs1_input
# add wave -noupdate -radix decimal /tb/uut/rvsingle/b2v_inst2/imm
# add wave -noupdate -radix hexadecimal -childformat {{{/tb/uut/rvsingle/b2v_inst2/out_signal[36]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[35]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[34]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[33]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[32]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[31]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[30]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[29]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[28]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[27]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[26]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[25]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[24]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[23]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[22]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[21]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[20]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[19]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[18]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[17]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[16]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[15]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[14]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[13]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[12]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[11]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[10]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[9]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[8]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[7]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[6]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[5]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[4]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[3]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[2]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[1]} -radix hexadecimal} {{/tb/uut/rvsingle/b2v_inst2/out_signal[0]} -radix hexadecimal}} -subitemconfig {{/tb/uut/rvsingle/b2v_inst2/out_signal[36]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[35]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[34]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[33]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[32]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[31]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[30]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[29]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[28]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[27]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[26]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[25]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[24]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[23]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[22]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[21]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[20]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[19]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[18]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[17]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[16]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[15]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[14]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[13]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[12]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[11]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[10]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[9]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[8]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[7]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[6]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[5]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[4]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[3]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[2]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[1]} {-height 17 -radix hexadecimal} {/tb/uut/rvsingle/b2v_inst2/out_signal[0]} {-height 17 -radix hexadecimal}} /tb/uut/rvsingle/b2v_inst2/out_signal
# add wave -noupdate /tb/uut/rvsingle/b2v_inst2/j_signal
# add wave -noupdate -radix decimal /tb/uut/rvsingle/b2v_inst2/final_output
# add wave -noupdate -radix decimal /tb/uut/rvsingle/b2v_inst4/result
# add wave -noupdate -radix hexadecimal /tb/uut/rvsingle/b2v_inst/next_pc
# add wave -noupdate -radix hexadecimal -childformat {{{/tb/uut/imem/instr[31]} -radix hexadecimal} {{/tb/uut/imem/instr[30]} -radix hexadecimal} {{/tb/uut/imem/instr[29]} -radix hexadecimal} {{/tb/uut/imem/instr[28]} -radix hexadecimal} {{/tb/uut/imem/instr[27]} -radix hexadecimal} {{/tb/uut/imem/instr[26]} -radix hexadecimal} {{/tb/uut/imem/instr[25]} -radix hexadecimal} {{/tb/uut/imem/instr[24]} -radix hexadecimal} {{/tb/uut/imem/instr[23]} -radix hexadecimal} {{/tb/uut/imem/instr[22]} -radix hexadecimal} {{/tb/uut/imem/instr[21]} -radix hexadecimal} {{/tb/uut/imem/instr[20]} -radix hexadecimal} {{/tb/uut/imem/instr[19]} -radix hexadecimal} {{/tb/uut/imem/instr[18]} -radix hexadecimal} {{/tb/uut/imem/instr[17]} -radix hexadecimal} {{/tb/uut/imem/instr[16]} -radix hexadecimal} {{/tb/uut/imem/instr[15]} -radix hexadecimal} {{/tb/uut/imem/instr[14]} -radix hexadecimal} {{/tb/uut/imem/instr[13]} -radix hexadecimal} {{/tb/uut/imem/instr[12]} -radix hexadecimal} {{/tb/uut/imem/instr[11]} -radix hexadecimal} {{/tb/uut/imem/instr[10]} -radix hexadecimal} {{/tb/uut/imem/instr[9]} -radix hexadecimal} {{/tb/uut/imem/instr[8]} -radix hexadecimal} {{/tb/uut/imem/instr[7]} -radix hexadecimal} {{/tb/uut/imem/instr[6]} -radix hexadecimal} {{/tb/uut/imem/instr[5]} -radix hexadecimal} {{/tb/uut/imem/instr[4]} -radix hexadecimal} {{/tb/uut/imem/instr[3]} -radix hexadecimal} {{/tb/uut/imem/instr[2]} -radix hexadecimal} {{/tb/uut/imem/instr[1]} -radix hexadecimal} {{/tb/uut/imem/instr[0]} -radix hexadecimal}} -subitemconfig {{/tb/uut/imem/instr[31]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[30]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[29]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[28]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[27]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[26]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[25]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[24]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[23]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[22]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[21]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[20]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[19]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[18]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[17]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[16]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[15]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[14]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[13]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[12]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[11]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[10]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[9]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[8]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[7]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[6]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[5]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[4]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[3]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[2]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[1]} {-height 17 -radix hexadecimal} {/tb/uut/imem/instr[0]} {-height 17 -radix hexadecimal}} /tb/uut/imem/instr
# add wave -noupdate /tb/uut/rvsingle/b2v_inst3/func3
# add wave -noupdate /tb/uut/rvsingle/b2v_inst3/func7
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {184511 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 266
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {81154 ps} {313090 ps}
restart
run
run
# ** Fatal: Unable to read lock file necessary for use of uncounted nodelocked license. Exiting.
# End time: 22:39:37 on Nov 13,2023, Elapsed time: 0:05:01
# Errors: 0, Warnings: 0
