Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Tue Dec  3 10:31:04 2024
| Host         : AxelsPC running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a200tsbg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 82
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 79         |
| TIMING-18 | Warning  | Missing input or output delay | 3          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -19.310 ns between design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/SPI_subnode_0/U0/shift_out_reg[0]/D (clocked by clk_100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -19.850 ns between design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/SPI_subnode_0/U0/shift_out_reg[1]/D (clocked by clk_100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -20.011 ns between design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/SPI_subnode_0/U0/shift_out_reg[6]/D (clocked by clk_100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -20.074 ns between design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/SPI_subnode_0/U0/shift_out_reg[12]/D (clocked by clk_100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -20.108 ns between design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/SPI_subnode_0/U0/shift_out_reg[3]/D (clocked by clk_100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -20.120 ns between design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/SPI_subnode_0/U0/shift_out_reg[8]/D (clocked by clk_100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -20.174 ns between design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/SPI_subnode_0/U0/shift_out_reg[10]/D (clocked by clk_100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -20.175 ns between design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/SPI_subnode_0/U0/shift_out_reg[4]/D (clocked by clk_100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -20.195 ns between design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/SPI_subnode_0/U0/shift_out_reg[7]/D (clocked by clk_100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -20.201 ns between design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/SPI_subnode_0/U0/shift_out_reg[2]/D (clocked by clk_100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -20.478 ns between design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/SPI_subnode_0/U0/shift_out_reg[5]/D (clocked by clk_100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -20.600 ns between design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/SPI_subnode_0/U0/shift_out_reg[11]/D (clocked by clk_100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -20.610 ns between design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/SPI_subnode_0/U0/shift_out_reg[9]/D (clocked by clk_100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -41.525 ns between design_1_i/AlgM_0/U0/ARG3__1/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_y_reg[0]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -42.507 ns between design_1_i/AlgM_0/U0/ARG3__3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_z_reg[0]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -42.552 ns between design_1_i/AlgM_0/U0/ARG3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_x_reg[0]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -42.728 ns between design_1_i/AlgM_0/U0/ARG3__1/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_y_reg[4]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -42.753 ns between design_1_i/AlgM_0/U0/ARG3__1/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_y_reg[1]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -42.805 ns between design_1_i/AlgM_0/U0/ARG3__1/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_y_reg[2]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -42.883 ns between design_1_i/AlgM_0/U0/ARG3__1/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_y_reg[5]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -43.020 ns between design_1_i/AlgM_0/U0/ARG3__1/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_y_reg[3]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -43.173 ns between design_1_i/AlgM_0/U0/ARG3__1/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_y_reg[10]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -43.189 ns between design_1_i/AlgM_0/U0/ARG3__1/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_y_reg[6]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -43.237 ns between design_1_i/AlgM_0/U0/ARG3__3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_z_reg[1]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -43.275 ns between design_1_i/AlgM_0/U0/ARG3__1/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_y_reg[12]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -43.298 ns between design_1_i/AlgM_0/U0/ARG3__1/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_y_reg[11]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -43.311 ns between design_1_i/AlgM_0/U0/ARG3__1/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_y_reg[7]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -43.349 ns between design_1_i/AlgM_0/U0/ARG3__1/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_y_reg[8]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -43.363 ns between design_1_i/AlgM_0/U0/ARG3__1/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_y_reg[15]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -43.434 ns between design_1_i/AlgM_0/U0/ARG3__1/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_y_reg[19]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -43.435 ns between design_1_i/AlgM_0/U0/ARG3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_x_reg[1]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -43.492 ns between design_1_i/AlgM_0/U0/ARG3__1/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_y_reg[17]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -43.518 ns between design_1_i/AlgM_0/U0/ARG3__1/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_y_reg[14]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -43.577 ns between design_1_i/AlgM_0/U0/ARG3__1/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_y_reg[16]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -43.594 ns between design_1_i/AlgM_0/U0/ARG3__1/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_y_reg[13]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -43.607 ns between design_1_i/AlgM_0/U0/ARG3__1/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_y_reg[9]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -43.639 ns between design_1_i/AlgM_0/U0/ARG3__1/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_y_reg[18]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -43.685 ns between design_1_i/AlgM_0/U0/ARG3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_x_reg[2]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -43.719 ns between design_1_i/AlgM_0/U0/ARG3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_x_reg[3]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -43.731 ns between design_1_i/AlgM_0/U0/ARG3__3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_z_reg[2]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -43.793 ns between design_1_i/AlgM_0/U0/ARG3__3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_z_reg[4]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -43.801 ns between design_1_i/AlgM_0/U0/ARG3__1/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_y_reg[21]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -43.805 ns between design_1_i/AlgM_0/U0/ARG3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_x_reg[4]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -43.816 ns between design_1_i/AlgM_0/U0/ARG3__3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_z_reg[6]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -43.831 ns between design_1_i/AlgM_0/U0/ARG3__3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_z_reg[10]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -43.947 ns between design_1_i/AlgM_0/U0/ARG3__3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_z_reg[3]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -43.953 ns between design_1_i/AlgM_0/U0/ARG3__3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_z_reg[5]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -43.954 ns between design_1_i/AlgM_0/U0/ARG3__1/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_y_reg[20]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -43.998 ns between design_1_i/AlgM_0/U0/ARG3__3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_z_reg[11]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -44.023 ns between design_1_i/AlgM_0/U0/ARG3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_x_reg[6]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -44.061 ns between design_1_i/AlgM_0/U0/ARG3__3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_z_reg[8]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -44.068 ns between design_1_i/AlgM_0/U0/ARG3__3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_z_reg[7]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -44.075 ns between design_1_i/AlgM_0/U0/ARG3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_x_reg[5]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -44.127 ns between design_1_i/AlgM_0/U0/ARG3__3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_z_reg[12]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -44.142 ns between design_1_i/AlgM_0/U0/ARG3__3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_z_reg[14]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -44.189 ns between design_1_i/AlgM_0/U0/ARG3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_x_reg[7]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -44.190 ns between design_1_i/AlgM_0/U0/ARG3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_x_reg[10]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -44.207 ns between design_1_i/AlgM_0/U0/ARG3__3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_z_reg[13]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -44.207 ns between design_1_i/AlgM_0/U0/ARG3__3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_z_reg[15]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -44.220 ns between design_1_i/AlgM_0/U0/ARG3__3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_z_reg[9]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -44.231 ns between design_1_i/AlgM_0/U0/ARG3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_x_reg[11]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -44.244 ns between design_1_i/AlgM_0/U0/ARG3__3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_z_reg[18]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -44.282 ns between design_1_i/AlgM_0/U0/ARG3__3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_z_reg[17]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -44.307 ns between design_1_i/AlgM_0/U0/ARG3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_x_reg[8]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -44.320 ns between design_1_i/AlgM_0/U0/ARG3__3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_z_reg[20]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -44.335 ns between design_1_i/AlgM_0/U0/ARG3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_x_reg[12]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -44.349 ns between design_1_i/AlgM_0/U0/ARG3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_x_reg[14]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -44.378 ns between design_1_i/AlgM_0/U0/ARG3__3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_z_reg[19]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -44.504 ns between design_1_i/AlgM_0/U0/ARG3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_x_reg[9]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -44.524 ns between design_1_i/AlgM_0/U0/ARG3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_x_reg[18]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -44.569 ns between design_1_i/AlgM_0/U0/ARG3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_x_reg[19]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -44.574 ns between design_1_i/AlgM_0/U0/ARG3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_x_reg[16]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -44.609 ns between design_1_i/AlgM_0/U0/ARG3__3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_z_reg[16]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -44.646 ns between design_1_i/AlgM_0/U0/ARG3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_x_reg[15]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -44.652 ns between design_1_i/AlgM_0/U0/ARG3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_x_reg[13]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -44.700 ns between design_1_i/AlgM_0/U0/ARG3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_x_reg[20]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -44.706 ns between design_1_i/AlgM_0/U0/ARG3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_x_reg[17]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -45.053 ns between design_1_i/AlgM_0/U0/ARG3__3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_z_reg[21]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -45.289 ns between design_1_i/AlgM_0/U0/ARG3/CLK (clocked by clk_12_design_1_clk_wiz_0_0) and design_1_i/AlgM_0/U0/newPos_x_reg[21]/D (clocked by clk_12_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on CS relative to the rising and/or falling clock edge(s) of clk_in1.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on SCK relative to the rising and/or falling clock edge(s) of clk_in1.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on MISO relative to the rising and/or falling clock edge(s) of clk_in1.
Related violations: <none>


