Classic Timing Analyzer report for qwwq
Sat Apr 16 12:02:04 2016
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                     ;
+------------------------------+-------+---------------+-------------+-------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+---------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 8.041 ns    ; SW[0] ; HEX0[6] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+---------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+-------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To      ;
+-------+-------------------+-----------------+-------+---------+
; N/A   ; None              ; 8.041 ns        ; SW[0] ; HEX0[6] ;
; N/A   ; None              ; 8.035 ns        ; SW[0] ; HEX0[4] ;
; N/A   ; None              ; 8.032 ns        ; SW[0] ; HEX0[5] ;
; N/A   ; None              ; 8.015 ns        ; SW[0] ; HEX0[3] ;
; N/A   ; None              ; 7.766 ns        ; SW[3] ; HEX0[5] ;
; N/A   ; None              ; 7.737 ns        ; SW[3] ; HEX0[6] ;
; N/A   ; None              ; 7.662 ns        ; SW[0] ; HEX0[0] ;
; N/A   ; None              ; 7.643 ns        ; SW[0] ; HEX0[1] ;
; N/A   ; None              ; 7.613 ns        ; SW[2] ; HEX0[6] ;
; N/A   ; None              ; 7.609 ns        ; SW[2] ; HEX0[5] ;
; N/A   ; None              ; 7.606 ns        ; SW[2] ; HEX0[4] ;
; N/A   ; None              ; 7.587 ns        ; SW[2] ; HEX0[3] ;
; N/A   ; None              ; 7.586 ns        ; SW[0] ; HEX0[2] ;
; N/A   ; None              ; 7.465 ns        ; SW[1] ; HEX0[6] ;
; N/A   ; None              ; 7.455 ns        ; SW[1] ; HEX0[4] ;
; N/A   ; None              ; 7.453 ns        ; SW[1] ; HEX0[5] ;
; N/A   ; None              ; 7.438 ns        ; SW[1] ; HEX0[3] ;
; N/A   ; None              ; 7.343 ns        ; SW[3] ; HEX0[0] ;
; N/A   ; None              ; 7.251 ns        ; SW[2] ; HEX0[1] ;
; N/A   ; None              ; 7.249 ns        ; SW[2] ; HEX0[2] ;
; N/A   ; None              ; 7.235 ns        ; SW[2] ; HEX0[0] ;
; N/A   ; None              ; 7.102 ns        ; SW[1] ; HEX0[1] ;
; N/A   ; None              ; 7.092 ns        ; SW[1] ; HEX0[2] ;
; N/A   ; None              ; 7.086 ns        ; SW[1] ; HEX0[0] ;
+-------+-------------------+-----------------+-------+---------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Apr 16 12:02:03 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off qwwq -c qwwq --timing_analysis_only
Info: Longest tpd from source pin "SW[0]" to destination pin "HEX0[6]" is 8.041 ns
    Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 7; PIN Node = 'SW[0]'
    Info: 2: + IC(2.501 ns) + CELL(0.542 ns) = 4.069 ns; Loc. = LCCOMB_X3_Y18_N16; Fanout = 1; COMB Node = 'inst39'
    Info: 3: + IC(1.122 ns) + CELL(2.850 ns) = 8.041 ns; Loc. = PIN_E2; Fanout = 0; PIN Node = 'HEX0[6]'
    Info: Total cell delay = 4.418 ns ( 54.94 % )
    Info: Total interconnect delay = 3.623 ns ( 45.06 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 193 megabytes
    Info: Processing ended: Sat Apr 16 12:02:04 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


