#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561d166cdce0 .scope module, "fpga" "fpga" 2 9;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_100mhz"
    .port_info 1 /INPUT 1 "btn3"
    .port_info 2 /INPUT 1 "btn2"
    .port_info 3 /OUTPUT 8 "leds"
    .port_info 4 /INPUT 1 "uart_rx"
    .port_info 5 /OUTPUT 1 "uart_tx"
P_0x561d1666c7f0 .param/l "CLK_FREQ" 0 2 10, +C4<00000101111101011110000100000000>;
P_0x561d1666c830 .param/l "UART_BAUD_RATE" 0 2 11, +C4<00000000000000011100001000000000>;
o0x7f3fe4129648 .functor BUFZ 1, C4<z>; HiZ drive
v0x561d166ef120_0 .net "btn2", 0 0, o0x7f3fe4129648;  0 drivers
o0x7f3fe4129198 .functor BUFZ 1, C4<z>; HiZ drive
v0x561d166ef200_0 .net "btn3", 0 0, o0x7f3fe4129198;  0 drivers
o0x7f3fe4129018 .functor BUFZ 1, C4<z>; HiZ drive
v0x561d166ef2c0_0 .net "clk_100mhz", 0 0, o0x7f3fe4129018;  0 drivers
v0x561d166ef390_0 .var "counter", 26 0;
v0x561d166ef430_0 .net "leds", 7 0, L_0x561d166efb10;  1 drivers
v0x561d166ef540_0 .var "leds_val", 6 0;
o0x7f3fe41291c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561d166ef620_0 .net "uart_rx", 0 0, o0x7f3fe41291c8;  0 drivers
v0x561d166ef6c0_0 .net "uart_tdata", 7 0, L_0x561d166a2590;  1 drivers
v0x561d166ef7b0_0 .net "uart_tready", 0 0, L_0x561d166a2770;  1 drivers
v0x561d166ef8e0_0 .net "uart_tvalid", 0 0, L_0x561d166a2680;  1 drivers
v0x561d166ef9d0_0 .net "uart_tx", 0 0, L_0x561d166a2860;  1 drivers
L_0x561d166efb10 .concat [ 1 7 0 0], o0x7f3fe4129648, v0x561d166ef540_0;
S_0x561d166cdef0 .scope module, "uart_rx_inst" "uart_rx" 2 52, 3 3 0, S_0x561d166cdce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rx_data"
    .port_info 3 /OUTPUT 8 "uart_rx_tdata"
    .port_info 4 /OUTPUT 1 "uart_rx_tvalid"
    .port_info 5 /INPUT 1 "uart_rx_tready"
P_0x561d166ce070 .param/l "BAUD_RATE" 0 3 5, +C4<00000000000000011100001000000000>;
P_0x561d166ce0b0 .param/l "CLK_FREQ" 0 3 4, +C4<00000101111101011110000100000000>;
P_0x561d166ce0f0 .param/l "N_BITS" 0 3 6, +C4<00000000000000000000000000001000>;
P_0x561d166ce130 .param/l "N_TICKS" 1 3 24, +C4<00000000000000000000001101100100>;
P_0x561d166ce170 .param/l "state0" 1 3 16, C4<000>;
P_0x561d166ce1b0 .param/l "state1" 1 3 17, C4<001>;
P_0x561d166ce1f0 .param/l "state2" 1 3 18, C4<010>;
P_0x561d166ce230 .param/l "state3" 1 3 19, C4<011>;
P_0x561d166ce270 .param/l "state4" 1 3 20, C4<100>;
P_0x561d166ce2b0 .param/l "state5" 1 3 21, C4<101>;
P_0x561d166ce2f0 .param/l "state6" 1 3 22, C4<110>;
L_0x561d166a2590 .functor BUFZ 8, v0x561d166ed910_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561d166a2680 .functor BUFZ 1, v0x561d166ed9f0_0, C4<0>, C4<0>, C4<0>;
v0x561d166c3e40_0 .net "clk", 0 0, o0x7f3fe4129018;  alias, 0 drivers
v0x561d166c7640_0 .var "counter", 9 0;
v0x561d166ed580_0 .var "index", 2 0;
v0x561d166ed640_0 .var "next_state", 2 0;
v0x561d166ed720_0 .var "r_data", 7 0;
v0x561d166ed850_0 .var "r_valid", 0 0;
v0x561d166ed910_0 .var "rr_data", 7 0;
v0x561d166ed9f0_0 .var "rr_valid", 0 0;
v0x561d166edab0_0 .net "rst", 0 0, o0x7f3fe4129198;  alias, 0 drivers
v0x561d166edb70_0 .net "rx_data", 0 0, o0x7f3fe41291c8;  alias, 0 drivers
v0x561d166edc30_0 .var "state", 2 0;
v0x561d166edd10_0 .net "uart_rx_tdata", 7 0, L_0x561d166a2590;  alias, 1 drivers
v0x561d166eddf0_0 .net "uart_rx_tready", 0 0, L_0x561d166a2770;  alias, 1 drivers
v0x561d166edeb0_0 .net "uart_rx_tvalid", 0 0, L_0x561d166a2680;  alias, 1 drivers
E_0x561d166b8c50 .event posedge, v0x561d166c3e40_0;
E_0x561d166b8c90 .event edge, v0x561d166edc30_0, v0x561d166edb70_0, v0x561d166c7640_0, v0x561d166ed580_0;
S_0x561d166ee030 .scope module, "uart_tx_inst" "uart_tx" 2 65, 4 3 0, S_0x561d166cdce0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "axis_tdata"
    .port_info 1 /INPUT 1 "axis_tvalid"
    .port_info 2 /OUTPUT 1 "axis_tready"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 1 "tx_data"
P_0x561d166ee1d0 .param/l "BAUD_RATE" 0 4 5, +C4<00000000000000011100001000000000>;
P_0x561d166ee210 .param/l "CLK_FREQ" 0 4 4, +C4<00000101111101011110000100000000>;
P_0x561d166ee250 .param/l "N_TICKS" 1 4 14, +C4<00000000000000000000001101100100>;
P_0x561d166ee290 .param/l "finish" 1 4 20, C4<11>;
P_0x561d166ee2d0 .param/l "idle" 1 4 17, C4<00>;
P_0x561d166ee310 .param/l "start" 1 4 18, C4<01>;
P_0x561d166ee350 .param/l "transmitting" 1 4 19, C4<10>;
L_0x561d166a2770 .functor BUFZ 1, v0x561d166eef00_0, C4<0>, C4<0>, C4<0>;
L_0x561d166a2860 .functor BUFZ 1, v0x561d166eec80_0, C4<0>, C4<0>, C4<0>;
v0x561d166ee710_0 .net "axis_tdata", 7 0, L_0x561d166a2590;  alias, 1 drivers
v0x561d166ee7f0_0 .net "axis_tready", 0 0, L_0x561d166a2770;  alias, 1 drivers
v0x561d166ee890_0 .net "axis_tvalid", 0 0, L_0x561d166a2680;  alias, 1 drivers
v0x561d166ee960_0 .net "clk", 0 0, o0x7f3fe4129018;  alias, 0 drivers
v0x561d166eea30_0 .var "counter", 9 0;
v0x561d166eeb20_0 .var "index", 3 0;
v0x561d166eebc0_0 .var "next_state", 1 0;
v0x561d166eec80_0 .var "out_data", 0 0;
v0x561d166eed40_0 .var "r_data", 8 0;
v0x561d166eee20_0 .var "state", 1 0;
v0x561d166eef00_0 .var "tready", 0 0;
v0x561d166eefc0_0 .net "tx_data", 0 0, L_0x561d166a2860;  alias, 1 drivers
E_0x561d166bac10 .event edge, v0x561d166eee20_0, v0x561d166edeb0_0, v0x561d166eea30_0, v0x561d166eeb20_0;
    .scope S_0x561d166cdef0;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561d166edc30_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x561d166cdef0;
T_1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561d166ed640_0, 0, 3;
    %end;
    .thread T_1;
    .scope S_0x561d166cdef0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d166ed850_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x561d166cdef0;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561d166ed720_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x561d166cdef0;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561d166ed910_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x561d166cdef0;
T_5 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x561d166c7640_0, 0, 10;
    %end;
    .thread T_5;
    .scope S_0x561d166cdef0;
T_6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561d166ed580_0, 0, 3;
    %end;
    .thread T_6;
    .scope S_0x561d166cdef0;
T_7 ;
    %wait E_0x561d166b8c50;
    %load/vec4 v0x561d166edab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561d166edc30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x561d166ed640_0;
    %assign/vec4 v0x561d166edc30_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x561d166cdef0;
T_8 ;
    %wait E_0x561d166b8c90;
    %load/vec4 v0x561d166edc30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561d166ed640_0, 0, 3;
    %jmp T_8.8;
T_8.0 ;
    %load/vec4 v0x561d166edb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561d166ed640_0, 0, 3;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561d166ed640_0, 0, 3;
T_8.10 ;
    %jmp T_8.8;
T_8.1 ;
    %load/vec4 v0x561d166c7640_0;
    %pad/u 32;
    %cmpi/e 433, 0, 32;
    %jmp/0xz  T_8.11, 4;
    %load/vec4 v0x561d166edb70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x561d166ed640_0, 0, 3;
    %jmp T_8.14;
T_8.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561d166ed640_0, 0, 3;
T_8.14 ;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561d166ed640_0, 0, 3;
T_8.12 ;
    %jmp T_8.8;
T_8.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x561d166ed640_0, 0, 3;
    %jmp T_8.8;
T_8.3 ;
    %load/vec4 v0x561d166c7640_0;
    %pad/u 32;
    %cmpi/e 868, 0, 32;
    %jmp/0xz  T_8.15, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x561d166ed640_0, 0, 3;
    %jmp T_8.16;
T_8.15 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x561d166ed640_0, 0, 3;
T_8.16 ;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0x561d166ed580_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_8.17, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x561d166ed640_0, 0, 3;
    %jmp T_8.18;
T_8.17 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x561d166ed640_0, 0, 3;
T_8.18 ;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x561d166ed640_0, 0, 3;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561d166ed640_0, 0, 3;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x561d166cdef0;
T_9 ;
    %wait E_0x561d166b8c50;
    %load/vec4 v0x561d166edc30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.0 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x561d166c7640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561d166ed850_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561d166ed580_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561d166ed720_0, 0;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v0x561d166c7640_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x561d166c7640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561d166ed850_0, 0;
    %jmp T_9.7;
T_9.2 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x561d166c7640_0, 0;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0x561d166c7640_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x561d166c7640_0, 0;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x561d166edb70_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x561d166ed580_0;
    %assign/vec4/off/d v0x561d166ed720_0, 4, 5;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x561d166ed580_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x561d166ed580_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561d166ed850_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561d166ed580_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x561d166c7640_0, 0;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x561d166cdef0;
T_10 ;
    %wait E_0x561d166b8c50;
    %load/vec4 v0x561d166ed850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x561d166ed720_0;
    %assign/vec4 v0x561d166ed910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561d166ed9f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x561d166ed910_0;
    %assign/vec4 v0x561d166ed910_0, 0;
    %load/vec4 v0x561d166eddf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561d166ed9f0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x561d166ed9f0_0;
    %assign/vec4 v0x561d166ed9f0_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x561d166ee030;
T_11 ;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x561d166eed40_0, 0, 9;
    %end;
    .thread T_11;
    .scope S_0x561d166ee030;
T_12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561d166eeb20_0, 0, 4;
    %end;
    .thread T_12;
    .scope S_0x561d166ee030;
T_13 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561d166eee20_0, 0, 2;
    %end;
    .thread T_13;
    .scope S_0x561d166ee030;
T_14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561d166eebc0_0, 0, 2;
    %end;
    .thread T_14;
    .scope S_0x561d166ee030;
T_15 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x561d166eea30_0, 0, 10;
    %end;
    .thread T_15;
    .scope S_0x561d166ee030;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d166eec80_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x561d166ee030;
T_17 ;
    %wait E_0x561d166b8c50;
    %load/vec4 v0x561d166eebc0_0;
    %assign/vec4 v0x561d166eee20_0, 0;
    %load/vec4 v0x561d166eee20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561d166eef00_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x561d166eea30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561d166eeb20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561d166eec80_0, 0;
    %load/vec4 v0x561d166ee890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.5, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x561d166ee710_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561d166eed40_0, 0;
T_17.5 ;
    %jmp T_17.4;
T_17.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561d166eef00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561d166eec80_0, 0;
    %load/vec4 v0x561d166eea30_0;
    %pad/u 32;
    %cmpi/e 868, 0, 32;
    %jmp/0xz  T_17.7, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x561d166eea30_0, 0;
    %jmp T_17.8;
T_17.7 ;
    %load/vec4 v0x561d166eea30_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x561d166eea30_0, 0;
T_17.8 ;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x561d166eed40_0;
    %load/vec4 v0x561d166eeb20_0;
    %part/u 1;
    %assign/vec4 v0x561d166eec80_0, 0;
    %load/vec4 v0x561d166eea30_0;
    %pad/u 32;
    %cmpi/e 868, 0, 32;
    %jmp/0xz  T_17.9, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x561d166eea30_0, 0;
    %load/vec4 v0x561d166eeb20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x561d166eeb20_0, 0;
    %jmp T_17.10;
T_17.9 ;
    %load/vec4 v0x561d166eea30_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x561d166eea30_0, 0;
T_17.10 ;
    %jmp T_17.4;
T_17.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561d166eec80_0, 0;
    %load/vec4 v0x561d166eea30_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x561d166eea30_0, 0;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x561d166ee030;
T_18 ;
    %wait E_0x561d166bac10;
    %load/vec4 v0x561d166eee20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561d166eebc0_0, 0;
    %jmp T_18.5;
T_18.0 ;
    %load/vec4 v0x561d166ee890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561d166eebc0_0, 0, 2;
    %jmp T_18.7;
T_18.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561d166eebc0_0, 0, 2;
T_18.7 ;
    %jmp T_18.5;
T_18.1 ;
    %load/vec4 v0x561d166eea30_0;
    %pad/u 32;
    %cmpi/e 868, 0, 32;
    %jmp/0xz  T_18.8, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561d166eebc0_0, 0, 2;
    %jmp T_18.9;
T_18.8 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561d166eebc0_0, 0, 2;
T_18.9 ;
    %jmp T_18.5;
T_18.2 ;
    %load/vec4 v0x561d166eeb20_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_18.10, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x561d166eebc0_0, 0, 2;
    %jmp T_18.11;
T_18.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561d166eebc0_0, 0, 2;
T_18.11 ;
    %jmp T_18.5;
T_18.3 ;
    %load/vec4 v0x561d166eea30_0;
    %pad/u 32;
    %cmpi/e 868, 0, 32;
    %jmp/0xz  T_18.12, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561d166eebc0_0, 0, 2;
    %jmp T_18.13;
T_18.12 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x561d166eebc0_0, 0, 2;
T_18.13 ;
    %jmp T_18.5;
T_18.5 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x561d166cdce0;
T_19 ;
    %pushi/vec4 0, 0, 27;
    %store/vec4 v0x561d166ef390_0, 0, 27;
    %end;
    .thread T_19;
    .scope S_0x561d166cdce0;
T_20 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x561d166ef540_0, 0, 7;
    %end;
    .thread T_20;
    .scope S_0x561d166cdce0;
T_21 ;
    %wait E_0x561d166b8c50;
    %load/vec4 v0x561d166ef390_0;
    %addi 1, 0, 27;
    %assign/vec4 v0x561d166ef390_0, 0;
    %load/vec4 v0x561d166ef390_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x561d166ef540_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x561d166ef540_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x561d166ef540_0;
    %assign/vec4 v0x561d166ef540_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "fpga.v";
    "./uart_rx.v";
    "./uart_tx.v";
