// Seed: 3467586506
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input tri1 id_2,
    input wor id_3,
    output supply1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    output supply1 id_7,
    input tri1 id_8,
    input supply0 id_9
    , id_16,
    output wire id_10,
    input tri0 id_11,
    output tri1 id_12,
    input tri0 id_13,
    input wor id_14
);
  wire id_17;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    output uwire id_3,
    input logic id_4,
    output tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    output tri id_8
);
  wire id_10;
  supply0 id_11;
  reg id_12;
  wire id_13;
  final begin : id_14
    @(negedge id_4 or ~1 or posedge id_12 <= id_11) @(posedge id_12) id_12 = !1;
  end
  tri0 id_15 = id_7;
  module_0(
      id_7, id_3, id_0, id_6, id_8, id_7, id_6, id_8, id_2, id_15, id_5, id_2, id_3, id_2, id_0
  );
endmodule
