Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_TOP_TB_behav xil_defaultlib.OTTER_TOP_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'mret_exec' might have multiple concurrent drivers [C:/Users/jason/233_HW6/233_HW6.srcs/sources_1/new/OTTER_TOP.sv:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BCG
Compiling module xil_defaultlib.BAG
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.PlusFour
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.OTTER_TOP
Compiling module xil_defaultlib.OTTER_TOP_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_TOP_TB_behav
