{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607414896633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607414896633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 16:08:16 2020 " "Processing started: Tue Dec 08 16:08:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607414896633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607414896633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD_counter -c BCD_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD_counter -c BCD_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607414896633 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1607414897024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpga_study/bcd_counter/testbensh/bcd_counter_top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpga_study/bcd_counter/testbensh/bcd_counter_top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_Counter_top_tb " "Found entity 1: BCD_Counter_top_tb" {  } { { "../testbensh/BCD_Counter_top_tb.v" "" { Text "F:/Code/FPGA_study/BCD_Counter/testbensh/BCD_Counter_top_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607414897078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607414897078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpga_study/bcd_counter/testbensh/bcd_counter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpga_study/bcd_counter/testbensh/bcd_counter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_Counter_tb " "Found entity 1: BCD_Counter_tb" {  } { { "../testbensh/BCD_Counter_tb.v" "" { Text "F:/Code/FPGA_study/BCD_Counter/testbensh/BCD_Counter_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607414897080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607414897080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpga_study/bcd_counter/rtl/bcd_counter_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpga_study/bcd_counter/rtl/bcd_counter_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_Counter_top " "Found entity 1: BCD_Counter_top" {  } { { "../rtl/BCD_Counter_top.v" "" { Text "F:/Code/FPGA_study/BCD_Counter/rtl/BCD_Counter_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607414897082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607414897082 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "BCD_counter.v(28) " "Verilog HDL syntax warning at BCD_counter.v(28): extra block comment delimiter characters /* within block comment" {  } { { "../rtl/BCD_counter.v" "" { Text "F:/Code/FPGA_study/BCD_Counter/rtl/BCD_counter.v" 28 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1607414897084 ""}
{ "Error" "EVRFX_VERI_UNMATCHED_BEGIN_COMMENT" "BCD_counter.v(30) " "Verilog HDL syntax error at BCD_counter.v(30): experienced unexpected end-of-file while processing comment block -- comment block must have ending comment delimiter (asterisk and slash)" {  } { { "../rtl/BCD_counter.v" "" { Text "F:/Code/FPGA_study/BCD_Counter/rtl/BCD_counter.v" 30 0 0 } }  } 0 10225 "Verilog HDL syntax error at %1!s!: experienced unexpected end-of-file while processing comment block -- comment block must have ending comment delimiter (asterisk and slash)" 0 0 "Quartus II" 0 -1 1607414897105 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \"endmodule\" BCD_counter.v(30) " "Verilog HDL syntax error at BCD_counter.v(30) near end of file ;  expecting \"endmodule\"" {  } { { "../rtl/BCD_counter.v" "" { Text "F:/Code/FPGA_study/BCD_Counter/rtl/BCD_counter.v" 30 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Quartus II" 0 -1 1607414897105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpga_study/bcd_counter/rtl/bcd_counter.v 0 0 " "Found 0 design units, including 0 entities, in source file /code/fpga_study/bcd_counter/rtl/bcd_counter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607414897105 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607414897145 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 08 16:08:17 2020 " "Processing ended: Tue Dec 08 16:08:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607414897145 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607414897145 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607414897145 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607414897145 ""}
