TimeQuest Timing Analyzer report for tft_rom_pic
Tue Dec 13 21:31:50 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Propagation Delay
 48. Minimum Propagation Delay
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Propagation Delay
 54. Minimum Propagation Delay
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Signal Integrity Metrics (Slow 1200mv 0c Model)
 58. Signal Integrity Metrics (Slow 1200mv 85c Model)
 59. Signal Integrity Metrics (Fast 1200mv 0c Model)
 60. Setup Transfers
 61. Hold Transfers
 62. Report TCCS
 63. Report RSKM
 64. Unconstrained Paths
 65. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; tft_rom_pic                                         ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; sys_clk                                                  ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { sys_clk }                                                  ;
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 111.111 ; 9.0 MHz   ; 0.000 ; 55.555 ; 50.00      ; 50        ; 9           ;       ;        ;           ;            ; false    ; sys_clk ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0] ; { vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                            ;
+-----------+-----------------+----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                               ; Note ;
+-----------+-----------------+----------------------------------------------------------+------+
; 70.59 MHz ; 70.59 MHz       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 96.944 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.437 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.934  ; 0.000         ;
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 55.276 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 96.944 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.275      ; 14.490     ;
; 96.944 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.275      ; 14.490     ;
; 97.023 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.293      ; 14.429     ;
; 97.023 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.293      ; 14.429     ;
; 97.196 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.276      ; 14.239     ;
; 97.196 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.276      ; 14.239     ;
; 97.270 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.277      ; 14.166     ;
; 97.270 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.277      ; 14.166     ;
; 97.275 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.276      ; 14.160     ;
; 97.275 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.276      ; 14.160     ;
; 97.275 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 14.178     ;
; 97.275 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 14.178     ;
; 97.293 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.277      ; 14.143     ;
; 97.293 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.277      ; 14.143     ;
; 97.305 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.275      ; 14.129     ;
; 97.305 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.275      ; 14.129     ;
; 97.322 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.292      ; 14.129     ;
; 97.322 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.292      ; 14.129     ;
; 97.327 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 14.126     ;
; 97.327 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 14.126     ;
; 97.350 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.293      ; 14.102     ;
; 97.350 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.293      ; 14.102     ;
; 97.362 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.295      ; 14.092     ;
; 97.362 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.295      ; 14.092     ;
; 97.392 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.275      ; 14.042     ;
; 97.392 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.275      ; 14.042     ;
; 97.462 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.293      ; 13.990     ;
; 97.462 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.293      ; 13.990     ;
; 97.479 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.275      ; 13.955     ;
; 97.479 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.275      ; 13.955     ;
; 97.508 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.279      ; 13.930     ;
; 97.508 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.279      ; 13.930     ;
; 97.522 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.278      ; 13.915     ;
; 97.522 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.278      ; 13.915     ;
; 97.527 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.277      ; 13.909     ;
; 97.527 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.277      ; 13.909     ;
; 97.545 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.293      ; 13.907     ;
; 97.545 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.293      ; 13.907     ;
; 97.545 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.278      ; 13.892     ;
; 97.545 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.278      ; 13.892     ;
; 97.550 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.279      ; 13.888     ;
; 97.550 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.279      ; 13.888     ;
; 97.557 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.276      ; 13.878     ;
; 97.557 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.276      ; 13.878     ;
; 97.562 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.275      ; 13.872     ;
; 97.562 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.275      ; 13.872     ;
; 97.574 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.293      ; 13.878     ;
; 97.574 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.293      ; 13.878     ;
; 97.579 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.295      ; 13.875     ;
; 97.579 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.295      ; 13.875     ;
; 97.580 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.275      ; 13.854     ;
; 97.580 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.275      ; 13.854     ;
; 97.587 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.297      ; 13.869     ;
; 97.587 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.297      ; 13.869     ;
; 97.600 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.275      ; 13.834     ;
; 97.600 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.275      ; 13.834     ;
; 97.602 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 13.851     ;
; 97.602 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 13.851     ;
; 97.603 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.278      ; 13.834     ;
; 97.603 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.278      ; 13.834     ;
; 97.614 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.296      ; 13.841     ;
; 97.614 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.296      ; 13.841     ;
; 97.620 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.297      ; 13.836     ;
; 97.620 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.297      ; 13.836     ;
; 97.628 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.293      ; 13.824     ;
; 97.628 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.293      ; 13.824     ;
; 97.646 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.293      ; 13.806     ;
; 97.646 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.293      ; 13.806     ;
; 97.661 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.279      ; 13.777     ;
; 97.661 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.279      ; 13.777     ;
; 97.662 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.295      ; 13.792     ;
; 97.662 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.295      ; 13.792     ;
; 97.666 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.293      ; 13.786     ;
; 97.666 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.293      ; 13.786     ;
; 97.671 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a10~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.295      ; 13.783     ;
; 97.671 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a10~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.295      ; 13.783     ;
; 97.680 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.277      ; 13.756     ;
; 97.680 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.277      ; 13.756     ;
; 97.685 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.276      ; 13.750     ;
; 97.685 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.276      ; 13.750     ;
; 97.691 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.275      ; 13.743     ;
; 97.691 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.275      ; 13.743     ;
; 97.703 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.277      ; 13.733     ;
; 97.703 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.277      ; 13.733     ;
; 97.715 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.275      ; 13.719     ;
; 97.715 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.275      ; 13.719     ;
; 97.732 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.292      ; 13.719     ;
; 97.732 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.292      ; 13.719     ;
; 97.737 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 13.716     ;
; 97.737 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.294      ; 13.716     ;
; 97.740 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.297      ; 13.716     ;
; 97.740 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.297      ; 13.716     ;
; 97.745 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.275      ; 13.689     ;
; 97.745 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.275      ; 13.689     ;
; 97.750 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.295      ; 13.704     ;
; 97.750 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.295      ; 13.704     ;
; 97.760 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.293      ; 13.692     ;
; 97.760 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.293      ; 13.692     ;
; 97.763 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.277      ; 13.673     ;
; 97.763 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.277      ; 13.673     ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.437 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.171      ;
; 0.451 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_ctrl:tft_ctrl_inst|cnt_v[1]   ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rom_addr[12] ; tft_pic:tft_pic_inst|rom_addr[12]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rom_addr[13] ; tft_pic:tft_pic_inst|rom_addr[13]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_addr[0]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rom_addr[1]  ; tft_pic:tft_pic_inst|rom_addr[1]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_addr[2]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_addr[3]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_addr[4]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rom_addr[5]  ; tft_pic:tft_pic_inst|rom_addr[5]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_addr[6]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_addr[7]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rom_addr[8]  ; tft_pic:tft_pic_inst|rom_addr[8]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rom_addr[9]  ; tft_pic:tft_pic_inst|rom_addr[9]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_addr[10]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rom_addr[11] ; tft_pic:tft_pic_inst|rom_addr[11]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.462 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.195      ;
; 0.463 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.196      ;
; 0.469 ; tft_pic:tft_pic_inst|rom_addr[1]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.202      ;
; 0.474 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.208      ;
; 0.484 ; tft_pic:tft_pic_inst|rom_addr[12] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.217      ;
; 0.507 ; tft_pic:tft_pic_inst|rom_addr[9]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.240      ;
; 0.513 ; tft_pic:tft_pic_inst|rom_addr[5]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.246      ;
; 0.525 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.258      ;
; 0.712 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.457      ;
; 0.723 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.468      ;
; 0.738 ; tft_pic:tft_pic_inst|rom_addr[13] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|address_reg_a[0]                 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.743 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.488      ;
; 0.747 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.486      ;
; 0.749 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.483      ;
; 0.756 ; tft_pic:tft_pic_inst|rom_addr[8]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.501      ;
; 0.762 ; tft_ctrl:tft_ctrl_inst|cnt_h[1]   ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.767 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.507      ;
; 0.768 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.508      ;
; 0.770 ; tft_ctrl:tft_ctrl_inst|cnt_h[5]   ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.064      ;
; 0.772 ; tft_ctrl:tft_ctrl_inst|cnt_h[4]   ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.066      ;
; 0.779 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.513      ;
; 0.785 ; tft_ctrl:tft_ctrl_inst|cnt_h[7]   ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.079      ;
; 0.786 ; tft_ctrl:tft_ctrl_inst|cnt_h[8]   ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.080      ;
; 0.787 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.520      ;
; 0.801 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.539      ;
; 0.802 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.540      ;
; 0.807 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.547      ;
; 0.809 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.543      ;
; 0.815 ; tft_pic:tft_pic_inst|rom_addr[1]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.555      ;
; 0.817 ; tft_pic:tft_pic_inst|rom_addr[5]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.550      ;
; 0.823 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.557      ;
; 0.825 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.564      ;
; 0.826 ; tft_pic:tft_pic_inst|rom_addr[8]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.566      ;
; 0.830 ; tft_pic:tft_pic_inst|rom_addr[1]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.564      ;
; 0.831 ; tft_pic:tft_pic_inst|rom_addr[1]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.569      ;
; 0.833 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.572      ;
; 0.833 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.573      ;
; 0.839 ; tft_pic:tft_pic_inst|rom_addr[1]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.572      ;
; 0.839 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.579      ;
; 0.842 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.576      ;
; 0.845 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.579      ;
; 0.849 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.582      ;
; 0.849 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.583      ;
; 0.852 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.590      ;
; 0.853 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.593      ;
; 0.857 ; tft_pic:tft_pic_inst|rom_addr[5]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.597      ;
; 0.859 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.593      ;
; 0.861 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.601      ;
; 0.862 ; tft_pic:tft_pic_inst|rom_addr[11] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.596      ;
; 0.862 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.600      ;
; 0.863 ; tft_pic:tft_pic_inst|rom_addr[1]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.602      ;
; 0.866 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.599      ;
; 0.870 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.609      ;
; 0.870 ; tft_pic:tft_pic_inst|rom_addr[5]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.604      ;
; 0.877 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.611      ;
; 0.879 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.618      ;
; 0.891 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.625      ;
; 0.893 ; tft_pic:tft_pic_inst|rom_addr[5]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.632      ;
; 0.898 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.636      ;
; 0.899 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.637      ;
; 0.912 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.650      ;
; 0.920 ; tft_pic:tft_pic_inst|rom_addr[5]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.654      ;
; 0.972 ; tft_ctrl:tft_ctrl_inst|cnt_h[6]   ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.266      ;
; 1.045 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.795      ;
; 1.055 ; tft_pic:tft_pic_inst|rom_addr[11] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a0~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.493      ; 1.802      ;
; 1.058 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.808      ;
; 1.060 ; tft_pic:tft_pic_inst|rom_addr[9]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a8~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.810      ;
; 1.065 ; tft_pic:tft_pic_inst|rom_addr[12] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.798      ;
; 1.066 ; tft_pic:tft_pic_inst|rom_addr[12] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.800      ;
; 1.069 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a0~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.493      ; 1.816      ;
; 1.073 ; tft_pic:tft_pic_inst|rom_addr[8]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.823      ;
; 1.075 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.827      ;
; 1.079 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a13~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.825      ;
; 1.081 ; tft_pic:tft_pic_inst|rom_addr[12] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.819      ;
; 1.090 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 1.849      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                                                                           ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                                                                           ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                           ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                           ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                           ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                           ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                           ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                           ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                           ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                                                                           ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                                                                           ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                                           ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                                                                           ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[10]                                                                                                    ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                                    ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                                    ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                                     ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                                     ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[8]                                                                                                     ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[9]                                                                                                     ;
; 55.278 ; 55.513       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 55.278 ; 55.513       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_re_reg       ;
; 55.279 ; 55.514       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 55.279 ; 55.514       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ;
; 55.279 ; 55.514       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ;
; 55.279 ; 55.514       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_re_reg       ;
; 55.279 ; 55.514       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 55.279 ; 55.514       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ;
; 55.279 ; 55.514       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 55.279 ; 55.514       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_re_reg        ;
; 55.280 ; 55.500       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                           ;
; 55.280 ; 55.500       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                           ;
; 55.280 ; 55.500       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ;
; 55.280 ; 55.500       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                           ;
; 55.280 ; 55.500       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ;
; 55.280 ; 55.500       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ;
; 55.280 ; 55.500       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                                                                           ;
; 55.280 ; 55.500       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|image_valid                                                                                                          ;
; 55.280 ; 55.500       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[0]                                                                                                          ;
; 55.280 ; 55.500       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[13]                                                                                                         ;
; 55.280 ; 55.500       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[1]                                                                                                          ;
; 55.280 ; 55.500       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|address_reg_a[0]                 ;
; 55.280 ; 55.515       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 55.280 ; 55.515       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a13~porta_re_reg       ;
; 55.280 ; 55.515       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 55.280 ; 55.515       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_re_reg       ;
; 55.280 ; 55.515       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 55.280 ; 55.515       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ;
; 55.280 ; 55.500       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|rden_a_store                     ;
; 55.281 ; 55.501       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[10]                                                                                                         ;
; 55.281 ; 55.501       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[11]                                                                                                         ;
; 55.281 ; 55.501       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[12]                                                                                                         ;
; 55.281 ; 55.501       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[2]                                                                                                          ;
; 55.281 ; 55.501       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[3]                                                                                                          ;
; 55.281 ; 55.501       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[4]                                                                                                          ;
; 55.281 ; 55.501       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[5]                                                                                                          ;
; 55.281 ; 55.501       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[6]                                                                                                          ;
; 55.281 ; 55.501       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[7]                                                                                                          ;
; 55.281 ; 55.501       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[8]                                                                                                          ;
; 55.281 ; 55.501       ; 0.220          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[9]                                                                                                          ;
; 55.281 ; 55.516       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 55.281 ; 55.516       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a0~porta_re_reg        ;
; 55.281 ; 55.516       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 55.281 ; 55.516       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_re_reg       ;
; 55.281 ; 55.516       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 55.281 ; 55.516       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_re_reg       ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_re_reg        ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_re_reg       ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_re_reg       ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a2~porta_re_reg        ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_re_reg       ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_re_reg        ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 55.282 ; 55.517       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_re_reg        ;
; 55.283 ; 55.518       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 55.283 ; 55.518       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a10~porta_re_reg       ;
; 55.283 ; 55.518       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 55.283 ; 55.518       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ;
; 55.283 ; 55.518       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 55.283 ; 55.518       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_re_reg       ;
; 55.283 ; 55.518       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_address_reg0 ;
; 55.283 ; 55.518       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_re_reg       ;
; 55.283 ; 55.518       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 55.283 ; 55.518       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ;
; 55.284 ; 55.519       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 55.284 ; 55.519       ; 0.235          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_re_reg       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 8.391  ; 8.085  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 13.192 ; 13.005 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 11.102 ; 10.793 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 12.818 ; 12.418 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 11.508 ; 11.218 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 11.987 ; 11.607 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 11.773 ; 11.408 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 11.731 ; 11.277 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 11.740 ; 11.457 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 12.020 ; 11.615 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 11.303 ; 11.036 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 12.191 ; 11.772 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 12.823 ; 12.274 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 11.827 ; 11.537 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 11.602 ; 11.385 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 13.192 ; 13.005 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 11.913 ; 11.446 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 12.364 ; 11.970 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 3.248  ;        ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 9.955  ; 9.447  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 7.704  ; 7.473  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;        ; 3.214  ; Fall       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 6.816 ; 6.525 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 5.662 ; 5.437 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 6.390 ; 6.082 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 6.804 ; 6.558 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 6.808 ; 6.509 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 6.595 ; 6.361 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 6.183 ; 5.940 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 6.547 ; 6.279 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 6.467 ; 6.293 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 6.569 ; 6.307 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 6.217 ; 6.005 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 6.939 ; 6.619 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 7.838 ; 7.404 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 6.249 ; 5.975 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 5.662 ; 5.437 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 7.999 ; 7.831 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 6.566 ; 6.270 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 6.127 ; 5.790 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 2.750 ;       ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 7.484 ; 7.236 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 5.888 ; 5.732 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 2.717 ; Fall       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 7.235 ;    ;    ; 7.424 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 7.051 ;    ;    ; 7.236 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                             ;
+-----------+-----------------+----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                               ; Note ;
+-----------+-----------------+----------------------------------------------------------+------+
; 75.75 MHz ; 75.75 MHz       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 97.909 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.943  ; 0.000         ;
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 55.272 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                              ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 97.909 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.246      ; 13.487     ;
; 97.909 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.246      ; 13.487     ;
; 97.962 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.259      ; 13.447     ;
; 97.962 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.259      ; 13.447     ;
; 98.156 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.246      ; 13.240     ;
; 98.156 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.246      ; 13.240     ;
; 98.159 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.245      ; 13.236     ;
; 98.159 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.245      ; 13.236     ;
; 98.166 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.244      ; 13.228     ;
; 98.166 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.244      ; 13.228     ;
; 98.178 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.245      ; 13.217     ;
; 98.178 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.245      ; 13.217     ;
; 98.188 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.243      ; 13.205     ;
; 98.188 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.243      ; 13.205     ;
; 98.197 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.258      ; 13.211     ;
; 98.197 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.258      ; 13.211     ;
; 98.201 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.260      ; 13.209     ;
; 98.201 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.260      ; 13.209     ;
; 98.209 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.259      ; 13.200     ;
; 98.209 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.259      ; 13.200     ;
; 98.220 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.259      ; 13.189     ;
; 98.220 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.259      ; 13.189     ;
; 98.232 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.261      ; 13.179     ;
; 98.232 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.261      ; 13.179     ;
; 98.330 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.246      ; 13.066     ;
; 98.330 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.246      ; 13.066     ;
; 98.383 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.259      ; 13.026     ;
; 98.383 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.259      ; 13.026     ;
; 98.405 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.246      ; 12.991     ;
; 98.405 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.246      ; 12.991     ;
; 98.406 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.245      ; 12.989     ;
; 98.406 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.245      ; 12.989     ;
; 98.413 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.244      ; 12.981     ;
; 98.413 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.244      ; 12.981     ;
; 98.416 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.246      ; 12.980     ;
; 98.416 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.246      ; 12.980     ;
; 98.425 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.245      ; 12.970     ;
; 98.425 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.245      ; 12.970     ;
; 98.429 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.246      ; 12.967     ;
; 98.429 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.246      ; 12.967     ;
; 98.434 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.248      ; 12.964     ;
; 98.434 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.248      ; 12.964     ;
; 98.435 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.243      ; 12.958     ;
; 98.435 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.243      ; 12.958     ;
; 98.444 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.258      ; 12.964     ;
; 98.444 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.258      ; 12.964     ;
; 98.448 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.260      ; 12.962     ;
; 98.448 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.260      ; 12.962     ;
; 98.456 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.246      ; 12.940     ;
; 98.456 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.246      ; 12.940     ;
; 98.458 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.259      ; 12.951     ;
; 98.458 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.259      ; 12.951     ;
; 98.467 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.259      ; 12.942     ;
; 98.467 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.259      ; 12.942     ;
; 98.469 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.259      ; 12.940     ;
; 98.469 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.259      ; 12.940     ;
; 98.476 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.248      ; 12.922     ;
; 98.476 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.248      ; 12.922     ;
; 98.479 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.261      ; 12.932     ;
; 98.479 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.261      ; 12.932     ;
; 98.482 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.259      ; 12.927     ;
; 98.482 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.259      ; 12.927     ;
; 98.483 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.246      ; 12.913     ;
; 98.483 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.246      ; 12.913     ;
; 98.502 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.262      ; 12.910     ;
; 98.502 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.262      ; 12.910     ;
; 98.507 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a10~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.261      ; 12.904     ;
; 98.507 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a10~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.261      ; 12.904     ;
; 98.511 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.261      ; 12.900     ;
; 98.511 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.261      ; 12.900     ;
; 98.529 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.261      ; 12.882     ;
; 98.529 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.261      ; 12.882     ;
; 98.536 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.259      ; 12.873     ;
; 98.536 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.259      ; 12.873     ;
; 98.539 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.246      ; 12.857     ;
; 98.539 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.246      ; 12.857     ;
; 98.569 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.248      ; 12.829     ;
; 98.569 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.248      ; 12.829     ;
; 98.580 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.245      ; 12.815     ;
; 98.580 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.245      ; 12.815     ;
; 98.583 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.262      ; 12.829     ;
; 98.583 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.262      ; 12.829     ;
; 98.587 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.244      ; 12.807     ;
; 98.587 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.244      ; 12.807     ;
; 98.599 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.245      ; 12.796     ;
; 98.599 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.245      ; 12.796     ;
; 98.609 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.243      ; 12.784     ;
; 98.609 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.243      ; 12.784     ;
; 98.618 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.258      ; 12.790     ;
; 98.618 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.258      ; 12.790     ;
; 98.622 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.260      ; 12.788     ;
; 98.622 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.260      ; 12.788     ;
; 98.630 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.246      ; 12.766     ;
; 98.630 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.246      ; 12.766     ;
; 98.641 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.259      ; 12.768     ;
; 98.641 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.259      ; 12.768     ;
; 98.646 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.261      ; 12.765     ;
; 98.646 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.261      ; 12.765     ;
; 98.653 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.261      ; 12.758     ;
; 98.653 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.261      ; 12.758     ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.400 ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; tft_ctrl:tft_ctrl_inst|cnt_v[1]   ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rom_addr[12] ; tft_pic:tft_pic_inst|rom_addr[12]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_addr[0]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rom_addr[1]  ; tft_pic:tft_pic_inst|rom_addr[1]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_addr[2]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_addr[3]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_addr[4]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rom_addr[5]  ; tft_pic:tft_pic_inst|rom_addr[5]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_addr[6]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_addr[7]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rom_addr[8]  ; tft_pic:tft_pic_inst|rom_addr[8]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rom_addr[9]  ; tft_pic:tft_pic_inst|rom_addr[9]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_addr[10]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rom_addr[11] ; tft_pic:tft_pic_inst|rom_addr[11]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; tft_pic:tft_pic_inst|rom_addr[13] ; tft_pic:tft_pic_inst|rom_addr[13]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.414 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.067      ;
; 0.437 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.092      ;
; 0.438 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.092      ;
; 0.441 ; tft_pic:tft_pic_inst|rom_addr[1]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.096      ;
; 0.452 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.104      ;
; 0.459 ; tft_pic:tft_pic_inst|rom_addr[12] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.113      ;
; 0.478 ; tft_pic:tft_pic_inst|rom_addr[9]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.132      ;
; 0.480 ; tft_pic:tft_pic_inst|rom_addr[5]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.134      ;
; 0.492 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.146      ;
; 0.657 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.321      ;
; 0.669 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.333      ;
; 0.684 ; tft_pic:tft_pic_inst|rom_addr[13] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|address_reg_a[0]                 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.951      ;
; 0.687 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.351      ;
; 0.688 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.345      ;
; 0.690 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.349      ;
; 0.698 ; tft_pic:tft_pic_inst|rom_addr[8]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.362      ;
; 0.707 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.368      ;
; 0.707 ; tft_ctrl:tft_ctrl_inst|cnt_h[1]   ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.713 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.373      ;
; 0.716 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.373      ;
; 0.716 ; tft_ctrl:tft_ctrl_inst|cnt_h[5]   ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.719 ; tft_ctrl:tft_ctrl_inst|cnt_h[4]   ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.987      ;
; 0.721 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.377      ;
; 0.730 ; tft_ctrl:tft_ctrl_inst|cnt_h[8]   ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.998      ;
; 0.732 ; tft_ctrl:tft_ctrl_inst|cnt_h[7]   ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.000      ;
; 0.739 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.397      ;
; 0.740 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.398      ;
; 0.748 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.408      ;
; 0.751 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.403      ;
; 0.753 ; tft_pic:tft_pic_inst|rom_addr[1]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.414      ;
; 0.754 ; tft_pic:tft_pic_inst|rom_addr[5]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.409      ;
; 0.762 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.418      ;
; 0.763 ; tft_pic:tft_pic_inst|rom_addr[1]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.420      ;
; 0.764 ; tft_pic:tft_pic_inst|rom_addr[8]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.424      ;
; 0.767 ; tft_pic:tft_pic_inst|rom_addr[1]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.425      ;
; 0.767 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.425      ;
; 0.768 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.426      ;
; 0.768 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.428      ;
; 0.769 ; tft_pic:tft_pic_inst|rom_addr[1]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.425      ;
; 0.772 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.432      ;
; 0.775 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.431      ;
; 0.780 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.435      ;
; 0.782 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.434      ;
; 0.782 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.438      ;
; 0.789 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.449      ;
; 0.790 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.447      ;
; 0.792 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.448      ;
; 0.793 ; tft_pic:tft_pic_inst|rom_addr[5]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.453      ;
; 0.794 ; tft_pic:tft_pic_inst|rom_addr[1]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.453      ;
; 0.795 ; tft_pic:tft_pic_inst|rom_addr[11] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.447      ;
; 0.796 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.451      ;
; 0.798 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.458      ;
; 0.800 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.457      ;
; 0.802 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.460      ;
; 0.803 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.459      ;
; 0.805 ; tft_pic:tft_pic_inst|rom_addr[5]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.457      ;
; 0.809 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.467      ;
; 0.820 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.476      ;
; 0.827 ; tft_pic:tft_pic_inst|rom_addr[5]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.485      ;
; 0.831 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.488      ;
; 0.833 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.490      ;
; 0.841 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.498      ;
; 0.848 ; tft_pic:tft_pic_inst|rom_addr[5]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.504      ;
; 0.896 ; tft_ctrl:tft_ctrl_inst|cnt_h[6]   ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.164      ;
; 0.958 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.624      ;
; 0.964 ; tft_pic:tft_pic_inst|rom_addr[11] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a0~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.630      ;
; 0.973 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.639      ;
; 0.974 ; tft_pic:tft_pic_inst|rom_addr[9]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a8~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.640      ;
; 0.974 ; tft_pic:tft_pic_inst|rom_addr[12] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.629      ;
; 0.977 ; tft_pic:tft_pic_inst|rom_addr[12] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.633      ;
; 0.978 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a0~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.644      ;
; 0.983 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.652      ;
; 0.985 ; tft_pic:tft_pic_inst|rom_addr[8]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.651      ;
; 0.987 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a13~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.652      ;
; 0.993 ; tft_pic:tft_pic_inst|rom_addr[12] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.650      ;
; 0.999 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.675      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[10]                                                                                                    ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                                    ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                                    ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                                     ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                                     ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[8]                                                                                                     ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[9]                                                                                                     ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                                                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                                                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                                                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                                                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                                                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                                                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[10]                                                                                                         ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[11]                                                                                                         ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[12]                                                                                                         ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[2]                                                                                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[3]                                                                                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[4]                                                                                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[5]                                                                                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[6]                                                                                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[7]                                                                                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[8]                                                                                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[9]                                                                                                          ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|image_valid                                                                                                          ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[0]                                                                                                          ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[13]                                                                                                         ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[1]                                                                                                          ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|address_reg_a[0]                 ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|rden_a_store                     ;
; 55.278 ; 55.508       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 55.278 ; 55.508       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ;
; 55.278 ; 55.508       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 55.278 ; 55.508       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_re_reg       ;
; 55.279 ; 55.509       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 55.279 ; 55.509       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_re_reg       ;
; 55.279 ; 55.509       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 55.279 ; 55.509       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_re_reg        ;
; 55.280 ; 55.510       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 55.280 ; 55.510       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ;
; 55.280 ; 55.510       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 55.280 ; 55.510       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_re_reg       ;
; 55.280 ; 55.510       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_address_reg0 ;
; 55.280 ; 55.510       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_re_reg       ;
; 55.280 ; 55.510       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 55.280 ; 55.510       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ;
; 55.280 ; 55.510       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ;
; 55.280 ; 55.510       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_re_reg       ;
; 55.280 ; 55.510       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 55.280 ; 55.510       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ;
; 55.280 ; 55.510       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 55.280 ; 55.510       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a13~porta_re_reg       ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_re_reg       ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_re_reg       ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_re_reg       ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_re_reg       ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_re_reg       ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_re_reg       ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_re_reg        ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_re_reg        ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a8~porta_re_reg        ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 55.281 ; 55.511       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_re_reg        ;
; 55.282 ; 55.512       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 55.282 ; 55.512       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a0~porta_re_reg        ;
; 55.282 ; 55.512       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 55.282 ; 55.512       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a10~porta_re_reg       ;
; 55.282 ; 55.512       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 55.282 ; 55.512       ; 0.230          ; Low Pulse Width  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 7.868  ; 7.425  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 12.222 ; 11.708 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 10.368 ; 9.771  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 11.996 ; 11.268 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 10.722 ; 10.177 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 11.218 ; 10.532 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 11.030 ; 10.331 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 11.005 ; 10.210 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 10.940 ; 10.403 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 11.269 ; 10.521 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 10.518 ; 10.017 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 11.410 ; 10.674 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 12.059 ; 11.121 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 11.050 ; 10.443 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 10.825 ; 10.332 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 12.222 ; 11.708 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 11.156 ; 10.384 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 11.601 ; 10.842 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 3.025  ;        ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 9.389  ; 8.604  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 7.259  ; 6.824  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;        ; 2.946  ; Fall       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 6.412 ; 5.995 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 5.317 ; 4.973 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 6.081 ; 5.511 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 6.428 ; 5.974 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 6.451 ; 5.911 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 6.238 ; 5.797 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 5.876 ; 5.394 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 6.228 ; 5.702 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 6.124 ; 5.727 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 6.186 ; 5.786 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 5.882 ; 5.473 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 6.528 ; 6.081 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 7.449 ; 6.715 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 5.947 ; 5.420 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 5.317 ; 4.973 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 7.466 ; 7.033 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 6.166 ; 5.772 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 5.789 ; 5.280 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 2.565 ;       ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 7.003 ; 6.658 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 5.537 ; 5.252 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 2.489 ; Fall       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 6.476 ;    ;    ; 6.748 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 6.292 ;    ;    ; 6.556 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 104.686 ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.146 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.594  ; 0.000         ;
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 55.288 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                               ;
+---------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 104.686 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.122      ; 6.556      ;
; 104.686 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.122      ; 6.556      ;
; 104.706 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.129      ; 6.543      ;
; 104.706 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.129      ; 6.543      ;
; 104.786 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.123      ; 6.457      ;
; 104.786 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.123      ; 6.457      ;
; 104.806 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.130      ; 6.444      ;
; 104.806 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.130      ; 6.444      ;
; 104.807 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.120      ; 6.433      ;
; 104.807 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.120      ; 6.433      ;
; 104.809 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.120      ; 6.431      ;
; 104.809 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.120      ; 6.431      ;
; 104.811 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.119      ; 6.428      ;
; 104.811 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.119      ; 6.428      ;
; 104.814 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.118      ; 6.424      ;
; 104.814 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.118      ; 6.424      ;
; 104.814 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.127      ; 6.433      ;
; 104.814 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.127      ; 6.433      ;
; 104.819 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.126      ; 6.427      ;
; 104.819 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.126      ; 6.427      ;
; 104.820 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.122      ; 6.422      ;
; 104.820 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.122      ; 6.422      ;
; 104.826 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.127      ; 6.421      ;
; 104.826 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.127      ; 6.421      ;
; 104.836 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.128      ; 6.412      ;
; 104.836 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.128      ; 6.412      ;
; 104.840 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.129      ; 6.409      ;
; 104.840 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.129      ; 6.409      ;
; 104.907 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.121      ; 6.334      ;
; 104.907 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.121      ; 6.334      ;
; 104.909 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.123      ; 6.334      ;
; 104.909 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.123      ; 6.334      ;
; 104.909 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.121      ; 6.332      ;
; 104.909 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.121      ; 6.332      ;
; 104.911 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.120      ; 6.329      ;
; 104.911 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.120      ; 6.329      ;
; 104.914 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.122      ; 6.328      ;
; 104.914 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.122      ; 6.328      ;
; 104.914 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.119      ; 6.325      ;
; 104.914 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.119      ; 6.325      ;
; 104.914 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.128      ; 6.334      ;
; 104.914 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.128      ; 6.334      ;
; 104.919 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.127      ; 6.328      ;
; 104.919 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.127      ; 6.328      ;
; 104.926 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.128      ; 6.322      ;
; 104.926 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.128      ; 6.322      ;
; 104.929 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.130      ; 6.321      ;
; 104.929 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.130      ; 6.321      ;
; 104.934 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.129      ; 6.315      ;
; 104.934 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.129      ; 6.315      ;
; 104.936 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.129      ; 6.313      ;
; 104.936 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.129      ; 6.313      ;
; 104.941 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.120      ; 6.299      ;
; 104.941 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.120      ; 6.299      ;
; 104.943 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.120      ; 6.297      ;
; 104.943 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.120      ; 6.297      ;
; 104.945 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.119      ; 6.294      ;
; 104.945 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.119      ; 6.294      ;
; 104.948 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.118      ; 6.290      ;
; 104.948 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.118      ; 6.290      ;
; 104.948 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.127      ; 6.299      ;
; 104.948 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.127      ; 6.299      ;
; 104.953 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.126      ; 6.293      ;
; 104.953 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.126      ; 6.293      ;
; 104.956 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.121      ; 6.285      ;
; 104.956 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.121      ; 6.285      ;
; 104.957 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.122      ; 6.285      ;
; 104.957 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.122      ; 6.285      ;
; 104.959 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.122      ; 6.283      ;
; 104.959 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.122      ; 6.283      ;
; 104.960 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.127      ; 6.287      ;
; 104.960 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.127      ; 6.287      ;
; 104.970 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.128      ; 6.278      ;
; 104.970 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.128      ; 6.278      ;
; 104.973 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.129      ; 6.276      ;
; 104.973 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.129      ; 6.276      ;
; 104.975 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.122      ; 6.267      ;
; 104.975 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.122      ; 6.267      ;
; 104.977 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.129      ; 6.272      ;
; 104.977 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.129      ; 6.272      ;
; 104.979 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.129      ; 6.270      ;
; 104.979 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.129      ; 6.270      ;
; 104.982 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a10~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.129      ; 6.267      ;
; 104.982 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a10~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.129      ; 6.267      ;
; 104.995 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.129      ; 6.254      ;
; 104.995 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.129      ; 6.254      ;
; 104.998 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.122      ; 6.244      ;
; 104.998 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.122      ; 6.244      ;
; 105.016 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.129      ; 6.233      ;
; 105.016 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.129      ; 6.233      ;
; 105.030 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.121      ; 6.211      ;
; 105.030 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.121      ; 6.211      ;
; 105.032 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.121      ; 6.209      ;
; 105.032 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.121      ; 6.209      ;
; 105.033 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.123      ; 6.210      ;
; 105.033 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.123      ; 6.210      ;
; 105.034 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.120      ; 6.206      ;
; 105.034 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.120      ; 6.206      ;
; 105.035 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_re_reg       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.120      ; 6.205      ;
; 105.035 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.120      ; 6.205      ;
+---------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.146 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.473      ;
; 0.166 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.494      ;
; 0.170 ; tft_pic:tft_pic_inst|rom_addr[1]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.499      ;
; 0.172 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.501      ;
; 0.173 ; tft_pic:tft_pic_inst|rom_addr[12] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.501      ;
; 0.176 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.502      ;
; 0.181 ; tft_pic:tft_pic_inst|rom_addr[9]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.509      ;
; 0.184 ; tft_pic:tft_pic_inst|rom_addr[5]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.512      ;
; 0.186 ; tft_pic:tft_pic_inst|rom_addr[13] ; tft_pic:tft_pic_inst|rom_addr[13]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[1]   ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rom_addr[12] ; tft_pic:tft_pic_inst|rom_addr[12]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_addr[0]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rom_addr[1]  ; tft_pic:tft_pic_inst|rom_addr[1]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_addr[2]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_addr[3]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_addr[4]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rom_addr[5]  ; tft_pic:tft_pic_inst|rom_addr[5]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_addr[6]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_addr[7]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rom_addr[8]  ; tft_pic:tft_pic_inst|rom_addr[8]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rom_addr[9]  ; tft_pic:tft_pic_inst|rom_addr[9]                                                                                                          ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_addr[10]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rom_addr[11] ; tft_pic:tft_pic_inst|rom_addr[11]                                                                                                         ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.191 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.519      ;
; 0.274 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.607      ;
; 0.280 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.613      ;
; 0.286 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.619      ;
; 0.286 ; tft_pic:tft_pic_inst|rom_addr[13] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|address_reg_a[0]                 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.407      ;
; 0.287 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.618      ;
; 0.289 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.622      ;
; 0.293 ; tft_pic:tft_pic_inst|rom_addr[8]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.626      ;
; 0.294 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.624      ;
; 0.295 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.629      ;
; 0.300 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.631      ;
; 0.304 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.637      ;
; 0.305 ; tft_ctrl:tft_ctrl_inst|cnt_h[1]   ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.309 ; tft_ctrl:tft_ctrl_inst|cnt_h[5]   ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; tft_ctrl:tft_ctrl_inst|cnt_h[4]   ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.313 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.644      ;
; 0.313 ; tft_pic:tft_pic_inst|rom_addr[0]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.644      ;
; 0.319 ; tft_ctrl:tft_ctrl_inst|cnt_h[8]   ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.440      ;
; 0.319 ; tft_ctrl:tft_ctrl_inst|cnt_h[7]   ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.440      ;
; 0.321 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.653      ;
; 0.324 ; tft_pic:tft_pic_inst|rom_addr[1]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.655      ;
; 0.324 ; tft_pic:tft_pic_inst|rom_addr[1]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.658      ;
; 0.325 ; tft_pic:tft_pic_inst|rom_addr[5]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.654      ;
; 0.325 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.651      ;
; 0.326 ; tft_pic:tft_pic_inst|rom_addr[1]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.656      ;
; 0.326 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.659      ;
; 0.327 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.660      ;
; 0.328 ; tft_pic:tft_pic_inst|rom_addr[1]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.659      ;
; 0.328 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.657      ;
; 0.328 ; tft_pic:tft_pic_inst|rom_addr[8]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.661      ;
; 0.331 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.664      ;
; 0.332 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.662      ;
; 0.333 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.659      ;
; 0.334 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.664      ;
; 0.337 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.667      ;
; 0.337 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.666      ;
; 0.337 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.669      ;
; 0.338 ; tft_pic:tft_pic_inst|rom_addr[11] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.664      ;
; 0.339 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.672      ;
; 0.340 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.670      ;
; 0.340 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.670      ;
; 0.341 ; tft_pic:tft_pic_inst|rom_addr[1]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.674      ;
; 0.342 ; tft_pic:tft_pic_inst|rom_addr[10] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.672      ;
; 0.344 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.674      ;
; 0.344 ; tft_pic:tft_pic_inst|rom_addr[3]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.676      ;
; 0.345 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.677      ;
; 0.348 ; tft_pic:tft_pic_inst|rom_addr[5]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.674      ;
; 0.349 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.682      ;
; 0.350 ; tft_pic:tft_pic_inst|rom_addr[5]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.683      ;
; 0.352 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.682      ;
; 0.360 ; tft_pic:tft_pic_inst|rom_addr[2]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.690      ;
; 0.363 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.693      ;
; 0.363 ; tft_pic:tft_pic_inst|rom_addr[5]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.695      ;
; 0.368 ; tft_pic:tft_pic_inst|rom_addr[5]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.698      ;
; 0.370 ; tft_pic:tft_pic_inst|rom_addr[4]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.700      ;
; 0.381 ; tft_ctrl:tft_ctrl_inst|cnt_h[6]   ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                           ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.502      ;
; 0.427 ; tft_pic:tft_pic_inst|rom_addr[11] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a0~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.761      ;
; 0.429 ; tft_pic:tft_pic_inst|rom_addr[12] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.758      ;
; 0.430 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.765      ;
; 0.431 ; tft_pic:tft_pic_inst|rom_addr[9]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a8~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.766      ;
; 0.432 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a0~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.766      ;
; 0.434 ; tft_pic:tft_pic_inst|rom_addr[12] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.764      ;
; 0.435 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a13~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.769      ;
; 0.436 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.771      ;
; 0.438 ; tft_pic:tft_pic_inst|rom_addr[6]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.772      ;
; 0.442 ; tft_pic:tft_pic_inst|rom_addr[8]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.777      ;
; 0.446 ; tft_pic:tft_pic_inst|rom_addr[12] ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_address_reg0 ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.776      ;
; 0.449 ; tft_pic:tft_pic_inst|rom_addr[7]  ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a8~porta_address_reg0  ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.784      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 55.288 ; 55.518       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 55.288 ; 55.518       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_re_reg       ;
; 55.288 ; 55.518       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 55.288 ; 55.518       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_re_reg       ;
; 55.288 ; 55.518       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ;
; 55.288 ; 55.518       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_re_reg       ;
; 55.289 ; 55.519       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 55.289 ; 55.519       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_re_reg       ;
; 55.289 ; 55.519       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 55.289 ; 55.519       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_re_reg        ;
; 55.289 ; 55.519       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 55.289 ; 55.519       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ;
; 55.289 ; 55.519       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 55.289 ; 55.519       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_re_reg       ;
; 55.289 ; 55.519       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 55.289 ; 55.519       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ;
; 55.289 ; 55.519       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ;
; 55.289 ; 55.519       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ;
; 55.289 ; 55.519       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ;
; 55.289 ; 55.519       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_re_reg       ;
; 55.289 ; 55.519       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 55.289 ; 55.519       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a0~porta_re_reg        ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a10~porta_re_reg       ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a13~porta_re_reg       ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_re_reg       ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_re_reg       ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_re_reg       ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_re_reg       ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_address_reg0 ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_re_reg       ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_re_reg       ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_re_reg       ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a2~porta_re_reg        ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_re_reg        ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_re_reg        ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a8~porta_re_reg        ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 55.290 ; 55.520       ; 0.230          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_re_reg        ;
; 55.351 ; 55.535       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                                                                           ;
; 55.351 ; 55.535       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                                                                           ;
; 55.351 ; 55.535       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                                                                           ;
; 55.351 ; 55.535       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                                                                           ;
; 55.351 ; 55.535       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                                           ;
; 55.351 ; 55.535       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                           ;
; 55.351 ; 55.535       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                           ;
; 55.351 ; 55.535       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                           ;
; 55.351 ; 55.535       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                           ;
; 55.351 ; 55.535       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                           ;
; 55.351 ; 55.535       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                           ;
; 55.351 ; 55.535       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                           ;
; 55.351 ; 55.535       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                                                                           ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                                    ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                                    ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                                     ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                                     ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                                                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|image_valid                                                                                                          ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[10]                                                                                                    ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[8]                                                                                                     ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[9]                                                                                                     ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[0]                                                                                                          ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[10]                                                                                                         ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[11]                                                                                                         ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[12]                                                                                                         ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[13]                                                                                                         ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[1]                                                                                                          ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[2]                                                                                                          ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rom_addr[3]                                                                                                          ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 3.711 ; 3.754 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 5.738 ; 6.027 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 4.535 ; 4.716 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 5.299 ; 5.583 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 4.739 ; 4.952 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 4.931 ; 5.148 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 4.848 ; 5.064 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 4.809 ; 5.059 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 4.875 ; 5.102 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 4.996 ; 5.281 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 4.669 ; 4.892 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 5.115 ; 5.422 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 5.355 ; 5.656 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 4.866 ; 5.101 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 4.805 ; 5.063 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 5.738 ; 6.027 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 4.954 ; 5.235 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 5.080 ; 5.347 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 1.536 ;       ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 4.258 ; 4.448 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 3.346 ; 3.444 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 1.604 ; Fall       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 3.014 ; 3.066 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 2.522 ; 2.615 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 2.742 ; 2.921 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 2.964 ; 3.181 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 2.927 ; 3.115 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 2.865 ; 3.044 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 2.688 ; 2.866 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 2.830 ; 3.011 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 2.832 ; 3.024 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 2.915 ; 2.999 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 2.697 ; 2.853 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 3.025 ; 3.132 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 3.344 ; 3.572 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 2.690 ; 2.870 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 2.522 ; 2.615 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 3.728 ; 3.962 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 2.876 ; 2.953 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 2.695 ; 2.789 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 1.304 ;       ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 3.249 ; 3.346 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 2.598 ; 2.670 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 1.370 ; Fall       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 3.804 ;    ;    ; 4.121 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 3.722 ;    ;    ; 4.044 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 96.944 ; 0.146 ; N/A      ; N/A     ; 9.594               ;
;  sys_clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 96.944 ; 0.146 ; N/A      ; N/A     ; 55.272              ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  sys_clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 8.391  ; 8.085  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 13.192 ; 13.005 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 11.102 ; 10.793 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 12.818 ; 12.418 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 11.508 ; 11.218 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 11.987 ; 11.607 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 11.773 ; 11.408 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 11.731 ; 11.277 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 11.740 ; 11.457 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 12.020 ; 11.615 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 11.303 ; 11.036 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 12.191 ; 11.772 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 12.823 ; 12.274 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 11.827 ; 11.537 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 11.602 ; 11.385 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 13.192 ; 13.005 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 11.913 ; 11.446 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 12.364 ; 11.970 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 3.248  ;        ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 9.955  ; 9.447  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 7.704  ; 7.473  ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;        ; 3.214  ; Fall       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 3.014 ; 3.066 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 2.522 ; 2.615 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 2.742 ; 2.921 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 2.964 ; 3.181 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 2.927 ; 3.115 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 2.865 ; 3.044 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 2.688 ; 2.866 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 2.830 ; 3.011 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 2.832 ; 3.024 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 2.915 ; 2.999 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 2.697 ; 2.853 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 3.025 ; 3.132 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 3.344 ; 3.572 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 2.690 ; 2.870 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 2.522 ; 2.615 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 3.728 ; 3.962 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 2.876 ; 2.953 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 2.695 ; 2.789 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 1.304 ;       ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 3.249 ; 3.346 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 2.598 ; 2.670 ; Rise       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 1.370 ; Fall       ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 7.235 ;    ;    ; 7.424 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 3.722 ;    ;    ; 4.044 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; rgb[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_clk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_bl        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_de        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tft_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tft_bl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; tft_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tft_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tft_bl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; tft_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tft_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tft_bl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; tft_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 28873    ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 28873    ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 44    ; 44   ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 407   ; 407  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue Dec 13 21:31:47 2022
Info: Command: quartus_sta tft_rom_pic -c tft_rom_pic
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'tft_rom_pic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {vga_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name {vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]} {vga_clk_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 96.944
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    96.944               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.437
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.437               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.934               0.000 sys_clk 
    Info (332119):    55.276               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 97.909
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    97.909               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.943               0.000 sys_clk 
    Info (332119):    55.272               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 104.686
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   104.686               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.146
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.146               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 sys_clk 
    Info (332119):    55.288               0.000 vga_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4664 megabytes
    Info: Processing ended: Tue Dec 13 21:31:50 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


