-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
-- Date        : Fri Nov 22 18:02:14 2019
-- Host        : T5820 running 64-bit Ubuntu 18.04.2 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/bangya/Reserved/RV-HTG937-v3.1/RV-HTG937-v3.1.srcs/sources_1/ip/hbm_0/hbm_0_sim_netlist.vhdl
-- Design      : hbm_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcvu37p-fsvh2892-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hbm_0_hbm_apb_arbiter is
  port (
    \apb_mux_sel_r_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \apb_mux_sel_r_reg[1]_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    APB_0_PWDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    APB_0_PADDR : out STD_LOGIC_VECTOR ( 21 downto 0 );
    penable_0 : out STD_LOGIC;
    pwrite_0 : out STD_LOGIC;
    psel_0 : out STD_LOGIC;
    \apb_mux_sel_r_reg[1]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \apb_mux_sel_r_reg[0]_0\ : out STD_LOGIC;
    \apb_mux_sel_r_reg[0]_1\ : out STD_LOGIC;
    \apb_mux_sel_r_reg[0]_2\ : out STD_LOGIC;
    xsdb_apb_prdata_0_s : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \apb_mux_sel_r_reg[0]_3\ : out STD_LOGIC;
    \apb_mux_sel_r_reg[0]_4\ : out STD_LOGIC;
    \state_reg[3]\ : out STD_LOGIC;
    \apb_mux_sel_r_reg[0]_5\ : out STD_LOGIC;
    polling_r_reg : out STD_LOGIC;
    \apb_mux_sel_r_reg[1]_3\ : out STD_LOGIC;
    \apb_mux_sel_r_reg[1]_4\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \apb_mux_sel_r_reg[1]_5\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \apb_mux_sel_r_reg[0]_6\ : out STD_LOGIC;
    \apb_mux_sel_r_reg[0]_7\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    APB_0_PSLVERR : out STD_LOGIC;
    APB_0_PREADY : out STD_LOGIC;
    pready_0 : in STD_LOGIC;
    APB_0_PRDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \apb_poll_complete_r0_carry__0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    apb_poll_complete_r0_carry : in STD_LOGIC;
    apb_poll_complete_r0_carry_0 : in STD_LOGIC;
    apb_poll_complete_r0_carry_1 : in STD_LOGIC;
    AXI_00_ARREADY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    temp_apb_paddr_0_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_00_ARREADY_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_00_ARREADY_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    temp_apb_pwdata_0_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_00_ARREADY_2 : in STD_LOGIC_VECTOR ( 21 downto 0 );
    AXI_00_ARREADY_3 : in STD_LOGIC_VECTOR ( 21 downto 0 );
    AXI_00_ARREADY_4 : in STD_LOGIC_VECTOR ( 19 downto 0 );
    APB_0_PENABLE : in STD_LOGIC;
    temp_apb_penable_0_s : in STD_LOGIC;
    intrnl_apb_penable_0_s : in STD_LOGIC;
    xsdb_apb_penable_0_s : in STD_LOGIC;
    intrnl_apb_pwrite_0_s : in STD_LOGIC;
    APB_0_PWRITE : in STD_LOGIC;
    xsdb_apb_pwrite_0_s : in STD_LOGIC;
    temp_apb_pwrite_0_s : in STD_LOGIC;
    intrnl_apb_psel_0_s : in STD_LOGIC;
    APB_0_PSEL : in STD_LOGIC;
    xsdb_apb_psel_0_s : in STD_LOGIC;
    temp_apb_psel_0_s : in STD_LOGIC;
    \apb_poll_complete_r0_carry__0_0\ : in STD_LOGIC;
    \apb_poll_complete_r0_carry__0_1\ : in STD_LOGIC;
    apb_poll_complete_r0_carry_2 : in STD_LOGIC;
    apb_poll_complete_r0_carry_3 : in STD_LOGIC;
    apb_poll_complete_r0_carry_4 : in STD_LOGIC;
    apb_poll_complete_r0_carry_5 : in STD_LOGIC;
    apb_poll_complete_r0_carry_6 : in STD_LOGIC;
    a_psel_reg : in STD_LOGIC;
    a_psel_reg_0 : in STD_LOGIC;
    a_psel_reg_1 : in STD_LOGIC;
    pslverr_0 : in STD_LOGIC;
    \state_reg[15]\ : in STD_LOGIC;
    \state_reg[15]_0\ : in STD_LOGIC;
    \apb_pwdata_r_reg[23]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    polling_r : in STD_LOGIC;
    apb_poll_complete_r0_carry_7 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \apb_mux_sel_r_reg[1]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    APB_0_PCLK : in STD_LOGIC;
    \apb_mux_sel_r_reg[1]_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hbm_0_hbm_apb_arbiter : entity is "hbm_apb_arbiter";
end hbm_0_hbm_apb_arbiter;

architecture STRUCTURE of hbm_0_hbm_apb_arbiter is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^apb_mux_sel_r_reg[0]_2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \APB_0_PRDATA[0]_INST_0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[10]_INST_0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[11]_INST_0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[12]_INST_0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[13]_INST_0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[14]_INST_0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[15]_INST_0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[16]_INST_0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[17]_INST_0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[18]_INST_0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[19]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[1]_INST_0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[20]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[21]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[22]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[23]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[24]_INST_0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[25]_INST_0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[26]_INST_0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[27]_INST_0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[28]_INST_0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[29]_INST_0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[2]_INST_0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[31]_INST_0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[3]_INST_0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[4]_INST_0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[5]_INST_0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[6]_INST_0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[7]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[8]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \APB_0_PRDATA[9]_INST_0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of APB_0_PREADY_INST_0 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of APB_0_PSLVERR_INST_0 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ONE_STACK_HBM.hbm_one_stack_intf_i_56\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ONE_STACK_HBM.hbm_one_stack_intf_i_57\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ONE_STACK_HBM.hbm_one_stack_intf_i_72\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ONE_STACK_HBM.hbm_one_stack_intf_i_73\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ONE_STACK_HBM.hbm_one_stack_intf_i_75\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of a_psel_i_2 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of apb_psel_r_i_3 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \curr_state[0]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \data_from_apb[15]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \data_from_apb[16]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \data_from_apb[17]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \data_from_apb[18]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \data_from_apb[19]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \data_from_apb[20]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \data_from_apb[21]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data_from_apb[22]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data_from_apb[23]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \data_from_apb[24]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \data_from_apb[25]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \data_from_apb[26]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \data_from_apb[27]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \data_from_apb[28]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \data_from_apb[29]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \data_from_apb[30]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \data_from_apb[31]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \reading_r_i_2__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \state[11]_i_4\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \state[12]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \state[15]_i_5\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \temp_value_r[0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \temp_value_r[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \temp_value_r[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \temp_value_r[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \temp_value_r[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \temp_value_r[5]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \temp_value_r[6]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \temp_value_r[6]_i_4\ : label is "soft_lutpair2";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \apb_mux_sel_r_reg[0]_2\ <= \^apb_mux_sel_r_reg[0]_2\;
\APB_0_PRDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(0)
    );
\APB_0_PRDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(10),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(10)
    );
\APB_0_PRDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(11),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(11)
    );
\APB_0_PRDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(12),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(12)
    );
\APB_0_PRDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(13),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(13)
    );
\APB_0_PRDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(14),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(14)
    );
\APB_0_PRDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(15),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(15)
    );
\APB_0_PRDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(16),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(16)
    );
\APB_0_PRDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(17),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(17)
    );
\APB_0_PRDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(18),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(18)
    );
\APB_0_PRDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(19),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(19)
    );
\APB_0_PRDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(1),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(1)
    );
\APB_0_PRDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(20),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(20)
    );
\APB_0_PRDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(21),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(21)
    );
\APB_0_PRDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(22),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(22)
    );
\APB_0_PRDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(23),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(23)
    );
\APB_0_PRDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(24),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(24)
    );
\APB_0_PRDATA[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(25),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(25)
    );
\APB_0_PRDATA[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(26),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(26)
    );
\APB_0_PRDATA[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(27),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(27)
    );
\APB_0_PRDATA[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(28),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(28)
    );
\APB_0_PRDATA[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(29),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(29)
    );
\APB_0_PRDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(2)
    );
\APB_0_PRDATA[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(30),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(30)
    );
\APB_0_PRDATA[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(31),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(31)
    );
\APB_0_PRDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(3)
    );
\APB_0_PRDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(4),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(4)
    );
\APB_0_PRDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(5),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(5)
    );
\APB_0_PRDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(6),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(6)
    );
\APB_0_PRDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(7),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(7)
    );
\APB_0_PRDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(8),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(8)
    );
\APB_0_PRDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(9),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_7\(9)
    );
APB_0_PREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => pready_0,
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => APB_0_PREADY
    );
APB_0_PSLVERR_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => pslverr_0,
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => APB_0_PSLVERR
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => APB_0_PENABLE,
      I1 => temp_apb_penable_0_s,
      I2 => intrnl_apb_penable_0_s,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => xsdb_apb_penable_0_s,
      O => penable_0
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => intrnl_apb_psel_0_s,
      I1 => APB_0_PSEL,
      I2 => xsdb_apb_psel_0_s,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => temp_apb_psel_0_s,
      O => psel_0
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => intrnl_apb_pwrite_0_s,
      I1 => APB_0_PWRITE,
      I2 => xsdb_apb_pwrite_0_s,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => temp_apb_pwrite_0_s,
      O => pwrite_0
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => AXI_00_ARREADY_3(21),
      I1 => temp_apb_paddr_0_s(1),
      I2 => AXI_00_ARREADY_2(21),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => AXI_00_ARREADY_4(19),
      O => APB_0_PADDR(21)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => AXI_00_ARREADY_4(18),
      I1 => AXI_00_ARREADY_3(20),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_2(20),
      O => APB_0_PADDR(20)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => AXI_00_ARREADY_4(17),
      I1 => AXI_00_ARREADY_3(19),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_2(19),
      O => APB_0_PADDR(19)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => AXI_00_ARREADY_3(18),
      I1 => temp_apb_paddr_0_s(1),
      I2 => AXI_00_ARREADY_2(18),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => AXI_00_ARREADY_4(16),
      O => APB_0_PADDR(18)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => AXI_00_ARREADY_4(15),
      I1 => AXI_00_ARREADY_3(17),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_2(17),
      O => APB_0_PADDR(17)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => AXI_00_ARREADY_2(16),
      I1 => AXI_00_ARREADY_3(16),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_4(14),
      O => APB_0_PADDR(16)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => AXI_00_ARREADY_3(15),
      I1 => AXI_00_ARREADY_4(13),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_2(15),
      O => APB_0_PADDR(15)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => AXI_00_ARREADY_4(12),
      I1 => AXI_00_ARREADY_3(14),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_2(14),
      O => APB_0_PADDR(14)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => AXI_00_ARREADY_3(13),
      I1 => AXI_00_ARREADY_2(13),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => AXI_00_ARREADY_4(11),
      O => APB_0_PADDR(13)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => AXI_00_ARREADY_4(10),
      I1 => AXI_00_ARREADY_3(12),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_2(12),
      O => APB_0_PADDR(12)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => AXI_00_ARREADY_4(9),
      I1 => AXI_00_ARREADY_3(11),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_2(11),
      O => APB_0_PADDR(11)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => AXI_00_ARREADY_4(8),
      I1 => AXI_00_ARREADY_3(10),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_2(10),
      O => APB_0_PADDR(10)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => AXI_00_ARREADY_2(9),
      I1 => AXI_00_ARREADY_3(9),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_4(7),
      O => APB_0_PADDR(9)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => AXI_00_ARREADY_2(8),
      I1 => AXI_00_ARREADY_4(6),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_3(8),
      O => APB_0_PADDR(8)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => AXI_00_ARREADY_2(7),
      I1 => AXI_00_ARREADY_3(7),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_4(5),
      O => APB_0_PADDR(7)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => AXI_00_ARREADY_4(4),
      I1 => AXI_00_ARREADY_2(6),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => AXI_00_ARREADY_3(6),
      O => APB_0_PADDR(6)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => AXI_00_ARREADY_4(3),
      I1 => AXI_00_ARREADY_3(5),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_2(5),
      O => APB_0_PADDR(5)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => AXI_00_ARREADY_4(2),
      I1 => AXI_00_ARREADY_3(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_2(4),
      O => APB_0_PADDR(4)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => AXI_00_ARREADY_2(3),
      I1 => AXI_00_ARREADY_4(1),
      I2 => AXI_00_ARREADY_3(3),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => temp_apb_paddr_0_s(0),
      O => APB_0_PADDR(3)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => AXI_00_ARREADY_2(2),
      I1 => temp_apb_paddr_0_s(1),
      I2 => AXI_00_ARREADY_3(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => AXI_00_ARREADY_4(0),
      O => APB_0_PADDR(2)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => AXI_00_ARREADY_2(1),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => AXI_00_ARREADY_3(1),
      O => APB_0_PADDR(1)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => AXI_00_ARREADY_2(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => AXI_00_ARREADY_3(0),
      O => APB_0_PADDR(0)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => AXI_00_ARREADY_1(31),
      I1 => AXI_00_ARREADY(31),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_0(31),
      O => APB_0_PWDATA(31)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => AXI_00_ARREADY_0(30),
      I1 => AXI_00_ARREADY(30),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_1(30),
      O => APB_0_PWDATA(30)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => AXI_00_ARREADY_0(29),
      I1 => AXI_00_ARREADY_1(29),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY(29),
      O => APB_0_PWDATA(29)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => AXI_00_ARREADY_0(28),
      I1 => AXI_00_ARREADY(28),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_1(28),
      O => APB_0_PWDATA(28)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => AXI_00_ARREADY_1(27),
      I1 => AXI_00_ARREADY_0(27),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => AXI_00_ARREADY(27),
      O => APB_0_PWDATA(27)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => AXI_00_ARREADY_1(26),
      I1 => AXI_00_ARREADY(26),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_0(26),
      O => APB_0_PWDATA(26)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => AXI_00_ARREADY_1(25),
      I1 => AXI_00_ARREADY(25),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_0(25),
      O => APB_0_PWDATA(25)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => AXI_00_ARREADY_1(24),
      I1 => AXI_00_ARREADY_0(24),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => AXI_00_ARREADY(24),
      O => APB_0_PWDATA(24)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => AXI_00_ARREADY_0(23),
      I1 => AXI_00_ARREADY_1(23),
      I2 => AXI_00_ARREADY(23),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => temp_apb_pwdata_0_s(0),
      O => APB_0_PWDATA(23)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => AXI_00_ARREADY(22),
      I1 => AXI_00_ARREADY_1(22),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_0(22),
      O => APB_0_PWDATA(22)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => AXI_00_ARREADY(21),
      I1 => temp_apb_paddr_0_s(1),
      I2 => AXI_00_ARREADY_0(21),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => AXI_00_ARREADY_1(21),
      O => APB_0_PWDATA(21)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => AXI_00_ARREADY_1(20),
      I1 => AXI_00_ARREADY(20),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_0(20),
      O => APB_0_PWDATA(20)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => AXI_00_ARREADY_1(19),
      I1 => AXI_00_ARREADY_0(19),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => AXI_00_ARREADY(19),
      O => APB_0_PWDATA(19)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => AXI_00_ARREADY_0(18),
      I1 => AXI_00_ARREADY(18),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_1(18),
      O => APB_0_PWDATA(18)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => AXI_00_ARREADY_1(17),
      I1 => AXI_00_ARREADY(17),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_0(17),
      O => APB_0_PWDATA(17)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => AXI_00_ARREADY_1(16),
      I1 => AXI_00_ARREADY(16),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_0(16),
      O => APB_0_PWDATA(16)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => AXI_00_ARREADY(15),
      I1 => temp_apb_paddr_0_s(1),
      I2 => AXI_00_ARREADY_0(15),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => AXI_00_ARREADY_1(15),
      O => APB_0_PWDATA(15)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => AXI_00_ARREADY_1(14),
      I1 => AXI_00_ARREADY_0(14),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => AXI_00_ARREADY(14),
      O => APB_0_PWDATA(14)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => AXI_00_ARREADY(13),
      I1 => AXI_00_ARREADY_0(13),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => AXI_00_ARREADY_1(13),
      O => APB_0_PWDATA(13)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => AXI_00_ARREADY(12),
      I1 => AXI_00_ARREADY_0(12),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => AXI_00_ARREADY_1(12),
      O => APB_0_PWDATA(12)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => AXI_00_ARREADY(11),
      I1 => AXI_00_ARREADY_1(11),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_0(11),
      O => APB_0_PWDATA(11)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => AXI_00_ARREADY_1(10),
      I1 => AXI_00_ARREADY(10),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_0(10),
      O => APB_0_PWDATA(10)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => AXI_00_ARREADY_1(9),
      I1 => AXI_00_ARREADY(9),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_0(9),
      O => APB_0_PWDATA(9)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => AXI_00_ARREADY(8),
      I1 => AXI_00_ARREADY_1(8),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_0(8),
      O => APB_0_PWDATA(8)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => AXI_00_ARREADY_1(7),
      I1 => AXI_00_ARREADY(7),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_0(7),
      O => APB_0_PWDATA(7)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => AXI_00_ARREADY(6),
      I1 => AXI_00_ARREADY_1(6),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_0(6),
      O => APB_0_PWDATA(6)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => AXI_00_ARREADY_1(5),
      I1 => AXI_00_ARREADY(5),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_0(5),
      O => APB_0_PWDATA(5)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => AXI_00_ARREADY_1(4),
      I1 => AXI_00_ARREADY(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => AXI_00_ARREADY_0(4),
      O => APB_0_PWDATA(4)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => AXI_00_ARREADY(3),
      I1 => temp_apb_paddr_0_s(1),
      I2 => AXI_00_ARREADY_0(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => AXI_00_ARREADY_1(3),
      O => APB_0_PWDATA(3)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => AXI_00_ARREADY_0(2),
      I1 => temp_apb_paddr_0_s(1),
      I2 => AXI_00_ARREADY(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => AXI_00_ARREADY_1(2),
      O => APB_0_PWDATA(2)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => AXI_00_ARREADY(1),
      I1 => temp_apb_paddr_0_s(1),
      I2 => AXI_00_ARREADY_0(1),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => AXI_00_ARREADY_1(1),
      O => APB_0_PWDATA(1)
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => AXI_00_ARREADY(0),
      I1 => temp_apb_paddr_0_s(1),
      I2 => AXI_00_ARREADY_0(0),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => AXI_00_ARREADY_1(0),
      O => APB_0_PWDATA(0)
    );
a_psel_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => a_psel_reg,
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \state_reg[3]\
    );
a_psel_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0F00004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => a_psel_reg,
      I3 => \^apb_mux_sel_r_reg[0]_2\,
      I4 => a_psel_reg_0,
      I5 => a_psel_reg_1,
      O => \apb_mux_sel_r_reg[0]_3\
    );
\apb_fsm_curr_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800000008000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => pready_0,
      I3 => polling_r,
      I4 => CO(0),
      I5 => \apb_pwdata_r_reg[23]\,
      O => \apb_mux_sel_r_reg[1]_3\
    );
\apb_mux_sel_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => E(0),
      CLR => \apb_mux_sel_r_reg[1]_7\,
      D => \apb_mux_sel_r_reg[1]_6\(0),
      Q => \^q\(0)
    );
\apb_mux_sel_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => E(0),
      CLR => \apb_mux_sel_r_reg[1]_7\,
      D => \apb_mux_sel_r_reg[1]_6\(1),
      Q => \^q\(1)
    );
\apb_paddr_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \apb_pwdata_r_reg[23]\,
      I1 => CO(0),
      I2 => polling_r,
      I3 => pready_0,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => polling_r_reg
    );
\apb_poll_complete_r0_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000010EF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => APB_0_PRDATA(27),
      I3 => \apb_poll_complete_r0_carry__0\(9),
      I4 => \apb_poll_complete_r0_carry__0_0\,
      O => \apb_mux_sel_r_reg[1]_2\(1)
    );
\apb_poll_complete_r0_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000010EF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => APB_0_PRDATA(25),
      I3 => \apb_poll_complete_r0_carry__0\(8),
      I4 => \apb_poll_complete_r0_carry__0_1\,
      O => \apb_mux_sel_r_reg[1]_2\(0)
    );
apb_poll_complete_r0_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000010EF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => APB_0_PRDATA(23),
      I3 => \apb_poll_complete_r0_carry__0\(7),
      I4 => apb_poll_complete_r0_carry_2,
      O => S(7)
    );
apb_poll_complete_r0_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000010EF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => APB_0_PRDATA(20),
      I3 => \apb_poll_complete_r0_carry__0\(6),
      I4 => apb_poll_complete_r0_carry,
      O => S(6)
    );
\apb_poll_complete_r0_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7777777F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => APB_0_PRDATA(19),
      I3 => APB_0_PRDATA(18),
      I4 => APB_0_PRDATA(20),
      O => \apb_mux_sel_r_reg[1]_5\(6)
    );
apb_poll_complete_r0_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000010EF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => APB_0_PRDATA(17),
      I3 => \apb_poll_complete_r0_carry__0\(5),
      I4 => apb_poll_complete_r0_carry_3,
      O => S(5)
    );
\apb_poll_complete_r0_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000001FFFFFF"
    )
        port map (
      I0 => APB_0_PRDATA(17),
      I1 => APB_0_PRDATA(16),
      I2 => APB_0_PRDATA(15),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => apb_poll_complete_r0_carry_7,
      O => \apb_mux_sel_r_reg[1]_5\(5)
    );
apb_poll_complete_r0_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000010EF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => APB_0_PRDATA(14),
      I3 => \apb_poll_complete_r0_carry__0\(4),
      I4 => apb_poll_complete_r0_carry_0,
      O => S(4)
    );
\apb_poll_complete_r0_carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7777777F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => APB_0_PRDATA(13),
      I3 => APB_0_PRDATA(12),
      I4 => APB_0_PRDATA(14),
      O => \apb_mux_sel_r_reg[1]_5\(4)
    );
apb_poll_complete_r0_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000010EF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => APB_0_PRDATA(9),
      I3 => \apb_poll_complete_r0_carry__0\(3),
      I4 => apb_poll_complete_r0_carry_4,
      O => S(3)
    );
\apb_poll_complete_r0_carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7777777F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => APB_0_PRDATA(11),
      I3 => APB_0_PRDATA(10),
      I4 => APB_0_PRDATA(9),
      O => \apb_mux_sel_r_reg[1]_5\(3)
    );
apb_poll_complete_r0_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000010EF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => APB_0_PRDATA(8),
      I3 => \apb_poll_complete_r0_carry__0\(2),
      I4 => apb_poll_complete_r0_carry_1,
      O => S(2)
    );
\apb_poll_complete_r0_carry_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7777777F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => APB_0_PRDATA(7),
      I3 => APB_0_PRDATA(6),
      I4 => APB_0_PRDATA(8),
      O => \apb_mux_sel_r_reg[1]_5\(2)
    );
apb_poll_complete_r0_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000010EF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => APB_0_PRDATA(3),
      I3 => \apb_poll_complete_r0_carry__0\(1),
      I4 => apb_poll_complete_r0_carry_5,
      O => S(1)
    );
\apb_poll_complete_r0_carry_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000001FFFFFF"
    )
        port map (
      I0 => APB_0_PRDATA(5),
      I1 => APB_0_PRDATA(4),
      I2 => APB_0_PRDATA(3),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => apb_poll_complete_r0_carry_7,
      O => \apb_mux_sel_r_reg[1]_5\(1)
    );
apb_poll_complete_r0_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000010EF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => APB_0_PRDATA(2),
      I3 => \apb_poll_complete_r0_carry__0\(0),
      I4 => apb_poll_complete_r0_carry_6,
      O => S(0)
    );
\apb_poll_complete_r0_carry_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800000000F1FFFFF"
    )
        port map (
      I0 => APB_0_PRDATA(1),
      I1 => APB_0_PRDATA(2),
      I2 => \^q\(1),
      I3 => APB_0_PRDATA(0),
      I4 => \^q\(0),
      I5 => apb_poll_complete_r0_carry_7,
      O => \apb_mux_sel_r_reg[1]_5\(0)
    );
apb_psel_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_0\
    );
\curr_state[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => pready_0,
      O => \apb_mux_sel_r_reg[1]_0\
    );
\data_from_apb[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_5\
    );
\data_from_apb[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(16),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => xsdb_apb_prdata_0_s(0)
    );
\data_from_apb[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(17),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => xsdb_apb_prdata_0_s(1)
    );
\data_from_apb[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(18),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => xsdb_apb_prdata_0_s(2)
    );
\data_from_apb[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(19),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => xsdb_apb_prdata_0_s(3)
    );
\data_from_apb[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(20),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => xsdb_apb_prdata_0_s(4)
    );
\data_from_apb[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(21),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => xsdb_apb_prdata_0_s(5)
    );
\data_from_apb[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(22),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => xsdb_apb_prdata_0_s(6)
    );
\data_from_apb[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(23),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => xsdb_apb_prdata_0_s(7)
    );
\data_from_apb[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(24),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => xsdb_apb_prdata_0_s(8)
    );
\data_from_apb[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(25),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => xsdb_apb_prdata_0_s(9)
    );
\data_from_apb[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(26),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => xsdb_apb_prdata_0_s(10)
    );
\data_from_apb[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(27),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => xsdb_apb_prdata_0_s(11)
    );
\data_from_apb[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(28),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => xsdb_apb_prdata_0_s(12)
    );
\data_from_apb[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(29),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => xsdb_apb_prdata_0_s(13)
    );
\data_from_apb[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(30),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => xsdb_apb_prdata_0_s(14)
    );
\data_from_apb[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => APB_0_PRDATA(31),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => xsdb_apb_prdata_0_s(15)
    );
gen_poll_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => pready_0,
      I3 => polling_r,
      I4 => CO(0),
      I5 => \apb_pwdata_r_reg[23]\,
      O => \apb_mux_sel_r_reg[1]_4\
    );
\reading_r_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => pready_0,
      O => \apb_mux_sel_r_reg[1]_1\
    );
\state[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => a_psel_reg,
      I3 => \^apb_mux_sel_r_reg[0]_2\,
      O => \apb_mux_sel_r_reg[0]_4\
    );
\state[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \^apb_mux_sel_r_reg[0]_2\,
      I1 => pready_0,
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_1\
    );
\state[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF00DFDF"
    )
        port map (
      I0 => pslverr_0,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \state_reg[15]\,
      I4 => \state_reg[15]_0\,
      O => \^apb_mux_sel_r_reg[0]_2\
    );
\temp_value_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => APB_0_PRDATA(24),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => D(0)
    );
\temp_value_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => APB_0_PRDATA(25),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\temp_value_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => APB_0_PRDATA(26),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => D(2)
    );
\temp_value_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => APB_0_PRDATA(27),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => D(3)
    );
\temp_value_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => APB_0_PRDATA(28),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => D(4)
    );
\temp_value_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => APB_0_PRDATA(29),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => D(5)
    );
\temp_value_r[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => APB_0_PRDATA(30),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => D(6)
    );
\temp_value_r[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \apb_mux_sel_r_reg[0]_6\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hbm_0_hbm_apb_mst is
  port (
    apb_back_press_0 : out STD_LOGIC;
    APB_0_PRESET_N_0 : out STD_LOGIC;
    apb_switch_r_reg_0 : out STD_LOGIC;
    intrnl_apb_psel_0_s : out STD_LOGIC;
    intrnl_apb_penable_0_s : out STD_LOGIC;
    intrnl_apb_pwrite_0_s : out STD_LOGIC;
    polling_r_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_apb_data_r_reg[29]_0\ : out STD_LOGIC;
    \gen_apb_data_r_reg[24]_0\ : out STD_LOGIC;
    \gen_apb_data_r_reg[21]_0\ : out STD_LOGIC;
    \gen_apb_data_r_reg[18]_0\ : out STD_LOGIC;
    \gen_apb_data_r_reg[15]_0\ : out STD_LOGIC;
    \gen_apb_data_r_reg[12]_0\ : out STD_LOGIC;
    \gen_apb_data_r_reg[10]_0\ : out STD_LOGIC;
    \gen_apb_data_r_reg[6]_0\ : out STD_LOGIC;
    \gen_apb_data_r_reg[5]_0\ : out STD_LOGIC;
    \gen_apb_data_r_reg[0]_0\ : out STD_LOGIC;
    apb_switch_r_reg_1 : out STD_LOGIC;
    \gen_apb_data_r_reg[27]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \apb_paddr_r_reg[21]_0\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \apb_pwdata_r_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    APB_0_PCLK : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \curr_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_apb_data_r_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_apb_addr_r_reg[21]_0\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    gen_apb_wr_rd_r_0 : in STD_LOGIC;
    pready_0 : in STD_LOGIC;
    apb_penable_r_reg_0 : in STD_LOGIC;
    gen_apb_tran_0 : in STD_LOGIC;
    \curr_state_reg[0]_0\ : in STD_LOGIC;
    \curr_state_reg[0]_1\ : in STD_LOGIC;
    \data_cnt_r_reg[0]_0\ : in STD_LOGIC;
    \curr_state_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    APB_0_PRDATA : in STD_LOGIC_VECTOR ( 21 downto 0 );
    gen_poll_r : in STD_LOGIC;
    init_seq_complete_r : in STD_LOGIC;
    gen_poll_0 : in STD_LOGIC;
    APB_0_PRESET_N : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hbm_0_hbm_apb_mst : entity is "hbm_apb_mst";
end hbm_0_hbm_apb_mst;

architecture STRUCTURE of hbm_0_hbm_apb_mst is
  signal \^apb_0_preset_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_store_0 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \addr_store_0[0]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_0[10]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_0[11]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_0[12]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_0[13]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_0[14]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_0[15]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_0[16]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_0[17]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_0[18]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_0[19]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_0[1]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_0[20]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_0[21]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_0[21]_i_2_n_0\ : STD_LOGIC;
  signal \addr_store_0[21]_i_3_n_0\ : STD_LOGIC;
  signal \addr_store_0[21]_i_4_n_0\ : STD_LOGIC;
  signal \addr_store_0[21]_i_5_n_0\ : STD_LOGIC;
  signal \addr_store_0[2]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_0[3]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_0[4]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_0[5]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_0[6]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_0[7]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_0[8]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_0[9]_i_1_n_0\ : STD_LOGIC;
  signal addr_store_1 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \addr_store_1[0]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_1[10]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_1[11]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_1[12]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_1[13]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_1[14]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_1[15]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_1[16]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_1[17]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_1[18]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_1[19]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_1[1]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_1[20]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_1[21]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_1[21]_i_2_n_0\ : STD_LOGIC;
  signal \addr_store_1[2]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_1[3]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_1[4]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_1[5]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_1[6]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_1[7]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_1[8]_i_1_n_0\ : STD_LOGIC;
  signal \addr_store_1[9]_i_1_n_0\ : STD_LOGIC;
  signal apb_back_press_r_i_1_n_0 : STD_LOGIC;
  signal apb_back_press_r_i_2_n_0 : STD_LOGIC;
  signal apb_back_press_r_i_3_n_0 : STD_LOGIC;
  signal apb_back_press_r_i_4_n_0 : STD_LOGIC;
  signal \apb_paddr_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \apb_paddr_r[10]_i_1_n_0\ : STD_LOGIC;
  signal \apb_paddr_r[11]_i_1_n_0\ : STD_LOGIC;
  signal \apb_paddr_r[12]_i_1_n_0\ : STD_LOGIC;
  signal \apb_paddr_r[13]_i_1_n_0\ : STD_LOGIC;
  signal \apb_paddr_r[14]_i_1_n_0\ : STD_LOGIC;
  signal \apb_paddr_r[15]_i_1_n_0\ : STD_LOGIC;
  signal \apb_paddr_r[16]_i_1_n_0\ : STD_LOGIC;
  signal \apb_paddr_r[17]_i_1_n_0\ : STD_LOGIC;
  signal \apb_paddr_r[18]_i_1_n_0\ : STD_LOGIC;
  signal \apb_paddr_r[19]_i_1_n_0\ : STD_LOGIC;
  signal \apb_paddr_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \apb_paddr_r[20]_i_1_n_0\ : STD_LOGIC;
  signal \apb_paddr_r[21]_i_1_n_0\ : STD_LOGIC;
  signal \apb_paddr_r[21]_i_2_n_0\ : STD_LOGIC;
  signal \apb_paddr_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \apb_paddr_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \apb_paddr_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \apb_paddr_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \apb_paddr_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \apb_paddr_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \apb_paddr_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \apb_paddr_r[9]_i_1_n_0\ : STD_LOGIC;
  signal apb_penable_r : STD_LOGIC;
  signal apb_poll_complete_r0 : STD_LOGIC;
  signal \apb_poll_complete_r0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \apb_poll_complete_r0_carry__0_n_6\ : STD_LOGIC;
  signal \apb_poll_complete_r0_carry__0_n_7\ : STD_LOGIC;
  signal apb_poll_complete_r0_carry_n_0 : STD_LOGIC;
  signal apb_poll_complete_r0_carry_n_1 : STD_LOGIC;
  signal apb_poll_complete_r0_carry_n_2 : STD_LOGIC;
  signal apb_poll_complete_r0_carry_n_3 : STD_LOGIC;
  signal apb_poll_complete_r0_carry_n_4 : STD_LOGIC;
  signal apb_poll_complete_r0_carry_n_5 : STD_LOGIC;
  signal apb_poll_complete_r0_carry_n_6 : STD_LOGIC;
  signal apb_poll_complete_r0_carry_n_7 : STD_LOGIC;
  signal apb_psel_r : STD_LOGIC;
  signal apb_psel_r_i_2_n_0 : STD_LOGIC;
  signal \apb_pwdata_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[10]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[11]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[12]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[13]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[14]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[15]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[16]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[17]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[18]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[19]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[20]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[21]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[22]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[23]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[24]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[25]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[26]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[27]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[28]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[29]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[30]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[31]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[9]_i_1_n_0\ : STD_LOGIC;
  signal apb_pwrite_r_i_1_n_0 : STD_LOGIC;
  signal \^apb_switch_r_reg_0\ : STD_LOGIC;
  signal apb_switch_s : STD_LOGIC;
  signal \curr_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \curr_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \curr_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \curr_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \curr_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \curr_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \data_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_cnt_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \data_cnt_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \data_cnt_r[1]_i_5_n_0\ : STD_LOGIC;
  signal data_cnt_r_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data_store_0[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[24]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[25]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[26]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[28]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[29]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[30]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0[9]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_store_0_reg_n_0_[9]\ : STD_LOGIC;
  signal \data_store_1[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[24]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[25]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[26]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[28]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[29]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[30]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1[9]_i_1_n_0\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_store_1_reg_n_0_[9]\ : STD_LOGIC;
  signal gen_apb_addr_r : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \gen_apb_data_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_apb_data_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \gen_apb_data_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \gen_apb_data_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \gen_apb_data_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \gen_apb_data_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \gen_apb_data_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \gen_apb_data_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \gen_apb_data_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \gen_apb_data_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_apb_data_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \gen_apb_data_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \gen_apb_data_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \gen_apb_data_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \gen_apb_data_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \gen_apb_data_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \gen_apb_data_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_apb_data_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_apb_data_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_apb_data_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_apb_wr_rd_r_i_1__0_n_0\ : STD_LOGIC;
  signal gen_apb_wr_rd_r_reg_n_0 : STD_LOGIC;
  signal \gen_poll_r_i_1__0_n_0\ : STD_LOGIC;
  signal gen_poll_r_reg_n_0 : STD_LOGIC;
  signal \nxt_state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal polling_r : STD_LOGIC;
  signal polling_r_i_1_n_0 : STD_LOGIC;
  signal \^polling_r_reg_0\ : STD_LOGIC;
  signal reading_r : STD_LOGIC;
  signal reading_r_i_1_n_0 : STD_LOGIC;
  signal reading_r_i_2_n_0 : STD_LOGIC;
  signal training_fail_latch_r : STD_LOGIC;
  signal training_fail_latch_r_i_1_n_0 : STD_LOGIC;
  signal training_fail_latch_r_i_2_n_0 : STD_LOGIC;
  signal training_fail_latch_r_i_3_n_0 : STD_LOGIC;
  signal training_fail_latch_r_i_4_n_0 : STD_LOGIC;
  signal training_fail_latch_r_i_5_n_0 : STD_LOGIC;
  signal training_fail_latch_r_i_6_n_0 : STD_LOGIC;
  signal training_fail_latch_r_i_7_n_0 : STD_LOGIC;
  signal wr_rd_store_0_i_1_n_0 : STD_LOGIC;
  signal wr_rd_store_0_reg_n_0 : STD_LOGIC;
  signal wr_rd_store_1 : STD_LOGIC;
  signal wr_rd_store_1_reg_n_0 : STD_LOGIC;
  signal NLW_apb_poll_complete_r0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_apb_poll_complete_r0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_apb_poll_complete_r0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of apb_back_press_r_i_1 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of apb_back_press_r_i_4 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of apb_penable_r_i_1 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of apb_psel_r_i_2 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \curr_state[0]_i_4\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \curr_state[1]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \curr_state[1]_i_4\ : label is "soft_lutpair38";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \curr_state_reg[0]\ : label is "C_SETUP:010,C_ACCESS:100,C_IDLE:001";
  attribute FSM_ENCODED_STATES of \curr_state_reg[1]\ : label is "C_SETUP:010,C_ACCESS:100,C_IDLE:001";
  attribute FSM_ENCODED_STATES of \curr_state_reg[2]\ : label is "C_SETUP:010,C_ACCESS:100,C_IDLE:001";
  attribute SOFT_HLUTNM of \data_cnt_r[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gen_poll_r_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of reading_r_i_2 : label is "soft_lutpair39";
begin
  APB_0_PRESET_N_0 <= \^apb_0_preset_n_0\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  apb_switch_r_reg_0 <= \^apb_switch_r_reg_0\;
  polling_r_reg_0 <= \^polling_r_reg_0\;
INIT_ERROR_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^apb_switch_r_reg_0\,
      O => apb_switch_r_reg_1
    );
\addr_store_0[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => addr_store_1(0),
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_addr_r_reg[21]_0\(0),
      O => \addr_store_0[0]_i_1_n_0\
    );
\addr_store_0[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => addr_store_1(10),
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_addr_r_reg[21]_0\(10),
      O => \addr_store_0[10]_i_1_n_0\
    );
\addr_store_0[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => addr_store_1(11),
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_addr_r_reg[21]_0\(11),
      O => \addr_store_0[11]_i_1_n_0\
    );
\addr_store_0[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => addr_store_1(12),
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_addr_r_reg[21]_0\(12),
      O => \addr_store_0[12]_i_1_n_0\
    );
\addr_store_0[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => addr_store_1(13),
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_addr_r_reg[21]_0\(13),
      O => \addr_store_0[13]_i_1_n_0\
    );
\addr_store_0[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => addr_store_1(14),
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_addr_r_reg[21]_0\(14),
      O => \addr_store_0[14]_i_1_n_0\
    );
\addr_store_0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => addr_store_1(15),
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_addr_r_reg[21]_0\(15),
      O => \addr_store_0[15]_i_1_n_0\
    );
\addr_store_0[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => addr_store_1(16),
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_addr_r_reg[21]_0\(16),
      O => \addr_store_0[16]_i_1_n_0\
    );
\addr_store_0[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => addr_store_1(17),
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_addr_r_reg[21]_0\(17),
      O => \addr_store_0[17]_i_1_n_0\
    );
\addr_store_0[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => addr_store_1(18),
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_addr_r_reg[21]_0\(18),
      O => \addr_store_0[18]_i_1_n_0\
    );
\addr_store_0[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => addr_store_1(19),
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_addr_r_reg[21]_0\(19),
      O => \addr_store_0[19]_i_1_n_0\
    );
\addr_store_0[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => addr_store_1(1),
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_addr_r_reg[21]_0\(1),
      O => \addr_store_0[1]_i_1_n_0\
    );
\addr_store_0[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => addr_store_1(20),
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_addr_r_reg[21]_0\(20),
      O => \addr_store_0[20]_i_1_n_0\
    );
\addr_store_0[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF555D"
    )
        port map (
      I0 => \addr_store_0[21]_i_3_n_0\,
      I1 => gen_apb_tran_0,
      I2 => data_cnt_r_reg(0),
      I3 => data_cnt_r_reg(1),
      I4 => \addr_store_0[21]_i_4_n_0\,
      O => \addr_store_0[21]_i_1_n_0\
    );
\addr_store_0[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => addr_store_1(21),
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_addr_r_reg[21]_0\(21),
      O => \addr_store_0[21]_i_2_n_0\
    );
\addr_store_0[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2FFFFF"
    )
        port map (
      I0 => polling_r,
      I1 => gen_apb_tran_0,
      I2 => data_cnt_r_reg(0),
      I3 => data_cnt_r_reg(1),
      I4 => apb_penable_r,
      O => \addr_store_0[21]_i_3_n_0\
    );
\addr_store_0[21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => data_cnt_r_reg(1),
      O => \addr_store_0[21]_i_4_n_0\
    );
\addr_store_0[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => data_cnt_r_reg(1),
      I4 => data_cnt_r_reg(0),
      I5 => gen_apb_tran_0,
      O => \addr_store_0[21]_i_5_n_0\
    );
\addr_store_0[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => addr_store_1(2),
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_addr_r_reg[21]_0\(2),
      O => \addr_store_0[2]_i_1_n_0\
    );
\addr_store_0[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => addr_store_1(3),
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_addr_r_reg[21]_0\(3),
      O => \addr_store_0[3]_i_1_n_0\
    );
\addr_store_0[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => addr_store_1(4),
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_addr_r_reg[21]_0\(4),
      O => \addr_store_0[4]_i_1_n_0\
    );
\addr_store_0[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => addr_store_1(5),
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_addr_r_reg[21]_0\(5),
      O => \addr_store_0[5]_i_1_n_0\
    );
\addr_store_0[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => addr_store_1(6),
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_addr_r_reg[21]_0\(6),
      O => \addr_store_0[6]_i_1_n_0\
    );
\addr_store_0[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => addr_store_1(7),
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_addr_r_reg[21]_0\(7),
      O => \addr_store_0[7]_i_1_n_0\
    );
\addr_store_0[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => addr_store_1(8),
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_addr_r_reg[21]_0\(8),
      O => \addr_store_0[8]_i_1_n_0\
    );
\addr_store_0[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => addr_store_1(9),
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_addr_r_reg[21]_0\(9),
      O => \addr_store_0[9]_i_1_n_0\
    );
\addr_store_0_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_0[0]_i_1_n_0\,
      Q => addr_store_0(0)
    );
\addr_store_0_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_0[10]_i_1_n_0\,
      Q => addr_store_0(10)
    );
\addr_store_0_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_0[11]_i_1_n_0\,
      Q => addr_store_0(11)
    );
\addr_store_0_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_0[12]_i_1_n_0\,
      Q => addr_store_0(12)
    );
\addr_store_0_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_0[13]_i_1_n_0\,
      Q => addr_store_0(13)
    );
\addr_store_0_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_0[14]_i_1_n_0\,
      Q => addr_store_0(14)
    );
\addr_store_0_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_0[15]_i_1_n_0\,
      Q => addr_store_0(15)
    );
\addr_store_0_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_0[16]_i_1_n_0\,
      Q => addr_store_0(16)
    );
\addr_store_0_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_0[17]_i_1_n_0\,
      Q => addr_store_0(17)
    );
\addr_store_0_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_0[18]_i_1_n_0\,
      Q => addr_store_0(18)
    );
\addr_store_0_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_0[19]_i_1_n_0\,
      Q => addr_store_0(19)
    );
\addr_store_0_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_0[1]_i_1_n_0\,
      Q => addr_store_0(1)
    );
\addr_store_0_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_0[20]_i_1_n_0\,
      Q => addr_store_0(20)
    );
\addr_store_0_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_0[21]_i_2_n_0\,
      Q => addr_store_0(21)
    );
\addr_store_0_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_0[2]_i_1_n_0\,
      Q => addr_store_0(2)
    );
\addr_store_0_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_0[3]_i_1_n_0\,
      Q => addr_store_0(3)
    );
\addr_store_0_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_0[4]_i_1_n_0\,
      Q => addr_store_0(4)
    );
\addr_store_0_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_0[5]_i_1_n_0\,
      Q => addr_store_0(5)
    );
\addr_store_0_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_0[6]_i_1_n_0\,
      Q => addr_store_0(6)
    );
\addr_store_0_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_0[7]_i_1_n_0\,
      Q => addr_store_0(7)
    );
\addr_store_0_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_0[8]_i_1_n_0\,
      Q => addr_store_0(8)
    );
\addr_store_0_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_0[9]_i_1_n_0\,
      Q => addr_store_0(9)
    );
\addr_store_1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_addr_r_reg[21]_0\(0),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \addr_store_1[0]_i_1_n_0\
    );
\addr_store_1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_addr_r_reg[21]_0\(10),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \addr_store_1[10]_i_1_n_0\
    );
\addr_store_1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_addr_r_reg[21]_0\(11),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \addr_store_1[11]_i_1_n_0\
    );
\addr_store_1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_addr_r_reg[21]_0\(12),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \addr_store_1[12]_i_1_n_0\
    );
\addr_store_1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_addr_r_reg[21]_0\(13),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \addr_store_1[13]_i_1_n_0\
    );
\addr_store_1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_addr_r_reg[21]_0\(14),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \addr_store_1[14]_i_1_n_0\
    );
\addr_store_1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_addr_r_reg[21]_0\(15),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \addr_store_1[15]_i_1_n_0\
    );
\addr_store_1[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_addr_r_reg[21]_0\(16),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \addr_store_1[16]_i_1_n_0\
    );
\addr_store_1[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_addr_r_reg[21]_0\(17),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \addr_store_1[17]_i_1_n_0\
    );
\addr_store_1[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_addr_r_reg[21]_0\(18),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \addr_store_1[18]_i_1_n_0\
    );
\addr_store_1[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_addr_r_reg[21]_0\(19),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \addr_store_1[19]_i_1_n_0\
    );
\addr_store_1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_addr_r_reg[21]_0\(1),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \addr_store_1[1]_i_1_n_0\
    );
\addr_store_1[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_addr_r_reg[21]_0\(20),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \addr_store_1[20]_i_1_n_0\
    );
\addr_store_1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040404FB000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => gen_apb_tran_0,
      I4 => data_cnt_r_reg(0),
      I5 => data_cnt_r_reg(1),
      O => \addr_store_1[21]_i_1_n_0\
    );
\addr_store_1[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_addr_r_reg[21]_0\(21),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \addr_store_1[21]_i_2_n_0\
    );
\addr_store_1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_addr_r_reg[21]_0\(2),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \addr_store_1[2]_i_1_n_0\
    );
\addr_store_1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_addr_r_reg[21]_0\(3),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \addr_store_1[3]_i_1_n_0\
    );
\addr_store_1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_addr_r_reg[21]_0\(4),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \addr_store_1[4]_i_1_n_0\
    );
\addr_store_1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_addr_r_reg[21]_0\(5),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \addr_store_1[5]_i_1_n_0\
    );
\addr_store_1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_addr_r_reg[21]_0\(6),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \addr_store_1[6]_i_1_n_0\
    );
\addr_store_1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_addr_r_reg[21]_0\(7),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \addr_store_1[7]_i_1_n_0\
    );
\addr_store_1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_addr_r_reg[21]_0\(8),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \addr_store_1[8]_i_1_n_0\
    );
\addr_store_1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_addr_r_reg[21]_0\(9),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \addr_store_1[9]_i_1_n_0\
    );
\addr_store_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_1[0]_i_1_n_0\,
      Q => addr_store_1(0)
    );
\addr_store_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_1[10]_i_1_n_0\,
      Q => addr_store_1(10)
    );
\addr_store_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_1[11]_i_1_n_0\,
      Q => addr_store_1(11)
    );
\addr_store_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_1[12]_i_1_n_0\,
      Q => addr_store_1(12)
    );
\addr_store_1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_1[13]_i_1_n_0\,
      Q => addr_store_1(13)
    );
\addr_store_1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_1[14]_i_1_n_0\,
      Q => addr_store_1(14)
    );
\addr_store_1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_1[15]_i_1_n_0\,
      Q => addr_store_1(15)
    );
\addr_store_1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_1[16]_i_1_n_0\,
      Q => addr_store_1(16)
    );
\addr_store_1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_1[17]_i_1_n_0\,
      Q => addr_store_1(17)
    );
\addr_store_1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_1[18]_i_1_n_0\,
      Q => addr_store_1(18)
    );
\addr_store_1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_1[19]_i_1_n_0\,
      Q => addr_store_1(19)
    );
\addr_store_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_1[1]_i_1_n_0\,
      Q => addr_store_1(1)
    );
\addr_store_1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_1[20]_i_1_n_0\,
      Q => addr_store_1(20)
    );
\addr_store_1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_1[21]_i_2_n_0\,
      Q => addr_store_1(21)
    );
\addr_store_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_1[2]_i_1_n_0\,
      Q => addr_store_1(2)
    );
\addr_store_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_1[3]_i_1_n_0\,
      Q => addr_store_1(3)
    );
\addr_store_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_1[4]_i_1_n_0\,
      Q => addr_store_1(4)
    );
\addr_store_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_1[5]_i_1_n_0\,
      Q => addr_store_1(5)
    );
\addr_store_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_1[6]_i_1_n_0\,
      Q => addr_store_1(6)
    );
\addr_store_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_1[7]_i_1_n_0\,
      Q => addr_store_1(7)
    );
\addr_store_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_1[8]_i_1_n_0\,
      Q => addr_store_1(8)
    );
\addr_store_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \addr_store_1[9]_i_1_n_0\,
      Q => addr_store_1(9)
    );
apb_back_press_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => apb_back_press_r_i_2_n_0,
      I1 => apb_back_press_r_i_3_n_0,
      I2 => gen_poll_r_reg_n_0,
      I3 => \^polling_r_reg_0\,
      O => apb_back_press_r_i_1_n_0
    );
apb_back_press_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F0F000E000E0"
    )
        port map (
      I0 => gen_apb_tran_0,
      I1 => apb_back_press_r_i_4_n_0,
      I2 => \curr_state[1]_i_3_n_0\,
      I3 => \curr_state[1]_i_2_n_0\,
      I4 => apb_poll_complete_r0,
      I5 => polling_r,
      O => apb_back_press_r_i_2_n_0
    );
apb_back_press_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1616161606060602"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => data_cnt_r_reg(1),
      I4 => data_cnt_r_reg(0),
      I5 => gen_apb_tran_0,
      O => apb_back_press_r_i_3_n_0
    );
apb_back_press_r_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data_cnt_r_reg(1),
      I1 => data_cnt_r_reg(0),
      O => apb_back_press_r_i_4_n_0
    );
apb_back_press_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \^apb_0_preset_n_0\,
      D => apb_back_press_r_i_1_n_0,
      Q => apb_back_press_0
    );
\apb_paddr_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => addr_store_0(0),
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_addr_r_reg[21]_0\(0),
      O => \apb_paddr_r[0]_i_1_n_0\
    );
\apb_paddr_r[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => addr_store_0(10),
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_addr_r_reg[21]_0\(10),
      O => \apb_paddr_r[10]_i_1_n_0\
    );
\apb_paddr_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => addr_store_0(11),
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_addr_r_reg[21]_0\(11),
      O => \apb_paddr_r[11]_i_1_n_0\
    );
\apb_paddr_r[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => addr_store_0(12),
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_addr_r_reg[21]_0\(12),
      O => \apb_paddr_r[12]_i_1_n_0\
    );
\apb_paddr_r[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => addr_store_0(13),
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_addr_r_reg[21]_0\(13),
      O => \apb_paddr_r[13]_i_1_n_0\
    );
\apb_paddr_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => addr_store_0(14),
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_addr_r_reg[21]_0\(14),
      O => \apb_paddr_r[14]_i_1_n_0\
    );
\apb_paddr_r[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => addr_store_0(15),
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_addr_r_reg[21]_0\(15),
      O => \apb_paddr_r[15]_i_1_n_0\
    );
\apb_paddr_r[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => addr_store_0(16),
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_addr_r_reg[21]_0\(16),
      O => \apb_paddr_r[16]_i_1_n_0\
    );
\apb_paddr_r[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => addr_store_0(17),
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_addr_r_reg[21]_0\(17),
      O => \apb_paddr_r[17]_i_1_n_0\
    );
\apb_paddr_r[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => addr_store_0(18),
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_addr_r_reg[21]_0\(18),
      O => \apb_paddr_r[18]_i_1_n_0\
    );
\apb_paddr_r[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => addr_store_0(19),
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_addr_r_reg[21]_0\(19),
      O => \apb_paddr_r[19]_i_1_n_0\
    );
\apb_paddr_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => addr_store_0(1),
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_addr_r_reg[21]_0\(1),
      O => \apb_paddr_r[1]_i_1_n_0\
    );
\apb_paddr_r[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => addr_store_0(20),
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_addr_r_reg[21]_0\(20),
      O => \apb_paddr_r[20]_i_1_n_0\
    );
\apb_paddr_r[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => apb_penable_r_reg_0,
      I1 => pready_0,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \curr_state[1]_i_5_n_0\,
      O => \apb_paddr_r[21]_i_1_n_0\
    );
\apb_paddr_r[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => addr_store_0(21),
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_addr_r_reg[21]_0\(21),
      O => \apb_paddr_r[21]_i_2_n_0\
    );
\apb_paddr_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => addr_store_0(2),
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_addr_r_reg[21]_0\(2),
      O => \apb_paddr_r[2]_i_1_n_0\
    );
\apb_paddr_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => addr_store_0(3),
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_addr_r_reg[21]_0\(3),
      O => \apb_paddr_r[3]_i_1_n_0\
    );
\apb_paddr_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => addr_store_0(4),
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_addr_r_reg[21]_0\(4),
      O => \apb_paddr_r[4]_i_1_n_0\
    );
\apb_paddr_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => addr_store_0(5),
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_addr_r_reg[21]_0\(5),
      O => \apb_paddr_r[5]_i_1_n_0\
    );
\apb_paddr_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => addr_store_0(6),
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_addr_r_reg[21]_0\(6),
      O => \apb_paddr_r[6]_i_1_n_0\
    );
\apb_paddr_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => addr_store_0(7),
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_addr_r_reg[21]_0\(7),
      O => \apb_paddr_r[7]_i_1_n_0\
    );
\apb_paddr_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => addr_store_0(8),
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_addr_r_reg[21]_0\(8),
      O => \apb_paddr_r[8]_i_1_n_0\
    );
\apb_paddr_r[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => addr_store_0(9),
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_addr_r_reg[21]_0\(9),
      O => \apb_paddr_r[9]_i_1_n_0\
    );
\apb_paddr_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_paddr_r[0]_i_1_n_0\,
      Q => \apb_paddr_r_reg[21]_0\(0)
    );
\apb_paddr_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_paddr_r[10]_i_1_n_0\,
      Q => \apb_paddr_r_reg[21]_0\(10)
    );
\apb_paddr_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_paddr_r[11]_i_1_n_0\,
      Q => \apb_paddr_r_reg[21]_0\(11)
    );
\apb_paddr_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_paddr_r[12]_i_1_n_0\,
      Q => \apb_paddr_r_reg[21]_0\(12)
    );
\apb_paddr_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_paddr_r[13]_i_1_n_0\,
      Q => \apb_paddr_r_reg[21]_0\(13)
    );
\apb_paddr_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_paddr_r[14]_i_1_n_0\,
      Q => \apb_paddr_r_reg[21]_0\(14)
    );
\apb_paddr_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_paddr_r[15]_i_1_n_0\,
      Q => \apb_paddr_r_reg[21]_0\(15)
    );
\apb_paddr_r_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_paddr_r[16]_i_1_n_0\,
      Q => \apb_paddr_r_reg[21]_0\(16)
    );
\apb_paddr_r_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_paddr_r[17]_i_1_n_0\,
      Q => \apb_paddr_r_reg[21]_0\(17)
    );
\apb_paddr_r_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_paddr_r[18]_i_1_n_0\,
      Q => \apb_paddr_r_reg[21]_0\(18)
    );
\apb_paddr_r_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_paddr_r[19]_i_1_n_0\,
      Q => \apb_paddr_r_reg[21]_0\(19)
    );
\apb_paddr_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_paddr_r[1]_i_1_n_0\,
      Q => \apb_paddr_r_reg[21]_0\(1)
    );
\apb_paddr_r_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_paddr_r[20]_i_1_n_0\,
      Q => \apb_paddr_r_reg[21]_0\(20)
    );
\apb_paddr_r_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_paddr_r[21]_i_2_n_0\,
      Q => \apb_paddr_r_reg[21]_0\(21)
    );
\apb_paddr_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_paddr_r[2]_i_1_n_0\,
      Q => \apb_paddr_r_reg[21]_0\(2)
    );
\apb_paddr_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_paddr_r[3]_i_1_n_0\,
      Q => \apb_paddr_r_reg[21]_0\(3)
    );
\apb_paddr_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_paddr_r[4]_i_1_n_0\,
      Q => \apb_paddr_r_reg[21]_0\(4)
    );
\apb_paddr_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_paddr_r[5]_i_1_n_0\,
      Q => \apb_paddr_r_reg[21]_0\(5)
    );
\apb_paddr_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_paddr_r[6]_i_1_n_0\,
      Q => \apb_paddr_r_reg[21]_0\(6)
    );
\apb_paddr_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_paddr_r[7]_i_1_n_0\,
      Q => \apb_paddr_r_reg[21]_0\(7)
    );
\apb_paddr_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_paddr_r[8]_i_1_n_0\,
      Q => \apb_paddr_r_reg[21]_0\(8)
    );
\apb_paddr_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_paddr_r[9]_i_1_n_0\,
      Q => \apb_paddr_r_reg[21]_0\(9)
    );
apb_penable_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => apb_penable_r
    );
apb_penable_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_psel_r,
      CLR => \^apb_0_preset_n_0\,
      D => apb_penable_r,
      Q => intrnl_apb_penable_0_s
    );
apb_poll_complete_r0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => apb_poll_complete_r0_carry_n_0,
      CO(6) => apb_poll_complete_r0_carry_n_1,
      CO(5) => apb_poll_complete_r0_carry_n_2,
      CO(4) => apb_poll_complete_r0_carry_n_3,
      CO(3) => apb_poll_complete_r0_carry_n_4,
      CO(2) => apb_poll_complete_r0_carry_n_5,
      CO(1) => apb_poll_complete_r0_carry_n_6,
      CO(0) => apb_poll_complete_r0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_apb_poll_complete_r0_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
\apb_poll_complete_r0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => apb_poll_complete_r0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_apb_poll_complete_r0_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => apb_poll_complete_r0,
      CO(1) => \apb_poll_complete_r0_carry__0_n_6\,
      CO(0) => \apb_poll_complete_r0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_apb_poll_complete_r0_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => \apb_poll_complete_r0_carry__0_i_1_n_0\,
      S(1 downto 0) => \curr_state_reg[1]_0\(1 downto 0)
    );
\apb_poll_complete_r0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000009033333309"
    )
        port map (
      I0 => APB_0_PRDATA(20),
      I1 => \p_0_in__0\(0),
      I2 => APB_0_PRDATA(21),
      I3 => \curr_state_reg[2]_0\(1),
      I4 => \curr_state_reg[2]_0\(0),
      I5 => \p_0_in__0\(1),
      O => \apb_poll_complete_r0_carry__0_i_1_n_0\
    );
\apb_poll_complete_r0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF6FCCCCCCF6"
    )
        port map (
      I0 => APB_0_PRDATA(19),
      I1 => \gen_apb_data_r_reg_n_0_[29]\,
      I2 => APB_0_PRDATA(18),
      I3 => \curr_state_reg[2]_0\(1),
      I4 => \curr_state_reg[2]_0\(0),
      I5 => \gen_apb_data_r_reg_n_0_[28]\,
      O => \gen_apb_data_r_reg[29]_0\
    );
\apb_poll_complete_r0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF6FCCCCCCF6"
    )
        port map (
      I0 => APB_0_PRDATA(16),
      I1 => \gen_apb_data_r_reg_n_0_[24]\,
      I2 => APB_0_PRDATA(17),
      I3 => \curr_state_reg[2]_0\(1),
      I4 => \curr_state_reg[2]_0\(0),
      I5 => \gen_apb_data_r_reg_n_0_[26]\,
      O => \gen_apb_data_r_reg[24]_0\
    );
apb_poll_complete_r0_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF6FCCCCCCF6"
    )
        port map (
      I0 => APB_0_PRDATA(12),
      I1 => \gen_apb_data_r_reg_n_0_[18]\,
      I2 => APB_0_PRDATA(13),
      I3 => \curr_state_reg[2]_0\(1),
      I4 => \curr_state_reg[2]_0\(0),
      I5 => \gen_apb_data_r_reg_n_0_[19]\,
      O => \gen_apb_data_r_reg[18]_0\
    );
apb_poll_complete_r0_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF6FCCCCCCF6"
    )
        port map (
      I0 => APB_0_PRDATA(10),
      I1 => \gen_apb_data_r_reg_n_0_[15]\,
      I2 => APB_0_PRDATA(11),
      I3 => \curr_state_reg[2]_0\(1),
      I4 => \curr_state_reg[2]_0\(0),
      I5 => \gen_apb_data_r_reg_n_0_[16]\,
      O => \gen_apb_data_r_reg[15]_0\
    );
apb_poll_complete_r0_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF6FCCCCCCF6"
    )
        port map (
      I0 => APB_0_PRDATA(8),
      I1 => \gen_apb_data_r_reg_n_0_[12]\,
      I2 => APB_0_PRDATA(9),
      I3 => \curr_state_reg[2]_0\(1),
      I4 => \curr_state_reg[2]_0\(0),
      I5 => \gen_apb_data_r_reg_n_0_[13]\,
      O => \gen_apb_data_r_reg[12]_0\
    );
apb_poll_complete_r0_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF6FCCCCCCF6"
    )
        port map (
      I0 => APB_0_PRDATA(6),
      I1 => \gen_apb_data_r_reg_n_0_[10]\,
      I2 => APB_0_PRDATA(7),
      I3 => \curr_state_reg[2]_0\(1),
      I4 => \curr_state_reg[2]_0\(0),
      I5 => \gen_apb_data_r_reg_n_0_[11]\,
      O => \gen_apb_data_r_reg[10]_0\
    );
apb_poll_complete_r0_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF6FCCCCCCF6"
    )
        port map (
      I0 => APB_0_PRDATA(4),
      I1 => \gen_apb_data_r_reg_n_0_[6]\,
      I2 => APB_0_PRDATA(5),
      I3 => \curr_state_reg[2]_0\(1),
      I4 => \curr_state_reg[2]_0\(0),
      I5 => \gen_apb_data_r_reg_n_0_[7]\,
      O => \gen_apb_data_r_reg[6]_0\
    );
apb_poll_complete_r0_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF6FCCCCCCF6"
    )
        port map (
      I0 => APB_0_PRDATA(3),
      I1 => \gen_apb_data_r_reg_n_0_[5]\,
      I2 => APB_0_PRDATA(2),
      I3 => \curr_state_reg[2]_0\(1),
      I4 => \curr_state_reg[2]_0\(0),
      I5 => \gen_apb_data_r_reg_n_0_[4]\,
      O => \gen_apb_data_r_reg[5]_0\
    );
apb_poll_complete_r0_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF6FCCCCCCF6"
    )
        port map (
      I0 => APB_0_PRDATA(0),
      I1 => \gen_apb_data_r_reg_n_0_[0]\,
      I2 => APB_0_PRDATA(1),
      I3 => \curr_state_reg[2]_0\(1),
      I4 => \curr_state_reg[2]_0\(0),
      I5 => \gen_apb_data_r_reg_n_0_[1]\,
      O => \gen_apb_data_r_reg[0]_0\
    );
apb_poll_complete_r0_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF6FCCCCCCF6"
    )
        port map (
      I0 => APB_0_PRDATA(14),
      I1 => \gen_apb_data_r_reg_n_0_[21]\,
      I2 => APB_0_PRDATA(15),
      I3 => \curr_state_reg[2]_0\(1),
      I4 => \curr_state_reg[2]_0\(0),
      I5 => \gen_apb_data_r_reg_n_0_[22]\,
      O => \gen_apb_data_r_reg[21]_0\
    );
apb_poll_r_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \curr_state[1]_i_3_n_0\,
      I1 => apb_poll_complete_r0,
      I2 => polling_r,
      O => \^polling_r_reg_0\
    );
apb_psel_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0FFF2F0"
    )
        port map (
      I0 => pready_0,
      I1 => apb_penable_r_reg_0,
      I2 => \nxt_state__0\(1),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => apb_psel_r
    );
apb_psel_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \curr_state[1]_i_5_n_0\,
      I4 => apb_back_press_r_i_2_n_0,
      O => apb_psel_r_i_2_n_0
    );
apb_psel_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_psel_r,
      CLR => \^apb_0_preset_n_0\,
      D => apb_psel_r_i_2_n_0,
      Q => intrnl_apb_psel_0_s
    );
\apb_pwdata_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[0]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(0),
      O => \apb_pwdata_r[0]_i_1_n_0\
    );
\apb_pwdata_r[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[10]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(10),
      O => \apb_pwdata_r[10]_i_1_n_0\
    );
\apb_pwdata_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[11]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(11),
      O => \apb_pwdata_r[11]_i_1_n_0\
    );
\apb_pwdata_r[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[12]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(12),
      O => \apb_pwdata_r[12]_i_1_n_0\
    );
\apb_pwdata_r[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[13]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(13),
      O => \apb_pwdata_r[13]_i_1_n_0\
    );
\apb_pwdata_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[14]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(14),
      O => \apb_pwdata_r[14]_i_1_n_0\
    );
\apb_pwdata_r[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[15]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(15),
      O => \apb_pwdata_r[15]_i_1_n_0\
    );
\apb_pwdata_r[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[16]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(16),
      O => \apb_pwdata_r[16]_i_1_n_0\
    );
\apb_pwdata_r[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[17]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(17),
      O => \apb_pwdata_r[17]_i_1_n_0\
    );
\apb_pwdata_r[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[18]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(18),
      O => \apb_pwdata_r[18]_i_1_n_0\
    );
\apb_pwdata_r[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[19]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(19),
      O => \apb_pwdata_r[19]_i_1_n_0\
    );
\apb_pwdata_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[1]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(1),
      O => \apb_pwdata_r[1]_i_1_n_0\
    );
\apb_pwdata_r[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[20]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(20),
      O => \apb_pwdata_r[20]_i_1_n_0\
    );
\apb_pwdata_r[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[21]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(21),
      O => \apb_pwdata_r[21]_i_1_n_0\
    );
\apb_pwdata_r[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[22]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(22),
      O => \apb_pwdata_r[22]_i_1_n_0\
    );
\apb_pwdata_r[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[23]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(23),
      O => \apb_pwdata_r[23]_i_1_n_0\
    );
\apb_pwdata_r[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[24]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(24),
      O => \apb_pwdata_r[24]_i_1_n_0\
    );
\apb_pwdata_r[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[25]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(25),
      O => \apb_pwdata_r[25]_i_1_n_0\
    );
\apb_pwdata_r[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[26]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(26),
      O => \apb_pwdata_r[26]_i_1_n_0\
    );
\apb_pwdata_r[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[27]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(27),
      O => \apb_pwdata_r[27]_i_1_n_0\
    );
\apb_pwdata_r[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[28]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(28),
      O => \apb_pwdata_r[28]_i_1_n_0\
    );
\apb_pwdata_r[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[29]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(29),
      O => \apb_pwdata_r[29]_i_1_n_0\
    );
\apb_pwdata_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[2]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(2),
      O => \apb_pwdata_r[2]_i_1_n_0\
    );
\apb_pwdata_r[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[30]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(30),
      O => \apb_pwdata_r[30]_i_1_n_0\
    );
\apb_pwdata_r[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[31]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(31),
      O => \apb_pwdata_r[31]_i_1_n_0\
    );
\apb_pwdata_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[3]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(3),
      O => \apb_pwdata_r[3]_i_1_n_0\
    );
\apb_pwdata_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[4]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(4),
      O => \apb_pwdata_r[4]_i_1_n_0\
    );
\apb_pwdata_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[5]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(5),
      O => \apb_pwdata_r[5]_i_1_n_0\
    );
\apb_pwdata_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[6]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(6),
      O => \apb_pwdata_r[6]_i_1_n_0\
    );
\apb_pwdata_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[7]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(7),
      O => \apb_pwdata_r[7]_i_1_n_0\
    );
\apb_pwdata_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[8]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(8),
      O => \apb_pwdata_r[8]_i_1_n_0\
    );
\apb_pwdata_r[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888C88808880"
    )
        port map (
      I0 => \data_store_0_reg_n_0_[9]\,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => \gen_apb_data_r_reg[31]_0\(9),
      O => \apb_pwdata_r[9]_i_1_n_0\
    );
\apb_pwdata_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[0]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(0)
    );
\apb_pwdata_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[10]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(10)
    );
\apb_pwdata_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[11]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(11)
    );
\apb_pwdata_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[12]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(12)
    );
\apb_pwdata_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[13]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(13)
    );
\apb_pwdata_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[14]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(14)
    );
\apb_pwdata_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[15]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(15)
    );
\apb_pwdata_r_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[16]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(16)
    );
\apb_pwdata_r_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[17]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(17)
    );
\apb_pwdata_r_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[18]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(18)
    );
\apb_pwdata_r_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[19]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(19)
    );
\apb_pwdata_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[1]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(1)
    );
\apb_pwdata_r_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[20]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(20)
    );
\apb_pwdata_r_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[21]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(21)
    );
\apb_pwdata_r_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[22]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(22)
    );
\apb_pwdata_r_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[23]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(23)
    );
\apb_pwdata_r_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[24]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(24)
    );
\apb_pwdata_r_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[25]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(25)
    );
\apb_pwdata_r_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[26]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(26)
    );
\apb_pwdata_r_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[27]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(27)
    );
\apb_pwdata_r_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[28]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(28)
    );
\apb_pwdata_r_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[29]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(29)
    );
\apb_pwdata_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[2]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(2)
    );
\apb_pwdata_r_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[30]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(30)
    );
\apb_pwdata_r_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[31]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(31)
    );
\apb_pwdata_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[3]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(3)
    );
\apb_pwdata_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[4]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(4)
    );
\apb_pwdata_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[5]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(5)
    );
\apb_pwdata_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[6]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(6)
    );
\apb_pwdata_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[7]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(7)
    );
\apb_pwdata_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[8]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(8)
    );
\apb_pwdata_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \apb_pwdata_r[9]_i_1_n_0\,
      Q => \apb_pwdata_r_reg[31]_0\(9)
    );
apb_pwrite_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44404440FFFF444C"
    )
        port map (
      I0 => wr_rd_store_0_reg_n_0,
      I1 => apb_back_press_r_i_2_n_0,
      I2 => data_cnt_r_reg(1),
      I3 => data_cnt_r_reg(0),
      I4 => \curr_state[1]_i_5_n_0\,
      I5 => gen_apb_wr_rd_r_0,
      O => apb_pwrite_r_i_1_n_0
    );
apb_pwrite_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => apb_pwrite_r_i_1_n_0,
      Q => intrnl_apb_pwrite_0_s
    );
apb_switch_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => init_seq_complete_r,
      I4 => gen_poll_r,
      I5 => training_fail_latch_r,
      O => apb_switch_s
    );
apb_switch_r_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => APB_0_PRESET_N,
      O => \^apb_0_preset_n_0\
    );
apb_switch_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \^apb_0_preset_n_0\,
      D => apb_switch_s,
      Q => \^apb_switch_r_reg_0\
    );
\curr_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF10000"
    )
        port map (
      I0 => \curr_state[0]_i_2_n_0\,
      I1 => \curr_state_reg[0]_0\,
      I2 => \curr_state[0]_i_4_n_0\,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \curr_state_reg[0]_1\,
      O => \nxt_state__0\(0)
    );
\curr_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF70"
    )
        port map (
      I0 => \curr_state[1]_i_3_n_0\,
      I1 => apb_poll_complete_r0,
      I2 => polling_r,
      I3 => data_cnt_r_reg(1),
      I4 => data_cnt_r_reg(0),
      I5 => gen_apb_tran_0,
      O => \curr_state[0]_i_2_n_0\
    );
\curr_state[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0008080"
    )
        port map (
      I0 => gen_apb_wr_rd_r_reg_n_0,
      I1 => reading_r,
      I2 => \curr_state[1]_i_3_n_0\,
      I3 => apb_poll_complete_r0,
      I4 => polling_r,
      O => \curr_state[0]_i_4_n_0\
    );
\curr_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF27002200"
    )
        port map (
      I0 => polling_r,
      I1 => apb_poll_complete_r0,
      I2 => \curr_state[1]_i_2_n_0\,
      I3 => \curr_state[1]_i_3_n_0\,
      I4 => \curr_state[1]_i_4_n_0\,
      I5 => \curr_state[1]_i_5_n_0\,
      O => \nxt_state__0\(1)
    );
\curr_state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \curr_state[1]_i_3_n_0\,
      I1 => gen_apb_wr_rd_r_reg_n_0,
      I2 => reading_r,
      O => \curr_state[1]_i_2_n_0\
    );
\curr_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => pready_0,
      I4 => \curr_state_reg[2]_0\(0),
      I5 => \curr_state_reg[2]_0\(1),
      O => \curr_state[1]_i_3_n_0\
    );
\curr_state[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => gen_apb_tran_0,
      I1 => data_cnt_r_reg(0),
      I2 => data_cnt_r_reg(1),
      O => \curr_state[1]_i_4_n_0\
    );
\curr_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000010001000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => gen_apb_tran_0,
      I4 => gen_poll_r,
      I5 => init_seq_complete_r,
      O => \curr_state[1]_i_5_n_0\
    );
\curr_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF00EF0000"
    )
        port map (
      I0 => \curr_state_reg[2]_0\(1),
      I1 => \curr_state_reg[2]_0\(0),
      I2 => pready_0,
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \nxt_state__0\(2)
    );
\curr_state_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      D => \nxt_state__0\(0),
      PRE => \^apb_0_preset_n_0\,
      Q => \^q\(0)
    );
\curr_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \^apb_0_preset_n_0\,
      D => \nxt_state__0\(1),
      Q => \^q\(1)
    );
\curr_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \^apb_0_preset_n_0\,
      D => \nxt_state__0\(2),
      Q => \^q\(2)
    );
\data_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_cnt_r_reg(0),
      O => \data_cnt_r[0]_i_1_n_0\
    );
\data_cnt_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAABEAAAA"
    )
        port map (
      I0 => \data_cnt_r[1]_i_3_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => gen_apb_tran_0,
      I5 => \data_cnt_r_reg[0]_0\,
      O => \data_cnt_r[1]_i_1_n_0\
    );
\data_cnt_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8866888688888888"
    )
        port map (
      I0 => data_cnt_r_reg(0),
      I1 => data_cnt_r_reg(1),
      I2 => \curr_state[1]_i_2_n_0\,
      I3 => \^polling_r_reg_0\,
      I4 => polling_r,
      I5 => \data_cnt_r[1]_i_5_n_0\,
      O => \data_cnt_r[1]_i_2_n_0\
    );
\data_cnt_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0008888AAAAAAAA"
    )
        port map (
      I0 => apb_back_press_r_i_4_n_0,
      I1 => \curr_state[1]_i_2_n_0\,
      I2 => \curr_state[1]_i_3_n_0\,
      I3 => apb_poll_complete_r0,
      I4 => polling_r,
      I5 => \data_cnt_r[1]_i_5_n_0\,
      O => \data_cnt_r[1]_i_3_n_0\
    );
\data_cnt_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => gen_apb_tran_0,
      I1 => polling_r,
      I2 => reading_r,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \data_cnt_r[1]_i_5_n_0\
    );
\data_cnt_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \data_cnt_r[1]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_cnt_r[0]_i_1_n_0\,
      Q => data_cnt_r_reg(0)
    );
\data_cnt_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \data_cnt_r[1]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_cnt_r[1]_i_2_n_0\,
      Q => data_cnt_r_reg(1)
    );
\data_store_0[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[0]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(0),
      O => \data_store_0[0]_i_1_n_0\
    );
\data_store_0[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[10]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(10),
      O => \data_store_0[10]_i_1_n_0\
    );
\data_store_0[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[11]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(11),
      O => \data_store_0[11]_i_1_n_0\
    );
\data_store_0[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[12]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(12),
      O => \data_store_0[12]_i_1_n_0\
    );
\data_store_0[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[13]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(13),
      O => \data_store_0[13]_i_1_n_0\
    );
\data_store_0[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[14]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(14),
      O => \data_store_0[14]_i_1_n_0\
    );
\data_store_0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[15]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(15),
      O => \data_store_0[15]_i_1_n_0\
    );
\data_store_0[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[16]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(16),
      O => \data_store_0[16]_i_1_n_0\
    );
\data_store_0[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[17]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(17),
      O => \data_store_0[17]_i_1_n_0\
    );
\data_store_0[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[18]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(18),
      O => \data_store_0[18]_i_1_n_0\
    );
\data_store_0[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[19]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(19),
      O => \data_store_0[19]_i_1_n_0\
    );
\data_store_0[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[1]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(1),
      O => \data_store_0[1]_i_1_n_0\
    );
\data_store_0[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[20]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(20),
      O => \data_store_0[20]_i_1_n_0\
    );
\data_store_0[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[21]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(21),
      O => \data_store_0[21]_i_1_n_0\
    );
\data_store_0[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[22]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(22),
      O => \data_store_0[22]_i_1_n_0\
    );
\data_store_0[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[23]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(23),
      O => \data_store_0[23]_i_1_n_0\
    );
\data_store_0[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[24]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(24),
      O => \data_store_0[24]_i_1_n_0\
    );
\data_store_0[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[25]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(25),
      O => \data_store_0[25]_i_1_n_0\
    );
\data_store_0[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[26]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(26),
      O => \data_store_0[26]_i_1_n_0\
    );
\data_store_0[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[27]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(27),
      O => \data_store_0[27]_i_1_n_0\
    );
\data_store_0[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[28]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(28),
      O => \data_store_0[28]_i_1_n_0\
    );
\data_store_0[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[29]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(29),
      O => \data_store_0[29]_i_1_n_0\
    );
\data_store_0[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[2]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(2),
      O => \data_store_0[2]_i_1_n_0\
    );
\data_store_0[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[30]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(30),
      O => \data_store_0[30]_i_1_n_0\
    );
\data_store_0[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[31]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(31),
      O => \data_store_0[31]_i_1_n_0\
    );
\data_store_0[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[3]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(3),
      O => \data_store_0[3]_i_1_n_0\
    );
\data_store_0[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[4]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(4),
      O => \data_store_0[4]_i_1_n_0\
    );
\data_store_0[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[5]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(5),
      O => \data_store_0[5]_i_1_n_0\
    );
\data_store_0[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[6]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(6),
      O => \data_store_0[6]_i_1_n_0\
    );
\data_store_0[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[7]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(7),
      O => \data_store_0[7]_i_1_n_0\
    );
\data_store_0[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[8]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(8),
      O => \data_store_0[8]_i_1_n_0\
    );
\data_store_0[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB08080"
    )
        port map (
      I0 => \data_store_1_reg_n_0_[9]\,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => \addr_store_0[21]_i_5_n_0\,
      I4 => \gen_apb_data_r_reg[31]_0\(9),
      O => \data_store_0[9]_i_1_n_0\
    );
\data_store_0_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[0]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[0]\
    );
\data_store_0_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[10]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[10]\
    );
\data_store_0_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[11]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[11]\
    );
\data_store_0_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[12]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[12]\
    );
\data_store_0_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[13]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[13]\
    );
\data_store_0_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[14]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[14]\
    );
\data_store_0_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[15]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[15]\
    );
\data_store_0_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[16]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[16]\
    );
\data_store_0_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[17]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[17]\
    );
\data_store_0_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[18]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[18]\
    );
\data_store_0_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[19]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[19]\
    );
\data_store_0_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[1]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[1]\
    );
\data_store_0_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[20]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[20]\
    );
\data_store_0_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[21]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[21]\
    );
\data_store_0_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[22]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[22]\
    );
\data_store_0_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[23]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[23]\
    );
\data_store_0_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[24]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[24]\
    );
\data_store_0_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[25]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[25]\
    );
\data_store_0_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[26]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[26]\
    );
\data_store_0_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[27]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[27]\
    );
\data_store_0_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[28]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[28]\
    );
\data_store_0_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[29]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[29]\
    );
\data_store_0_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[2]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[2]\
    );
\data_store_0_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[30]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[30]\
    );
\data_store_0_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[31]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[31]\
    );
\data_store_0_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[3]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[3]\
    );
\data_store_0_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[4]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[4]\
    );
\data_store_0_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[5]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[5]\
    );
\data_store_0_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[6]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[6]\
    );
\data_store_0_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[7]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[7]\
    );
\data_store_0_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[8]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[8]\
    );
\data_store_0_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_0[9]_i_1_n_0\,
      Q => \data_store_0_reg_n_0_[9]\
    );
\data_store_1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(0),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[0]_i_1_n_0\
    );
\data_store_1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(10),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[10]_i_1_n_0\
    );
\data_store_1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(11),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[11]_i_1_n_0\
    );
\data_store_1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(12),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[12]_i_1_n_0\
    );
\data_store_1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(13),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[13]_i_1_n_0\
    );
\data_store_1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(14),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[14]_i_1_n_0\
    );
\data_store_1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(15),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[15]_i_1_n_0\
    );
\data_store_1[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(16),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[16]_i_1_n_0\
    );
\data_store_1[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(17),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[17]_i_1_n_0\
    );
\data_store_1[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(18),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[18]_i_1_n_0\
    );
\data_store_1[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(19),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[19]_i_1_n_0\
    );
\data_store_1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(1),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[1]_i_1_n_0\
    );
\data_store_1[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(20),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[20]_i_1_n_0\
    );
\data_store_1[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(21),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[21]_i_1_n_0\
    );
\data_store_1[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(22),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[22]_i_1_n_0\
    );
\data_store_1[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(23),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[23]_i_1_n_0\
    );
\data_store_1[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(24),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[24]_i_1_n_0\
    );
\data_store_1[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(25),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[25]_i_1_n_0\
    );
\data_store_1[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(26),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[26]_i_1_n_0\
    );
\data_store_1[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(27),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[27]_i_1_n_0\
    );
\data_store_1[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(28),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[28]_i_1_n_0\
    );
\data_store_1[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(29),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[29]_i_1_n_0\
    );
\data_store_1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(2),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[2]_i_1_n_0\
    );
\data_store_1[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(30),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[30]_i_1_n_0\
    );
\data_store_1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(31),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[31]_i_1_n_0\
    );
\data_store_1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(3),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[3]_i_1_n_0\
    );
\data_store_1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(4),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[4]_i_1_n_0\
    );
\data_store_1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(5),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[5]_i_1_n_0\
    );
\data_store_1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(6),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[6]_i_1_n_0\
    );
\data_store_1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(7),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[7]_i_1_n_0\
    );
\data_store_1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(8),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[8]_i_1_n_0\
    );
\data_store_1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \gen_apb_data_r_reg[31]_0\(9),
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \data_store_1[9]_i_1_n_0\
    );
\data_store_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[0]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[0]\
    );
\data_store_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[10]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[10]\
    );
\data_store_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[11]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[11]\
    );
\data_store_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[12]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[12]\
    );
\data_store_1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[13]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[13]\
    );
\data_store_1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[14]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[14]\
    );
\data_store_1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[15]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[15]\
    );
\data_store_1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[16]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[16]\
    );
\data_store_1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[17]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[17]\
    );
\data_store_1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[18]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[18]\
    );
\data_store_1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[19]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[19]\
    );
\data_store_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[1]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[1]\
    );
\data_store_1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[20]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[20]\
    );
\data_store_1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[21]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[21]\
    );
\data_store_1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[22]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[22]\
    );
\data_store_1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[23]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[23]\
    );
\data_store_1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[24]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[24]\
    );
\data_store_1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[25]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[25]\
    );
\data_store_1_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[26]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[26]\
    );
\data_store_1_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[27]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[27]\
    );
\data_store_1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[28]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[28]\
    );
\data_store_1_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[29]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[29]\
    );
\data_store_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[2]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[2]\
    );
\data_store_1_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[30]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[30]\
    );
\data_store_1_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[31]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[31]\
    );
\data_store_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[3]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[3]\
    );
\data_store_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[4]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[4]\
    );
\data_store_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[5]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[5]\
    );
\data_store_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[6]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[6]\
    );
\data_store_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[7]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[7]\
    );
\data_store_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[8]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[8]\
    );
\data_store_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => \data_store_1[9]_i_1_n_0\,
      Q => \data_store_1_reg_n_0_[9]\
    );
\gen_apb_addr_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_addr_r_reg[21]_0\(0),
      Q => gen_apb_addr_r(0)
    );
\gen_apb_addr_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_addr_r_reg[21]_0\(10),
      Q => gen_apb_addr_r(10)
    );
\gen_apb_addr_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_addr_r_reg[21]_0\(11),
      Q => gen_apb_addr_r(11)
    );
\gen_apb_addr_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_addr_r_reg[21]_0\(12),
      Q => gen_apb_addr_r(12)
    );
\gen_apb_addr_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_addr_r_reg[21]_0\(13),
      Q => gen_apb_addr_r(13)
    );
\gen_apb_addr_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_addr_r_reg[21]_0\(14),
      Q => gen_apb_addr_r(14)
    );
\gen_apb_addr_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_addr_r_reg[21]_0\(15),
      Q => gen_apb_addr_r(15)
    );
\gen_apb_addr_r_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_addr_r_reg[21]_0\(16),
      Q => gen_apb_addr_r(16)
    );
\gen_apb_addr_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_addr_r_reg[21]_0\(1),
      Q => gen_apb_addr_r(1)
    );
\gen_apb_addr_r_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_addr_r_reg[21]_0\(20),
      Q => gen_apb_addr_r(20)
    );
\gen_apb_addr_r_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_addr_r_reg[21]_0\(21),
      Q => gen_apb_addr_r(21)
    );
\gen_apb_addr_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_addr_r_reg[21]_0\(2),
      Q => gen_apb_addr_r(2)
    );
\gen_apb_addr_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_addr_r_reg[21]_0\(3),
      Q => gen_apb_addr_r(3)
    );
\gen_apb_addr_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_addr_r_reg[21]_0\(4),
      Q => gen_apb_addr_r(4)
    );
\gen_apb_addr_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_addr_r_reg[21]_0\(5),
      Q => gen_apb_addr_r(5)
    );
\gen_apb_addr_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_addr_r_reg[21]_0\(6),
      Q => gen_apb_addr_r(6)
    );
\gen_apb_addr_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_addr_r_reg[21]_0\(7),
      Q => gen_apb_addr_r(7)
    );
\gen_apb_addr_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_addr_r_reg[21]_0\(8),
      Q => gen_apb_addr_r(8)
    );
\gen_apb_addr_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_addr_r_reg[21]_0\(9),
      Q => gen_apb_addr_r(9)
    );
\gen_apb_data_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(0),
      Q => \gen_apb_data_r_reg_n_0_[0]\
    );
\gen_apb_data_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(10),
      Q => \gen_apb_data_r_reg_n_0_[10]\
    );
\gen_apb_data_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(11),
      Q => \gen_apb_data_r_reg_n_0_[11]\
    );
\gen_apb_data_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(12),
      Q => \gen_apb_data_r_reg_n_0_[12]\
    );
\gen_apb_data_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(13),
      Q => \gen_apb_data_r_reg_n_0_[13]\
    );
\gen_apb_data_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(14),
      Q => \gen_apb_data_r_reg[27]_0\(4)
    );
\gen_apb_data_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(15),
      Q => \gen_apb_data_r_reg_n_0_[15]\
    );
\gen_apb_data_r_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(16),
      Q => \gen_apb_data_r_reg_n_0_[16]\
    );
\gen_apb_data_r_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(17),
      Q => \gen_apb_data_r_reg[27]_0\(5)
    );
\gen_apb_data_r_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(18),
      Q => \gen_apb_data_r_reg_n_0_[18]\
    );
\gen_apb_data_r_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(19),
      Q => \gen_apb_data_r_reg_n_0_[19]\
    );
\gen_apb_data_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(1),
      Q => \gen_apb_data_r_reg_n_0_[1]\
    );
\gen_apb_data_r_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(20),
      Q => \gen_apb_data_r_reg[27]_0\(6)
    );
\gen_apb_data_r_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(21),
      Q => \gen_apb_data_r_reg_n_0_[21]\
    );
\gen_apb_data_r_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(22),
      Q => \gen_apb_data_r_reg_n_0_[22]\
    );
\gen_apb_data_r_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(23),
      Q => \gen_apb_data_r_reg[27]_0\(7)
    );
\gen_apb_data_r_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(24),
      Q => \gen_apb_data_r_reg_n_0_[24]\
    );
\gen_apb_data_r_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(25),
      Q => \gen_apb_data_r_reg[27]_0\(8)
    );
\gen_apb_data_r_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(26),
      Q => \gen_apb_data_r_reg_n_0_[26]\
    );
\gen_apb_data_r_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(27),
      Q => \gen_apb_data_r_reg[27]_0\(9)
    );
\gen_apb_data_r_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(28),
      Q => \gen_apb_data_r_reg_n_0_[28]\
    );
\gen_apb_data_r_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(29),
      Q => \gen_apb_data_r_reg_n_0_[29]\
    );
\gen_apb_data_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(2),
      Q => \gen_apb_data_r_reg[27]_0\(0)
    );
\gen_apb_data_r_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(30),
      Q => \p_0_in__0\(0)
    );
\gen_apb_data_r_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(31),
      Q => \p_0_in__0\(1)
    );
\gen_apb_data_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(3),
      Q => \gen_apb_data_r_reg[27]_0\(1)
    );
\gen_apb_data_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(4),
      Q => \gen_apb_data_r_reg_n_0_[4]\
    );
\gen_apb_data_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(5),
      Q => \gen_apb_data_r_reg_n_0_[5]\
    );
\gen_apb_data_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(6),
      Q => \gen_apb_data_r_reg_n_0_[6]\
    );
\gen_apb_data_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(7),
      Q => \gen_apb_data_r_reg_n_0_[7]\
    );
\gen_apb_data_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(8),
      Q => \gen_apb_data_r_reg[27]_0\(2)
    );
\gen_apb_data_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_0,
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_data_r_reg[31]_0\(9),
      Q => \gen_apb_data_r_reg[27]_0\(3)
    );
\gen_apb_wr_rd_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F88FF88"
    )
        port map (
      I0 => gen_apb_wr_rd_r_0,
      I1 => gen_apb_tran_0,
      I2 => reading_r,
      I3 => gen_apb_wr_rd_r_reg_n_0,
      I4 => \curr_state[1]_i_3_n_0\,
      O => \gen_apb_wr_rd_r_i_1__0_n_0\
    );
gen_apb_wr_rd_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \^apb_0_preset_n_0\,
      D => \gen_apb_wr_rd_r_i_1__0_n_0\,
      Q => gen_apb_wr_rd_r_reg_n_0
    );
\gen_poll_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => gen_poll_0,
      I1 => \^polling_r_reg_0\,
      I2 => gen_poll_r_reg_n_0,
      O => \gen_poll_r_i_1__0_n_0\
    );
gen_poll_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \^apb_0_preset_n_0\,
      D => \gen_poll_r_i_1__0_n_0\,
      Q => gen_poll_r_reg_n_0
    );
polling_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7775555533300000"
    )
        port map (
      I0 => \^polling_r_reg_0\,
      I1 => reading_r_i_2_n_0,
      I2 => apb_back_press_r_i_2_n_0,
      I3 => apb_penable_r,
      I4 => gen_poll_r_reg_n_0,
      I5 => polling_r,
      O => polling_r_i_1_n_0
    );
polling_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \^apb_0_preset_n_0\,
      D => polling_r_i_1_n_0,
      Q => polling_r
    );
reading_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A7A2A7A2A7A2A2A"
    )
        port map (
      I0 => reading_r,
      I1 => \curr_state[1]_i_3_n_0\,
      I2 => gen_apb_wr_rd_r_reg_n_0,
      I3 => reading_r_i_2_n_0,
      I4 => apb_back_press_r_i_2_n_0,
      I5 => apb_penable_r,
      O => reading_r_i_1_n_0
    );
reading_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => data_cnt_r_reg(1),
      I1 => data_cnt_r_reg(0),
      O => reading_r_i_2_n_0
    );
reading_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \^apb_0_preset_n_0\,
      D => reading_r_i_1_n_0,
      Q => reading_r
    );
training_fail_latch_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => training_fail_latch_r_i_2_n_0,
      I1 => training_fail_latch_r_i_3_n_0,
      I2 => training_fail_latch_r_i_4_n_0,
      I3 => training_fail_latch_r,
      O => training_fail_latch_r_i_1_n_0
    );
training_fail_latch_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000009033333309"
    )
        port map (
      I0 => APB_0_PRDATA(20),
      I1 => \p_0_in__0\(0),
      I2 => APB_0_PRDATA(21),
      I3 => \curr_state_reg[2]_0\(1),
      I4 => \curr_state_reg[2]_0\(0),
      I5 => \p_0_in__0\(1),
      O => training_fail_latch_r_i_2_n_0
    );
training_fail_latch_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => gen_apb_addr_r(14),
      I1 => reading_r,
      I2 => gen_apb_addr_r(0),
      I3 => gen_apb_addr_r(15),
      I4 => training_fail_latch_r_i_5_n_0,
      I5 => training_fail_latch_r_i_6_n_0,
      O => training_fail_latch_r_i_3_n_0
    );
training_fail_latch_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => \curr_state[1]_i_3_n_0\,
      I1 => training_fail_latch_r_i_7_n_0,
      I2 => gen_apb_addr_r(5),
      I3 => gen_apb_addr_r(8),
      I4 => gen_apb_addr_r(1),
      I5 => gen_apb_addr_r(4),
      O => training_fail_latch_r_i_4_n_0
    );
training_fail_latch_r_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gen_apb_addr_r(16),
      I1 => gen_apb_addr_r(3),
      I2 => gen_apb_addr_r(21),
      I3 => gen_apb_addr_r(11),
      O => training_fail_latch_r_i_5_n_0
    );
training_fail_latch_r_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gen_apb_addr_r(12),
      I1 => gen_apb_addr_r(13),
      I2 => gen_apb_addr_r(20),
      I3 => gen_apb_addr_r(10),
      O => training_fail_latch_r_i_6_n_0
    );
training_fail_latch_r_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => gen_apb_addr_r(9),
      I1 => gen_apb_addr_r(7),
      I2 => gen_apb_addr_r(6),
      I3 => gen_apb_addr_r(2),
      O => training_fail_latch_r_i_7_n_0
    );
training_fail_latch_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \^apb_0_preset_n_0\,
      D => training_fail_latch_r_i_1_n_0,
      Q => training_fail_latch_r
    );
wr_rd_store_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF80B080"
    )
        port map (
      I0 => wr_rd_store_1_reg_n_0,
      I1 => \addr_store_0[21]_i_4_n_0\,
      I2 => \addr_store_0[21]_i_3_n_0\,
      I3 => gen_apb_wr_rd_r_0,
      I4 => \addr_store_0[21]_i_5_n_0\,
      O => wr_rd_store_0_i_1_n_0
    );
wr_rd_store_0_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_0[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => wr_rd_store_0_i_1_n_0,
      Q => wr_rd_store_0_reg_n_0
    );
wr_rd_store_1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => gen_apb_wr_rd_r_0,
      I1 => data_cnt_r_reg(1),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => wr_rd_store_1
    );
wr_rd_store_1_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \addr_store_1[21]_i_1_n_0\,
      CLR => \^apb_0_preset_n_0\,
      D => wr_rd_store_1,
      Q => wr_rd_store_1_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hbm_0_hbm_data_fetch is
  port (
    addr_data_toggle_r_reg_0 : out STD_LOGIC;
    gen_apb_tran_0 : out STD_LOGIC;
    xpm_ena_0 : out STD_LOGIC;
    gen_poll_0 : out STD_LOGIC;
    gen_poll_r : out STD_LOGIC;
    gen_apb_wr_rd_r_0 : out STD_LOGIC;
    init_seq_complete_r : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    init_seq_complete_r_reg_0 : out STD_LOGIC;
    init_seq_complete_r_reg_1 : out STD_LOGIC;
    \apb_addr_r_reg[21]_0\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \apb_data_r_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    APB_0_PCLK : in STD_LOGIC;
    \apb_data_pend_r_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    init_seq_complete_r_reg_2 : in STD_LOGIC;
    \apb_data_r_reg[0]_0\ : in STD_LOGIC;
    douta : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \curr_state_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    apb_back_press_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hbm_0_hbm_data_fetch : entity is "hbm_data_fetch";
end hbm_0_hbm_data_fetch;

architecture STRUCTURE of hbm_0_hbm_data_fetch is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal addr_data_toggle_r : STD_LOGIC;
  signal addr_data_toggle_r1 : STD_LOGIC;
  signal \^addr_data_toggle_r_reg_0\ : STD_LOGIC;
  signal apb_addr_pend_r : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \apb_addr_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \apb_addr_r[10]_i_1_n_0\ : STD_LOGIC;
  signal \apb_addr_r[11]_i_1_n_0\ : STD_LOGIC;
  signal \apb_addr_r[12]_i_1_n_0\ : STD_LOGIC;
  signal \apb_addr_r[13]_i_1_n_0\ : STD_LOGIC;
  signal \apb_addr_r[14]_i_1_n_0\ : STD_LOGIC;
  signal \apb_addr_r[15]_i_1_n_0\ : STD_LOGIC;
  signal \apb_addr_r[16]_i_1_n_0\ : STD_LOGIC;
  signal \apb_addr_r[17]_i_1_n_0\ : STD_LOGIC;
  signal \apb_addr_r[18]_i_1_n_0\ : STD_LOGIC;
  signal \apb_addr_r[19]_i_1_n_0\ : STD_LOGIC;
  signal \apb_addr_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \apb_addr_r[20]_i_1_n_0\ : STD_LOGIC;
  signal \apb_addr_r[21]_i_1_n_0\ : STD_LOGIC;
  signal \apb_addr_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \apb_addr_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \apb_addr_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \apb_addr_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \apb_addr_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \apb_addr_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \apb_addr_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \apb_addr_r[9]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_pend_r[31]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_pend_r__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \apb_data_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[10]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[11]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[12]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[13]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[14]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[15]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[16]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[17]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[18]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[19]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[20]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[21]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[22]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[23]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[24]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[25]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[26]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[27]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[28]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[29]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[30]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[31]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[31]_i_2_n_0\ : STD_LOGIC;
  signal \apb_data_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \apb_data_r[9]_i_1_n_0\ : STD_LOGIC;
  signal apb_poll_pend_r_reg_n_0 : STD_LOGIC;
  signal apb_poll_r : STD_LOGIC;
  signal apb_poll_r_i_2_n_0 : STD_LOGIC;
  signal apb_poll_r_i_3_n_0 : STD_LOGIC;
  signal apb_poll_r_i_5_n_0 : STD_LOGIC;
  signal apb_poll_r_i_6_n_0 : STD_LOGIC;
  signal apb_wr_rd_pend_r : STD_LOGIC;
  signal apb_wr_rd_pend_r_reg_n_0 : STD_LOGIC;
  signal apb_wr_rd_r_i_1_n_0 : STD_LOGIC;
  signal data_rcvd_r_i_1_n_0 : STD_LOGIC;
  signal data_rcvd_r_reg_n_0 : STD_LOGIC;
  signal \^gen_apb_tran_0\ : STD_LOGIC;
  signal \^gen_poll_0\ : STD_LOGIC;
  signal \^gen_poll_r\ : STD_LOGIC;
  signal gen_poll_r0 : STD_LOGIC;
  signal \^init_seq_complete_r\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \xpm_addra_r[10]_i_1_n_0\ : STD_LOGIC;
  signal \xpm_addra_r[10]_i_3_n_0\ : STD_LOGIC;
  signal \xpm_addra_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \xpm_addra_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \xpm_addra_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \xpm_addra_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \xpm_addra_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \xpm_addra_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \xpm_addra_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \xpm_addra_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \xpm_addra_r[9]_i_1_n_0\ : STD_LOGIC;
  signal \xpm_addra_r[9]_i_2_n_0\ : STD_LOGIC;
  signal \^xpm_ena_0\ : STD_LOGIC;
  signal xpm_ena_r_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of addr_data_toggle_r_i_1 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \apb_addr_r[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \apb_addr_r[10]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \apb_addr_r[11]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \apb_addr_r[12]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \apb_addr_r[13]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \apb_addr_r[14]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \apb_addr_r[15]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \apb_addr_r[16]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \apb_addr_r[17]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \apb_addr_r[18]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \apb_addr_r[19]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \apb_addr_r[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \apb_addr_r[20]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \apb_addr_r[21]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \apb_addr_r[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \apb_addr_r[3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \apb_addr_r[4]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \apb_addr_r[5]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \apb_addr_r[6]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \apb_addr_r[7]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \apb_addr_r[8]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \apb_addr_r[9]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \apb_data_r[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \apb_data_r[10]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \apb_data_r[11]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \apb_data_r[12]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \apb_data_r[13]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \apb_data_r[14]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \apb_data_r[15]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \apb_data_r[16]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \apb_data_r[17]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \apb_data_r[18]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \apb_data_r[19]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \apb_data_r[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \apb_data_r[20]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \apb_data_r[21]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \apb_data_r[24]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \apb_data_r[25]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \apb_data_r[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \apb_data_r[3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \apb_data_r[4]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \apb_data_r[5]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \apb_data_r[6]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \apb_data_r[7]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \apb_data_r[8]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \apb_data_r[9]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of apb_poll_r_i_2 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of apb_poll_r_i_5 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of apb_poll_r_i_6 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of apb_wr_rd_r_i_1 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \data_cnt_r[1]_i_4\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of data_rcvd_r_i_1 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of gen_poll_r_i_1 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \xpm_addra_r[0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \xpm_addra_r[10]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \xpm_addra_r[10]_i_3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \xpm_addra_r[1]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \xpm_addra_r[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \xpm_addra_r[3]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \xpm_addra_r[5]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \xpm_addra_r[6]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \xpm_addra_r[7]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \xpm_addra_r[8]_i_1\ : label is "soft_lutpair40";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
  addr_data_toggle_r_reg_0 <= \^addr_data_toggle_r_reg_0\;
  gen_apb_tran_0 <= \^gen_apb_tran_0\;
  gen_poll_0 <= \^gen_poll_0\;
  gen_poll_r <= \^gen_poll_r\;
  init_seq_complete_r <= \^init_seq_complete_r\;
  xpm_ena_0 <= \^xpm_ena_0\;
addr_data_toggle_r1_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \^addr_data_toggle_r_reg_0\,
      Q => addr_data_toggle_r1
    );
addr_data_toggle_r2_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => addr_data_toggle_r1,
      Q => \^gen_apb_tran_0\
    );
addr_data_toggle_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^xpm_ena_0\,
      I1 => \^addr_data_toggle_r_reg_0\,
      O => addr_data_toggle_r
    );
addr_data_toggle_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => addr_data_toggle_r,
      Q => \^addr_data_toggle_r_reg_0\
    );
\apb_addr_pend_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_wr_rd_pend_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(0),
      Q => apb_addr_pend_r(0)
    );
\apb_addr_pend_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_wr_rd_pend_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(10),
      Q => apb_addr_pend_r(10)
    );
\apb_addr_pend_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_wr_rd_pend_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(11),
      Q => apb_addr_pend_r(11)
    );
\apb_addr_pend_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_wr_rd_pend_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(12),
      Q => apb_addr_pend_r(12)
    );
\apb_addr_pend_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_wr_rd_pend_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(13),
      Q => apb_addr_pend_r(13)
    );
\apb_addr_pend_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_wr_rd_pend_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(14),
      Q => apb_addr_pend_r(14)
    );
\apb_addr_pend_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_wr_rd_pend_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(15),
      Q => apb_addr_pend_r(15)
    );
\apb_addr_pend_r_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_wr_rd_pend_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(16),
      Q => apb_addr_pend_r(16)
    );
\apb_addr_pend_r_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_wr_rd_pend_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(17),
      Q => apb_addr_pend_r(17)
    );
\apb_addr_pend_r_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_wr_rd_pend_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(18),
      Q => apb_addr_pend_r(18)
    );
\apb_addr_pend_r_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_wr_rd_pend_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(19),
      Q => apb_addr_pend_r(19)
    );
\apb_addr_pend_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_wr_rd_pend_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(1),
      Q => apb_addr_pend_r(1)
    );
\apb_addr_pend_r_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_wr_rd_pend_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(20),
      Q => apb_addr_pend_r(20)
    );
\apb_addr_pend_r_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_wr_rd_pend_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(21),
      Q => apb_addr_pend_r(21)
    );
\apb_addr_pend_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_wr_rd_pend_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(2),
      Q => apb_addr_pend_r(2)
    );
\apb_addr_pend_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_wr_rd_pend_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(3),
      Q => apb_addr_pend_r(3)
    );
\apb_addr_pend_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_wr_rd_pend_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(4),
      Q => apb_addr_pend_r(4)
    );
\apb_addr_pend_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_wr_rd_pend_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(5),
      Q => apb_addr_pend_r(5)
    );
\apb_addr_pend_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_wr_rd_pend_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(6),
      Q => apb_addr_pend_r(6)
    );
\apb_addr_pend_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_wr_rd_pend_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(7),
      Q => apb_addr_pend_r(7)
    );
\apb_addr_pend_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_wr_rd_pend_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(8),
      Q => apb_addr_pend_r(8)
    );
\apb_addr_pend_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_wr_rd_pend_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(9),
      Q => apb_addr_pend_r(9)
    );
\apb_addr_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => apb_addr_pend_r(0),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(0),
      O => \apb_addr_r[0]_i_1_n_0\
    );
\apb_addr_r[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => apb_addr_pend_r(10),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(10),
      O => \apb_addr_r[10]_i_1_n_0\
    );
\apb_addr_r[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => apb_addr_pend_r(11),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(11),
      O => \apb_addr_r[11]_i_1_n_0\
    );
\apb_addr_r[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => apb_addr_pend_r(12),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(12),
      O => \apb_addr_r[12]_i_1_n_0\
    );
\apb_addr_r[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => apb_addr_pend_r(13),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(13),
      O => \apb_addr_r[13]_i_1_n_0\
    );
\apb_addr_r[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => apb_addr_pend_r(14),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(14),
      O => \apb_addr_r[14]_i_1_n_0\
    );
\apb_addr_r[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => apb_addr_pend_r(15),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(15),
      O => \apb_addr_r[15]_i_1_n_0\
    );
\apb_addr_r[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => apb_addr_pend_r(16),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(16),
      O => \apb_addr_r[16]_i_1_n_0\
    );
\apb_addr_r[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => apb_addr_pend_r(17),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(17),
      O => \apb_addr_r[17]_i_1_n_0\
    );
\apb_addr_r[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => apb_addr_pend_r(18),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(18),
      O => \apb_addr_r[18]_i_1_n_0\
    );
\apb_addr_r[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => apb_addr_pend_r(19),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(19),
      O => \apb_addr_r[19]_i_1_n_0\
    );
\apb_addr_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => apb_addr_pend_r(1),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(1),
      O => \apb_addr_r[1]_i_1_n_0\
    );
\apb_addr_r[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => apb_addr_pend_r(20),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(20),
      O => \apb_addr_r[20]_i_1_n_0\
    );
\apb_addr_r[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => apb_addr_pend_r(21),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(21),
      O => \apb_addr_r[21]_i_1_n_0\
    );
\apb_addr_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => apb_addr_pend_r(2),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(2),
      O => \apb_addr_r[2]_i_1_n_0\
    );
\apb_addr_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => apb_addr_pend_r(3),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(3),
      O => \apb_addr_r[3]_i_1_n_0\
    );
\apb_addr_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => apb_addr_pend_r(4),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(4),
      O => \apb_addr_r[4]_i_1_n_0\
    );
\apb_addr_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => apb_addr_pend_r(5),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(5),
      O => \apb_addr_r[5]_i_1_n_0\
    );
\apb_addr_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => apb_addr_pend_r(6),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(6),
      O => \apb_addr_r[6]_i_1_n_0\
    );
\apb_addr_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => apb_addr_pend_r(7),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(7),
      O => \apb_addr_r[7]_i_1_n_0\
    );
\apb_addr_r[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => apb_addr_pend_r(8),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(8),
      O => \apb_addr_r[8]_i_1_n_0\
    );
\apb_addr_r[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => apb_addr_pend_r(9),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(9),
      O => \apb_addr_r[9]_i_1_n_0\
    );
\apb_addr_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_poll_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_addr_r[0]_i_1_n_0\,
      Q => \apb_addr_r_reg[21]_0\(0)
    );
\apb_addr_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_poll_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_addr_r[10]_i_1_n_0\,
      Q => \apb_addr_r_reg[21]_0\(10)
    );
\apb_addr_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_poll_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_addr_r[11]_i_1_n_0\,
      Q => \apb_addr_r_reg[21]_0\(11)
    );
\apb_addr_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_poll_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_addr_r[12]_i_1_n_0\,
      Q => \apb_addr_r_reg[21]_0\(12)
    );
\apb_addr_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_poll_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_addr_r[13]_i_1_n_0\,
      Q => \apb_addr_r_reg[21]_0\(13)
    );
\apb_addr_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_poll_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_addr_r[14]_i_1_n_0\,
      Q => \apb_addr_r_reg[21]_0\(14)
    );
\apb_addr_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_poll_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_addr_r[15]_i_1_n_0\,
      Q => \apb_addr_r_reg[21]_0\(15)
    );
\apb_addr_r_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_poll_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_addr_r[16]_i_1_n_0\,
      Q => \apb_addr_r_reg[21]_0\(16)
    );
\apb_addr_r_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_poll_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_addr_r[17]_i_1_n_0\,
      Q => \apb_addr_r_reg[21]_0\(17)
    );
\apb_addr_r_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_poll_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_addr_r[18]_i_1_n_0\,
      Q => \apb_addr_r_reg[21]_0\(18)
    );
\apb_addr_r_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_poll_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_addr_r[19]_i_1_n_0\,
      Q => \apb_addr_r_reg[21]_0\(19)
    );
\apb_addr_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_poll_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_addr_r[1]_i_1_n_0\,
      Q => \apb_addr_r_reg[21]_0\(1)
    );
\apb_addr_r_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_poll_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_addr_r[20]_i_1_n_0\,
      Q => \apb_addr_r_reg[21]_0\(20)
    );
\apb_addr_r_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_poll_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_addr_r[21]_i_1_n_0\,
      Q => \apb_addr_r_reg[21]_0\(21)
    );
\apb_addr_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_poll_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_addr_r[2]_i_1_n_0\,
      Q => \apb_addr_r_reg[21]_0\(2)
    );
\apb_addr_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_poll_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_addr_r[3]_i_1_n_0\,
      Q => \apb_addr_r_reg[21]_0\(3)
    );
\apb_addr_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_poll_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_addr_r[4]_i_1_n_0\,
      Q => \apb_addr_r_reg[21]_0\(4)
    );
\apb_addr_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_poll_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_addr_r[5]_i_1_n_0\,
      Q => \apb_addr_r_reg[21]_0\(5)
    );
\apb_addr_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_poll_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_addr_r[6]_i_1_n_0\,
      Q => \apb_addr_r_reg[21]_0\(6)
    );
\apb_addr_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_poll_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_addr_r[7]_i_1_n_0\,
      Q => \apb_addr_r_reg[21]_0\(7)
    );
\apb_addr_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_poll_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_addr_r[8]_i_1_n_0\,
      Q => \apb_addr_r_reg[21]_0\(8)
    );
\apb_addr_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_poll_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_addr_r[9]_i_1_n_0\,
      Q => \apb_addr_r_reg[21]_0\(9)
    );
\apb_data_pend_r[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \^addr_data_toggle_r_reg_0\,
      I1 => apb_poll_r_i_3_n_0,
      I2 => \^gen_poll_0\,
      I3 => \apb_data_r_reg[0]_0\,
      O => \apb_data_pend_r[31]_i_1_n_0\
    );
\apb_data_pend_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(0),
      Q => \apb_data_pend_r__0\(0)
    );
\apb_data_pend_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(10),
      Q => \apb_data_pend_r__0\(10)
    );
\apb_data_pend_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(11),
      Q => \apb_data_pend_r__0\(11)
    );
\apb_data_pend_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(12),
      Q => \apb_data_pend_r__0\(12)
    );
\apb_data_pend_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(13),
      Q => \apb_data_pend_r__0\(13)
    );
\apb_data_pend_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(14),
      Q => \apb_data_pend_r__0\(14)
    );
\apb_data_pend_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(15),
      Q => \apb_data_pend_r__0\(15)
    );
\apb_data_pend_r_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(16),
      Q => \apb_data_pend_r__0\(16)
    );
\apb_data_pend_r_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(17),
      Q => \apb_data_pend_r__0\(17)
    );
\apb_data_pend_r_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(18),
      Q => \apb_data_pend_r__0\(18)
    );
\apb_data_pend_r_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(19),
      Q => \apb_data_pend_r__0\(19)
    );
\apb_data_pend_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(1),
      Q => \apb_data_pend_r__0\(1)
    );
\apb_data_pend_r_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(20),
      Q => \apb_data_pend_r__0\(20)
    );
\apb_data_pend_r_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(21),
      Q => \apb_data_pend_r__0\(21)
    );
\apb_data_pend_r_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(22),
      Q => \apb_data_pend_r__0\(22)
    );
\apb_data_pend_r_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(23),
      Q => \apb_data_pend_r__0\(23)
    );
\apb_data_pend_r_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(24),
      Q => \apb_data_pend_r__0\(24)
    );
\apb_data_pend_r_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(25),
      Q => \apb_data_pend_r__0\(25)
    );
\apb_data_pend_r_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(26),
      Q => \apb_data_pend_r__0\(26)
    );
\apb_data_pend_r_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(27),
      Q => \apb_data_pend_r__0\(27)
    );
\apb_data_pend_r_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(28),
      Q => \apb_data_pend_r__0\(28)
    );
\apb_data_pend_r_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(29),
      Q => \apb_data_pend_r__0\(29)
    );
\apb_data_pend_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(2),
      Q => \apb_data_pend_r__0\(2)
    );
\apb_data_pend_r_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(30),
      Q => \apb_data_pend_r__0\(30)
    );
\apb_data_pend_r_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(31),
      Q => \apb_data_pend_r__0\(31)
    );
\apb_data_pend_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(3),
      Q => \apb_data_pend_r__0\(3)
    );
\apb_data_pend_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(4),
      Q => \apb_data_pend_r__0\(4)
    );
\apb_data_pend_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(5),
      Q => \apb_data_pend_r__0\(5)
    );
\apb_data_pend_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(6),
      Q => \apb_data_pend_r__0\(6)
    );
\apb_data_pend_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(7),
      Q => \apb_data_pend_r__0\(7)
    );
\apb_data_pend_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(8),
      Q => \apb_data_pend_r__0\(8)
    );
\apb_data_pend_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_pend_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(9),
      Q => \apb_data_pend_r__0\(9)
    );
\apb_data_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(0),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(0),
      O => \apb_data_r[0]_i_1_n_0\
    );
\apb_data_r[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(10),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(10),
      O => \apb_data_r[10]_i_1_n_0\
    );
\apb_data_r[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(11),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(11),
      O => \apb_data_r[11]_i_1_n_0\
    );
\apb_data_r[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(12),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(12),
      O => \apb_data_r[12]_i_1_n_0\
    );
\apb_data_r[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(13),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(13),
      O => \apb_data_r[13]_i_1_n_0\
    );
\apb_data_r[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(14),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(14),
      O => \apb_data_r[14]_i_1_n_0\
    );
\apb_data_r[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(15),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(15),
      O => \apb_data_r[15]_i_1_n_0\
    );
\apb_data_r[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(16),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(16),
      O => \apb_data_r[16]_i_1_n_0\
    );
\apb_data_r[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(17),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(17),
      O => \apb_data_r[17]_i_1_n_0\
    );
\apb_data_r[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(18),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(18),
      O => \apb_data_r[18]_i_1_n_0\
    );
\apb_data_r[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(19),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(19),
      O => \apb_data_r[19]_i_1_n_0\
    );
\apb_data_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(1),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(1),
      O => \apb_data_r[1]_i_1_n_0\
    );
\apb_data_r[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(20),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(20),
      O => \apb_data_r[20]_i_1_n_0\
    );
\apb_data_r[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(21),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(21),
      O => \apb_data_r[21]_i_1_n_0\
    );
\apb_data_r[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(22),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(22),
      O => \apb_data_r[22]_i_1_n_0\
    );
\apb_data_r[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(23),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(23),
      O => \apb_data_r[23]_i_1_n_0\
    );
\apb_data_r[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(24),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(24),
      O => \apb_data_r[24]_i_1_n_0\
    );
\apb_data_r[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(25),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(25),
      O => \apb_data_r[25]_i_1_n_0\
    );
\apb_data_r[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(26),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(26),
      O => \apb_data_r[26]_i_1_n_0\
    );
\apb_data_r[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(27),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(27),
      O => \apb_data_r[27]_i_1_n_0\
    );
\apb_data_r[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(28),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(28),
      O => \apb_data_r[28]_i_1_n_0\
    );
\apb_data_r[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(29),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(29),
      O => \apb_data_r[29]_i_1_n_0\
    );
\apb_data_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(2),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(2),
      O => \apb_data_r[2]_i_1_n_0\
    );
\apb_data_r[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(30),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(30),
      O => \apb_data_r[30]_i_1_n_0\
    );
\apb_data_r[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F111"
    )
        port map (
      I0 => \^addr_data_toggle_r_reg_0\,
      I1 => apb_poll_r_i_3_n_0,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => \^gen_poll_0\,
      O => \apb_data_r[31]_i_1_n_0\
    );
\apb_data_r[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(31),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(31),
      O => \apb_data_r[31]_i_2_n_0\
    );
\apb_data_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(3),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(3),
      O => \apb_data_r[3]_i_1_n_0\
    );
\apb_data_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(4),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(4),
      O => \apb_data_r[4]_i_1_n_0\
    );
\apb_data_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(5),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(5),
      O => \apb_data_r[5]_i_1_n_0\
    );
\apb_data_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(6),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(6),
      O => \apb_data_r[6]_i_1_n_0\
    );
\apb_data_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(7),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(7),
      O => \apb_data_r[7]_i_1_n_0\
    );
\apb_data_r[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(8),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(8),
      O => \apb_data_r[8]_i_1_n_0\
    );
\apb_data_r[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \apb_data_pend_r__0\(9),
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(9),
      O => \apb_data_r[9]_i_1_n_0\
    );
\apb_data_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[0]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(0)
    );
\apb_data_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[10]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(10)
    );
\apb_data_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[11]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(11)
    );
\apb_data_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[12]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(12)
    );
\apb_data_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[13]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(13)
    );
\apb_data_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[14]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(14)
    );
\apb_data_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[15]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(15)
    );
\apb_data_r_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[16]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(16)
    );
\apb_data_r_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[17]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(17)
    );
\apb_data_r_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[18]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(18)
    );
\apb_data_r_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[19]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(19)
    );
\apb_data_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[1]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(1)
    );
\apb_data_r_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[20]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(20)
    );
\apb_data_r_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[21]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(21)
    );
\apb_data_r_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[22]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(22)
    );
\apb_data_r_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[23]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(23)
    );
\apb_data_r_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[24]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(24)
    );
\apb_data_r_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[25]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(25)
    );
\apb_data_r_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[26]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(26)
    );
\apb_data_r_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[27]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(27)
    );
\apb_data_r_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[28]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(28)
    );
\apb_data_r_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[29]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(29)
    );
\apb_data_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[2]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(2)
    );
\apb_data_r_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[30]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(30)
    );
\apb_data_r_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[31]_i_2_n_0\,
      Q => \apb_data_r_reg[31]_0\(31)
    );
\apb_data_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[3]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(3)
    );
\apb_data_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[4]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(4)
    );
\apb_data_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[5]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(5)
    );
\apb_data_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[6]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(6)
    );
\apb_data_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[7]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(7)
    );
\apb_data_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[8]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(8)
    );
\apb_data_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_data_r[31]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \apb_data_r[9]_i_1_n_0\,
      Q => \apb_data_r_reg[31]_0\(9)
    );
apb_poll_pend_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF04FF00"
    )
        port map (
      I0 => apb_poll_r_i_3_n_0,
      I1 => \^addr_data_toggle_r_reg_0\,
      I2 => apb_poll_pend_r_reg_n_0,
      I3 => \apb_data_r_reg[0]_0\,
      I4 => \^gen_poll_0\,
      O => apb_wr_rd_pend_r
    );
apb_poll_pend_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_wr_rd_pend_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(25),
      Q => apb_poll_pend_r_reg_n_0
    );
apb_poll_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => apb_poll_r_i_3_n_0,
      I1 => \^addr_data_toggle_r_reg_0\,
      I2 => apb_poll_pend_r_reg_n_0,
      I3 => \apb_data_r_reg[0]_0\,
      I4 => \^gen_poll_0\,
      O => apb_poll_r
    );
apb_poll_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => apb_poll_pend_r_reg_n_0,
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(25),
      O => apb_poll_r_i_2_n_0
    );
apb_poll_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => apb_poll_r_i_5_n_0,
      I4 => apb_poll_r_i_6_n_0,
      O => apb_poll_r_i_3_n_0
    );
apb_poll_r_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => apb_poll_r_i_5_n_0
    );
apb_poll_r_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(6),
      I2 => \^q\(8),
      I3 => \^q\(7),
      O => apb_poll_r_i_6_n_0
    );
apb_poll_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_poll_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => apb_poll_r_i_2_n_0,
      Q => \^gen_poll_0\
    );
apb_wr_rd_pend_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_wr_rd_pend_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => D(24),
      Q => apb_wr_rd_pend_r_reg_n_0
    );
apb_wr_rd_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => apb_wr_rd_pend_r_reg_n_0,
      I1 => \^gen_poll_0\,
      I2 => \apb_data_r_reg[0]_0\,
      I3 => douta(24),
      O => apb_wr_rd_r_i_1_n_0
    );
apb_wr_rd_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_poll_r,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => apb_wr_rd_r_i_1_n_0,
      Q => gen_apb_wr_rd_r_0
    );
\curr_state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF002FFF"
    )
        port map (
      I0 => \^init_seq_complete_r\,
      I1 => \^gen_poll_r\,
      I2 => \^gen_apb_tran_0\,
      I3 => \curr_state_reg[0]\(0),
      I4 => \curr_state_reg[0]\(2),
      I5 => \curr_state_reg[0]\(1),
      O => init_seq_complete_r_reg_0
    );
\data_cnt_r[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^init_seq_complete_r\,
      I1 => \^gen_poll_r\,
      O => init_seq_complete_r_reg_1
    );
data_rcvd_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5510"
    )
        port map (
      I0 => \^init_seq_complete_r\,
      I1 => apb_poll_r_i_3_n_0,
      I2 => \^xpm_ena_0\,
      I3 => data_rcvd_r_reg_n_0,
      O => data_rcvd_r_i_1_n_0
    );
data_rcvd_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => data_rcvd_r_i_1_n_0,
      Q => data_rcvd_r_reg_n_0
    );
gen_poll_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => data_rcvd_r_reg_n_0,
      I1 => \^gen_poll_0\,
      I2 => \^addr_data_toggle_r_reg_0\,
      O => gen_poll_r0
    );
gen_poll_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => gen_poll_r0,
      Q => \^gen_poll_r\
    );
init_seq_complete_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => init_seq_complete_r_reg_2,
      Q => \^init_seq_complete_r\
    );
\xpm_addra_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^init_seq_complete_r\,
      I1 => \^q\(0),
      O => \p_0_in__0\(0)
    );
\xpm_addra_r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^init_seq_complete_r\,
      I1 => apb_poll_pend_r_reg_n_0,
      I2 => \^xpm_ena_0\,
      O => \xpm_addra_r[10]_i_1_n_0\
    );
\xpm_addra_r[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \xpm_addra_r[10]_i_3_n_0\,
      I1 => \^q\(9),
      I2 => \^q\(10),
      I3 => \^init_seq_complete_r\,
      O => \p_0_in__0\(10)
    );
\xpm_addra_r[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \xpm_addra_r[9]_i_2_n_0\,
      I3 => \^q\(6),
      O => \xpm_addra_r[10]_i_3_n_0\
    );
\xpm_addra_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^init_seq_complete_r\,
      O => \p_0_in__0\(1)
    );
\xpm_addra_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => \^init_seq_complete_r\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \xpm_addra_r[2]_i_1_n_0\
    );
\xpm_addra_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => \^init_seq_complete_r\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \xpm_addra_r[3]_i_1_n_0\
    );
\xpm_addra_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => \^init_seq_complete_r\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \xpm_addra_r[4]_i_1_n_0\
    );
\xpm_addra_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^init_seq_complete_r\,
      I1 => \xpm_addra_r[5]_i_2_n_0\,
      I2 => \^q\(5),
      O => \xpm_addra_r[5]_i_1_n_0\
    );
\xpm_addra_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \xpm_addra_r[5]_i_2_n_0\
    );
\xpm_addra_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^init_seq_complete_r\,
      I1 => \xpm_addra_r[9]_i_2_n_0\,
      I2 => \^q\(6),
      O => \xpm_addra_r[6]_i_1_n_0\
    );
\xpm_addra_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4510"
    )
        port map (
      I0 => \^init_seq_complete_r\,
      I1 => \xpm_addra_r[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \xpm_addra_r[7]_i_1_n_0\
    );
\xpm_addra_r[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550400"
    )
        port map (
      I0 => \^init_seq_complete_r\,
      I1 => \^q\(6),
      I2 => \xpm_addra_r[9]_i_2_n_0\,
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \xpm_addra_r[8]_i_1_n_0\
    );
\xpm_addra_r[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515555500400000"
    )
        port map (
      I0 => \^init_seq_complete_r\,
      I1 => \^q\(8),
      I2 => \^q\(7),
      I3 => \xpm_addra_r[9]_i_2_n_0\,
      I4 => \^q\(6),
      I5 => \^q\(9),
      O => \xpm_addra_r[9]_i_1_n_0\
    );
\xpm_addra_r[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \xpm_addra_r[9]_i_2_n_0\
    );
\xpm_addra_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \xpm_addra_r[10]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \p_0_in__0\(0),
      Q => \^q\(0)
    );
\xpm_addra_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \xpm_addra_r[10]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \p_0_in__0\(10),
      Q => \^q\(10)
    );
\xpm_addra_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \xpm_addra_r[10]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \p_0_in__0\(1),
      Q => \^q\(1)
    );
\xpm_addra_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \xpm_addra_r[10]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \xpm_addra_r[2]_i_1_n_0\,
      Q => \^q\(2)
    );
\xpm_addra_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \xpm_addra_r[10]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \xpm_addra_r[3]_i_1_n_0\,
      Q => \^q\(3)
    );
\xpm_addra_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \xpm_addra_r[10]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \xpm_addra_r[4]_i_1_n_0\,
      Q => \^q\(4)
    );
\xpm_addra_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \xpm_addra_r[10]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \xpm_addra_r[5]_i_1_n_0\,
      Q => \^q\(5)
    );
\xpm_addra_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \xpm_addra_r[10]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \xpm_addra_r[6]_i_1_n_0\,
      Q => \^q\(6)
    );
\xpm_addra_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \xpm_addra_r[10]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \xpm_addra_r[7]_i_1_n_0\,
      Q => \^q\(7)
    );
\xpm_addra_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \xpm_addra_r[10]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \xpm_addra_r[8]_i_1_n_0\,
      Q => \^q\(8)
    );
\xpm_addra_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \xpm_addra_r[10]_i_1_n_0\,
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => \xpm_addra_r[9]_i_1_n_0\,
      Q => \^q\(9)
    );
xpm_ena_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^gen_apb_tran_0\,
      I1 => \^addr_data_toggle_r_reg_0\,
      I2 => addr_data_toggle_r1,
      I3 => apb_back_press_0,
      I4 => \^init_seq_complete_r\,
      O => xpm_ena_r_i_1_n_0
    );
xpm_ena_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_data_pend_r_reg[0]_0\,
      D => xpm_ena_r_i_1_n_0,
      Q => \^xpm_ena_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hbm_0_hbm_temp_rd is
  port (
    temp_apb_req_0_s : out STD_LOGIC;
    temp_apb_psel_0_s : out STD_LOGIC;
    temp_apb_penable_0_s : out STD_LOGIC;
    temp_apb_paddr_0_s : out STD_LOGIC_VECTOR ( 1 downto 0 );
    temp_apb_pwdata_0_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_apb_data_r_reg[21]_0\ : out STD_LOGIC;
    temp_apb_pwrite_0_s : out STD_LOGIC;
    polling_r : out STD_LOGIC;
    \apb_fsm_curr_state_reg[1]_0\ : out STD_LOGIC;
    DRAM_1_STAT_TEMP : out STD_LOGIC_VECTOR ( 6 downto 0 );
    APB_0_PCLK : in STD_LOGIC;
    \apb_pwdata_r_reg[23]_0\ : in STD_LOGIC;
    \apb_fsm_curr_state_reg[1]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \main_fsm_curr_state_reg[0]_0\ : in STD_LOGIC;
    \apb_fsm_curr_state_reg[2]_0\ : in STD_LOGIC;
    \apb_pwdata_r_reg[23]_1\ : in STD_LOGIC;
    \apb_fsm_curr_state_reg[1]_2\ : in STD_LOGIC;
    pready_0 : in STD_LOGIC;
    reading_r_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    APB_0_PRDATA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gen_poll_r_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hbm_0_hbm_temp_rd : entity is "hbm_temp_rd";
end hbm_0_hbm_temp_rd;

architecture STRUCTURE of hbm_0_hbm_temp_rd is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addr_store_r : STD_LOGIC_VECTOR ( 3 to 3 );
  signal apb_busy_r_i_1_n_0 : STD_LOGIC;
  signal apb_busy_r_reg_n_0 : STD_LOGIC;
  signal apb_fsm_curr_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \apb_fsm_curr_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \apb_fsm_curr_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \apb_fsm_curr_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \^apb_fsm_curr_state_reg[1]_0\ : STD_LOGIC;
  signal \apb_fsm_nxt_state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \apb_paddr_r[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \apb_paddr_r[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \apb_paddr_r[3]_i_2_n_0\ : STD_LOGIC;
  signal apb_penable_r : STD_LOGIC;
  signal \apb_penable_r_i_1__0_n_0\ : STD_LOGIC;
  signal \apb_poll_complete_r0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal apb_poll_complete_r0_carry_n_1 : STD_LOGIC;
  signal apb_poll_complete_r0_carry_n_2 : STD_LOGIC;
  signal apb_poll_complete_r0_carry_n_3 : STD_LOGIC;
  signal apb_poll_complete_r0_carry_n_4 : STD_LOGIC;
  signal apb_poll_complete_r0_carry_n_5 : STD_LOGIC;
  signal apb_poll_complete_r0_carry_n_6 : STD_LOGIC;
  signal apb_poll_complete_r0_carry_n_7 : STD_LOGIC;
  signal \apb_psel_r_i_2__0_n_0\ : STD_LOGIC;
  signal \apb_pwdata_r[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \apb_pwrite_r_i_1__0_n_0\ : STD_LOGIC;
  signal data_store_r : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal gen_apb_addr_r : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \gen_apb_addr_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_apb_addr_r_reg_n_0_[3]\ : STD_LOGIC;
  signal gen_apb_data_r : STD_LOGIC_VECTOR ( 21 to 21 );
  signal \^gen_apb_data_r_reg[21]_0\ : STD_LOGIC;
  signal \gen_apb_data_r_reg_n_0_[23]\ : STD_LOGIC;
  signal gen_apb_poll_r : STD_LOGIC;
  signal gen_apb_poll_r22_out : STD_LOGIC;
  signal gen_apb_poll_r_i_2_n_0 : STD_LOGIC;
  signal gen_apb_poll_r_i_3_n_0 : STD_LOGIC;
  signal gen_apb_poll_r_i_4_n_0 : STD_LOGIC;
  signal gen_apb_poll_r_i_5_n_0 : STD_LOGIC;
  signal gen_apb_tran_r141_out : STD_LOGIC;
  signal gen_apb_tran_r_i_1_n_0 : STD_LOGIC;
  signal gen_apb_tran_r_reg_n_0 : STD_LOGIC;
  signal gen_apb_wr_rd_r14_out : STD_LOGIC;
  signal gen_apb_wr_rd_r_reg_n_0 : STD_LOGIC;
  signal \gen_poll_r_i_1__1_n_0\ : STD_LOGIC;
  signal gen_poll_r_reg_n_0 : STD_LOGIC;
  signal gen_wr_rd_r_i_1_n_0 : STD_LOGIC;
  signal gen_wr_rd_r_i_2_n_0 : STD_LOGIC;
  signal gen_wr_rd_r_reg_n_0 : STD_LOGIC;
  signal main_fsm_curr_state : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \main_fsm_curr_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \main_fsm_curr_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \main_fsm_curr_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \main_fsm_curr_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \main_fsm_curr_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \main_fsm_curr_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \main_fsm_curr_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \main_fsm_curr_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \main_fsm_curr_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \main_fsm_curr_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \main_fsm_curr_state[2]_i_9_n_0\ : STD_LOGIC;
  signal \main_fsm_curr_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \main_fsm_curr_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \main_fsm_nxt_state__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^polling_r\ : STD_LOGIC;
  signal \polling_r_i_1__0_n_0\ : STD_LOGIC;
  signal \reading_r_i_1__0_n_0\ : STD_LOGIC;
  signal reading_r_reg_n_0 : STD_LOGIC;
  signal temp_apb_req_r0 : STD_LOGIC;
  signal temp_valid_r1 : STD_LOGIC;
  signal \temp_value_r[6]_i_3_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[0]_i_10_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[0]_i_7_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[0]_i_8_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[0]_i_9_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[16]_i_2_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[16]_i_3_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[16]_i_4_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[16]_i_5_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[16]_i_6_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[16]_i_7_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[16]_i_8_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[16]_i_9_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[24]_i_2_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[24]_i_3_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[24]_i_4_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[24]_i_5_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[24]_i_6_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[24]_i_7_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[24]_i_8_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[24]_i_9_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[8]_i_3_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[8]_i_4_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[8]_i_5_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[8]_i_6_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[8]_i_7_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[8]_i_8_n_0\ : STD_LOGIC;
  signal \wait_cnt_r[8]_i_9_n_0\ : STD_LOGIC;
  signal wait_cnt_r_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \wait_cnt_r_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_cnt_r_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \wait_cnt_r_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \wait_cnt_r_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \wait_cnt_r_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \wait_cnt_r_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \wait_cnt_r_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \wait_cnt_r_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \wait_cnt_r_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \wait_cnt_r_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \wait_cnt_r_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \wait_cnt_r_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \wait_cnt_r_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \wait_cnt_r_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \wait_cnt_r_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \wait_cnt_r_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \wait_cnt_r_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \wait_cnt_r_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \wait_cnt_r_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \wait_cnt_r_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \wait_cnt_r_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \wait_cnt_r_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \wait_cnt_r_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \wait_cnt_r_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \wait_cnt_r_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \wait_cnt_r_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \wait_cnt_r_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \wait_cnt_r_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \wait_cnt_r_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \wait_cnt_r_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \wait_cnt_r_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \wait_cnt_r_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \wait_cnt_r_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \wait_cnt_r_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \wait_cnt_r_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \wait_cnt_r_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \wait_cnt_r_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \wait_cnt_r_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \wait_cnt_r_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \wait_cnt_r_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \wait_cnt_r_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \wait_cnt_r_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \wait_cnt_r_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \wait_cnt_r_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \wait_cnt_r_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \wait_cnt_r_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \wait_cnt_r_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \wait_cnt_r_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_cnt_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_cnt_r_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \wait_cnt_r_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \wait_cnt_r_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \wait_cnt_r_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \wait_cnt_r_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \wait_cnt_r_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \wait_cnt_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_cnt_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_cnt_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_cnt_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_cnt_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_cnt_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \wait_cnt_r_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \wait_cnt_r_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal wr_rd_store_r : STD_LOGIC;
  signal NLW_apb_poll_complete_r0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_wait_cnt_r_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \apb_fsm_curr_state[0]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \apb_fsm_curr_state[1]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \apb_fsm_curr_state[1]_i_3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \apb_fsm_curr_state[2]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \apb_fsm_curr_state[2]_i_4\ : label is "soft_lutpair76";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \apb_fsm_curr_state_reg[0]\ : label is "C_APB_IDLE:001,C_APB_ACCESS:100,C_APB_SETUP:010";
  attribute FSM_ENCODED_STATES of \apb_fsm_curr_state_reg[1]\ : label is "C_APB_IDLE:001,C_APB_ACCESS:100,C_APB_SETUP:010";
  attribute FSM_ENCODED_STATES of \apb_fsm_curr_state_reg[2]\ : label is "C_APB_IDLE:001,C_APB_ACCESS:100,C_APB_SETUP:010";
  attribute SOFT_HLUTNM of \apb_penable_r_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gen_apb_data_r[21]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of gen_apb_poll_r_i_4 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of gen_apb_tran_r_i_1 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \main_fsm_curr_state[4]_i_1\ : label is "soft_lutpair75";
  attribute FSM_ENCODED_STATES of \main_fsm_curr_state_reg[0]\ : label is "C_IDLE:000001,C_APB_ACC_REQ:000100,C_SEND_TEMP_ACC_CMD:001000,C_POLL_TEMP_ACC_CMD_ST:010000,C_READ_TEMP:100000,C_WAIT_INTRVL:000010";
  attribute FSM_ENCODED_STATES of \main_fsm_curr_state_reg[1]\ : label is "C_IDLE:000001,C_APB_ACC_REQ:000100,C_SEND_TEMP_ACC_CMD:001000,C_POLL_TEMP_ACC_CMD_ST:010000,C_READ_TEMP:100000,C_WAIT_INTRVL:000010";
  attribute FSM_ENCODED_STATES of \main_fsm_curr_state_reg[2]\ : label is "C_IDLE:000001,C_APB_ACC_REQ:000100,C_SEND_TEMP_ACC_CMD:001000,C_POLL_TEMP_ACC_CMD_ST:010000,C_READ_TEMP:100000,C_WAIT_INTRVL:000010";
  attribute FSM_ENCODED_STATES of \main_fsm_curr_state_reg[3]\ : label is "C_IDLE:000001,C_APB_ACC_REQ:000100,C_SEND_TEMP_ACC_CMD:001000,C_POLL_TEMP_ACC_CMD_ST:010000,C_READ_TEMP:100000,C_WAIT_INTRVL:000010";
  attribute FSM_ENCODED_STATES of \main_fsm_curr_state_reg[4]\ : label is "C_IDLE:000001,C_APB_ACC_REQ:000100,C_SEND_TEMP_ACC_CMD:001000,C_POLL_TEMP_ACC_CMD_ST:010000,C_READ_TEMP:100000,C_WAIT_INTRVL:000010";
  attribute FSM_ENCODED_STATES of \main_fsm_curr_state_reg[5]\ : label is "C_IDLE:000001,C_APB_ACC_REQ:000100,C_SEND_TEMP_ACC_CMD:001000,C_POLL_TEMP_ACC_CMD_ST:010000,C_READ_TEMP:100000,C_WAIT_INTRVL:000010";
begin
  CO(0) <= \^co\(0);
  \apb_fsm_curr_state_reg[1]_0\ <= \^apb_fsm_curr_state_reg[1]_0\;
  \gen_apb_data_r_reg[21]_0\ <= \^gen_apb_data_r_reg[21]_0\;
  polling_r <= \^polling_r\;
\addr_store_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_r_reg_n_0,
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \gen_apb_addr_r_reg_n_0_[3]\,
      Q => addr_store_r(3)
    );
apb_busy_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFF023C0230"
    )
        port map (
      I0 => \apb_fsm_curr_state[2]_i_3_n_0\,
      I1 => apb_fsm_curr_state(0),
      I2 => apb_fsm_curr_state(1),
      I3 => apb_fsm_curr_state(2),
      I4 => gen_apb_tran_r_reg_n_0,
      I5 => apb_busy_r_reg_n_0,
      O => apb_busy_r_i_1_n_0
    );
apb_busy_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => apb_busy_r_i_1_n_0,
      Q => apb_busy_r_reg_n_0
    );
\apb_fsm_curr_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC7FFC7"
    )
        port map (
      I0 => gen_apb_tran_r_reg_n_0,
      I1 => apb_fsm_curr_state(0),
      I2 => apb_fsm_curr_state(1),
      I3 => apb_fsm_curr_state(2),
      I4 => \apb_fsm_curr_state[2]_i_3_n_0\,
      O => \apb_fsm_nxt_state__0\(0)
    );
\apb_fsm_curr_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0040FFFF"
    )
        port map (
      I0 => \apb_fsm_curr_state_reg[1]_2\,
      I1 => pready_0,
      I2 => \^polling_r\,
      I3 => \^co\(0),
      I4 => \apb_fsm_curr_state[1]_i_2_n_0\,
      I5 => \^apb_fsm_curr_state_reg[1]_0\,
      O => \apb_fsm_nxt_state__0\(1)
    );
\apb_fsm_curr_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => apb_fsm_curr_state(0),
      I1 => apb_fsm_curr_state(1),
      I2 => apb_fsm_curr_state(2),
      I3 => gen_apb_tran_r_reg_n_0,
      O => \apb_fsm_curr_state[1]_i_2_n_0\
    );
\apb_fsm_curr_state[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => apb_fsm_curr_state(1),
      I1 => apb_fsm_curr_state(2),
      I2 => apb_fsm_curr_state(0),
      O => \^apb_fsm_curr_state_reg[1]_0\
    );
\apb_fsm_curr_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020E0202"
    )
        port map (
      I0 => apb_fsm_curr_state(1),
      I1 => apb_fsm_curr_state(2),
      I2 => apb_fsm_curr_state(0),
      I3 => \apb_fsm_curr_state_reg[2]_0\,
      I4 => \apb_fsm_curr_state[2]_i_3_n_0\,
      O => \apb_fsm_nxt_state__0\(2)
    );
\apb_fsm_curr_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFECEFE"
    )
        port map (
      I0 => \apb_fsm_curr_state[2]_i_4_n_0\,
      I1 => reading_r_reg_0,
      I2 => \^polling_r\,
      I3 => \^co\(0),
      I4 => \^apb_fsm_curr_state_reg[1]_0\,
      I5 => apb_fsm_curr_state(1),
      O => \apb_fsm_curr_state[2]_i_3_n_0\
    );
\apb_fsm_curr_state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCC4CC"
    )
        port map (
      I0 => gen_wr_rd_r_reg_n_0,
      I1 => reading_r_reg_n_0,
      I2 => apb_fsm_curr_state(1),
      I3 => apb_fsm_curr_state(2),
      I4 => apb_fsm_curr_state(0),
      O => \apb_fsm_curr_state[2]_i_4_n_0\
    );
\apb_fsm_curr_state_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      D => \apb_fsm_nxt_state__0\(0),
      PRE => \apb_pwdata_r_reg[23]_0\,
      Q => apb_fsm_curr_state(0)
    );
\apb_fsm_curr_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \apb_fsm_nxt_state__0\(1),
      Q => apb_fsm_curr_state(1)
    );
\apb_fsm_curr_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \apb_fsm_nxt_state__0\(2),
      Q => apb_fsm_curr_state(2)
    );
\apb_paddr_r[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \apb_fsm_curr_state[1]_i_2_n_0\,
      I1 => \^gen_apb_data_r_reg[21]_0\,
      I2 => \apb_pwdata_r_reg[23]_1\,
      I3 => data_store_r(21),
      O => \apb_paddr_r[21]_i_1__0_n_0\
    );
\apb_paddr_r[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \apb_fsm_nxt_state__0\(1),
      I1 => \apb_fsm_curr_state[2]_i_3_n_0\,
      I2 => apb_fsm_curr_state(2),
      I3 => apb_fsm_curr_state(1),
      I4 => apb_fsm_curr_state(0),
      O => \apb_paddr_r[3]_i_1__0_n_0\
    );
\apb_paddr_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \apb_fsm_curr_state[1]_i_2_n_0\,
      I1 => \gen_apb_addr_r_reg_n_0_[3]\,
      I2 => \apb_pwdata_r_reg[23]_1\,
      I3 => addr_store_r(3),
      O => \apb_paddr_r[3]_i_2_n_0\
    );
\apb_paddr_r_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[3]_i_1__0_n_0\,
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \apb_paddr_r[21]_i_1__0_n_0\,
      Q => temp_apb_paddr_0_s(1)
    );
\apb_paddr_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[3]_i_1__0_n_0\,
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \apb_paddr_r[3]_i_2_n_0\,
      Q => temp_apb_paddr_0_s(0)
    );
\apb_penable_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => apb_fsm_curr_state(0),
      I1 => apb_fsm_curr_state(1),
      I2 => apb_fsm_curr_state(2),
      O => \apb_penable_r_i_1__0_n_0\
    );
apb_penable_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_penable_r,
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \apb_penable_r_i_1__0_n_0\,
      Q => temp_apb_penable_0_s
    );
apb_poll_complete_r0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \^co\(0),
      CO(6) => apb_poll_complete_r0_carry_n_1,
      CO(5) => apb_poll_complete_r0_carry_n_2,
      CO(4) => apb_poll_complete_r0_carry_n_3,
      CO(3) => apb_poll_complete_r0_carry_n_4,
      CO(2) => apb_poll_complete_r0_carry_n_5,
      CO(1) => apb_poll_complete_r0_carry_n_6,
      CO(0) => apb_poll_complete_r0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_apb_poll_complete_r0_carry_O_UNCONNECTED(7 downto 0),
      S(7) => \apb_poll_complete_r0_carry_i_1__0_n_0\,
      S(6 downto 0) => \apb_fsm_curr_state_reg[1]_1\(6 downto 0)
    );
\apb_poll_complete_r0_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300030003900309"
    )
        port map (
      I0 => APB_0_PRDATA(0),
      I1 => \^gen_apb_data_r_reg[21]_0\,
      I2 => \gen_apb_data_r_reg_n_0_[23]\,
      I3 => \apb_fsm_curr_state_reg[1]_2\,
      I4 => APB_0_PRDATA(2),
      I5 => APB_0_PRDATA(1),
      O => \apb_poll_complete_r0_carry_i_1__0_n_0\
    );
\apb_psel_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0130"
    )
        port map (
      I0 => \apb_fsm_curr_state[2]_i_3_n_0\,
      I1 => apb_fsm_curr_state(0),
      I2 => apb_fsm_curr_state(1),
      I3 => apb_fsm_curr_state(2),
      I4 => \apb_fsm_nxt_state__0\(1),
      O => apb_penable_r
    );
\apb_psel_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \apb_fsm_nxt_state__0\(1),
      I1 => apb_fsm_curr_state(2),
      I2 => apb_fsm_curr_state(1),
      I3 => apb_fsm_curr_state(0),
      O => \apb_psel_r_i_2__0_n_0\
    );
apb_psel_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => apb_penable_r,
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \apb_psel_r_i_2__0_n_0\,
      Q => temp_apb_psel_0_s
    );
\apb_pwdata_r[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \apb_fsm_curr_state[1]_i_2_n_0\,
      I1 => \gen_apb_data_r_reg_n_0_[23]\,
      I2 => \apb_pwdata_r_reg[23]_1\,
      I3 => data_store_r(23),
      O => \apb_pwdata_r[23]_i_1__0_n_0\
    );
\apb_pwdata_r_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[3]_i_1__0_n_0\,
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \apb_pwdata_r[23]_i_1__0_n_0\,
      Q => temp_apb_pwdata_0_s(0)
    );
\apb_pwrite_r_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"111F"
    )
        port map (
      I0 => \apb_fsm_curr_state[1]_i_2_n_0\,
      I1 => gen_apb_wr_rd_r_reg_n_0,
      I2 => \apb_pwdata_r_reg[23]_1\,
      I3 => wr_rd_store_r,
      O => \apb_pwrite_r_i_1__0_n_0\
    );
apb_pwrite_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => \apb_paddr_r[3]_i_1__0_n_0\,
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \apb_pwrite_r_i_1__0_n_0\,
      Q => temp_apb_pwrite_0_s
    );
\data_store_r_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_r_reg_n_0,
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \^gen_apb_data_r_reg[21]_0\,
      Q => data_store_r(21)
    );
\data_store_r_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_r_reg_n_0,
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \gen_apb_data_r_reg_n_0_[23]\,
      Q => data_store_r(23)
    );
\gen_apb_addr_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002030000020"
    )
        port map (
      I0 => main_fsm_curr_state(5),
      I1 => \gen_apb_addr_r[3]_i_2_n_0\,
      I2 => \main_fsm_curr_state[5]_i_2_n_0\,
      I3 => main_fsm_curr_state(4),
      I4 => gen_apb_poll_r_i_4_n_0,
      I5 => main_fsm_curr_state(3),
      O => gen_apb_addr_r(3)
    );
\gen_apb_addr_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => main_fsm_curr_state(5),
      I1 => main_fsm_curr_state(1),
      I2 => main_fsm_curr_state(0),
      I3 => main_fsm_curr_state(4),
      I4 => main_fsm_curr_state(2),
      I5 => main_fsm_curr_state(3),
      O => \gen_apb_addr_r[3]_i_2_n_0\
    );
\gen_apb_addr_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => gen_apb_addr_r(3),
      Q => \gen_apb_addr_r_reg_n_0_[3]\
    );
\gen_apb_data_r[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFEFE"
    )
        port map (
      I0 => gen_apb_tran_r141_out,
      I1 => gen_apb_addr_r(3),
      I2 => gen_apb_poll_r22_out,
      I3 => \gen_apb_addr_r[3]_i_2_n_0\,
      I4 => gen_apb_poll_r_i_2_n_0,
      O => gen_apb_data_r(21)
    );
\gen_apb_data_r[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => gen_apb_poll_r_i_3_n_0,
      I1 => \main_fsm_curr_state[5]_i_2_n_0\,
      I2 => main_fsm_curr_state(3),
      I3 => \apb_fsm_curr_state_reg[1]_2\,
      I4 => main_fsm_curr_state(2),
      O => gen_apb_tran_r141_out
    );
\gen_apb_data_r_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => gen_apb_data_r(21),
      Q => \^gen_apb_data_r_reg[21]_0\
    );
\gen_apb_data_r_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => gen_apb_tran_r141_out,
      Q => \gen_apb_data_r_reg_n_0_[23]\
    );
gen_apb_poll_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => gen_apb_poll_r_i_2_n_0,
      I1 => gen_apb_poll_r_i_3_n_0,
      I2 => main_fsm_curr_state(3),
      I3 => main_fsm_curr_state(2),
      I4 => gen_apb_poll_r_i_4_n_0,
      O => gen_apb_poll_r22_out
    );
gen_apb_poll_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080808"
    )
        port map (
      I0 => \main_fsm_nxt_state__0\(4),
      I1 => gen_apb_poll_r_i_5_n_0,
      I2 => \main_fsm_curr_state[0]_i_1_n_0\,
      I3 => main_fsm_curr_state(2),
      I4 => \apb_fsm_curr_state_reg[1]_2\,
      I5 => \main_fsm_curr_state[5]_i_1_n_0\,
      O => gen_apb_poll_r_i_2_n_0
    );
gen_apb_poll_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => main_fsm_curr_state(4),
      I1 => main_fsm_curr_state(5),
      I2 => main_fsm_curr_state(1),
      I3 => main_fsm_curr_state(0),
      O => gen_apb_poll_r_i_3_n_0
    );
gen_apb_poll_r_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gen_apb_tran_r_reg_n_0,
      I1 => apb_busy_r_reg_n_0,
      O => gen_apb_poll_r_i_4_n_0
    );
gen_apb_poll_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515151515150015"
    )
        port map (
      I0 => main_fsm_curr_state(1),
      I1 => \main_fsm_curr_state_reg[0]_0\,
      I2 => main_fsm_curr_state(0),
      I3 => main_fsm_curr_state(5),
      I4 => apb_busy_r_reg_n_0,
      I5 => gen_apb_tran_r_reg_n_0,
      O => gen_apb_poll_r_i_5_n_0
    );
gen_apb_poll_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => gen_apb_poll_r22_out,
      Q => gen_apb_poll_r
    );
gen_apb_tran_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => gen_apb_poll_r22_out,
      I1 => gen_apb_addr_r(3),
      I2 => gen_apb_tran_r141_out,
      O => gen_apb_tran_r_i_1_n_0
    );
gen_apb_tran_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => gen_apb_tran_r_i_1_n_0,
      Q => gen_apb_tran_r_reg_n_0
    );
gen_apb_wr_rd_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gen_apb_poll_r22_out,
      I1 => gen_apb_addr_r(3),
      O => gen_apb_wr_rd_r14_out
    );
gen_apb_wr_rd_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => gen_apb_wr_rd_r14_out,
      Q => gen_apb_wr_rd_r_reg_n_0
    );
\gen_poll_r_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => gen_apb_poll_r,
      I1 => gen_poll_r_reg_0,
      I2 => gen_poll_r_reg_n_0,
      O => \gen_poll_r_i_1__1_n_0\
    );
gen_poll_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \gen_poll_r_i_1__1_n_0\,
      Q => gen_poll_r_reg_n_0
    );
gen_wr_rd_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => gen_wr_rd_r_i_2_n_0,
      I1 => gen_apb_wr_rd_r_reg_n_0,
      I2 => gen_apb_tran_r_reg_n_0,
      I3 => gen_wr_rd_r_reg_n_0,
      O => gen_wr_rd_r_i_1_n_0
    );
gen_wr_rd_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => pready_0,
      I1 => Q(0),
      I2 => Q(1),
      I3 => gen_wr_rd_r_reg_n_0,
      I4 => reading_r_reg_n_0,
      I5 => \^apb_fsm_curr_state_reg[1]_0\,
      O => gen_wr_rd_r_i_2_n_0
    );
gen_wr_rd_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => gen_wr_rd_r_i_1_n_0,
      Q => gen_wr_rd_r_reg_n_0
    );
\main_fsm_curr_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \main_fsm_curr_state_reg[0]_0\,
      I1 => main_fsm_curr_state(0),
      I2 => \main_fsm_curr_state[5]_i_2_n_0\,
      O => \main_fsm_curr_state[0]_i_1_n_0\
    );
\main_fsm_curr_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FB000000"
    )
        port map (
      I0 => \main_fsm_curr_state[2]_i_4_n_0\,
      I1 => \main_fsm_curr_state[2]_i_2_n_0\,
      I2 => \main_fsm_curr_state[1]_i_2_n_0\,
      I3 => \main_fsm_curr_state[5]_i_2_n_0\,
      I4 => main_fsm_curr_state(1),
      I5 => \main_fsm_curr_state[1]_i_3_n_0\,
      O => \main_fsm_nxt_state__0\(1)
    );
\main_fsm_curr_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \main_fsm_curr_state[2]_i_6_n_0\,
      I1 => wait_cnt_r_reg(11),
      I2 => wait_cnt_r_reg(8),
      I3 => wait_cnt_r_reg(4),
      I4 => wait_cnt_r_reg(10),
      O => \main_fsm_curr_state[1]_i_2_n_0\
    );
\main_fsm_curr_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF101010"
    )
        port map (
      I0 => gen_apb_tran_r_reg_n_0,
      I1 => apb_busy_r_reg_n_0,
      I2 => main_fsm_curr_state(5),
      I3 => main_fsm_curr_state(0),
      I4 => \main_fsm_curr_state_reg[0]_0\,
      O => \main_fsm_curr_state[1]_i_3_n_0\
    );
\main_fsm_curr_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080808080AA80"
    )
        port map (
      I0 => \main_fsm_curr_state[5]_i_2_n_0\,
      I1 => main_fsm_curr_state(2),
      I2 => \apb_fsm_curr_state_reg[1]_2\,
      I3 => \main_fsm_curr_state[2]_i_2_n_0\,
      I4 => \main_fsm_curr_state[2]_i_3_n_0\,
      I5 => \main_fsm_curr_state[2]_i_4_n_0\,
      O => \main_fsm_nxt_state__0\(2)
    );
\main_fsm_curr_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => wait_cnt_r_reg(27),
      I1 => wait_cnt_r_reg(17),
      I2 => wait_cnt_r_reg(15),
      I3 => wait_cnt_r_reg(30),
      I4 => \main_fsm_curr_state[2]_i_5_n_0\,
      O => \main_fsm_curr_state[2]_i_2_n_0\
    );
\main_fsm_curr_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \main_fsm_curr_state[2]_i_6_n_0\,
      I1 => main_fsm_curr_state(1),
      I2 => wait_cnt_r_reg(10),
      I3 => wait_cnt_r_reg(4),
      I4 => wait_cnt_r_reg(8),
      I5 => wait_cnt_r_reg(11),
      O => \main_fsm_curr_state[2]_i_3_n_0\
    );
\main_fsm_curr_state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => wait_cnt_r_reg(26),
      I1 => wait_cnt_r_reg(23),
      I2 => wait_cnt_r_reg(25),
      I3 => \main_fsm_curr_state[2]_i_7_n_0\,
      I4 => \main_fsm_curr_state[2]_i_8_n_0\,
      O => \main_fsm_curr_state[2]_i_4_n_0\
    );
\main_fsm_curr_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => wait_cnt_r_reg(6),
      I1 => wait_cnt_r_reg(19),
      I2 => wait_cnt_r_reg(3),
      I3 => wait_cnt_r_reg(18),
      I4 => wait_cnt_r_reg(29),
      I5 => wait_cnt_r_reg(28),
      O => \main_fsm_curr_state[2]_i_5_n_0\
    );
\main_fsm_curr_state[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => wait_cnt_r_reg(7),
      I1 => wait_cnt_r_reg(5),
      I2 => wait_cnt_r_reg(14),
      I3 => \main_fsm_curr_state[2]_i_9_n_0\,
      O => \main_fsm_curr_state[2]_i_6_n_0\
    );
\main_fsm_curr_state[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_cnt_r_reg(21),
      I1 => wait_cnt_r_reg(31),
      I2 => wait_cnt_r_reg(20),
      I3 => wait_cnt_r_reg(0),
      O => \main_fsm_curr_state[2]_i_7_n_0\
    );
\main_fsm_curr_state[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_cnt_r_reg(2),
      I1 => wait_cnt_r_reg(1),
      I2 => wait_cnt_r_reg(22),
      I3 => wait_cnt_r_reg(24),
      O => \main_fsm_curr_state[2]_i_8_n_0\
    );
\main_fsm_curr_state[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => wait_cnt_r_reg(16),
      I1 => wait_cnt_r_reg(13),
      I2 => wait_cnt_r_reg(9),
      I3 => wait_cnt_r_reg(12),
      O => \main_fsm_curr_state[2]_i_9_n_0\
    );
\main_fsm_curr_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880AAAA88808880"
    )
        port map (
      I0 => \main_fsm_curr_state[5]_i_2_n_0\,
      I1 => main_fsm_curr_state(3),
      I2 => gen_apb_tran_r_reg_n_0,
      I3 => apb_busy_r_reg_n_0,
      I4 => \apb_fsm_curr_state_reg[1]_2\,
      I5 => main_fsm_curr_state(2),
      O => \main_fsm_nxt_state__0\(3)
    );
\main_fsm_curr_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8880"
    )
        port map (
      I0 => \main_fsm_curr_state[5]_i_2_n_0\,
      I1 => main_fsm_curr_state(4),
      I2 => apb_busy_r_reg_n_0,
      I3 => gen_apb_tran_r_reg_n_0,
      I4 => main_fsm_curr_state(3),
      O => \main_fsm_nxt_state__0\(4)
    );
\main_fsm_curr_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA80000"
    )
        port map (
      I0 => main_fsm_curr_state(5),
      I1 => apb_busy_r_reg_n_0,
      I2 => gen_apb_tran_r_reg_n_0,
      I3 => main_fsm_curr_state(4),
      I4 => \main_fsm_curr_state[5]_i_2_n_0\,
      O => \main_fsm_curr_state[5]_i_1_n_0\
    );
\main_fsm_curr_state[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => main_fsm_curr_state(0),
      I1 => main_fsm_curr_state(1),
      I2 => main_fsm_curr_state(2),
      I3 => main_fsm_curr_state(3),
      I4 => main_fsm_curr_state(4),
      I5 => main_fsm_curr_state(5),
      O => \main_fsm_curr_state[5]_i_2_n_0\
    );
\main_fsm_curr_state_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      D => \main_fsm_curr_state[0]_i_1_n_0\,
      PRE => \apb_pwdata_r_reg[23]_0\,
      Q => main_fsm_curr_state(0)
    );
\main_fsm_curr_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \main_fsm_nxt_state__0\(1),
      Q => main_fsm_curr_state(1)
    );
\main_fsm_curr_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \main_fsm_nxt_state__0\(2),
      Q => main_fsm_curr_state(2)
    );
\main_fsm_curr_state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \main_fsm_nxt_state__0\(3),
      Q => main_fsm_curr_state(3)
    );
\main_fsm_curr_state_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \main_fsm_nxt_state__0\(4),
      Q => main_fsm_curr_state(4)
    );
\main_fsm_curr_state_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \main_fsm_curr_state[5]_i_1_n_0\,
      Q => main_fsm_curr_state(5)
    );
\polling_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5D5555FF0C0000"
    )
        port map (
      I0 => gen_poll_r_reg_0,
      I1 => \apb_fsm_nxt_state__0\(1),
      I2 => \^apb_fsm_curr_state_reg[1]_0\,
      I3 => \apb_penable_r_i_1__0_n_0\,
      I4 => gen_poll_r_reg_n_0,
      I5 => \^polling_r\,
      O => \polling_r_i_1__0_n_0\
    );
polling_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \polling_r_i_1__0_n_0\,
      Q => \^polling_r\
    );
\reading_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AFAAAAAAAAAA"
    )
        port map (
      I0 => reading_r_reg_n_0,
      I1 => reading_r_reg_0,
      I2 => apb_fsm_curr_state(0),
      I3 => apb_fsm_curr_state(1),
      I4 => apb_fsm_curr_state(2),
      I5 => gen_wr_rd_r_reg_n_0,
      O => \reading_r_i_1__0_n_0\
    );
reading_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \reading_r_i_1__0_n_0\,
      Q => reading_r_reg_n_0
    );
temp_apb_req_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF9"
    )
        port map (
      I0 => main_fsm_curr_state(0),
      I1 => main_fsm_curr_state(1),
      I2 => main_fsm_curr_state(5),
      I3 => main_fsm_curr_state(4),
      I4 => main_fsm_curr_state(3),
      I5 => main_fsm_curr_state(2),
      O => temp_apb_req_r0
    );
temp_apb_req_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => temp_apb_req_r0,
      Q => temp_apb_req_0_s
    );
\temp_value_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \temp_value_r[6]_i_3_n_0\,
      I1 => main_fsm_curr_state(0),
      I2 => main_fsm_curr_state(5),
      I3 => main_fsm_curr_state(1),
      I4 => \apb_fsm_curr_state_reg[1]_2\,
      I5 => pready_0,
      O => temp_valid_r1
    );
\temp_value_r[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => main_fsm_curr_state(4),
      I1 => main_fsm_curr_state(3),
      I2 => main_fsm_curr_state(2),
      O => \temp_value_r[6]_i_3_n_0\
    );
\temp_value_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => temp_valid_r1,
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => D(0),
      Q => DRAM_1_STAT_TEMP(0)
    );
\temp_value_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => temp_valid_r1,
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => D(1),
      Q => DRAM_1_STAT_TEMP(1)
    );
\temp_value_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => temp_valid_r1,
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => D(2),
      Q => DRAM_1_STAT_TEMP(2)
    );
\temp_value_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => temp_valid_r1,
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => D(3),
      Q => DRAM_1_STAT_TEMP(3)
    );
\temp_value_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => temp_valid_r1,
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => D(4),
      Q => DRAM_1_STAT_TEMP(4)
    );
\temp_value_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => temp_valid_r1,
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => D(5),
      Q => DRAM_1_STAT_TEMP(5)
    );
\temp_value_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => temp_valid_r1,
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => D(6),
      Q => DRAM_1_STAT_TEMP(6)
    );
\wait_cnt_r[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => wait_cnt_r_reg(0),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[0]_i_10_n_0\
    );
\wait_cnt_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => main_fsm_curr_state(2),
      I1 => main_fsm_curr_state(3),
      I2 => main_fsm_curr_state(4),
      I3 => main_fsm_curr_state(5),
      I4 => main_fsm_curr_state(1),
      I5 => main_fsm_curr_state(0),
      O => \wait_cnt_r[0]_i_2_n_0\
    );
\wait_cnt_r[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(7),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[0]_i_3_n_0\
    );
\wait_cnt_r[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(6),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[0]_i_4_n_0\
    );
\wait_cnt_r[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(5),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[0]_i_5_n_0\
    );
\wait_cnt_r[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(4),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[0]_i_6_n_0\
    );
\wait_cnt_r[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(3),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[0]_i_7_n_0\
    );
\wait_cnt_r[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(2),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[0]_i_8_n_0\
    );
\wait_cnt_r[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(1),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[0]_i_9_n_0\
    );
\wait_cnt_r[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(23),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[16]_i_2_n_0\
    );
\wait_cnt_r[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(22),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[16]_i_3_n_0\
    );
\wait_cnt_r[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(21),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[16]_i_4_n_0\
    );
\wait_cnt_r[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(20),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[16]_i_5_n_0\
    );
\wait_cnt_r[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(19),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[16]_i_6_n_0\
    );
\wait_cnt_r[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(18),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[16]_i_7_n_0\
    );
\wait_cnt_r[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(17),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[16]_i_8_n_0\
    );
\wait_cnt_r[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(16),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[16]_i_9_n_0\
    );
\wait_cnt_r[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(31),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[24]_i_2_n_0\
    );
\wait_cnt_r[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(30),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[24]_i_3_n_0\
    );
\wait_cnt_r[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(29),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[24]_i_4_n_0\
    );
\wait_cnt_r[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(28),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[24]_i_5_n_0\
    );
\wait_cnt_r[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(27),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[24]_i_6_n_0\
    );
\wait_cnt_r[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(26),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[24]_i_7_n_0\
    );
\wait_cnt_r[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(25),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[24]_i_8_n_0\
    );
\wait_cnt_r[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(24),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[24]_i_9_n_0\
    );
\wait_cnt_r[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(15),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[8]_i_2_n_0\
    );
\wait_cnt_r[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(14),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[8]_i_3_n_0\
    );
\wait_cnt_r[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(13),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[8]_i_4_n_0\
    );
\wait_cnt_r[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(12),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[8]_i_5_n_0\
    );
\wait_cnt_r[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(11),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[8]_i_6_n_0\
    );
\wait_cnt_r[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(10),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[8]_i_7_n_0\
    );
\wait_cnt_r[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(9),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[8]_i_8_n_0\
    );
\wait_cnt_r[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_cnt_r_reg(8),
      I1 => \wait_cnt_r[0]_i_2_n_0\,
      O => \wait_cnt_r[8]_i_9_n_0\
    );
\wait_cnt_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[0]_i_1_n_15\,
      Q => wait_cnt_r_reg(0)
    );
\wait_cnt_r_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \wait_cnt_r_reg[0]_i_1_n_0\,
      CO(6) => \wait_cnt_r_reg[0]_i_1_n_1\,
      CO(5) => \wait_cnt_r_reg[0]_i_1_n_2\,
      CO(4) => \wait_cnt_r_reg[0]_i_1_n_3\,
      CO(3) => \wait_cnt_r_reg[0]_i_1_n_4\,
      CO(2) => \wait_cnt_r_reg[0]_i_1_n_5\,
      CO(1) => \wait_cnt_r_reg[0]_i_1_n_6\,
      CO(0) => \wait_cnt_r_reg[0]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \wait_cnt_r[0]_i_2_n_0\,
      O(7) => \wait_cnt_r_reg[0]_i_1_n_8\,
      O(6) => \wait_cnt_r_reg[0]_i_1_n_9\,
      O(5) => \wait_cnt_r_reg[0]_i_1_n_10\,
      O(4) => \wait_cnt_r_reg[0]_i_1_n_11\,
      O(3) => \wait_cnt_r_reg[0]_i_1_n_12\,
      O(2) => \wait_cnt_r_reg[0]_i_1_n_13\,
      O(1) => \wait_cnt_r_reg[0]_i_1_n_14\,
      O(0) => \wait_cnt_r_reg[0]_i_1_n_15\,
      S(7) => \wait_cnt_r[0]_i_3_n_0\,
      S(6) => \wait_cnt_r[0]_i_4_n_0\,
      S(5) => \wait_cnt_r[0]_i_5_n_0\,
      S(4) => \wait_cnt_r[0]_i_6_n_0\,
      S(3) => \wait_cnt_r[0]_i_7_n_0\,
      S(2) => \wait_cnt_r[0]_i_8_n_0\,
      S(1) => \wait_cnt_r[0]_i_9_n_0\,
      S(0) => \wait_cnt_r[0]_i_10_n_0\
    );
\wait_cnt_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[8]_i_1_n_13\,
      Q => wait_cnt_r_reg(10)
    );
\wait_cnt_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[8]_i_1_n_12\,
      Q => wait_cnt_r_reg(11)
    );
\wait_cnt_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[8]_i_1_n_11\,
      Q => wait_cnt_r_reg(12)
    );
\wait_cnt_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[8]_i_1_n_10\,
      Q => wait_cnt_r_reg(13)
    );
\wait_cnt_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[8]_i_1_n_9\,
      Q => wait_cnt_r_reg(14)
    );
\wait_cnt_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[8]_i_1_n_8\,
      Q => wait_cnt_r_reg(15)
    );
\wait_cnt_r_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[16]_i_1_n_15\,
      Q => wait_cnt_r_reg(16)
    );
\wait_cnt_r_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_cnt_r_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \wait_cnt_r_reg[16]_i_1_n_0\,
      CO(6) => \wait_cnt_r_reg[16]_i_1_n_1\,
      CO(5) => \wait_cnt_r_reg[16]_i_1_n_2\,
      CO(4) => \wait_cnt_r_reg[16]_i_1_n_3\,
      CO(3) => \wait_cnt_r_reg[16]_i_1_n_4\,
      CO(2) => \wait_cnt_r_reg[16]_i_1_n_5\,
      CO(1) => \wait_cnt_r_reg[16]_i_1_n_6\,
      CO(0) => \wait_cnt_r_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_cnt_r_reg[16]_i_1_n_8\,
      O(6) => \wait_cnt_r_reg[16]_i_1_n_9\,
      O(5) => \wait_cnt_r_reg[16]_i_1_n_10\,
      O(4) => \wait_cnt_r_reg[16]_i_1_n_11\,
      O(3) => \wait_cnt_r_reg[16]_i_1_n_12\,
      O(2) => \wait_cnt_r_reg[16]_i_1_n_13\,
      O(1) => \wait_cnt_r_reg[16]_i_1_n_14\,
      O(0) => \wait_cnt_r_reg[16]_i_1_n_15\,
      S(7) => \wait_cnt_r[16]_i_2_n_0\,
      S(6) => \wait_cnt_r[16]_i_3_n_0\,
      S(5) => \wait_cnt_r[16]_i_4_n_0\,
      S(4) => \wait_cnt_r[16]_i_5_n_0\,
      S(3) => \wait_cnt_r[16]_i_6_n_0\,
      S(2) => \wait_cnt_r[16]_i_7_n_0\,
      S(1) => \wait_cnt_r[16]_i_8_n_0\,
      S(0) => \wait_cnt_r[16]_i_9_n_0\
    );
\wait_cnt_r_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[16]_i_1_n_14\,
      Q => wait_cnt_r_reg(17)
    );
\wait_cnt_r_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[16]_i_1_n_13\,
      Q => wait_cnt_r_reg(18)
    );
\wait_cnt_r_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[16]_i_1_n_12\,
      Q => wait_cnt_r_reg(19)
    );
\wait_cnt_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[0]_i_1_n_14\,
      Q => wait_cnt_r_reg(1)
    );
\wait_cnt_r_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[16]_i_1_n_11\,
      Q => wait_cnt_r_reg(20)
    );
\wait_cnt_r_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[16]_i_1_n_10\,
      Q => wait_cnt_r_reg(21)
    );
\wait_cnt_r_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[16]_i_1_n_9\,
      Q => wait_cnt_r_reg(22)
    );
\wait_cnt_r_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[16]_i_1_n_8\,
      Q => wait_cnt_r_reg(23)
    );
\wait_cnt_r_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[24]_i_1_n_15\,
      Q => wait_cnt_r_reg(24)
    );
\wait_cnt_r_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_cnt_r_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_wait_cnt_r_reg[24]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \wait_cnt_r_reg[24]_i_1_n_1\,
      CO(5) => \wait_cnt_r_reg[24]_i_1_n_2\,
      CO(4) => \wait_cnt_r_reg[24]_i_1_n_3\,
      CO(3) => \wait_cnt_r_reg[24]_i_1_n_4\,
      CO(2) => \wait_cnt_r_reg[24]_i_1_n_5\,
      CO(1) => \wait_cnt_r_reg[24]_i_1_n_6\,
      CO(0) => \wait_cnt_r_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_cnt_r_reg[24]_i_1_n_8\,
      O(6) => \wait_cnt_r_reg[24]_i_1_n_9\,
      O(5) => \wait_cnt_r_reg[24]_i_1_n_10\,
      O(4) => \wait_cnt_r_reg[24]_i_1_n_11\,
      O(3) => \wait_cnt_r_reg[24]_i_1_n_12\,
      O(2) => \wait_cnt_r_reg[24]_i_1_n_13\,
      O(1) => \wait_cnt_r_reg[24]_i_1_n_14\,
      O(0) => \wait_cnt_r_reg[24]_i_1_n_15\,
      S(7) => \wait_cnt_r[24]_i_2_n_0\,
      S(6) => \wait_cnt_r[24]_i_3_n_0\,
      S(5) => \wait_cnt_r[24]_i_4_n_0\,
      S(4) => \wait_cnt_r[24]_i_5_n_0\,
      S(3) => \wait_cnt_r[24]_i_6_n_0\,
      S(2) => \wait_cnt_r[24]_i_7_n_0\,
      S(1) => \wait_cnt_r[24]_i_8_n_0\,
      S(0) => \wait_cnt_r[24]_i_9_n_0\
    );
\wait_cnt_r_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[24]_i_1_n_14\,
      Q => wait_cnt_r_reg(25)
    );
\wait_cnt_r_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[24]_i_1_n_13\,
      Q => wait_cnt_r_reg(26)
    );
\wait_cnt_r_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[24]_i_1_n_12\,
      Q => wait_cnt_r_reg(27)
    );
\wait_cnt_r_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[24]_i_1_n_11\,
      Q => wait_cnt_r_reg(28)
    );
\wait_cnt_r_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[24]_i_1_n_10\,
      Q => wait_cnt_r_reg(29)
    );
\wait_cnt_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[0]_i_1_n_13\,
      Q => wait_cnt_r_reg(2)
    );
\wait_cnt_r_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[24]_i_1_n_9\,
      Q => wait_cnt_r_reg(30)
    );
\wait_cnt_r_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[24]_i_1_n_8\,
      Q => wait_cnt_r_reg(31)
    );
\wait_cnt_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[0]_i_1_n_12\,
      Q => wait_cnt_r_reg(3)
    );
\wait_cnt_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[0]_i_1_n_11\,
      Q => wait_cnt_r_reg(4)
    );
\wait_cnt_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[0]_i_1_n_10\,
      Q => wait_cnt_r_reg(5)
    );
\wait_cnt_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[0]_i_1_n_9\,
      Q => wait_cnt_r_reg(6)
    );
\wait_cnt_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[0]_i_1_n_8\,
      Q => wait_cnt_r_reg(7)
    );
\wait_cnt_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[8]_i_1_n_15\,
      Q => wait_cnt_r_reg(8)
    );
\wait_cnt_r_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_cnt_r_reg[0]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \wait_cnt_r_reg[8]_i_1_n_0\,
      CO(6) => \wait_cnt_r_reg[8]_i_1_n_1\,
      CO(5) => \wait_cnt_r_reg[8]_i_1_n_2\,
      CO(4) => \wait_cnt_r_reg[8]_i_1_n_3\,
      CO(3) => \wait_cnt_r_reg[8]_i_1_n_4\,
      CO(2) => \wait_cnt_r_reg[8]_i_1_n_5\,
      CO(1) => \wait_cnt_r_reg[8]_i_1_n_6\,
      CO(0) => \wait_cnt_r_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_cnt_r_reg[8]_i_1_n_8\,
      O(6) => \wait_cnt_r_reg[8]_i_1_n_9\,
      O(5) => \wait_cnt_r_reg[8]_i_1_n_10\,
      O(4) => \wait_cnt_r_reg[8]_i_1_n_11\,
      O(3) => \wait_cnt_r_reg[8]_i_1_n_12\,
      O(2) => \wait_cnt_r_reg[8]_i_1_n_13\,
      O(1) => \wait_cnt_r_reg[8]_i_1_n_14\,
      O(0) => \wait_cnt_r_reg[8]_i_1_n_15\,
      S(7) => \wait_cnt_r[8]_i_2_n_0\,
      S(6) => \wait_cnt_r[8]_i_3_n_0\,
      S(5) => \wait_cnt_r[8]_i_4_n_0\,
      S(4) => \wait_cnt_r[8]_i_5_n_0\,
      S(3) => \wait_cnt_r[8]_i_6_n_0\,
      S(2) => \wait_cnt_r[8]_i_7_n_0\,
      S(1) => \wait_cnt_r[8]_i_8_n_0\,
      S(0) => \wait_cnt_r[8]_i_9_n_0\
    );
\wait_cnt_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => '1',
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => \wait_cnt_r_reg[8]_i_1_n_14\,
      Q => wait_cnt_r_reg(9)
    );
wr_rd_store_r_reg: unisim.vcomponents.FDCE
     port map (
      C => APB_0_PCLK,
      CE => gen_apb_tran_r_reg_n_0,
      CLR => \apb_pwdata_r_reg[23]_0\,
      D => gen_apb_wr_rd_r_reg_n_0,
      Q => wr_rd_store_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hbm_0_hbm_v1_0_3_chipscope_xsdb_slave is
  port (
    s_rst_o : out STD_LOGIC;
    s_dclk_o : out STD_LOGIC;
    s_den_o : out STD_LOGIC;
    s_dwe_o : out STD_LOGIC;
    s_daddr_o : out STD_LOGIC_VECTOR ( 16 downto 0 );
    s_di_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sl_oport_o : out STD_LOGIC_VECTOR ( 16 downto 0 );
    s_do_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sl_iport_i : in STD_LOGIC_VECTOR ( 36 downto 0 );
    s_drdy_i : in STD_LOGIC
  );
  attribute C_BUILD_REVISION : integer;
  attribute C_BUILD_REVISION of hbm_0_hbm_v1_0_3_chipscope_xsdb_slave : entity is 0;
  attribute C_CORE_INFO1 : string;
  attribute C_CORE_INFO1 of hbm_0_hbm_v1_0_3_chipscope_xsdb_slave : entity is "128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_CORE_INFO2 : string;
  attribute C_CORE_INFO2 of hbm_0_hbm_v1_0_3_chipscope_xsdb_slave : entity is "128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_CORE_MAJOR_VER : string;
  attribute C_CORE_MAJOR_VER of hbm_0_hbm_v1_0_3_chipscope_xsdb_slave : entity is "8'b00000001";
  attribute C_CORE_MINOR_VER : string;
  attribute C_CORE_MINOR_VER of hbm_0_hbm_v1_0_3_chipscope_xsdb_slave : entity is "8'b00000000";
  attribute C_CORE_TYPE : string;
  attribute C_CORE_TYPE of hbm_0_hbm_v1_0_3_chipscope_xsdb_slave : entity is "16'b0000000000001001";
  attribute C_CSE_DRV_VER : string;
  attribute C_CSE_DRV_VER of hbm_0_hbm_v1_0_3_chipscope_xsdb_slave : entity is "16'b0000000000000010";
  attribute C_MAJOR_VERSION : string;
  attribute C_MAJOR_VERSION of hbm_0_hbm_v1_0_3_chipscope_xsdb_slave : entity is "16'b0000011111100010";
  attribute C_MINOR_VERSION : string;
  attribute C_MINOR_VERSION of hbm_0_hbm_v1_0_3_chipscope_xsdb_slave : entity is "8'b00000011";
  attribute C_NEXT_SLAVE : string;
  attribute C_NEXT_SLAVE of hbm_0_hbm_v1_0_3_chipscope_xsdb_slave : entity is "16'b0000000000000000";
  attribute C_PIPE_IFACE : integer;
  attribute C_PIPE_IFACE of hbm_0_hbm_v1_0_3_chipscope_xsdb_slave : entity is 1;
  attribute C_USE_TEST_REG : string;
  attribute C_USE_TEST_REG of hbm_0_hbm_v1_0_3_chipscope_xsdb_slave : entity is "1'b1";
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of hbm_0_hbm_v1_0_3_chipscope_xsdb_slave : entity is "virtexu";
  attribute C_XSDB_SLAVE_TYPE : string;
  attribute C_XSDB_SLAVE_TYPE of hbm_0_hbm_v1_0_3_chipscope_xsdb_slave : entity is "16'b0000000010010001";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hbm_0_hbm_v1_0_3_chipscope_xsdb_slave : entity is "hbm_v1_0_3_chipscope_xsdb_slave";
  attribute dont_touch : string;
  attribute dont_touch of hbm_0_hbm_v1_0_3_chipscope_xsdb_slave : entity is "true";
end hbm_0_hbm_v1_0_3_chipscope_xsdb_slave;

architecture STRUCTURE of hbm_0_hbm_v1_0_3_chipscope_xsdb_slave is
  signal \G_1PIPE_IFACE.s_den_r0\ : STD_LOGIC;
  signal \G_1PIPE_IFACE.s_den_r_i_2_n_0\ : STD_LOGIC;
  signal \G_1PIPE_IFACE.s_drdy_r_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_do : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \reg_do[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[0]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[0]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[10]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[10]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[10]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[10]_i_5_n_0\ : STD_LOGIC;
  signal \reg_do[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[11]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[12]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[13]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[13]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[14]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[14]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[15]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[15]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[15]_i_5_n_0\ : STD_LOGIC;
  signal \reg_do[15]_i_6_n_0\ : STD_LOGIC;
  signal \reg_do[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[1]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[1]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[2]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[3]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[3]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[4]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[5]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[5]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[6]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[6]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[7]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[7]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[7]_i_5_n_0\ : STD_LOGIC;
  signal \reg_do[8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[8]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[8]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[8]_i_5_n_0\ : STD_LOGIC;
  signal \reg_do[9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[9]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[9]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[9]\ : STD_LOGIC;
  signal reg_drdy : STD_LOGIC;
  signal reg_drdy0 : STD_LOGIC;
  signal reg_test : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_test0 : STD_LOGIC;
  signal \^sl_iport_i\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal uuid_stamp : STD_LOGIC_VECTOR ( 127 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of uuid_stamp : signal is std.standard.true;
  attribute UUID : string;
  attribute UUID of uuid_stamp : signal is "1";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \G_1PIPE_IFACE.s_den_r_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \G_1PIPE_IFACE.s_do_r[0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \G_1PIPE_IFACE.s_do_r[10]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \G_1PIPE_IFACE.s_do_r[11]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \G_1PIPE_IFACE.s_do_r[12]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \G_1PIPE_IFACE.s_do_r[13]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \G_1PIPE_IFACE.s_do_r[14]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \G_1PIPE_IFACE.s_do_r[15]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \G_1PIPE_IFACE.s_do_r[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \G_1PIPE_IFACE.s_do_r[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \G_1PIPE_IFACE.s_do_r[3]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \G_1PIPE_IFACE.s_do_r[4]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \G_1PIPE_IFACE.s_do_r[5]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \G_1PIPE_IFACE.s_do_r[6]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \G_1PIPE_IFACE.s_do_r[7]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \G_1PIPE_IFACE.s_do_r[8]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \G_1PIPE_IFACE.s_do_r[9]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \reg_do[10]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \reg_do[15]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \reg_do[15]_i_4\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \reg_do[8]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of reg_drdy_i_1 : label is "soft_lutpair78";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \uuid_stamp_reg[0]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[0]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[100]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[100]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[100]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[101]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[101]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[101]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[102]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[102]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[102]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[103]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[103]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[103]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[104]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[104]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[104]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[105]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[105]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[105]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[106]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[106]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[106]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[107]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[107]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[107]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[108]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[108]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[108]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[109]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[109]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[109]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[10]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[10]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[10]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[110]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[110]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[110]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[111]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[111]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[111]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[112]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[112]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[112]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[113]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[113]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[113]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[114]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[114]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[114]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[115]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[115]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[115]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[116]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[116]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[116]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[117]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[117]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[117]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[118]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[118]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[118]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[119]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[119]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[119]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[11]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[11]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[11]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[120]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[120]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[120]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[121]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[121]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[121]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[122]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[122]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[122]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[123]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[123]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[123]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[124]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[124]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[124]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[125]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[125]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[125]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[126]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[126]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[126]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[127]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[127]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[127]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[12]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[12]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[12]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[13]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[13]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[13]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[14]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[14]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[14]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[15]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[15]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[15]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[16]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[16]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[16]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[17]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[17]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[17]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[18]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[18]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[18]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[19]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[19]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[19]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[1]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[1]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[1]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[20]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[20]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[20]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[21]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[21]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[21]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[22]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[22]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[22]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[23]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[23]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[23]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[24]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[24]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[24]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[25]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[25]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[25]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[26]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[26]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[26]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[27]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[27]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[27]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[28]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[28]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[28]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[29]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[29]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[29]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[2]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[2]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[2]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[30]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[30]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[30]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[31]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[31]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[31]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[32]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[32]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[32]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[33]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[33]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[33]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[34]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[34]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[34]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[35]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[35]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[35]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[36]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[36]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[36]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[37]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[37]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[37]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[38]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[38]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[38]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[39]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[39]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[39]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[3]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[3]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[3]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[40]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[40]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[40]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[41]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[41]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[41]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[42]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[42]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[42]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[43]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[43]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[43]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[44]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[44]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[44]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[45]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[45]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[45]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[46]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[46]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[46]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[47]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[47]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[47]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[48]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[48]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[48]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[49]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[49]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[49]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[4]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[4]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[4]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[50]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[50]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[50]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[51]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[51]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[51]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[52]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[52]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[52]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[53]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[53]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[53]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[54]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[54]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[54]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[55]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[55]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[55]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[56]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[56]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[56]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[57]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[57]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[57]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[58]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[58]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[58]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[59]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[59]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[59]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[5]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[5]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[5]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[60]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[60]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[60]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[61]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[61]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[61]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[62]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[62]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[62]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[63]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[63]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[63]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[64]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[64]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[64]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[65]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[65]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[65]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[66]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[66]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[66]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[67]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[67]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[67]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[68]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[68]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[68]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[69]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[69]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[69]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[6]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[6]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[6]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[70]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[70]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[70]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[71]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[71]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[71]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[72]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[72]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[72]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[73]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[73]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[73]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[74]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[74]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[74]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[75]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[75]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[75]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[76]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[76]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[76]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[77]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[77]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[77]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[78]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[78]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[78]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[79]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[79]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[79]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[7]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[7]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[7]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[80]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[80]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[80]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[81]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[81]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[81]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[82]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[82]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[82]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[83]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[83]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[83]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[84]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[84]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[84]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[85]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[85]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[85]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[86]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[86]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[86]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[87]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[87]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[87]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[88]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[88]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[88]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[89]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[89]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[89]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[8]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[8]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[8]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[90]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[90]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[90]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[91]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[91]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[91]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[92]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[92]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[92]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[93]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[93]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[93]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[94]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[94]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[94]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[95]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[95]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[95]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[96]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[96]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[96]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[97]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[97]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[97]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[98]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[98]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[98]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[99]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[99]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[99]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[9]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[9]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[9]\ : label is "1";
begin
  \^sl_iport_i\(36 downto 0) <= sl_iport_i(36 downto 0);
  s_dclk_o <= \^sl_iport_i\(1);
  s_rst_o <= \^sl_iport_i\(0);
\G_1PIPE_IFACE.s_daddr_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(4),
      Q => s_daddr_o(0),
      R => '0'
    );
\G_1PIPE_IFACE.s_daddr_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(14),
      Q => s_daddr_o(10),
      R => '0'
    );
\G_1PIPE_IFACE.s_daddr_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(15),
      Q => s_daddr_o(11),
      R => '0'
    );
\G_1PIPE_IFACE.s_daddr_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(16),
      Q => s_daddr_o(12),
      R => '0'
    );
\G_1PIPE_IFACE.s_daddr_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(17),
      Q => s_daddr_o(13),
      R => '0'
    );
\G_1PIPE_IFACE.s_daddr_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(18),
      Q => s_daddr_o(14),
      R => '0'
    );
\G_1PIPE_IFACE.s_daddr_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(19),
      Q => s_daddr_o(15),
      R => '0'
    );
\G_1PIPE_IFACE.s_daddr_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(20),
      Q => s_daddr_o(16),
      R => '0'
    );
\G_1PIPE_IFACE.s_daddr_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(5),
      Q => s_daddr_o(1),
      R => '0'
    );
\G_1PIPE_IFACE.s_daddr_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(6),
      Q => s_daddr_o(2),
      R => '0'
    );
\G_1PIPE_IFACE.s_daddr_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(7),
      Q => s_daddr_o(3),
      R => '0'
    );
\G_1PIPE_IFACE.s_daddr_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(8),
      Q => s_daddr_o(4),
      R => '0'
    );
\G_1PIPE_IFACE.s_daddr_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(9),
      Q => s_daddr_o(5),
      R => '0'
    );
\G_1PIPE_IFACE.s_daddr_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(10),
      Q => s_daddr_o(6),
      R => '0'
    );
\G_1PIPE_IFACE.s_daddr_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(11),
      Q => s_daddr_o(7),
      R => '0'
    );
\G_1PIPE_IFACE.s_daddr_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(12),
      Q => s_daddr_o(8),
      R => '0'
    );
\G_1PIPE_IFACE.s_daddr_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(13),
      Q => s_daddr_o(9),
      R => '0'
    );
\G_1PIPE_IFACE.s_den_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => \G_1PIPE_IFACE.s_den_r_i_2_n_0\,
      I1 => \^sl_iport_i\(12),
      I2 => \^sl_iport_i\(13),
      I3 => \^sl_iport_i\(14),
      I4 => \^sl_iport_i\(2),
      O => \G_1PIPE_IFACE.s_den_r0\
    );
\G_1PIPE_IFACE.s_den_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^sl_iport_i\(15),
      I1 => \^sl_iport_i\(16),
      I2 => \^sl_iport_i\(17),
      I3 => \^sl_iport_i\(18),
      I4 => \^sl_iport_i\(20),
      I5 => \^sl_iport_i\(19),
      O => \G_1PIPE_IFACE.s_den_r_i_2_n_0\
    );
\G_1PIPE_IFACE.s_den_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \G_1PIPE_IFACE.s_den_r0\,
      Q => s_den_o,
      R => \^sl_iport_i\(0)
    );
\G_1PIPE_IFACE.s_di_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(21),
      Q => s_di_o(0),
      R => '0'
    );
\G_1PIPE_IFACE.s_di_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(31),
      Q => s_di_o(10),
      R => '0'
    );
\G_1PIPE_IFACE.s_di_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(32),
      Q => s_di_o(11),
      R => '0'
    );
\G_1PIPE_IFACE.s_di_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(33),
      Q => s_di_o(12),
      R => '0'
    );
\G_1PIPE_IFACE.s_di_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(34),
      Q => s_di_o(13),
      R => '0'
    );
\G_1PIPE_IFACE.s_di_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(35),
      Q => s_di_o(14),
      R => '0'
    );
\G_1PIPE_IFACE.s_di_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(36),
      Q => s_di_o(15),
      R => '0'
    );
\G_1PIPE_IFACE.s_di_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(22),
      Q => s_di_o(1),
      R => '0'
    );
\G_1PIPE_IFACE.s_di_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(23),
      Q => s_di_o(2),
      R => '0'
    );
\G_1PIPE_IFACE.s_di_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(24),
      Q => s_di_o(3),
      R => '0'
    );
\G_1PIPE_IFACE.s_di_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(25),
      Q => s_di_o(4),
      R => '0'
    );
\G_1PIPE_IFACE.s_di_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(26),
      Q => s_di_o(5),
      R => '0'
    );
\G_1PIPE_IFACE.s_di_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(27),
      Q => s_di_o(6),
      R => '0'
    );
\G_1PIPE_IFACE.s_di_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(28),
      Q => s_di_o(7),
      R => '0'
    );
\G_1PIPE_IFACE.s_di_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(29),
      Q => s_di_o(8),
      R => '0'
    );
\G_1PIPE_IFACE.s_di_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(30),
      Q => s_di_o(9),
      R => '0'
    );
\G_1PIPE_IFACE.s_do_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_do_reg_n_0_[0]\,
      I1 => s_do_i(0),
      I2 => reg_drdy,
      O => p_0_in(0)
    );
\G_1PIPE_IFACE.s_do_r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_do_reg_n_0_[10]\,
      I1 => s_do_i(10),
      I2 => reg_drdy,
      O => p_0_in(10)
    );
\G_1PIPE_IFACE.s_do_r[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_do_reg_n_0_[11]\,
      I1 => s_do_i(11),
      I2 => reg_drdy,
      O => p_0_in(11)
    );
\G_1PIPE_IFACE.s_do_r[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_do_reg_n_0_[12]\,
      I1 => s_do_i(12),
      I2 => reg_drdy,
      O => p_0_in(12)
    );
\G_1PIPE_IFACE.s_do_r[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_do_reg_n_0_[13]\,
      I1 => s_do_i(13),
      I2 => reg_drdy,
      O => p_0_in(13)
    );
\G_1PIPE_IFACE.s_do_r[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_do_reg_n_0_[14]\,
      I1 => s_do_i(14),
      I2 => reg_drdy,
      O => p_0_in(14)
    );
\G_1PIPE_IFACE.s_do_r[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_do_reg_n_0_[15]\,
      I1 => s_do_i(15),
      I2 => reg_drdy,
      O => p_0_in(15)
    );
\G_1PIPE_IFACE.s_do_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_do_reg_n_0_[1]\,
      I1 => s_do_i(1),
      I2 => reg_drdy,
      O => p_0_in(1)
    );
\G_1PIPE_IFACE.s_do_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_do_reg_n_0_[2]\,
      I1 => s_do_i(2),
      I2 => reg_drdy,
      O => p_0_in(2)
    );
\G_1PIPE_IFACE.s_do_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_do_reg_n_0_[3]\,
      I1 => s_do_i(3),
      I2 => reg_drdy,
      O => p_0_in(3)
    );
\G_1PIPE_IFACE.s_do_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_do_reg_n_0_[4]\,
      I1 => s_do_i(4),
      I2 => reg_drdy,
      O => p_0_in(4)
    );
\G_1PIPE_IFACE.s_do_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_do_reg_n_0_[5]\,
      I1 => s_do_i(5),
      I2 => reg_drdy,
      O => p_0_in(5)
    );
\G_1PIPE_IFACE.s_do_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_do_reg_n_0_[6]\,
      I1 => s_do_i(6),
      I2 => reg_drdy,
      O => p_0_in(6)
    );
\G_1PIPE_IFACE.s_do_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_do_reg_n_0_[7]\,
      I1 => s_do_i(7),
      I2 => reg_drdy,
      O => p_0_in(7)
    );
\G_1PIPE_IFACE.s_do_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_do_reg_n_0_[8]\,
      I1 => s_do_i(8),
      I2 => reg_drdy,
      O => p_0_in(8)
    );
\G_1PIPE_IFACE.s_do_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_do_reg_n_0_[9]\,
      I1 => s_do_i(9),
      I2 => reg_drdy,
      O => p_0_in(9)
    );
\G_1PIPE_IFACE.s_do_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => p_0_in(0),
      Q => sl_oport_o(1),
      R => '0'
    );
\G_1PIPE_IFACE.s_do_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => p_0_in(10),
      Q => sl_oport_o(11),
      R => '0'
    );
\G_1PIPE_IFACE.s_do_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => p_0_in(11),
      Q => sl_oport_o(12),
      R => '0'
    );
\G_1PIPE_IFACE.s_do_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => p_0_in(12),
      Q => sl_oport_o(13),
      R => '0'
    );
\G_1PIPE_IFACE.s_do_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => p_0_in(13),
      Q => sl_oport_o(14),
      R => '0'
    );
\G_1PIPE_IFACE.s_do_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => p_0_in(14),
      Q => sl_oport_o(15),
      R => '0'
    );
\G_1PIPE_IFACE.s_do_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => p_0_in(15),
      Q => sl_oport_o(16),
      R => '0'
    );
\G_1PIPE_IFACE.s_do_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => p_0_in(1),
      Q => sl_oport_o(2),
      R => '0'
    );
\G_1PIPE_IFACE.s_do_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => p_0_in(2),
      Q => sl_oport_o(3),
      R => '0'
    );
\G_1PIPE_IFACE.s_do_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => p_0_in(3),
      Q => sl_oport_o(4),
      R => '0'
    );
\G_1PIPE_IFACE.s_do_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => p_0_in(4),
      Q => sl_oport_o(5),
      R => '0'
    );
\G_1PIPE_IFACE.s_do_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => p_0_in(5),
      Q => sl_oport_o(6),
      R => '0'
    );
\G_1PIPE_IFACE.s_do_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => p_0_in(6),
      Q => sl_oport_o(7),
      R => '0'
    );
\G_1PIPE_IFACE.s_do_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => p_0_in(7),
      Q => sl_oport_o(8),
      R => '0'
    );
\G_1PIPE_IFACE.s_do_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => p_0_in(8),
      Q => sl_oport_o(9),
      R => '0'
    );
\G_1PIPE_IFACE.s_do_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => p_0_in(9),
      Q => sl_oport_o(10),
      R => '0'
    );
\G_1PIPE_IFACE.s_drdy_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_drdy_i,
      I1 => reg_drdy,
      O => \G_1PIPE_IFACE.s_drdy_r_i_1_n_0\
    );
\G_1PIPE_IFACE.s_drdy_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \G_1PIPE_IFACE.s_drdy_r_i_1_n_0\,
      Q => sl_oport_o(0),
      R => \^sl_iport_i\(0)
    );
\G_1PIPE_IFACE.s_dwe_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => \^sl_iport_i\(3),
      Q => s_dwe_o,
      R => \^sl_iport_i\(0)
    );
\reg_do[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022AAAA2222AAAA"
    )
        port map (
      I0 => \reg_do[0]_i_2_n_0\,
      I1 => \^sl_iport_i\(4),
      I2 => reg_test(0),
      I3 => \^sl_iport_i\(5),
      I4 => \reg_do[10]_i_2_n_0\,
      I5 => \reg_do[8]_i_2_n_0\,
      O => reg_do(0)
    );
\reg_do[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \reg_do[7]_i_3_n_0\,
      I1 => \^sl_iport_i\(8),
      I2 => \^sl_iport_i\(7),
      I3 => \reg_do[0]_i_3_n_0\,
      I4 => \^sl_iport_i\(6),
      I5 => \reg_do[0]_i_4_n_0\,
      O => \reg_do[0]_i_2_n_0\
    );
\reg_do[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(48),
      I1 => uuid_stamp(32),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(16),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(0),
      O => \reg_do[0]_i_3_n_0\
    );
\reg_do[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(112),
      I1 => uuid_stamp(96),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(80),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(64),
      O => \reg_do[0]_i_4_n_0\
    );
\reg_do[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00808800"
    )
        port map (
      I0 => \^sl_iport_i\(6),
      I1 => \reg_do[10]_i_2_n_0\,
      I2 => reg_test(10),
      I3 => \^sl_iport_i\(4),
      I4 => \^sl_iport_i\(5),
      I5 => \reg_do[10]_i_3_n_0\,
      O => reg_do(10)
    );
\reg_do[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^sl_iport_i\(8),
      I1 => \^sl_iport_i\(11),
      I2 => \^sl_iport_i\(9),
      I3 => \^sl_iport_i\(10),
      I4 => \^sl_iport_i\(7),
      O => \reg_do[10]_i_2_n_0\
    );
\reg_do[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003333AA3A"
    )
        port map (
      I0 => \reg_do[10]_i_4_n_0\,
      I1 => \reg_do[10]_i_5_n_0\,
      I2 => \^sl_iport_i\(6),
      I3 => \^sl_iport_i\(7),
      I4 => \^sl_iport_i\(8),
      I5 => \reg_do[15]_i_4_n_0\,
      O => \reg_do[10]_i_3_n_0\
    );
\reg_do[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(58),
      I1 => uuid_stamp(42),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(26),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(10),
      O => \reg_do[10]_i_4_n_0\
    );
\reg_do[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => uuid_stamp(90),
      I1 => uuid_stamp(74),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(122),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(106),
      O => \reg_do[10]_i_5_n_0\
    );
\reg_do[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \reg_do[15]_i_4_n_0\,
      I1 => \reg_do[11]_i_2_n_0\,
      I2 => \reg_do[15]_i_2_n_0\,
      I3 => \reg_do[11]_i_3_n_0\,
      I4 => \reg_do[15]_i_6_n_0\,
      I5 => reg_test(11),
      O => reg_do(11)
    );
\reg_do[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(59),
      I1 => uuid_stamp(43),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(27),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(11),
      O => \reg_do[11]_i_2_n_0\
    );
\reg_do[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(123),
      I1 => uuid_stamp(107),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(91),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(75),
      O => \reg_do[11]_i_3_n_0\
    );
\reg_do[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FFFF54045404"
    )
        port map (
      I0 => \reg_do[15]_i_4_n_0\,
      I1 => \reg_do[12]_i_2_n_0\,
      I2 => \reg_do[15]_i_2_n_0\,
      I3 => \reg_do[12]_i_3_n_0\,
      I4 => \reg_do[15]_i_6_n_0\,
      I5 => reg_test(12),
      O => reg_do(12)
    );
\reg_do[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(124),
      I1 => uuid_stamp(108),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(92),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(76),
      O => \reg_do[12]_i_2_n_0\
    );
\reg_do[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(60),
      I1 => uuid_stamp(44),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(28),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(12),
      O => \reg_do[12]_i_3_n_0\
    );
\reg_do[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \reg_do[15]_i_4_n_0\,
      I1 => \reg_do[13]_i_2_n_0\,
      I2 => \reg_do[15]_i_2_n_0\,
      I3 => \reg_do[13]_i_3_n_0\,
      I4 => \reg_do[15]_i_6_n_0\,
      I5 => reg_test(13),
      O => reg_do(13)
    );
\reg_do[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(61),
      I1 => uuid_stamp(45),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(29),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(13),
      O => \reg_do[13]_i_2_n_0\
    );
\reg_do[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(125),
      I1 => uuid_stamp(109),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(93),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(77),
      O => \reg_do[13]_i_3_n_0\
    );
\reg_do[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \reg_do[15]_i_4_n_0\,
      I1 => \reg_do[14]_i_2_n_0\,
      I2 => \reg_do[15]_i_2_n_0\,
      I3 => \reg_do[14]_i_3_n_0\,
      I4 => \reg_do[15]_i_6_n_0\,
      I5 => reg_test(14),
      O => reg_do(14)
    );
\reg_do[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(62),
      I1 => uuid_stamp(46),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(30),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(14),
      O => \reg_do[14]_i_2_n_0\
    );
\reg_do[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(126),
      I1 => uuid_stamp(110),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(94),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(78),
      O => \reg_do[14]_i_3_n_0\
    );
\reg_do[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B01FFFF0B010B01"
    )
        port map (
      I0 => \reg_do[15]_i_2_n_0\,
      I1 => \reg_do[15]_i_3_n_0\,
      I2 => \reg_do[15]_i_4_n_0\,
      I3 => \reg_do[15]_i_5_n_0\,
      I4 => \reg_do[15]_i_6_n_0\,
      I5 => reg_test(15),
      O => reg_do(15)
    );
\reg_do[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^sl_iport_i\(8),
      I1 => \^sl_iport_i\(7),
      I2 => \^sl_iport_i\(6),
      O => \reg_do[15]_i_2_n_0\
    );
\reg_do[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => uuid_stamp(127),
      I1 => uuid_stamp(111),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(95),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(79),
      O => \reg_do[15]_i_3_n_0\
    );
\reg_do[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^sl_iport_i\(7),
      I1 => \^sl_iport_i\(8),
      I2 => \^sl_iport_i\(9),
      I3 => \^sl_iport_i\(11),
      I4 => \^sl_iport_i\(10),
      O => \reg_do[15]_i_4_n_0\
    );
\reg_do[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(63),
      I1 => uuid_stamp(47),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(31),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(15),
      O => \reg_do[15]_i_5_n_0\
    );
\reg_do[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA2FFFFFFFFFFFF"
    )
        port map (
      I0 => \^sl_iport_i\(8),
      I1 => \^sl_iport_i\(6),
      I2 => \^sl_iport_i\(7),
      I3 => \^sl_iport_i\(4),
      I4 => \^sl_iport_i\(5),
      I5 => \reg_do[10]_i_2_n_0\,
      O => \reg_do[15]_i_6_n_0\
    );
\reg_do[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF75004400"
    )
        port map (
      I0 => \^sl_iport_i\(5),
      I1 => \^sl_iport_i\(4),
      I2 => reg_test(1),
      I3 => \reg_do[10]_i_2_n_0\,
      I4 => \reg_do[8]_i_2_n_0\,
      I5 => \reg_do[1]_i_2_n_0\,
      O => reg_do(1)
    );
\reg_do[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055F75504"
    )
        port map (
      I0 => \reg_do[1]_i_3_n_0\,
      I1 => \^sl_iport_i\(6),
      I2 => \^sl_iport_i\(7),
      I3 => \^sl_iport_i\(8),
      I4 => \reg_do[1]_i_4_n_0\,
      I5 => \reg_do[15]_i_4_n_0\,
      O => \reg_do[1]_i_2_n_0\
    );
\reg_do[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => uuid_stamp(81),
      I1 => uuid_stamp(65),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(113),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(97),
      O => \reg_do[1]_i_3_n_0\
    );
\reg_do[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(49),
      I1 => uuid_stamp(33),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(17),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(1),
      O => \reg_do[1]_i_4_n_0\
    );
\reg_do[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FFFF54045404"
    )
        port map (
      I0 => \reg_do[15]_i_4_n_0\,
      I1 => \reg_do[2]_i_2_n_0\,
      I2 => \reg_do[15]_i_2_n_0\,
      I3 => \reg_do[2]_i_3_n_0\,
      I4 => \reg_do[15]_i_6_n_0\,
      I5 => reg_test(2),
      O => reg_do(2)
    );
\reg_do[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(114),
      I1 => uuid_stamp(98),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(82),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(66),
      O => \reg_do[2]_i_2_n_0\
    );
\reg_do[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(50),
      I1 => uuid_stamp(34),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(18),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(2),
      O => \reg_do[2]_i_3_n_0\
    );
\reg_do[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFBAAAAAA"
    )
        port map (
      I0 => \reg_do[3]_i_2_n_0\,
      I1 => \reg_do[8]_i_2_n_0\,
      I2 => reg_test(3),
      I3 => \reg_do[10]_i_2_n_0\,
      I4 => \^sl_iport_i\(5),
      I5 => \^sl_iport_i\(4),
      O => reg_do(3)
    );
\reg_do[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003333AA3A"
    )
        port map (
      I0 => \reg_do[3]_i_3_n_0\,
      I1 => \reg_do[3]_i_4_n_0\,
      I2 => \^sl_iport_i\(6),
      I3 => \^sl_iport_i\(7),
      I4 => \^sl_iport_i\(8),
      I5 => \reg_do[15]_i_4_n_0\,
      O => \reg_do[3]_i_2_n_0\
    );
\reg_do[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(51),
      I1 => uuid_stamp(35),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(19),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(3),
      O => \reg_do[3]_i_3_n_0\
    );
\reg_do[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => uuid_stamp(83),
      I1 => uuid_stamp(67),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(115),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(99),
      O => \reg_do[3]_i_4_n_0\
    );
\reg_do[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800022AAAAAAAA"
    )
        port map (
      I0 => \reg_do[4]_i_2_n_0\,
      I1 => \reg_do[8]_i_2_n_0\,
      I2 => reg_test(4),
      I3 => \^sl_iport_i\(4),
      I4 => \^sl_iport_i\(5),
      I5 => \reg_do[10]_i_2_n_0\,
      O => reg_do(4)
    );
\reg_do[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \reg_do[7]_i_3_n_0\,
      I1 => \^sl_iport_i\(8),
      I2 => \^sl_iport_i\(7),
      I3 => \reg_do[4]_i_3_n_0\,
      I4 => \^sl_iport_i\(6),
      I5 => \reg_do[4]_i_4_n_0\,
      O => \reg_do[4]_i_2_n_0\
    );
\reg_do[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(52),
      I1 => uuid_stamp(36),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(20),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(4),
      O => \reg_do[4]_i_3_n_0\
    );
\reg_do[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(116),
      I1 => uuid_stamp(100),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(84),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(68),
      O => \reg_do[4]_i_4_n_0\
    );
\reg_do[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF62000000"
    )
        port map (
      I0 => \^sl_iport_i\(4),
      I1 => \^sl_iport_i\(5),
      I2 => reg_test(5),
      I3 => \^sl_iport_i\(6),
      I4 => \reg_do[10]_i_2_n_0\,
      I5 => \reg_do[5]_i_2_n_0\,
      O => reg_do(5)
    );
\reg_do[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAE00A2"
    )
        port map (
      I0 => \reg_do[5]_i_3_n_0\,
      I1 => \^sl_iport_i\(6),
      I2 => \^sl_iport_i\(7),
      I3 => \^sl_iport_i\(8),
      I4 => \reg_do[5]_i_4_n_0\,
      I5 => \reg_do[15]_i_4_n_0\,
      O => \reg_do[5]_i_2_n_0\
    );
\reg_do[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(53),
      I1 => uuid_stamp(37),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(21),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(5),
      O => \reg_do[5]_i_3_n_0\
    );
\reg_do[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(117),
      I1 => uuid_stamp(101),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(85),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(69),
      O => \reg_do[5]_i_4_n_0\
    );
\reg_do[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF62000000"
    )
        port map (
      I0 => \^sl_iport_i\(4),
      I1 => \^sl_iport_i\(5),
      I2 => reg_test(6),
      I3 => \^sl_iport_i\(6),
      I4 => \reg_do[10]_i_2_n_0\,
      I5 => \reg_do[6]_i_2_n_0\,
      O => reg_do(6)
    );
\reg_do[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAFBAA08"
    )
        port map (
      I0 => \reg_do[6]_i_3_n_0\,
      I1 => \^sl_iport_i\(6),
      I2 => \^sl_iport_i\(7),
      I3 => \^sl_iport_i\(8),
      I4 => \reg_do[6]_i_4_n_0\,
      I5 => \reg_do[15]_i_4_n_0\,
      O => \reg_do[6]_i_2_n_0\
    );
\reg_do[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(118),
      I1 => uuid_stamp(102),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(86),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(70),
      O => \reg_do[6]_i_3_n_0\
    );
\reg_do[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(54),
      I1 => uuid_stamp(38),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(22),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(6),
      O => \reg_do[6]_i_4_n_0\
    );
\reg_do[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005DD75D57"
    )
        port map (
      I0 => \reg_do[10]_i_2_n_0\,
      I1 => \reg_do[8]_i_2_n_0\,
      I2 => \^sl_iport_i\(5),
      I3 => \^sl_iport_i\(4),
      I4 => reg_test(7),
      I5 => \reg_do[7]_i_2_n_0\,
      O => reg_do(7)
    );
\reg_do[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454545555555455"
    )
        port map (
      I0 => \reg_do[7]_i_3_n_0\,
      I1 => \^sl_iport_i\(8),
      I2 => \^sl_iport_i\(7),
      I3 => \reg_do[7]_i_4_n_0\,
      I4 => \^sl_iport_i\(6),
      I5 => \reg_do[7]_i_5_n_0\,
      O => \reg_do[7]_i_2_n_0\
    );
\reg_do[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sl_iport_i\(10),
      I1 => \^sl_iport_i\(11),
      I2 => \^sl_iport_i\(9),
      I3 => \^sl_iport_i\(8),
      O => \reg_do[7]_i_3_n_0\
    );
\reg_do[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(55),
      I1 => uuid_stamp(39),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(23),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(7),
      O => \reg_do[7]_i_4_n_0\
    );
\reg_do[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(119),
      I1 => uuid_stamp(103),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(87),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(71),
      O => \reg_do[7]_i_5_n_0\
    );
\reg_do[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4FA00000"
    )
        port map (
      I0 => \^sl_iport_i\(4),
      I1 => reg_test(8),
      I2 => \^sl_iport_i\(5),
      I3 => \reg_do[8]_i_2_n_0\,
      I4 => \reg_do[10]_i_2_n_0\,
      I5 => \reg_do[8]_i_3_n_0\,
      O => reg_do(8)
    );
\reg_do[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^sl_iport_i\(7),
      I1 => \^sl_iport_i\(6),
      I2 => \^sl_iport_i\(8),
      O => \reg_do[8]_i_2_n_0\
    );
\reg_do[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAFBAA08"
    )
        port map (
      I0 => \reg_do[8]_i_4_n_0\,
      I1 => \^sl_iport_i\(6),
      I2 => \^sl_iport_i\(7),
      I3 => \^sl_iport_i\(8),
      I4 => \reg_do[8]_i_5_n_0\,
      I5 => \reg_do[15]_i_4_n_0\,
      O => \reg_do[8]_i_3_n_0\
    );
\reg_do[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(120),
      I1 => uuid_stamp(104),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(88),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(72),
      O => \reg_do[8]_i_4_n_0\
    );
\reg_do[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(56),
      I1 => uuid_stamp(40),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(24),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(8),
      O => \reg_do[8]_i_5_n_0\
    );
\reg_do[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF62000000"
    )
        port map (
      I0 => \^sl_iport_i\(4),
      I1 => \^sl_iport_i\(5),
      I2 => reg_test(9),
      I3 => \^sl_iport_i\(6),
      I4 => \reg_do[10]_i_2_n_0\,
      I5 => \reg_do[9]_i_2_n_0\,
      O => reg_do(9)
    );
\reg_do[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAFBAA08"
    )
        port map (
      I0 => \reg_do[9]_i_3_n_0\,
      I1 => \^sl_iport_i\(6),
      I2 => \^sl_iport_i\(7),
      I3 => \^sl_iport_i\(8),
      I4 => \reg_do[9]_i_4_n_0\,
      I5 => \reg_do[15]_i_4_n_0\,
      O => \reg_do[9]_i_2_n_0\
    );
\reg_do[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(121),
      I1 => uuid_stamp(105),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(89),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(73),
      O => \reg_do[9]_i_3_n_0\
    );
\reg_do[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(57),
      I1 => uuid_stamp(41),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(25),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(9),
      O => \reg_do[9]_i_4_n_0\
    );
\reg_do_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(0),
      Q => \reg_do_reg_n_0_[0]\,
      R => '0'
    );
\reg_do_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(10),
      Q => \reg_do_reg_n_0_[10]\,
      R => '0'
    );
\reg_do_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(11),
      Q => \reg_do_reg_n_0_[11]\,
      R => '0'
    );
\reg_do_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(12),
      Q => \reg_do_reg_n_0_[12]\,
      R => '0'
    );
\reg_do_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(13),
      Q => \reg_do_reg_n_0_[13]\,
      R => '0'
    );
\reg_do_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(14),
      Q => \reg_do_reg_n_0_[14]\,
      R => '0'
    );
\reg_do_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(15),
      Q => \reg_do_reg_n_0_[15]\,
      R => '0'
    );
\reg_do_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(1),
      Q => \reg_do_reg_n_0_[1]\,
      R => '0'
    );
\reg_do_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(2),
      Q => \reg_do_reg_n_0_[2]\,
      R => '0'
    );
\reg_do_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(3),
      Q => \reg_do_reg_n_0_[3]\,
      R => '0'
    );
\reg_do_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(4),
      Q => \reg_do_reg_n_0_[4]\,
      R => '0'
    );
\reg_do_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(5),
      Q => \reg_do_reg_n_0_[5]\,
      R => '0'
    );
\reg_do_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(6),
      Q => \reg_do_reg_n_0_[6]\,
      R => '0'
    );
\reg_do_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(7),
      Q => \reg_do_reg_n_0_[7]\,
      R => '0'
    );
\reg_do_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(8),
      Q => \reg_do_reg_n_0_[8]\,
      R => '0'
    );
\reg_do_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(9),
      Q => \reg_do_reg_n_0_[9]\,
      R => '0'
    );
reg_drdy_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \G_1PIPE_IFACE.s_den_r_i_2_n_0\,
      I1 => \^sl_iport_i\(12),
      I2 => \^sl_iport_i\(13),
      I3 => \^sl_iport_i\(14),
      I4 => \^sl_iport_i\(2),
      O => reg_drdy0
    );
reg_drdy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_drdy0,
      Q => reg_drdy,
      R => \^sl_iport_i\(0)
    );
\reg_test[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \G_1PIPE_IFACE.s_den_r_i_2_n_0\,
      I1 => \^sl_iport_i\(12),
      I2 => \^sl_iport_i\(13),
      I3 => \^sl_iport_i\(14),
      I4 => \^sl_iport_i\(3),
      I5 => \^sl_iport_i\(2),
      O => reg_test0
    );
\reg_test_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(21),
      Q => reg_test(0),
      R => '0'
    );
\reg_test_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(31),
      Q => reg_test(10),
      R => '0'
    );
\reg_test_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(32),
      Q => reg_test(11),
      R => '0'
    );
\reg_test_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(33),
      Q => reg_test(12),
      R => '0'
    );
\reg_test_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(34),
      Q => reg_test(13),
      R => '0'
    );
\reg_test_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(35),
      Q => reg_test(14),
      R => '0'
    );
\reg_test_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(36),
      Q => reg_test(15),
      R => '0'
    );
\reg_test_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(22),
      Q => reg_test(1),
      R => '0'
    );
\reg_test_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(23),
      Q => reg_test(2),
      R => '0'
    );
\reg_test_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(24),
      Q => reg_test(3),
      R => '0'
    );
\reg_test_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(25),
      Q => reg_test(4),
      R => '0'
    );
\reg_test_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(26),
      Q => reg_test(5),
      R => '0'
    );
\reg_test_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(27),
      Q => reg_test(6),
      R => '0'
    );
\reg_test_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(28),
      Q => reg_test(7),
      R => '0'
    );
\reg_test_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(29),
      Q => reg_test(8),
      R => '0'
    );
\reg_test_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(30),
      Q => reg_test(9),
      R => '0'
    );
\uuid_stamp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(0),
      Q => uuid_stamp(0),
      R => '0'
    );
\uuid_stamp_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(100),
      Q => uuid_stamp(100),
      R => '0'
    );
\uuid_stamp_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(101),
      Q => uuid_stamp(101),
      R => '0'
    );
\uuid_stamp_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(102),
      Q => uuid_stamp(102),
      R => '0'
    );
\uuid_stamp_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(103),
      Q => uuid_stamp(103),
      R => '0'
    );
\uuid_stamp_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(104),
      Q => uuid_stamp(104),
      R => '0'
    );
\uuid_stamp_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(105),
      Q => uuid_stamp(105),
      R => '0'
    );
\uuid_stamp_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(106),
      Q => uuid_stamp(106),
      R => '0'
    );
\uuid_stamp_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(107),
      Q => uuid_stamp(107),
      R => '0'
    );
\uuid_stamp_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(108),
      Q => uuid_stamp(108),
      R => '0'
    );
\uuid_stamp_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(109),
      Q => uuid_stamp(109),
      R => '0'
    );
\uuid_stamp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(10),
      Q => uuid_stamp(10),
      R => '0'
    );
\uuid_stamp_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(110),
      Q => uuid_stamp(110),
      R => '0'
    );
\uuid_stamp_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(111),
      Q => uuid_stamp(111),
      R => '0'
    );
\uuid_stamp_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(112),
      Q => uuid_stamp(112),
      R => '0'
    );
\uuid_stamp_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(113),
      Q => uuid_stamp(113),
      R => '0'
    );
\uuid_stamp_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(114),
      Q => uuid_stamp(114),
      R => '0'
    );
\uuid_stamp_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(115),
      Q => uuid_stamp(115),
      R => '0'
    );
\uuid_stamp_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(116),
      Q => uuid_stamp(116),
      R => '0'
    );
\uuid_stamp_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(117),
      Q => uuid_stamp(117),
      R => '0'
    );
\uuid_stamp_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(118),
      Q => uuid_stamp(118),
      R => '0'
    );
\uuid_stamp_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(119),
      Q => uuid_stamp(119),
      R => '0'
    );
\uuid_stamp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(11),
      Q => uuid_stamp(11),
      R => '0'
    );
\uuid_stamp_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(120),
      Q => uuid_stamp(120),
      R => '0'
    );
\uuid_stamp_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(121),
      Q => uuid_stamp(121),
      R => '0'
    );
\uuid_stamp_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(122),
      Q => uuid_stamp(122),
      R => '0'
    );
\uuid_stamp_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(123),
      Q => uuid_stamp(123),
      R => '0'
    );
\uuid_stamp_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(124),
      Q => uuid_stamp(124),
      R => '0'
    );
\uuid_stamp_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(125),
      Q => uuid_stamp(125),
      R => '0'
    );
\uuid_stamp_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(126),
      Q => uuid_stamp(126),
      R => '0'
    );
\uuid_stamp_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(127),
      Q => uuid_stamp(127),
      R => '0'
    );
\uuid_stamp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(12),
      Q => uuid_stamp(12),
      R => '0'
    );
\uuid_stamp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(13),
      Q => uuid_stamp(13),
      R => '0'
    );
\uuid_stamp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(14),
      Q => uuid_stamp(14),
      R => '0'
    );
\uuid_stamp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(15),
      Q => uuid_stamp(15),
      R => '0'
    );
\uuid_stamp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(16),
      Q => uuid_stamp(16),
      R => '0'
    );
\uuid_stamp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(17),
      Q => uuid_stamp(17),
      R => '0'
    );
\uuid_stamp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(18),
      Q => uuid_stamp(18),
      R => '0'
    );
\uuid_stamp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(19),
      Q => uuid_stamp(19),
      R => '0'
    );
\uuid_stamp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(1),
      Q => uuid_stamp(1),
      R => '0'
    );
\uuid_stamp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(20),
      Q => uuid_stamp(20),
      R => '0'
    );
\uuid_stamp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(21),
      Q => uuid_stamp(21),
      R => '0'
    );
\uuid_stamp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(22),
      Q => uuid_stamp(22),
      R => '0'
    );
\uuid_stamp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(23),
      Q => uuid_stamp(23),
      R => '0'
    );
\uuid_stamp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(24),
      Q => uuid_stamp(24),
      R => '0'
    );
\uuid_stamp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(25),
      Q => uuid_stamp(25),
      R => '0'
    );
\uuid_stamp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(26),
      Q => uuid_stamp(26),
      R => '0'
    );
\uuid_stamp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(27),
      Q => uuid_stamp(27),
      R => '0'
    );
\uuid_stamp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(28),
      Q => uuid_stamp(28),
      R => '0'
    );
\uuid_stamp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(29),
      Q => uuid_stamp(29),
      R => '0'
    );
\uuid_stamp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(2),
      Q => uuid_stamp(2),
      R => '0'
    );
\uuid_stamp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(30),
      Q => uuid_stamp(30),
      R => '0'
    );
\uuid_stamp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(31),
      Q => uuid_stamp(31),
      R => '0'
    );
\uuid_stamp_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(32),
      Q => uuid_stamp(32),
      R => '0'
    );
\uuid_stamp_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(33),
      Q => uuid_stamp(33),
      R => '0'
    );
\uuid_stamp_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(34),
      Q => uuid_stamp(34),
      R => '0'
    );
\uuid_stamp_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(35),
      Q => uuid_stamp(35),
      R => '0'
    );
\uuid_stamp_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(36),
      Q => uuid_stamp(36),
      R => '0'
    );
\uuid_stamp_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(37),
      Q => uuid_stamp(37),
      R => '0'
    );
\uuid_stamp_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(38),
      Q => uuid_stamp(38),
      R => '0'
    );
\uuid_stamp_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(39),
      Q => uuid_stamp(39),
      R => '0'
    );
\uuid_stamp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(3),
      Q => uuid_stamp(3),
      R => '0'
    );
\uuid_stamp_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(40),
      Q => uuid_stamp(40),
      R => '0'
    );
\uuid_stamp_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(41),
      Q => uuid_stamp(41),
      R => '0'
    );
\uuid_stamp_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(42),
      Q => uuid_stamp(42),
      R => '0'
    );
\uuid_stamp_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(43),
      Q => uuid_stamp(43),
      R => '0'
    );
\uuid_stamp_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(44),
      Q => uuid_stamp(44),
      R => '0'
    );
\uuid_stamp_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(45),
      Q => uuid_stamp(45),
      R => '0'
    );
\uuid_stamp_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(46),
      Q => uuid_stamp(46),
      R => '0'
    );
\uuid_stamp_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(47),
      Q => uuid_stamp(47),
      R => '0'
    );
\uuid_stamp_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(48),
      Q => uuid_stamp(48),
      R => '0'
    );
\uuid_stamp_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(49),
      Q => uuid_stamp(49),
      R => '0'
    );
\uuid_stamp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(4),
      Q => uuid_stamp(4),
      R => '0'
    );
\uuid_stamp_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(50),
      Q => uuid_stamp(50),
      R => '0'
    );
\uuid_stamp_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(51),
      Q => uuid_stamp(51),
      R => '0'
    );
\uuid_stamp_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(52),
      Q => uuid_stamp(52),
      R => '0'
    );
\uuid_stamp_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(53),
      Q => uuid_stamp(53),
      R => '0'
    );
\uuid_stamp_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(54),
      Q => uuid_stamp(54),
      R => '0'
    );
\uuid_stamp_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(55),
      Q => uuid_stamp(55),
      R => '0'
    );
\uuid_stamp_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(56),
      Q => uuid_stamp(56),
      R => '0'
    );
\uuid_stamp_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(57),
      Q => uuid_stamp(57),
      R => '0'
    );
\uuid_stamp_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(58),
      Q => uuid_stamp(58),
      R => '0'
    );
\uuid_stamp_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(59),
      Q => uuid_stamp(59),
      R => '0'
    );
\uuid_stamp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(5),
      Q => uuid_stamp(5),
      R => '0'
    );
\uuid_stamp_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(60),
      Q => uuid_stamp(60),
      R => '0'
    );
\uuid_stamp_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(61),
      Q => uuid_stamp(61),
      R => '0'
    );
\uuid_stamp_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(62),
      Q => uuid_stamp(62),
      R => '0'
    );
\uuid_stamp_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(63),
      Q => uuid_stamp(63),
      R => '0'
    );
\uuid_stamp_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(64),
      Q => uuid_stamp(64),
      R => '0'
    );
\uuid_stamp_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(65),
      Q => uuid_stamp(65),
      R => '0'
    );
\uuid_stamp_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(66),
      Q => uuid_stamp(66),
      R => '0'
    );
\uuid_stamp_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(67),
      Q => uuid_stamp(67),
      R => '0'
    );
\uuid_stamp_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(68),
      Q => uuid_stamp(68),
      R => '0'
    );
\uuid_stamp_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(69),
      Q => uuid_stamp(69),
      R => '0'
    );
\uuid_stamp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(6),
      Q => uuid_stamp(6),
      R => '0'
    );
\uuid_stamp_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(70),
      Q => uuid_stamp(70),
      R => '0'
    );
\uuid_stamp_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(71),
      Q => uuid_stamp(71),
      R => '0'
    );
\uuid_stamp_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(72),
      Q => uuid_stamp(72),
      R => '0'
    );
\uuid_stamp_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(73),
      Q => uuid_stamp(73),
      R => '0'
    );
\uuid_stamp_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(74),
      Q => uuid_stamp(74),
      R => '0'
    );
\uuid_stamp_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(75),
      Q => uuid_stamp(75),
      R => '0'
    );
\uuid_stamp_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(76),
      Q => uuid_stamp(76),
      R => '0'
    );
\uuid_stamp_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(77),
      Q => uuid_stamp(77),
      R => '0'
    );
\uuid_stamp_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(78),
      Q => uuid_stamp(78),
      R => '0'
    );
\uuid_stamp_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(79),
      Q => uuid_stamp(79),
      R => '0'
    );
\uuid_stamp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(7),
      Q => uuid_stamp(7),
      R => '0'
    );
\uuid_stamp_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(80),
      Q => uuid_stamp(80),
      R => '0'
    );
\uuid_stamp_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(81),
      Q => uuid_stamp(81),
      R => '0'
    );
\uuid_stamp_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(82),
      Q => uuid_stamp(82),
      R => '0'
    );
\uuid_stamp_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(83),
      Q => uuid_stamp(83),
      R => '0'
    );
\uuid_stamp_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(84),
      Q => uuid_stamp(84),
      R => '0'
    );
\uuid_stamp_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(85),
      Q => uuid_stamp(85),
      R => '0'
    );
\uuid_stamp_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(86),
      Q => uuid_stamp(86),
      R => '0'
    );
\uuid_stamp_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(87),
      Q => uuid_stamp(87),
      R => '0'
    );
\uuid_stamp_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(88),
      Q => uuid_stamp(88),
      R => '0'
    );
\uuid_stamp_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(89),
      Q => uuid_stamp(89),
      R => '0'
    );
\uuid_stamp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(8),
      Q => uuid_stamp(8),
      R => '0'
    );
\uuid_stamp_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(90),
      Q => uuid_stamp(90),
      R => '0'
    );
\uuid_stamp_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(91),
      Q => uuid_stamp(91),
      R => '0'
    );
\uuid_stamp_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(92),
      Q => uuid_stamp(92),
      R => '0'
    );
\uuid_stamp_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(93),
      Q => uuid_stamp(93),
      R => '0'
    );
\uuid_stamp_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(94),
      Q => uuid_stamp(94),
      R => '0'
    );
\uuid_stamp_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(95),
      Q => uuid_stamp(95),
      R => '0'
    );
\uuid_stamp_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(96),
      Q => uuid_stamp(96),
      R => '0'
    );
\uuid_stamp_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(97),
      Q => uuid_stamp(97),
      R => '0'
    );
\uuid_stamp_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(98),
      Q => uuid_stamp(98),
      R => '0'
    );
\uuid_stamp_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(99),
      Q => uuid_stamp(99),
      R => '0'
    );
\uuid_stamp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(9),
      Q => uuid_stamp(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hbm_0_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of hbm_0_xpm_memory_base : entity is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of hbm_0_xpm_memory_base : entity is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of hbm_0_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of hbm_0_xpm_memory_base : entity is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of hbm_0_xpm_memory_base : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of hbm_0_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of hbm_0_xpm_memory_base : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of hbm_0_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of hbm_0_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of hbm_0_xpm_memory_base : entity is "xpm_internal_config_file_0.mem";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of hbm_0_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of hbm_0_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of hbm_0_xpm_memory_base : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of hbm_0_xpm_memory_base : entity is 65536;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of hbm_0_xpm_memory_base : entity is 0;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of hbm_0_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of hbm_0_xpm_memory_base : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hbm_0_xpm_memory_base : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of hbm_0_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of hbm_0_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of hbm_0_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of hbm_0_xpm_memory_base : entity is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of hbm_0_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of hbm_0_xpm_memory_base : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of hbm_0_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of hbm_0_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of hbm_0_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of hbm_0_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of hbm_0_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of hbm_0_xpm_memory_base : entity is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of hbm_0_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of hbm_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of hbm_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of hbm_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of hbm_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of hbm_0_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of hbm_0_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of hbm_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of hbm_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of hbm_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of hbm_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of hbm_0_xpm_memory_base : entity is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of hbm_0_xpm_memory_base : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of hbm_0_xpm_memory_base : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of hbm_0_xpm_memory_base : entity is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of hbm_0_xpm_memory_base : entity is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of hbm_0_xpm_memory_base : entity is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of hbm_0_xpm_memory_base : entity is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of hbm_0_xpm_memory_base : entity is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of hbm_0_xpm_memory_base : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of hbm_0_xpm_memory_base : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of hbm_0_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of hbm_0_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of hbm_0_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of hbm_0_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of hbm_0_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of hbm_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of hbm_0_xpm_memory_base : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of hbm_0_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of hbm_0_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of hbm_0_xpm_memory_base : entity is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of hbm_0_xpm_memory_base : entity is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of hbm_0_xpm_memory_base : entity is 1;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of hbm_0_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of hbm_0_xpm_memory_base : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of hbm_0_xpm_memory_base : entity is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of hbm_0_xpm_memory_base : entity is 32;
end hbm_0_xpm_memory_base;

architecture STRUCTURE of hbm_0_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 14 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p2_d16";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 17;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 65536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 17;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "p0_d14";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 18;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 65536;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 2047;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 18;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 31;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 18;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 31;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  doutb(31) <= \<const0>\;
  doutb(30) <= \<const0>\;
  doutb(29) <= \<const0>\;
  doutb(28) <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"000000000000000000000000C0000080000CC000000000000000000000000000",
      INITP_01 => X"22222223222222222222222222222222222E22222A2221000000000000001000",
      INITP_02 => X"2221000000000000001000000000000000000000000000C00000800032222222",
      INITP_03 => X"0000C0000080003222222222222223222222222222222222222222222E22222A",
      INITP_04 => X"222222222222222E22222A222100000000000000100000000000000000000000",
      INITP_05 => X"00000000000000000000000000C0000080003222222222222223222222222222",
      INITP_06 => X"2222222223222222222222222222222222222E22222A22210000000000000010",
      INITP_07 => X"2A262220C08040002E2A262220C0804000233011233011233011233011322222",
      INITP_08 => X"0000000000000000000000000F2E2A262220C08040002E2A262220C08040002E",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0F3C00B40B2C008C2420008403CF00CC03CF00C803CF00C403CF00C0004300F0",
      INIT_01 => X"A0A1001083E8000C1F1F0008A6000004A9020000000700A8200200E8420700FC",
      INIT_02 => X"EC5F0030EBD8002CD04200287C4D0024F37C002006E7001C00220018001F0014",
      INIT_03 => X"00040168028F000020D600802FF00000AFF000004428003CAACD0038EDFB0034",
      INIT_04 => X"4638015C000001500700010001B700DC0C0000301F0F00D84837001807890008",
      INIT_05 => X"00054060000F405800043C7800043C7C00093DE0000D3DDC001E4044002B4054",
      INIT_06 => X"00083DBC00903DC000EA405C0007407400043C8000083C84000F4064000D4050",
      INIT_07 => X"0001400C000140080DB640CC00014380000040D0000B3C840016422800074224",
      INIT_08 => X"0001500C0001500800015004000150000000282000003CA800003CA400003CA0",
      INIT_09 => X"00005804000054040001540000003CB000013C480000580000003C3400003CB8",
      INIT_0A => X"1F0F00D8483700180789000800040168028F0000000100500000580C00005808",
      INIT_0B => X"000D3DDC001E4044002B40544638015C000001500700010001B700DC0C000030",
      INIT_0C => X"00083C84000F4064000D405000054060000F405800043C7800043C7C00093DE0",
      INIT_0D => X"000B3C84001642280007422400083DBC00903DC000EA405C0007407400043C80",
      INIT_0E => X"00003CA800003CA400003CA00001400C000140080DB640CC00014380000040D0",
      INIT_0F => X"0000580000003C3400003CB80001500C00015008000150040001500000002820",
      INIT_10 => X"000100500000580C0000580800005804000054040001540000003CB000013C48",
      INIT_11 => X"0700010001B700DC0C0000301F0F00D8483700180789000800040168028F0000",
      INIT_12 => X"00043C7800043C7C00093DE0000D3DDC001E4044002B40544638015C00000150",
      INIT_13 => X"00EA405C0007407400043C8000083C84000F4064000D405000054060000F4058",
      INIT_14 => X"0DB640CC00014380000040D0000B3C84001642280007422400083DBC00903DC0",
      INIT_15 => X"00015004000150000000282000003CA800003CA400003CA00001400C00014008",
      INIT_16 => X"0001540000003CB000013C480000580000003C3400003CB80001500C00015008",
      INIT_17 => X"0789000800040168028F0000000100500000580C000058080000580400005404",
      INIT_18 => X"002B40544638015C000001500700010001B700DC0C0000301F0F00D848370018",
      INIT_19 => X"000D405000054060000F405800043C7800043C7C00093DE0000D3DDC001E4044",
      INIT_1A => X"0007422400083DBC00903DC000EA405C0007407400043C8000083C84000F4064",
      INIT_1B => X"00003CA00001400C000140080DB640CC00014380000040D0000B3C8400164228",
      INIT_1C => X"00003CB80001500C0001500800015004000150000000282000003CA800003CA4",
      INIT_1D => X"0000580800005804000054040001540000003CB000013C480000580000003C34",
      INIT_1E => X"0C0000301F0F00D8483700180789000800040168028F0000000100500000580C",
      INIT_1F => X"00093DE0000D3DDC001E4044002B40544638015C000001500700010001B700DC",
      INIT_20 => X"00043C8000083C84000F4064000D405000054060000F405800043C7800043C7C",
      INIT_21 => X"000040D0000B3C84001642280007422400083DBC00903DC000EA405C00074074",
      INIT_22 => X"0000282000003CA800003CA400003CA00001400C000140080DB640CC00014380",
      INIT_23 => X"00013C480000580000003C3400003CB80001500C000150080001500400015000",
      INIT_24 => X"028F0000000100500000580C0000580800005804000054040001540000003CB0",
      INIT_25 => X"000001500700010001B700DC0C0000301F0F00D8483700180789000800040168",
      INIT_26 => X"000F405800043C7800043C7C00093DE0000D3DDC001E4044002B40544638015C",
      INIT_27 => X"00903DC000EA405C0007407400043C8000083C84000F4064000D405000054060",
      INIT_28 => X"000140080DB640CC00014380000040D0000B3C84001642280007422400083DBC",
      INIT_29 => X"0001500800015004000150000000282000003CA800003CA400003CA00001400C",
      INIT_2A => X"000054040001540000003CB000013C480000580000003C3400003CB80001500C",
      INIT_2B => X"483700180789000800040168028F0000000100500000580C0000580800005804",
      INIT_2C => X"001E4044002B40544638015C000001500700010001B700DC0C0000301F0F00D8",
      INIT_2D => X"000F4064000D405000054060000F405800043C7800043C7C00093DE0000D3DDC",
      INIT_2E => X"001642280007422400083DBC00903DC000EA405C0007407400043C8000083C84",
      INIT_2F => X"00003CA400003CA00001400C000140080DB640CC00014380000040D0000B3C84",
      INIT_30 => X"00003C3400003CB80001500C0001500800015004000150000000282000003CA8",
      INIT_31 => X"0000580C0000580800005804000054040001540000003CB000013C4800005800",
      INIT_32 => X"01B700DC0C0000301F0F00D8483700180789000800040168028F000000010050",
      INIT_33 => X"00043C7C00093DE0000D3DDC001E4044002B40544638015C0000015007000100",
      INIT_34 => X"0007407400043C8000083C84000F4064000D405000054060000F405800043C78",
      INIT_35 => X"00014380000040D0000B3C84001642280007422400083DBC00903DC000EA405C",
      INIT_36 => X"000150000000282000003CA800003CA400003CA00001400C000140080DB640CC",
      INIT_37 => X"00003CB000013C480000580000003C3400003CB80001500C0001500800015004",
      INIT_38 => X"000100340001000C000100500000580C00005808000058040000540400015400",
      INIT_39 => X"0001000C00014000000100340001000C00014000000100340001000C00014000",
      INIT_3A => X"00014000000100340001000C00014000000100340001000C0001400000010034",
      INIT_3B => X"8F0000540000001000014000000100340001000C00014000000100340001000C",
      INIT_3C => X"00000010000000608F000054000000608F000054000000608F00005400000060",
      INIT_3D => X"000000608F000054000000608F000054000000608F000054000000608F000054",
      INIT_3E => X"8F000054000000608F000054000000608F000054000000608F00005400000010",
      INIT_3F => X"000000608F000054000000608F000054000000608F0000540000001000000060",
      INIT_40 => X"8F000054000000608F000054000000608F00005400000010000000608F000054",
      INIT_41 => X"000000608F000054000000608F00005400000010000000608F00005400000060",
      INIT_42 => X"8F000054000000608F00005400000010000000608F000054000000608F000054",
      INIT_43 => X"000000608F00005400000010000000608F000054000000608F00005400000060",
      INIT_44 => X"00000000FFFFFFFF000000608F000054000000608F000054000000608F000054",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => '0',
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => B"00000000000000000000000000000000",
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 16) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\(31 downto 16),
      DOUTADOUT(15 downto 0) => douta(15 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 2) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\(3 downto 2),
      DOUTPADOUTP(1 downto 0) => douta(17 downto 16),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_1\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000900000009000000090000000900000009000000090000000900000009",
      INIT_01 => X"0000000800000008000000080000000800000008000000090000000900000009",
      INIT_02 => X"0000000800000008000000080000000800000008000000080000000800000008",
      INIT_03 => X"000000003C3D0000004000090C4400090C440009000000080000000800000008",
      INIT_04 => X"3FFF0000322200000000000000000000000000000000000038580000001B0000",
      INIT_05 => X"0000000400000004000000040000000400000004000000040000000400000004",
      INIT_06 => X"0000000400000004000000040000000400000004000000040000000400000004",
      INIT_07 => X"0000000400000004000000040000000400000004000000040000000400000004",
      INIT_08 => X"0000000400000004000000040000000400000004000000040000000400000004",
      INIT_09 => X"0000000400000004000000040000000400000004000000040000000400000004",
      INIT_0A => X"0000000038580000001B0000000000003C3D0000000000040000000400000004",
      INIT_0B => X"0000000400000004000000043FFF000032220000000000000000000000000000",
      INIT_0C => X"0000000400000004000000040000000400000004000000040000000400000004",
      INIT_0D => X"0000000400000004000000040000000400000004000000040000000400000004",
      INIT_0E => X"0000000400000004000000040000000400000004000000040000000400000004",
      INIT_0F => X"0000000400000004000000040000000400000004000000040000000400000004",
      INIT_10 => X"0000000400000004000000040000000400000004000000040000000400000004",
      INIT_11 => X"0000000100000001000000010000000138580001001B0001000000013C3D0001",
      INIT_12 => X"0000000500000005000000050000000500000005000000053FFF000132220001",
      INIT_13 => X"0000000500000005000000050000000500000005000000050000000500000005",
      INIT_14 => X"0000000500000005000000050000000500000005000000050000000500000005",
      INIT_15 => X"0000000500000005000000050000000500000005000000050000000500000005",
      INIT_16 => X"0000000500000005000000050000000500000005000000050000000500000005",
      INIT_17 => X"001B0001000000013C3D00010000000500000005000000050000000500000005",
      INIT_18 => X"000000053FFF0001322200010000000100000001000000010000000138580001",
      INIT_19 => X"0000000500000005000000050000000500000005000000050000000500000005",
      INIT_1A => X"0000000500000005000000050000000500000005000000050000000500000005",
      INIT_1B => X"0000000500000005000000050000000500000005000000050000000500000005",
      INIT_1C => X"0000000500000005000000050000000500000005000000050000000500000005",
      INIT_1D => X"0000000500000005000000050000000500000005000000050000000500000005",
      INIT_1E => X"000000020000000238580002001B0002000000023C3D00020000000500000005",
      INIT_1F => X"000000060000000600000006000000063FFF0002322200020000000200000002",
      INIT_20 => X"0000000600000006000000060000000600000006000000060000000600000006",
      INIT_21 => X"0000000600000006000000060000000600000006000000060000000600000006",
      INIT_22 => X"0000000600000006000000060000000600000006000000060000000600000006",
      INIT_23 => X"0000000600000006000000060000000600000006000000060000000600000006",
      INIT_24 => X"3C3D000200000006000000060000000600000006000000060000000600000006",
      INIT_25 => X"322200020000000200000002000000020000000238580002001B000200000002",
      INIT_26 => X"000000060000000600000006000000060000000600000006000000063FFF0002",
      INIT_27 => X"0000000600000006000000060000000600000006000000060000000600000006",
      INIT_28 => X"0000000600000006000000060000000600000006000000060000000600000006",
      INIT_29 => X"0000000600000006000000060000000600000006000000060000000600000006",
      INIT_2A => X"0000000600000006000000060000000600000006000000060000000600000006",
      INIT_2B => X"38580003001B0003000000033C3D000300000006000000060000000600000006",
      INIT_2C => X"00000007000000073FFF00033222000300000003000000030000000300000003",
      INIT_2D => X"0000000700000007000000070000000700000007000000070000000700000007",
      INIT_2E => X"0000000700000007000000070000000700000007000000070000000700000007",
      INIT_2F => X"0000000700000007000000070000000700000007000000070000000700000007",
      INIT_30 => X"0000000700000007000000070000000700000007000000070000000700000007",
      INIT_31 => X"0000000700000007000000070000000700000007000000070000000700000007",
      INIT_32 => X"00000003000000030000000338580003001B0003000000033C3D000300000007",
      INIT_33 => X"00000007000000070000000700000007000000073FFF00033222000300000003",
      INIT_34 => X"0000000700000007000000070000000700000007000000070000000700000007",
      INIT_35 => X"0000000700000007000000070000000700000007000000070000000700000007",
      INIT_36 => X"0000000700000007000000070000000700000007000000070000000700000007",
      INIT_37 => X"0000000700000007000000070000000700000007000000070000000700000007",
      INIT_38 => X"000000C400000004000000070000000700000007000000070000000700000007",
      INIT_39 => X"0000000500000005000000C50000000500000004000000C40000000400000004",
      INIT_3A => X"00000006000000C60000000600000006000000C60000000600000005000000C5",
      INIT_3B => X"00000000300000C000000007000000C70000000700000007000000C700000007",
      INIT_3C => X"300000C020000040000000002000004000000000200000400000000020000040",
      INIT_3D => X"2000004000000000200000400000000020000040000000002000004000000000",
      INIT_3E => X"00000001200000410000000120000041000000012000004100000001300000C1",
      INIT_3F => X"200000410000000120000041000000012000004100000001300000C120000041",
      INIT_40 => X"0000000220000042000000022000004200000002300000C22000004100000001",
      INIT_41 => X"20000042000000022000004200000002300000C2200000420000000220000042",
      INIT_42 => X"000000032000004300000003300000C320000042000000022000004200000002",
      INIT_43 => X"2000004300000003300000C32000004300000003200000430000000320000043",
      INIT_44 => X"000000003FFF3FFF200000430000000320000043000000032000004300000003",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => '0',
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => B"00000000000000000000000000000000",
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 14) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED\(31 downto 14),
      DOUTADOUT(13 downto 0) => douta(31 downto 18),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rsta,
      I1 => ena,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hbm_0_xsdb2apb is
  port (
    s_drdy_i : out STD_LOGIC;
    xsdb_apb_psel_0_s : out STD_LOGIC;
    xsdb_apb_pwrite_0_s : out STD_LOGIC;
    xsdb_apb_penable_0_s : out STD_LOGIC;
    \state_reg[3]_0\ : out STD_LOGIC;
    \state_reg[8]_0\ : out STD_LOGIC;
    \timeout_counter_reg[3]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \timeout_counter_reg[5]_0\ : out STD_LOGIC;
    a_req_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_data_to_xsdb_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \a_paddr_reg[21]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \a_pwdata_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_dclk_o : in STD_LOGIC;
    INIT_ERROR_reg_0 : in STD_LOGIC;
    s_daddr_o : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \data_from_apb_reg[15]_0\ : in STD_LOGIC;
    pslverr_0 : in STD_LOGIC;
    pready_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[12]_0\ : in STD_LOGIC;
    APB_0_PRDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \state_reg[15]_0\ : in STD_LOGIC;
    \state_reg[11]_0\ : in STD_LOGIC;
    s_dwe_o : in STD_LOGIC;
    s_den_o : in STD_LOGIC;
    APB_0_PSEL : in STD_LOGIC;
    \apb_mux_sel_r_reg[1]\ : in STD_LOGIC;
    temp_apb_req_0_s : in STD_LOGIC;
    DRAM_0_STAT_CATTRIP : in STD_LOGIC;
    x_data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    a_psel_reg_0 : in STD_LOGIC;
    a_psel_reg_1 : in STD_LOGIC;
    DRAM_1_STAT_TEMP : in STD_LOGIC_VECTOR ( 6 downto 0 );
    xsdb_apb_prdata_0_s : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hbm_0_xsdb2apb : entity is "xsdb2apb";
end hbm_0_xsdb2apb;

architecture STRUCTURE of hbm_0_xsdb2apb is
  signal INIT_ERROR : STD_LOGIC;
  signal \a_paddr[21]_i_1_n_0\ : STD_LOGIC;
  signal \a_paddr[21]_i_2_n_0\ : STD_LOGIC;
  signal \a_paddr[21]_i_3_n_0\ : STD_LOGIC;
  signal a_penable_i_1_n_0 : STD_LOGIC;
  signal a_penable_i_2_n_0 : STD_LOGIC;
  signal a_penable_i_3_n_0 : STD_LOGIC;
  signal a_penable_i_4_n_0 : STD_LOGIC;
  signal a_penable_i_5_n_0 : STD_LOGIC;
  signal a_penable_i_6_n_0 : STD_LOGIC;
  signal a_psel_i_1_n_0 : STD_LOGIC;
  signal a_psel_i_4_n_0 : STD_LOGIC;
  signal a_psel_i_5_n_0 : STD_LOGIC;
  signal \a_pwdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \a_pwdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \a_pwdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \a_pwdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \a_pwdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \a_pwdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \a_pwdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \a_pwdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \a_pwdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \a_pwdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \a_pwdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \a_pwdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \a_pwdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \a_pwdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \a_pwdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \a_pwdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \a_pwdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \a_pwdata[31]_i_3_n_0\ : STD_LOGIC;
  signal a_pwrite_i_1_n_0 : STD_LOGIC;
  signal a_pwrite_i_2_n_0 : STD_LOGIC;
  signal a_pwrite_i_3_n_0 : STD_LOGIC;
  signal a_req_i_1_n_0 : STD_LOGIC;
  signal a_req_i_2_n_0 : STD_LOGIC;
  signal a_req_i_3_n_0 : STD_LOGIC;
  signal a_req_i_4_n_0 : STD_LOGIC;
  signal a_req_i_5_n_0 : STD_LOGIC;
  signal a_req_i_6_n_0 : STD_LOGIC;
  signal cattrip_sticky : STD_LOGIC;
  signal cattrip_sticky_i_1_n_0 : STD_LOGIC;
  signal data_from_apb : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data_from_apb0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_from_apb[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_from_apb[0]_i_2_n_0\ : STD_LOGIC;
  signal \data_from_apb[0]_i_3_n_0\ : STD_LOGIC;
  signal \data_from_apb[0]_i_4_n_0\ : STD_LOGIC;
  signal \data_from_apb[0]_i_5_n_0\ : STD_LOGIC;
  signal \data_from_apb[0]_i_6_n_0\ : STD_LOGIC;
  signal \data_from_apb[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_from_apb[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_from_apb[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_from_apb[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_from_apb[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_from_apb[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_from_apb[15]_i_2_n_0\ : STD_LOGIC;
  signal \data_from_apb[15]_i_4_n_0\ : STD_LOGIC;
  signal \data_from_apb[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_from_apb[1]_i_2_n_0\ : STD_LOGIC;
  signal \data_from_apb[1]_i_3_n_0\ : STD_LOGIC;
  signal \data_from_apb[1]_i_4_n_0\ : STD_LOGIC;
  signal \data_from_apb[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_from_apb[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_from_apb[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_from_apb[2]_i_4_n_0\ : STD_LOGIC;
  signal \data_from_apb[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_from_apb[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_from_apb[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_from_apb[3]_i_3_n_0\ : STD_LOGIC;
  signal \data_from_apb[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_from_apb[4]_i_2_n_0\ : STD_LOGIC;
  signal \data_from_apb[4]_i_3_n_0\ : STD_LOGIC;
  signal \data_from_apb[4]_i_4_n_0\ : STD_LOGIC;
  signal \data_from_apb[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_from_apb[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_from_apb[5]_i_3_n_0\ : STD_LOGIC;
  signal \data_from_apb[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_from_apb[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_from_apb[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_from_apb[6]_i_4_n_0\ : STD_LOGIC;
  signal \data_from_apb[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_from_apb[7]_i_2_n_0\ : STD_LOGIC;
  signal \data_from_apb[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_from_apb[8]_i_2_n_0\ : STD_LOGIC;
  signal \data_from_apb[9]_i_1_n_0\ : STD_LOGIC;
  signal \data_from_apb[9]_i_2_n_0\ : STD_LOGIC;
  signal \data_from_apb[9]_i_3_n_0\ : STD_LOGIC;
  signal \data_from_apb[9]_i_4_n_0\ : STD_LOGIC;
  signal \data_from_apb[9]_i_5_n_0\ : STD_LOGIC;
  signal error_flag : STD_LOGIC;
  signal error_flag_i_1_n_0 : STD_LOGIC;
  signal error_flag_i_2_n_0 : STD_LOGIC;
  signal hbm_temp_r : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal rmw_i_10_n_0 : STD_LOGIC;
  signal rmw_i_11_n_0 : STD_LOGIC;
  signal rmw_i_12_n_0 : STD_LOGIC;
  signal rmw_i_13_n_0 : STD_LOGIC;
  signal rmw_i_14_n_0 : STD_LOGIC;
  signal rmw_i_15_n_0 : STD_LOGIC;
  signal rmw_i_16_n_0 : STD_LOGIC;
  signal rmw_i_17_n_0 : STD_LOGIC;
  signal rmw_i_18_n_0 : STD_LOGIC;
  signal rmw_i_19_n_0 : STD_LOGIC;
  signal rmw_i_1_n_0 : STD_LOGIC;
  signal rmw_i_2_n_0 : STD_LOGIC;
  signal rmw_i_3_n_0 : STD_LOGIC;
  signal rmw_i_4_n_0 : STD_LOGIC;
  signal rmw_i_5_n_0 : STD_LOGIC;
  signal rmw_i_6_n_0 : STD_LOGIC;
  signal rmw_i_7_n_0 : STD_LOGIC;
  signal rmw_i_8_n_0 : STD_LOGIC;
  signal rmw_i_9_n_0 : STD_LOGIC;
  signal rmw_reg_n_0 : STD_LOGIC;
  signal \^s_drdy_i\ : STD_LOGIC;
  signal state4_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \state[0]_i_10_n_0\ : STD_LOGIC;
  signal \state[0]_i_11_n_0\ : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[0]_i_3_n_0\ : STD_LOGIC;
  signal \state[0]_i_4_n_0\ : STD_LOGIC;
  signal \state[0]_i_5_n_0\ : STD_LOGIC;
  signal \state[0]_i_6_n_0\ : STD_LOGIC;
  signal \state[0]_i_7_n_0\ : STD_LOGIC;
  signal \state[0]_i_8_n_0\ : STD_LOGIC;
  signal \state[0]_i_9_n_0\ : STD_LOGIC;
  signal \state[11]_i_2_n_0\ : STD_LOGIC;
  signal \state[11]_i_3_n_0\ : STD_LOGIC;
  signal \state[12]_i_3_n_0\ : STD_LOGIC;
  signal \state[12]_i_4_n_0\ : STD_LOGIC;
  signal \state[15]_i_2_n_0\ : STD_LOGIC;
  signal \state[15]_i_3_n_0\ : STD_LOGIC;
  signal \state[15]_i_4_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_4_n_0\ : STD_LOGIC;
  signal \state[2]_i_5_n_0\ : STD_LOGIC;
  signal \state[2]_i_6_n_0\ : STD_LOGIC;
  signal \state[2]_i_7_n_0\ : STD_LOGIC;
  signal \state[2]_i_8_n_0\ : STD_LOGIC;
  signal \state[2]_i_9_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal \state[3]_i_3_n_0\ : STD_LOGIC;
  signal \state[3]_i_4_n_0\ : STD_LOGIC;
  signal \state[3]_i_5_n_0\ : STD_LOGIC;
  signal \state[3]_i_6_n_0\ : STD_LOGIC;
  signal \state[3]_i_7_n_0\ : STD_LOGIC;
  signal \state[3]_i_8_n_0\ : STD_LOGIC;
  signal \state[3]_i_9_n_0\ : STD_LOGIC;
  signal \state[6]_i_2_n_0\ : STD_LOGIC;
  signal \state[6]_i_3_n_0\ : STD_LOGIC;
  signal \state[6]_i_4_n_0\ : STD_LOGIC;
  signal \state[8]_i_2_n_0\ : STD_LOGIC;
  signal \state[9]_i_2_n_0\ : STD_LOGIC;
  signal \state[9]_i_3_n_0\ : STD_LOGIC;
  signal \^state_reg[0]_0\ : STD_LOGIC;
  signal \^state_reg[3]_0\ : STD_LOGIC;
  signal \^state_reg[8]_0\ : STD_LOGIC;
  signal \state_reg_n_0_[11]\ : STD_LOGIC;
  signal \state_reg_n_0_[12]\ : STD_LOGIC;
  signal \state_reg_n_0_[15]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal \state_reg_n_0_[5]\ : STD_LOGIC;
  signal \state_reg_n_0_[6]\ : STD_LOGIC;
  signal \state_reg_n_0_[7]\ : STD_LOGIC;
  signal \state_reg_n_0_[9]\ : STD_LOGIC;
  signal \timeout_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \timeout_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \timeout_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \timeout_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \timeout_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \timeout_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \timeout_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \timeout_counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \timeout_counter[7]_i_2_n_0\ : STD_LOGIC;
  signal \timeout_counter[7]_i_3_n_0\ : STD_LOGIC;
  signal \timeout_counter[7]_i_4_n_0\ : STD_LOGIC;
  signal \timeout_counter[7]_i_5_n_0\ : STD_LOGIC;
  signal \timeout_counter[7]_i_6_n_0\ : STD_LOGIC;
  signal \^timeout_counter_reg[3]_0\ : STD_LOGIC;
  signal \^timeout_counter_reg[5]_0\ : STD_LOGIC;
  signal \timeout_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \timeout_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \timeout_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \timeout_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \timeout_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \timeout_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \timeout_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \timeout_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal upper_addr_bits : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \upper_addr_bits[4]_i_1_n_0\ : STD_LOGIC;
  signal \upper_addr_bits[4]_i_2_n_0\ : STD_LOGIC;
  signal \upper_addr_bits[4]_i_3_n_0\ : STD_LOGIC;
  signal \upper_addr_bits[4]_i_4_n_0\ : STD_LOGIC;
  signal write_upper : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal write_upper_addr : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \write_upper_addr[15]_i_2_n_0\ : STD_LOGIC;
  signal \write_upper_addr[15]_i_3_n_0\ : STD_LOGIC;
  signal \write_upper_addr[15]_i_4_n_0\ : STD_LOGIC;
  signal \write_upper_addr[15]_i_5_n_0\ : STD_LOGIC;
  signal \write_upper_addr[15]_i_6_n_0\ : STD_LOGIC;
  signal write_upper_addr_0 : STD_LOGIC;
  signal write_upper_valid_i_1_n_0 : STD_LOGIC;
  signal write_upper_valid_i_2_n_0 : STD_LOGIC;
  signal write_upper_valid_i_3_n_0 : STD_LOGIC;
  signal write_upper_valid_i_4_n_0 : STD_LOGIC;
  signal write_upper_valid_i_5_n_0 : STD_LOGIC;
  signal write_upper_valid_i_6_n_0 : STD_LOGIC;
  signal write_upper_valid_i_7_n_0 : STD_LOGIC;
  signal write_upper_valid_i_8_n_0 : STD_LOGIC;
  signal write_upper_valid_i_9_n_0 : STD_LOGIC;
  signal write_upper_valid_reg_n_0 : STD_LOGIC;
  signal \x_data_to_xsdb[0]_i_1_n_0\ : STD_LOGIC;
  signal \x_data_to_xsdb[10]_i_1_n_0\ : STD_LOGIC;
  signal \x_data_to_xsdb[11]_i_1_n_0\ : STD_LOGIC;
  signal \x_data_to_xsdb[12]_i_1_n_0\ : STD_LOGIC;
  signal \x_data_to_xsdb[13]_i_1_n_0\ : STD_LOGIC;
  signal \x_data_to_xsdb[14]_i_1_n_0\ : STD_LOGIC;
  signal \x_data_to_xsdb[15]_i_1_n_0\ : STD_LOGIC;
  signal \x_data_to_xsdb[15]_i_2_n_0\ : STD_LOGIC;
  signal \x_data_to_xsdb[1]_i_1_n_0\ : STD_LOGIC;
  signal \x_data_to_xsdb[2]_i_1_n_0\ : STD_LOGIC;
  signal \x_data_to_xsdb[3]_i_1_n_0\ : STD_LOGIC;
  signal \x_data_to_xsdb[4]_i_1_n_0\ : STD_LOGIC;
  signal \x_data_to_xsdb[5]_i_1_n_0\ : STD_LOGIC;
  signal \x_data_to_xsdb[6]_i_1_n_0\ : STD_LOGIC;
  signal \x_data_to_xsdb[7]_i_1_n_0\ : STD_LOGIC;
  signal \x_data_to_xsdb[8]_i_1_n_0\ : STD_LOGIC;
  signal \x_data_to_xsdb[9]_i_1_n_0\ : STD_LOGIC;
  signal x_rdy_i_1_n_0 : STD_LOGIC;
  signal x_rdy_i_2_n_0 : STD_LOGIC;
  signal x_we_sticky : STD_LOGIC;
  signal x_we_sticky13_in : STD_LOGIC;
  signal x_we_sticky_reg_n_0 : STD_LOGIC;
  signal \^xsdb_apb_penable_0_s\ : STD_LOGIC;
  signal \^xsdb_apb_psel_0_s\ : STD_LOGIC;
  signal \^xsdb_apb_pwrite_0_s\ : STD_LOGIC;
  signal xsdb_apb_req_0_s : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of a_penable_i_2 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of a_penable_i_3 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of a_penable_i_4 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of a_penable_i_5 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of a_psel_i_4 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \a_pwdata[31]_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of a_pwrite_i_2 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of a_pwrite_i_3 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of a_req_i_2 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of a_req_i_3 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of a_req_i_4 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of a_req_i_5 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \apb_mux_sel_r[0]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \apb_mux_sel_r[1]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \data_from_apb[0]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \data_from_apb[15]_i_4\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \data_from_apb[1]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \data_from_apb[1]_i_4\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \data_from_apb[2]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \data_from_apb[3]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \data_from_apb[4]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \data_from_apb[5]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \data_from_apb[6]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \data_from_apb[6]_i_4\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \data_from_apb[7]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \data_from_apb[8]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \data_from_apb[9]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \data_from_apb[9]_i_5\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of rmw_i_13 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of rmw_i_14 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of rmw_i_15 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of rmw_i_4 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of rmw_i_5 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of rmw_i_6 : label is "soft_lutpair119";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of scratchpad_reg_0_7_0_0 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of scratchpad_reg_0_7_10_10 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of scratchpad_reg_0_7_11_11 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of scratchpad_reg_0_7_12_12 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of scratchpad_reg_0_7_13_13 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of scratchpad_reg_0_7_14_14 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of scratchpad_reg_0_7_15_15 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of scratchpad_reg_0_7_1_1 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of scratchpad_reg_0_7_2_2 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of scratchpad_reg_0_7_3_3 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of scratchpad_reg_0_7_4_4 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of scratchpad_reg_0_7_5_5 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of scratchpad_reg_0_7_6_6 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of scratchpad_reg_0_7_7_7 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of scratchpad_reg_0_7_8_8 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of scratchpad_reg_0_7_9_9 : label is "RAM16X1S";
  attribute SOFT_HLUTNM of \state[0]_i_4\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \state[0]_i_6\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \state[0]_i_7\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \state[11]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \state[11]_i_3\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \state[12]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \state[12]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \state[15]_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \state[15]_i_4\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \state[15]_i_6\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \state[2]_i_3\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \state[2]_i_6\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \state[2]_i_7\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \state[2]_i_8\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \state[2]_i_9\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \state[3]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \state[3]_i_3\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \state[3]_i_5\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \state[3]_i_7\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \state[3]_i_8\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \state[3]_i_9\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \state[6]_i_3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \state[6]_i_4\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \state[9]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \timeout_counter[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \timeout_counter[3]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \timeout_counter[4]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \timeout_counter[6]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \timeout_counter[7]_i_3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \timeout_counter[7]_i_6\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \timeout_counter[7]_i_7\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \upper_addr_bits[4]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \write_upper_addr[15]_i_3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \write_upper_addr[15]_i_4\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \write_upper_addr[15]_i_5\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \write_upper_addr[15]_i_6\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of write_upper_valid_i_6 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of write_upper_valid_i_8 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of write_upper_valid_i_9 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of x_rdy_i_2 : label is "soft_lutpair105";
begin
  s_drdy_i <= \^s_drdy_i\;
  \state_reg[0]_0\ <= \^state_reg[0]_0\;
  \state_reg[3]_0\ <= \^state_reg[3]_0\;
  \state_reg[8]_0\ <= \^state_reg[8]_0\;
  \timeout_counter_reg[3]_0\ <= \^timeout_counter_reg[3]_0\;
  \timeout_counter_reg[5]_0\ <= \^timeout_counter_reg[5]_0\;
  xsdb_apb_penable_0_s <= \^xsdb_apb_penable_0_s\;
  xsdb_apb_psel_0_s <= \^xsdb_apb_psel_0_s\;
  xsdb_apb_pwrite_0_s <= \^xsdb_apb_pwrite_0_s\;
INIT_ERROR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => x_we_sticky13_in,
      D => INIT_ERROR_reg_0,
      Q => INIT_ERROR,
      R => '0'
    );
\a_paddr[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200020000"
    )
        port map (
      I0 => \a_paddr[21]_i_2_n_0\,
      I1 => \state_reg_n_0_[7]\,
      I2 => \state_reg_n_0_[5]\,
      I3 => \a_paddr[21]_i_3_n_0\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[6]\,
      O => \a_paddr[21]_i_1_n_0\
    );
\a_paddr[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^state_reg[0]_0\,
      I1 => \^state_reg[3]_0\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[15]\,
      I4 => \state_reg_n_0_[12]\,
      I5 => \state_reg_n_0_[11]\,
      O => \a_paddr[21]_i_2_n_0\
    );
\a_paddr[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^state_reg[8]_0\,
      I1 => \state_reg_n_0_[9]\,
      O => \a_paddr[21]_i_3_n_0\
    );
\a_paddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_paddr[21]_i_1_n_0\,
      D => s_daddr_o(9),
      Q => \a_paddr_reg[21]_0\(8),
      R => '0'
    );
\a_paddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_paddr[21]_i_1_n_0\,
      D => s_daddr_o(10),
      Q => \a_paddr_reg[21]_0\(9),
      R => '0'
    );
\a_paddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_paddr[21]_i_1_n_0\,
      D => s_daddr_o(11),
      Q => \a_paddr_reg[21]_0\(10),
      R => '0'
    );
\a_paddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_paddr[21]_i_1_n_0\,
      D => s_daddr_o(12),
      Q => \a_paddr_reg[21]_0\(11),
      R => '0'
    );
\a_paddr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_paddr[21]_i_1_n_0\,
      D => s_daddr_o(13),
      Q => \a_paddr_reg[21]_0\(12),
      R => '0'
    );
\a_paddr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_paddr[21]_i_1_n_0\,
      D => s_daddr_o(14),
      Q => \a_paddr_reg[21]_0\(13),
      R => '0'
    );
\a_paddr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_paddr[21]_i_1_n_0\,
      D => s_daddr_o(15),
      Q => \a_paddr_reg[21]_0\(14),
      R => '0'
    );
\a_paddr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_paddr[21]_i_1_n_0\,
      D => upper_addr_bits(0),
      Q => \a_paddr_reg[21]_0\(15),
      R => '0'
    );
\a_paddr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_paddr[21]_i_1_n_0\,
      D => upper_addr_bits(1),
      Q => \a_paddr_reg[21]_0\(16),
      R => '0'
    );
\a_paddr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_paddr[21]_i_1_n_0\,
      D => upper_addr_bits(2),
      Q => \a_paddr_reg[21]_0\(17),
      R => '0'
    );
\a_paddr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_paddr[21]_i_1_n_0\,
      D => upper_addr_bits(3),
      Q => \a_paddr_reg[21]_0\(18),
      R => '0'
    );
\a_paddr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_paddr[21]_i_1_n_0\,
      D => upper_addr_bits(4),
      Q => \a_paddr_reg[21]_0\(19),
      R => '0'
    );
\a_paddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_paddr[21]_i_1_n_0\,
      D => s_daddr_o(1),
      Q => \a_paddr_reg[21]_0\(0),
      R => '0'
    );
\a_paddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_paddr[21]_i_1_n_0\,
      D => s_daddr_o(2),
      Q => \a_paddr_reg[21]_0\(1),
      R => '0'
    );
\a_paddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_paddr[21]_i_1_n_0\,
      D => s_daddr_o(3),
      Q => \a_paddr_reg[21]_0\(2),
      R => '0'
    );
\a_paddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_paddr[21]_i_1_n_0\,
      D => s_daddr_o(4),
      Q => \a_paddr_reg[21]_0\(3),
      R => '0'
    );
\a_paddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_paddr[21]_i_1_n_0\,
      D => s_daddr_o(5),
      Q => \a_paddr_reg[21]_0\(4),
      R => '0'
    );
\a_paddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_paddr[21]_i_1_n_0\,
      D => s_daddr_o(6),
      Q => \a_paddr_reg[21]_0\(5),
      R => '0'
    );
\a_paddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_paddr[21]_i_1_n_0\,
      D => s_daddr_o(7),
      Q => \a_paddr_reg[21]_0\(6),
      R => '0'
    );
\a_paddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_paddr[21]_i_1_n_0\,
      D => s_daddr_o(8),
      Q => \a_paddr_reg[21]_0\(7),
      R => '0'
    );
a_penable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFB0000AA08"
    )
        port map (
      I0 => a_penable_i_2_n_0,
      I1 => a_penable_i_3_n_0,
      I2 => a_penable_i_4_n_0,
      I3 => a_penable_i_5_n_0,
      I4 => a_penable_i_6_n_0,
      I5 => \^xsdb_apb_penable_0_s\,
      O => a_penable_i_1_n_0
    );
a_penable_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \state_reg_n_0_[7]\,
      I1 => \timeout_counter[7]_i_4_n_0\,
      I2 => \state_reg_n_0_[12]\,
      O => a_penable_i_2_n_0
    );
a_penable_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF40"
    )
        port map (
      I0 => rmw_reg_n_0,
      I1 => \^state_reg[8]_0\,
      I2 => \timeout_counter[7]_i_4_n_0\,
      I3 => \state_reg_n_0_[9]\,
      I4 => \state_reg_n_0_[12]\,
      O => a_penable_i_3_n_0
    );
a_penable_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEEE"
    )
        port map (
      I0 => \^state_reg[0]_0\,
      I1 => \state_reg_n_0_[7]\,
      I2 => \state_reg_n_0_[9]\,
      I3 => \state_reg_n_0_[12]\,
      I4 => \^state_reg[8]_0\,
      O => a_penable_i_4_n_0
    );
a_penable_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000014"
    )
        port map (
      I0 => \state_reg_n_0_[12]\,
      I1 => \state_reg_n_0_[7]\,
      I2 => \^state_reg[0]_0\,
      I3 => \^state_reg[8]_0\,
      I4 => \state_reg_n_0_[9]\,
      O => a_penable_i_5_n_0
    );
a_penable_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \state[6]_i_4_n_0\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[5]\,
      I3 => \state_reg_n_0_[6]\,
      I4 => \state_reg_n_0_[11]\,
      I5 => \state_reg_n_0_[15]\,
      O => a_penable_i_6_n_0
    );
a_penable_reg: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => a_penable_i_1_n_0,
      Q => \^xsdb_apb_penable_0_s\,
      R => '0'
    );
a_psel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABBB0000A888"
    )
        port map (
      I0 => a_psel_reg_0,
      I1 => a_psel_reg_1,
      I2 => a_psel_i_4_n_0,
      I3 => \state[9]_i_2_n_0\,
      I4 => a_psel_i_5_n_0,
      I5 => \^xsdb_apb_psel_0_s\,
      O => a_psel_i_1_n_0
    );
a_psel_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg[3]_0\,
      I1 => \^state_reg[0]_0\,
      O => a_psel_i_4_n_0
    );
a_psel_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \state[3]_i_9_n_0\,
      I1 => \state_reg_n_0_[5]\,
      I2 => \state_reg_n_0_[7]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \timeout_counter[7]_i_6_n_0\,
      O => a_psel_i_5_n_0
    );
a_psel_reg: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => a_psel_i_1_n_0,
      Q => \^xsdb_apb_psel_0_s\,
      R => '0'
    );
\a_pwdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => write_upper(0),
      I1 => \state_reg_n_0_[2]\,
      I2 => APB_0_PRDATA(16),
      I3 => Q(1),
      I4 => Q(0),
      O => \a_pwdata[16]_i_1_n_0\
    );
\a_pwdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => write_upper(1),
      I1 => \state_reg_n_0_[2]\,
      I2 => APB_0_PRDATA(17),
      I3 => Q(1),
      I4 => Q(0),
      O => \a_pwdata[17]_i_1_n_0\
    );
\a_pwdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => write_upper(2),
      I1 => \state_reg_n_0_[2]\,
      I2 => APB_0_PRDATA(18),
      I3 => Q(1),
      I4 => Q(0),
      O => \a_pwdata[18]_i_1_n_0\
    );
\a_pwdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => write_upper(3),
      I1 => \state_reg_n_0_[2]\,
      I2 => APB_0_PRDATA(19),
      I3 => Q(1),
      I4 => Q(0),
      O => \a_pwdata[19]_i_1_n_0\
    );
\a_pwdata[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => write_upper(4),
      I1 => \state_reg_n_0_[2]\,
      I2 => APB_0_PRDATA(20),
      I3 => Q(1),
      I4 => Q(0),
      O => \a_pwdata[20]_i_1_n_0\
    );
\a_pwdata[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => write_upper(5),
      I1 => \state_reg_n_0_[2]\,
      I2 => APB_0_PRDATA(21),
      I3 => Q(1),
      I4 => Q(0),
      O => \a_pwdata[21]_i_1_n_0\
    );
\a_pwdata[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => write_upper(6),
      I1 => \state_reg_n_0_[2]\,
      I2 => APB_0_PRDATA(22),
      I3 => Q(1),
      I4 => Q(0),
      O => \a_pwdata[22]_i_1_n_0\
    );
\a_pwdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => write_upper(7),
      I1 => \state_reg_n_0_[2]\,
      I2 => APB_0_PRDATA(23),
      I3 => Q(1),
      I4 => Q(0),
      O => \a_pwdata[23]_i_1_n_0\
    );
\a_pwdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => write_upper(8),
      I1 => \state_reg_n_0_[2]\,
      I2 => APB_0_PRDATA(24),
      I3 => Q(1),
      I4 => Q(0),
      O => \a_pwdata[24]_i_1_n_0\
    );
\a_pwdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => write_upper(9),
      I1 => \state_reg_n_0_[2]\,
      I2 => APB_0_PRDATA(25),
      I3 => Q(1),
      I4 => Q(0),
      O => \a_pwdata[25]_i_1_n_0\
    );
\a_pwdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => write_upper(10),
      I1 => \state_reg_n_0_[2]\,
      I2 => APB_0_PRDATA(26),
      I3 => Q(1),
      I4 => Q(0),
      O => \a_pwdata[26]_i_1_n_0\
    );
\a_pwdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => write_upper(11),
      I1 => \state_reg_n_0_[2]\,
      I2 => APB_0_PRDATA(27),
      I3 => Q(1),
      I4 => Q(0),
      O => \a_pwdata[27]_i_1_n_0\
    );
\a_pwdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => write_upper(12),
      I1 => \state_reg_n_0_[2]\,
      I2 => APB_0_PRDATA(28),
      I3 => Q(1),
      I4 => Q(0),
      O => \a_pwdata[28]_i_1_n_0\
    );
\a_pwdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => write_upper(13),
      I1 => \state_reg_n_0_[2]\,
      I2 => APB_0_PRDATA(29),
      I3 => Q(1),
      I4 => Q(0),
      O => \a_pwdata[29]_i_1_n_0\
    );
\a_pwdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => write_upper(14),
      I1 => \state_reg_n_0_[2]\,
      I2 => APB_0_PRDATA(30),
      I3 => Q(1),
      I4 => Q(0),
      O => \a_pwdata[30]_i_1_n_0\
    );
\a_pwdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002E00000000"
    )
        port map (
      I0 => \state[3]_i_3_n_0\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \^state_reg[8]_0\,
      I3 => \timeout_counter[7]_i_6_n_0\,
      I4 => \a_pwdata[31]_i_3_n_0\,
      I5 => \a_paddr[21]_i_2_n_0\,
      O => \a_pwdata[31]_i_1_n_0\
    );
\a_pwdata[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => write_upper(15),
      I1 => \state_reg_n_0_[2]\,
      I2 => APB_0_PRDATA(31),
      I3 => Q(1),
      I4 => Q(0),
      O => \a_pwdata[31]_i_2_n_0\
    );
\a_pwdata[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state_reg_n_0_[5]\,
      I1 => \state_reg_n_0_[7]\,
      O => \a_pwdata[31]_i_3_n_0\
    );
\a_pwdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => x_data(0),
      Q => \a_pwdata_reg[31]_0\(0),
      R => '0'
    );
\a_pwdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => x_data(10),
      Q => \a_pwdata_reg[31]_0\(10),
      R => '0'
    );
\a_pwdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => x_data(11),
      Q => \a_pwdata_reg[31]_0\(11),
      R => '0'
    );
\a_pwdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => x_data(12),
      Q => \a_pwdata_reg[31]_0\(12),
      R => '0'
    );
\a_pwdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => x_data(13),
      Q => \a_pwdata_reg[31]_0\(13),
      R => '0'
    );
\a_pwdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => x_data(14),
      Q => \a_pwdata_reg[31]_0\(14),
      R => '0'
    );
\a_pwdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => x_data(15),
      Q => \a_pwdata_reg[31]_0\(15),
      R => '0'
    );
\a_pwdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => \a_pwdata[16]_i_1_n_0\,
      Q => \a_pwdata_reg[31]_0\(16),
      R => '0'
    );
\a_pwdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => \a_pwdata[17]_i_1_n_0\,
      Q => \a_pwdata_reg[31]_0\(17),
      R => '0'
    );
\a_pwdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => \a_pwdata[18]_i_1_n_0\,
      Q => \a_pwdata_reg[31]_0\(18),
      R => '0'
    );
\a_pwdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => \a_pwdata[19]_i_1_n_0\,
      Q => \a_pwdata_reg[31]_0\(19),
      R => '0'
    );
\a_pwdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => x_data(1),
      Q => \a_pwdata_reg[31]_0\(1),
      R => '0'
    );
\a_pwdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => \a_pwdata[20]_i_1_n_0\,
      Q => \a_pwdata_reg[31]_0\(20),
      R => '0'
    );
\a_pwdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => \a_pwdata[21]_i_1_n_0\,
      Q => \a_pwdata_reg[31]_0\(21),
      R => '0'
    );
\a_pwdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => \a_pwdata[22]_i_1_n_0\,
      Q => \a_pwdata_reg[31]_0\(22),
      R => '0'
    );
\a_pwdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => \a_pwdata[23]_i_1_n_0\,
      Q => \a_pwdata_reg[31]_0\(23),
      R => '0'
    );
\a_pwdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => \a_pwdata[24]_i_1_n_0\,
      Q => \a_pwdata_reg[31]_0\(24),
      R => '0'
    );
\a_pwdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => \a_pwdata[25]_i_1_n_0\,
      Q => \a_pwdata_reg[31]_0\(25),
      R => '0'
    );
\a_pwdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => \a_pwdata[26]_i_1_n_0\,
      Q => \a_pwdata_reg[31]_0\(26),
      R => '0'
    );
\a_pwdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => \a_pwdata[27]_i_1_n_0\,
      Q => \a_pwdata_reg[31]_0\(27),
      R => '0'
    );
\a_pwdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => \a_pwdata[28]_i_1_n_0\,
      Q => \a_pwdata_reg[31]_0\(28),
      R => '0'
    );
\a_pwdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => \a_pwdata[29]_i_1_n_0\,
      Q => \a_pwdata_reg[31]_0\(29),
      R => '0'
    );
\a_pwdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => x_data(2),
      Q => \a_pwdata_reg[31]_0\(2),
      R => '0'
    );
\a_pwdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => \a_pwdata[30]_i_1_n_0\,
      Q => \a_pwdata_reg[31]_0\(30),
      R => '0'
    );
\a_pwdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => \a_pwdata[31]_i_2_n_0\,
      Q => \a_pwdata_reg[31]_0\(31),
      R => '0'
    );
\a_pwdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => x_data(3),
      Q => \a_pwdata_reg[31]_0\(3),
      R => '0'
    );
\a_pwdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => x_data(4),
      Q => \a_pwdata_reg[31]_0\(4),
      R => '0'
    );
\a_pwdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => x_data(5),
      Q => \a_pwdata_reg[31]_0\(5),
      R => '0'
    );
\a_pwdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => x_data(6),
      Q => \a_pwdata_reg[31]_0\(6),
      R => '0'
    );
\a_pwdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => x_data(7),
      Q => \a_pwdata_reg[31]_0\(7),
      R => '0'
    );
\a_pwdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => x_data(8),
      Q => \a_pwdata_reg[31]_0\(8),
      R => '0'
    );
\a_pwdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \a_pwdata[31]_i_1_n_0\,
      D => x_data(9),
      Q => \a_pwdata_reg[31]_0\(9),
      R => '0'
    );
a_pwrite_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000020"
    )
        port map (
      I0 => \state_reg_n_0_[11]\,
      I1 => \^state_reg[0]_0\,
      I2 => a_pwrite_i_2_n_0,
      I3 => a_pwrite_i_3_n_0,
      I4 => \state[0]_i_5_n_0\,
      I5 => \^xsdb_apb_pwrite_0_s\,
      O => a_pwrite_i_1_n_0
    );
a_pwrite_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_reg_n_0_[12]\,
      I1 => \state_reg_n_0_[9]\,
      O => a_pwrite_i_2_n_0
    );
a_pwrite_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[15]\,
      O => a_pwrite_i_3_n_0
    );
a_pwrite_reg: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => a_pwrite_i_1_n_0,
      Q => \^xsdb_apb_pwrite_0_s\,
      R => '0'
    );
a_req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFB0000AA08"
    )
        port map (
      I0 => a_req_i_2_n_0,
      I1 => a_req_i_3_n_0,
      I2 => a_req_i_4_n_0,
      I3 => a_req_i_5_n_0,
      I4 => a_req_i_6_n_0,
      I5 => xsdb_apb_req_0_s,
      O => a_req_i_1_n_0
    );
a_req_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \^state_reg[8]_0\,
      I1 => rmw_reg_n_0,
      I2 => \state_reg_n_0_[6]\,
      I3 => \state_reg_n_0_[2]\,
      O => a_req_i_2_n_0
    );
a_req_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEEEEE"
    )
        port map (
      I0 => \state_reg_n_0_[9]\,
      I1 => \state_reg_n_0_[6]\,
      I2 => rmw_reg_n_0,
      I3 => \^state_reg[8]_0\,
      I4 => \timeout_counter[7]_i_4_n_0\,
      O => a_req_i_3_n_0
    );
a_req_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEEE"
    )
        port map (
      I0 => \^state_reg[0]_0\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[9]\,
      I3 => \state_reg_n_0_[6]\,
      I4 => \^state_reg[8]_0\,
      O => a_req_i_4_n_0
    );
a_req_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000014"
    )
        port map (
      I0 => \state_reg_n_0_[6]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \^state_reg[0]_0\,
      I3 => \^state_reg[8]_0\,
      I4 => \state_reg_n_0_[9]\,
      O => a_req_i_5_n_0
    );
a_req_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[15]\,
      I2 => \state[0]_i_4_n_0\,
      I3 => \^state_reg[3]_0\,
      I4 => \state_reg_n_0_[5]\,
      I5 => \state_reg_n_0_[7]\,
      O => a_req_i_6_n_0
    );
a_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => a_req_i_1_n_0,
      Q => xsdb_apb_req_0_s,
      R => '0'
    );
\apb_mux_sel_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55007500"
    )
        port map (
      I0 => xsdb_apb_req_0_s,
      I1 => \^xsdb_apb_penable_0_s\,
      I2 => temp_apb_req_0_s,
      I3 => \apb_mux_sel_r_reg[1]\,
      I4 => APB_0_PSEL,
      O => a_req_reg_0(0)
    );
\apb_mux_sel_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => APB_0_PSEL,
      I1 => xsdb_apb_req_0_s,
      I2 => \apb_mux_sel_r_reg[1]\,
      O => E(0)
    );
\apb_mux_sel_r[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0A0"
    )
        port map (
      I0 => xsdb_apb_req_0_s,
      I1 => APB_0_PSEL,
      I2 => \apb_mux_sel_r_reg[1]\,
      I3 => temp_apb_req_0_s,
      O => a_req_reg_0(1)
    );
cattrip_sticky_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => \state[11]_i_3_n_0\,
      I1 => DRAM_0_STAT_CATTRIP,
      I2 => \^state_reg[0]_0\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state[6]_i_4_n_0\,
      I5 => cattrip_sticky,
      O => cattrip_sticky_i_1_n_0
    );
cattrip_sticky_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => cattrip_sticky_i_1_n_0,
      Q => cattrip_sticky,
      R => '0'
    );
\data_from_apb[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBAAAA"
    )
        port map (
      I0 => \data_from_apb[0]_i_2_n_0\,
      I1 => \data_from_apb[9]_i_3_n_0\,
      I2 => data_from_apb0(0),
      I3 => s_daddr_o(8),
      I4 => \data_from_apb[0]_i_3_n_0\,
      I5 => \data_from_apb[0]_i_4_n_0\,
      O => \data_from_apb[0]_i_1_n_0\
    );
\data_from_apb[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => APB_0_PRDATA(0),
      I3 => \state_reg_n_0_[5]\,
      O => \data_from_apb[0]_i_2_n_0\
    );
\data_from_apb[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A88A8AA8888888"
    )
        port map (
      I0 => \data_from_apb[1]_i_4_n_0\,
      I1 => \data_from_apb[0]_i_5_n_0\,
      I2 => s_daddr_o(4),
      I3 => cattrip_sticky,
      I4 => s_daddr_o(2),
      I5 => s_daddr_o(1),
      O => \data_from_apb[0]_i_3_n_0\
    );
\data_from_apb[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABBBAAAAAAABAAA"
    )
        port map (
      I0 => s_daddr_o(8),
      I1 => \data_from_apb[0]_i_6_n_0\,
      I2 => INIT_ERROR,
      I3 => s_daddr_o(0),
      I4 => s_daddr_o(1),
      I5 => error_flag,
      O => \data_from_apb[0]_i_4_n_0\
    );
\data_from_apb[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300838303008083"
    )
        port map (
      I0 => hbm_temp_r(0),
      I1 => s_daddr_o(0),
      I2 => s_daddr_o(1),
      I3 => s_daddr_o(4),
      I4 => s_daddr_o(2),
      I5 => upper_addr_bits(0),
      O => \data_from_apb[0]_i_5_n_0\
    );
\data_from_apb[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => s_daddr_o(5),
      I1 => s_daddr_o(6),
      I2 => s_daddr_o(7),
      I3 => s_daddr_o(3),
      I4 => s_daddr_o(2),
      I5 => s_daddr_o(4),
      O => \data_from_apb[0]_i_6_n_0\
    );
\data_from_apb[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080FF8000"
    )
        port map (
      I0 => \data_from_apb[15]_i_2_n_0\,
      I1 => data_from_apb0(10),
      I2 => s_daddr_o(8),
      I3 => \state_reg_n_0_[5]\,
      I4 => APB_0_PRDATA(10),
      I5 => \data_from_apb_reg[15]_0\,
      O => \data_from_apb[10]_i_1_n_0\
    );
\data_from_apb[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080FF8000"
    )
        port map (
      I0 => \data_from_apb[15]_i_2_n_0\,
      I1 => data_from_apb0(11),
      I2 => s_daddr_o(8),
      I3 => \state_reg_n_0_[5]\,
      I4 => APB_0_PRDATA(11),
      I5 => \data_from_apb_reg[15]_0\,
      O => \data_from_apb[11]_i_1_n_0\
    );
\data_from_apb[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080FF8000"
    )
        port map (
      I0 => \data_from_apb[15]_i_2_n_0\,
      I1 => data_from_apb0(12),
      I2 => s_daddr_o(8),
      I3 => \state_reg_n_0_[5]\,
      I4 => APB_0_PRDATA(12),
      I5 => \data_from_apb_reg[15]_0\,
      O => \data_from_apb[12]_i_1_n_0\
    );
\data_from_apb[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080FF8000"
    )
        port map (
      I0 => \data_from_apb[15]_i_2_n_0\,
      I1 => data_from_apb0(13),
      I2 => s_daddr_o(8),
      I3 => \state_reg_n_0_[5]\,
      I4 => APB_0_PRDATA(13),
      I5 => \data_from_apb_reg[15]_0\,
      O => \data_from_apb[13]_i_1_n_0\
    );
\data_from_apb[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080FF8000"
    )
        port map (
      I0 => \data_from_apb[15]_i_2_n_0\,
      I1 => data_from_apb0(14),
      I2 => s_daddr_o(8),
      I3 => \state_reg_n_0_[5]\,
      I4 => APB_0_PRDATA(14),
      I5 => \data_from_apb_reg[15]_0\,
      O => \data_from_apb[14]_i_1_n_0\
    );
\data_from_apb[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080FF8000"
    )
        port map (
      I0 => data_from_apb0(15),
      I1 => s_daddr_o(8),
      I2 => \data_from_apb[15]_i_2_n_0\,
      I3 => \state_reg_n_0_[5]\,
      I4 => APB_0_PRDATA(15),
      I5 => \data_from_apb_reg[15]_0\,
      O => \data_from_apb[15]_i_1_n_0\
    );
\data_from_apb[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s_daddr_o(14),
      I1 => s_daddr_o(12),
      I2 => s_daddr_o(16),
      I3 => \data_from_apb[15]_i_4_n_0\,
      O => \data_from_apb[15]_i_2_n_0\
    );
\data_from_apb[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => s_daddr_o(11),
      I1 => s_daddr_o(15),
      I2 => s_daddr_o(13),
      I3 => s_daddr_o(10),
      I4 => s_daddr_o(9),
      O => \data_from_apb[15]_i_4_n_0\
    );
\data_from_apb[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABABBBAAABAAA"
    )
        port map (
      I0 => \data_from_apb[1]_i_2_n_0\,
      I1 => \data_from_apb[9]_i_3_n_0\,
      I2 => data_from_apb0(1),
      I3 => s_daddr_o(8),
      I4 => \data_from_apb[1]_i_3_n_0\,
      I5 => \data_from_apb[1]_i_4_n_0\,
      O => \data_from_apb[1]_i_1_n_0\
    );
\data_from_apb[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => APB_0_PRDATA(1),
      I3 => \state_reg_n_0_[5]\,
      O => \data_from_apb[1]_i_2_n_0\
    );
\data_from_apb[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3377FFFFCCCFFF33"
    )
        port map (
      I0 => hbm_temp_r(1),
      I1 => s_daddr_o(0),
      I2 => upper_addr_bits(1),
      I3 => s_daddr_o(2),
      I4 => s_daddr_o(4),
      I5 => s_daddr_o(1),
      O => \data_from_apb[1]_i_3_n_0\
    );
\data_from_apb[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_daddr_o(3),
      I1 => s_daddr_o(5),
      I2 => s_daddr_o(6),
      I3 => s_daddr_o(7),
      O => \data_from_apb[1]_i_4_n_0\
    );
\data_from_apb[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \data_from_apb[2]_i_2_n_0\,
      I1 => \data_from_apb[9]_i_3_n_0\,
      I2 => data_from_apb0(2),
      I3 => s_daddr_o(8),
      I4 => \data_from_apb[2]_i_3_n_0\,
      O => \data_from_apb[2]_i_1_n_0\
    );
\data_from_apb[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => APB_0_PRDATA(2),
      I3 => \state_reg_n_0_[5]\,
      O => \data_from_apb[2]_i_2_n_0\
    );
\data_from_apb[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F540554"
    )
        port map (
      I0 => s_daddr_o(2),
      I1 => upper_addr_bits(2),
      I2 => s_daddr_o(3),
      I3 => s_daddr_o(1),
      I4 => s_daddr_o(0),
      I5 => \data_from_apb[2]_i_4_n_0\,
      O => \data_from_apb[2]_i_3_n_0\
    );
\data_from_apb[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDFFFDDDD"
    )
        port map (
      I0 => s_daddr_o(4),
      I1 => \data_from_apb[9]_i_5_n_0\,
      I2 => s_daddr_o(1),
      I3 => hbm_temp_r(2),
      I4 => s_daddr_o(0),
      I5 => s_daddr_o(2),
      O => \data_from_apb[2]_i_4_n_0\
    );
\data_from_apb[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000510040"
    )
        port map (
      I0 => \state[9]_i_3_n_0\,
      I1 => \state_reg_n_0_[5]\,
      I2 => s_daddr_o(16),
      I3 => \state[12]_i_3_n_0\,
      I4 => \state[9]_i_2_n_0\,
      I5 => \^state_reg[8]_0\,
      O => \data_from_apb[31]_i_1_n_0\
    );
\data_from_apb[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => \data_from_apb[3]_i_2_n_0\,
      I1 => \data_from_apb[9]_i_3_n_0\,
      I2 => data_from_apb0(3),
      I3 => s_daddr_o(8),
      I4 => \data_from_apb[3]_i_3_n_0\,
      O => \data_from_apb[3]_i_1_n_0\
    );
\data_from_apb[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => APB_0_PRDATA(3),
      I3 => \state_reg_n_0_[5]\,
      O => \data_from_apb[3]_i_2_n_0\
    );
\data_from_apb[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAFEAAAAAAAAAAA"
    )
        port map (
      I0 => s_daddr_o(8),
      I1 => hbm_temp_r(3),
      I2 => s_daddr_o(0),
      I3 => s_daddr_o(1),
      I4 => upper_addr_bits(3),
      I5 => \data_from_apb[4]_i_4_n_0\,
      O => \data_from_apb[3]_i_3_n_0\
    );
\data_from_apb[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => \data_from_apb[4]_i_2_n_0\,
      I1 => \data_from_apb[9]_i_3_n_0\,
      I2 => data_from_apb0(4),
      I3 => s_daddr_o(8),
      I4 => \data_from_apb[4]_i_3_n_0\,
      O => \data_from_apb[4]_i_1_n_0\
    );
\data_from_apb[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => APB_0_PRDATA(4),
      I3 => \state_reg_n_0_[5]\,
      O => \data_from_apb[4]_i_2_n_0\
    );
\data_from_apb[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAFEAAAAAAAAAAA"
    )
        port map (
      I0 => s_daddr_o(8),
      I1 => hbm_temp_r(4),
      I2 => s_daddr_o(0),
      I3 => s_daddr_o(1),
      I4 => upper_addr_bits(4),
      I5 => \data_from_apb[4]_i_4_n_0\,
      O => \data_from_apb[4]_i_3_n_0\
    );
\data_from_apb[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => s_daddr_o(7),
      I1 => s_daddr_o(6),
      I2 => s_daddr_o(5),
      I3 => s_daddr_o(3),
      I4 => s_daddr_o(4),
      I5 => s_daddr_o(2),
      O => \data_from_apb[4]_i_4_n_0\
    );
\data_from_apb[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \data_from_apb[5]_i_2_n_0\,
      I1 => \data_from_apb[9]_i_3_n_0\,
      I2 => data_from_apb0(5),
      I3 => s_daddr_o(8),
      I4 => \data_from_apb[5]_i_3_n_0\,
      O => \data_from_apb[5]_i_1_n_0\
    );
\data_from_apb[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => APB_0_PRDATA(5),
      I3 => \state_reg_n_0_[5]\,
      O => \data_from_apb[5]_i_2_n_0\
    );
\data_from_apb[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000110000000"
    )
        port map (
      I0 => \data_from_apb[6]_i_4_n_0\,
      I1 => \data_from_apb[9]_i_5_n_0\,
      I2 => s_daddr_o(1),
      I3 => s_daddr_o(0),
      I4 => hbm_temp_r(5),
      I5 => s_daddr_o(3),
      O => \data_from_apb[5]_i_3_n_0\
    );
\data_from_apb[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \data_from_apb[6]_i_2_n_0\,
      I1 => \data_from_apb[9]_i_3_n_0\,
      I2 => data_from_apb0(6),
      I3 => s_daddr_o(8),
      I4 => \data_from_apb[6]_i_3_n_0\,
      O => \data_from_apb[6]_i_1_n_0\
    );
\data_from_apb[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => APB_0_PRDATA(6),
      I3 => \state_reg_n_0_[5]\,
      O => \data_from_apb[6]_i_2_n_0\
    );
\data_from_apb[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000110000000"
    )
        port map (
      I0 => \data_from_apb[6]_i_4_n_0\,
      I1 => \data_from_apb[9]_i_5_n_0\,
      I2 => s_daddr_o(1),
      I3 => s_daddr_o(0),
      I4 => hbm_temp_r(6),
      I5 => s_daddr_o(3),
      O => \data_from_apb[6]_i_3_n_0\
    );
\data_from_apb[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_daddr_o(2),
      I1 => s_daddr_o(4),
      O => \data_from_apb[6]_i_4_n_0\
    );
\data_from_apb[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAAFBBB"
    )
        port map (
      I0 => \data_from_apb[7]_i_2_n_0\,
      I1 => \data_from_apb[9]_i_4_n_0\,
      I2 => data_from_apb0(7),
      I3 => s_daddr_o(8),
      I4 => \data_from_apb[9]_i_3_n_0\,
      I5 => s_daddr_o(0),
      O => \data_from_apb[7]_i_1_n_0\
    );
\data_from_apb[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => APB_0_PRDATA(7),
      I3 => \state_reg_n_0_[5]\,
      O => \data_from_apb[7]_i_2_n_0\
    );
\data_from_apb[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAAFBBB"
    )
        port map (
      I0 => \data_from_apb[8]_i_2_n_0\,
      I1 => \data_from_apb[9]_i_4_n_0\,
      I2 => data_from_apb0(8),
      I3 => s_daddr_o(8),
      I4 => \data_from_apb[9]_i_3_n_0\,
      I5 => s_daddr_o(0),
      O => \data_from_apb[8]_i_1_n_0\
    );
\data_from_apb[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => APB_0_PRDATA(8),
      I3 => \state_reg_n_0_[5]\,
      O => \data_from_apb[8]_i_2_n_0\
    );
\data_from_apb[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBAAABAAABAAAB"
    )
        port map (
      I0 => \data_from_apb[9]_i_2_n_0\,
      I1 => \data_from_apb[9]_i_3_n_0\,
      I2 => \data_from_apb[9]_i_4_n_0\,
      I3 => s_daddr_o(0),
      I4 => data_from_apb0(9),
      I5 => s_daddr_o(8),
      O => \data_from_apb[9]_i_1_n_0\
    );
\data_from_apb[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => APB_0_PRDATA(9),
      I3 => \state_reg_n_0_[5]\,
      O => \data_from_apb[9]_i_2_n_0\
    );
\data_from_apb[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state_reg_n_0_[5]\,
      I1 => \data_from_apb[15]_i_2_n_0\,
      O => \data_from_apb[9]_i_3_n_0\
    );
\data_from_apb[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => s_daddr_o(8),
      I1 => s_daddr_o(1),
      I2 => s_daddr_o(2),
      I3 => s_daddr_o(4),
      I4 => s_daddr_o(3),
      I5 => \data_from_apb[9]_i_5_n_0\,
      O => \data_from_apb[9]_i_4_n_0\
    );
\data_from_apb[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => s_daddr_o(7),
      I1 => s_daddr_o(6),
      I2 => s_daddr_o(5),
      O => \data_from_apb[9]_i_5_n_0\
    );
\data_from_apb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => \data_from_apb[0]_i_1_n_0\,
      Q => data_from_apb(0),
      R => '0'
    );
\data_from_apb_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => \data_from_apb[10]_i_1_n_0\,
      Q => data_from_apb(10),
      R => '0'
    );
\data_from_apb_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => \data_from_apb[11]_i_1_n_0\,
      Q => data_from_apb(11),
      R => '0'
    );
\data_from_apb_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => \data_from_apb[12]_i_1_n_0\,
      Q => data_from_apb(12),
      R => '0'
    );
\data_from_apb_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => \data_from_apb[13]_i_1_n_0\,
      Q => data_from_apb(13),
      R => '0'
    );
\data_from_apb_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => \data_from_apb[14]_i_1_n_0\,
      Q => data_from_apb(14),
      R => '0'
    );
\data_from_apb_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => \data_from_apb[15]_i_1_n_0\,
      Q => data_from_apb(15),
      R => '0'
    );
\data_from_apb_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => xsdb_apb_prdata_0_s(0),
      Q => data_from_apb(16),
      R => \data_from_apb[31]_i_1_n_0\
    );
\data_from_apb_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => xsdb_apb_prdata_0_s(1),
      Q => data_from_apb(17),
      R => \data_from_apb[31]_i_1_n_0\
    );
\data_from_apb_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => xsdb_apb_prdata_0_s(2),
      Q => data_from_apb(18),
      R => \data_from_apb[31]_i_1_n_0\
    );
\data_from_apb_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => xsdb_apb_prdata_0_s(3),
      Q => data_from_apb(19),
      R => \data_from_apb[31]_i_1_n_0\
    );
\data_from_apb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => \data_from_apb[1]_i_1_n_0\,
      Q => data_from_apb(1),
      R => '0'
    );
\data_from_apb_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => xsdb_apb_prdata_0_s(4),
      Q => data_from_apb(20),
      R => \data_from_apb[31]_i_1_n_0\
    );
\data_from_apb_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => xsdb_apb_prdata_0_s(5),
      Q => data_from_apb(21),
      R => \data_from_apb[31]_i_1_n_0\
    );
\data_from_apb_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => xsdb_apb_prdata_0_s(6),
      Q => data_from_apb(22),
      R => \data_from_apb[31]_i_1_n_0\
    );
\data_from_apb_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => xsdb_apb_prdata_0_s(7),
      Q => data_from_apb(23),
      R => \data_from_apb[31]_i_1_n_0\
    );
\data_from_apb_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => xsdb_apb_prdata_0_s(8),
      Q => data_from_apb(24),
      R => \data_from_apb[31]_i_1_n_0\
    );
\data_from_apb_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => xsdb_apb_prdata_0_s(9),
      Q => data_from_apb(25),
      R => \data_from_apb[31]_i_1_n_0\
    );
\data_from_apb_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => xsdb_apb_prdata_0_s(10),
      Q => data_from_apb(26),
      R => \data_from_apb[31]_i_1_n_0\
    );
\data_from_apb_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => xsdb_apb_prdata_0_s(11),
      Q => data_from_apb(27),
      R => \data_from_apb[31]_i_1_n_0\
    );
\data_from_apb_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => xsdb_apb_prdata_0_s(12),
      Q => data_from_apb(28),
      R => \data_from_apb[31]_i_1_n_0\
    );
\data_from_apb_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => xsdb_apb_prdata_0_s(13),
      Q => data_from_apb(29),
      R => \data_from_apb[31]_i_1_n_0\
    );
\data_from_apb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => \data_from_apb[2]_i_1_n_0\,
      Q => data_from_apb(2),
      R => '0'
    );
\data_from_apb_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => xsdb_apb_prdata_0_s(14),
      Q => data_from_apb(30),
      R => \data_from_apb[31]_i_1_n_0\
    );
\data_from_apb_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => xsdb_apb_prdata_0_s(15),
      Q => data_from_apb(31),
      R => \data_from_apb[31]_i_1_n_0\
    );
\data_from_apb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => \data_from_apb[3]_i_1_n_0\,
      Q => data_from_apb(3),
      R => '0'
    );
\data_from_apb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => \data_from_apb[4]_i_1_n_0\,
      Q => data_from_apb(4),
      R => '0'
    );
\data_from_apb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => \data_from_apb[5]_i_1_n_0\,
      Q => data_from_apb(5),
      R => '0'
    );
\data_from_apb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => \data_from_apb[6]_i_1_n_0\,
      Q => data_from_apb(6),
      R => '0'
    );
\data_from_apb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => \data_from_apb[7]_i_1_n_0\,
      Q => data_from_apb(7),
      R => '0'
    );
\data_from_apb_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => \data_from_apb[8]_i_1_n_0\,
      Q => data_from_apb(8),
      R => '0'
    );
\data_from_apb_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => state4_out(9),
      D => \data_from_apb[9]_i_1_n_0\,
      Q => data_from_apb(9),
      R => '0'
    );
error_flag_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00CC8000"
    )
        port map (
      I0 => x_data(0),
      I1 => write_upper_valid_i_4_n_0,
      I2 => error_flag_i_2_n_0,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[15]\,
      I5 => error_flag,
      O => error_flag_i_1_n_0
    );
error_flag_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \upper_addr_bits[4]_i_2_n_0\,
      I1 => \upper_addr_bits[4]_i_4_n_0\,
      I2 => write_upper_valid_i_7_n_0,
      I3 => s_daddr_o(1),
      I4 => s_daddr_o(3),
      O => error_flag_i_2_n_0
    );
error_flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => error_flag_i_1_n_0,
      Q => error_flag,
      R => '0'
    );
\hbm_temp_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => DRAM_1_STAT_TEMP(0),
      Q => hbm_temp_r(0),
      R => '0'
    );
\hbm_temp_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => DRAM_1_STAT_TEMP(1),
      Q => hbm_temp_r(1),
      R => '0'
    );
\hbm_temp_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => DRAM_1_STAT_TEMP(2),
      Q => hbm_temp_r(2),
      R => '0'
    );
\hbm_temp_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => DRAM_1_STAT_TEMP(3),
      Q => hbm_temp_r(3),
      R => '0'
    );
\hbm_temp_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => DRAM_1_STAT_TEMP(4),
      Q => hbm_temp_r(4),
      R => '0'
    );
\hbm_temp_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => DRAM_1_STAT_TEMP(5),
      Q => hbm_temp_r(5),
      R => '0'
    );
\hbm_temp_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => DRAM_1_STAT_TEMP(6),
      Q => hbm_temp_r(6),
      R => '0'
    );
rmw_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBF88888880"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => rmw_i_2_n_0,
      I2 => rmw_i_3_n_0,
      I3 => rmw_i_4_n_0,
      I4 => rmw_i_5_n_0,
      I5 => rmw_reg_n_0,
      O => rmw_i_1_n_0
    );
rmw_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => write_upper_addr(7),
      I1 => s_daddr_o(7),
      I2 => write_upper_addr(8),
      I3 => s_daddr_o(8),
      O => rmw_i_10_n_0
    );
rmw_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => write_upper_addr(9),
      I1 => s_daddr_o(9),
      I2 => write_upper_addr(13),
      I3 => s_daddr_o(13),
      O => rmw_i_11_n_0
    );
rmw_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => write_upper_addr(3),
      I1 => s_daddr_o(3),
      I2 => write_upper_addr(6),
      I3 => s_daddr_o(6),
      O => rmw_i_12_n_0
    );
rmw_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => write_upper_addr(10),
      I1 => s_daddr_o(10),
      I2 => write_upper_addr(14),
      I3 => s_daddr_o(14),
      O => rmw_i_13_n_0
    );
rmw_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => s_daddr_o(6),
      I1 => write_upper_addr(6),
      I2 => write_upper_addr(2),
      I3 => s_daddr_o(2),
      O => rmw_i_14_n_0
    );
rmw_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => s_daddr_o(10),
      I1 => write_upper_addr(10),
      I2 => s_daddr_o(3),
      I3 => write_upper_addr(3),
      O => rmw_i_15_n_0
    );
rmw_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => write_upper_addr(4),
      I1 => s_daddr_o(4),
      I2 => write_upper_addr(14),
      I3 => s_daddr_o(14),
      I4 => write_upper_addr(7),
      I5 => s_daddr_o(7),
      O => rmw_i_16_n_0
    );
rmw_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0D00000000DD0D"
    )
        port map (
      I0 => write_upper_addr(1),
      I1 => s_daddr_o(1),
      I2 => write_upper_addr(15),
      I3 => s_daddr_o(15),
      I4 => write_upper_addr(5),
      I5 => s_daddr_o(5),
      O => rmw_i_17_n_0
    );
rmw_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => write_upper_addr(12),
      I1 => s_daddr_o(12),
      I2 => s_daddr_o(15),
      I3 => write_upper_addr(15),
      I4 => write_upper_addr(8),
      I5 => s_daddr_o(8),
      O => rmw_i_18_n_0
    );
rmw_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66F6"
    )
        port map (
      I0 => s_daddr_o(11),
      I1 => write_upper_addr(11),
      I2 => s_daddr_o(1),
      I3 => write_upper_addr(1),
      O => rmw_i_19_n_0
    );
rmw_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \^state_reg[3]_0\,
      I2 => \state_reg_n_0_[5]\,
      I3 => \state_reg_n_0_[7]\,
      I4 => \timeout_counter[7]_i_6_n_0\,
      I5 => \state[3]_i_9_n_0\,
      O => rmw_i_2_n_0
    );
rmw_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080008080808"
    )
        port map (
      I0 => write_upper_valid_i_2_n_0,
      I1 => rmw_i_6_n_0,
      I2 => s_daddr_o(0),
      I3 => rmw_i_7_n_0,
      I4 => rmw_i_8_n_0,
      I5 => rmw_i_9_n_0,
      O => rmw_i_3_n_0
    );
rmw_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^state_reg[8]_0\,
      I1 => \^state_reg[0]_0\,
      I2 => \state_reg_n_0_[1]\,
      O => rmw_i_4_n_0
    );
rmw_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => rmw_reg_n_0,
      I1 => \^state_reg[8]_0\,
      I2 => \timeout_counter[7]_i_4_n_0\,
      I3 => \^state_reg[0]_0\,
      I4 => \state_reg_n_0_[1]\,
      O => rmw_i_5_n_0
    );
rmw_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \^state_reg[0]_0\,
      I2 => \^state_reg[8]_0\,
      O => rmw_i_6_n_0
    );
rmw_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBBFB"
    )
        port map (
      I0 => rmw_i_10_n_0,
      I1 => write_upper_valid_reg_n_0,
      I2 => write_upper_addr(2),
      I3 => s_daddr_o(2),
      I4 => rmw_i_11_n_0,
      O => rmw_i_7_n_0
    );
rmw_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rmw_i_12_n_0,
      I1 => rmw_i_13_n_0,
      I2 => rmw_i_14_n_0,
      I3 => rmw_i_15_n_0,
      O => rmw_i_8_n_0
    );
rmw_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rmw_i_16_n_0,
      I1 => rmw_i_17_n_0,
      I2 => rmw_i_18_n_0,
      I3 => rmw_i_19_n_0,
      O => rmw_i_9_n_0
    );
rmw_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => rmw_i_1_n_0,
      Q => rmw_reg_n_0,
      R => '0'
    );
scratchpad_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_daddr_o(0),
      A1 => s_daddr_o(1),
      A2 => s_daddr_o(2),
      A3 => '0',
      A4 => '0',
      D => x_data(0),
      O => data_from_apb0(0),
      WCLK => s_dclk_o,
      WE => p_0_in
    );
scratchpad_reg_0_7_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \state[11]_i_3_n_0\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \^state_reg[0]_0\,
      I3 => \^state_reg[3]_0\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \write_upper_addr[15]_i_2_n_0\,
      O => p_0_in
    );
scratchpad_reg_0_7_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_daddr_o(0),
      A1 => s_daddr_o(1),
      A2 => s_daddr_o(2),
      A3 => '0',
      A4 => '0',
      D => x_data(10),
      O => data_from_apb0(10),
      WCLK => s_dclk_o,
      WE => p_0_in
    );
scratchpad_reg_0_7_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_daddr_o(0),
      A1 => s_daddr_o(1),
      A2 => s_daddr_o(2),
      A3 => '0',
      A4 => '0',
      D => x_data(11),
      O => data_from_apb0(11),
      WCLK => s_dclk_o,
      WE => p_0_in
    );
scratchpad_reg_0_7_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_daddr_o(0),
      A1 => s_daddr_o(1),
      A2 => s_daddr_o(2),
      A3 => '0',
      A4 => '0',
      D => x_data(12),
      O => data_from_apb0(12),
      WCLK => s_dclk_o,
      WE => p_0_in
    );
scratchpad_reg_0_7_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_daddr_o(0),
      A1 => s_daddr_o(1),
      A2 => s_daddr_o(2),
      A3 => '0',
      A4 => '0',
      D => x_data(13),
      O => data_from_apb0(13),
      WCLK => s_dclk_o,
      WE => p_0_in
    );
scratchpad_reg_0_7_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_daddr_o(0),
      A1 => s_daddr_o(1),
      A2 => s_daddr_o(2),
      A3 => '0',
      A4 => '0',
      D => x_data(14),
      O => data_from_apb0(14),
      WCLK => s_dclk_o,
      WE => p_0_in
    );
scratchpad_reg_0_7_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_daddr_o(0),
      A1 => s_daddr_o(1),
      A2 => s_daddr_o(2),
      A3 => '0',
      A4 => '0',
      D => x_data(15),
      O => data_from_apb0(15),
      WCLK => s_dclk_o,
      WE => p_0_in
    );
scratchpad_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_daddr_o(0),
      A1 => s_daddr_o(1),
      A2 => s_daddr_o(2),
      A3 => '0',
      A4 => '0',
      D => x_data(1),
      O => data_from_apb0(1),
      WCLK => s_dclk_o,
      WE => p_0_in
    );
scratchpad_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_daddr_o(0),
      A1 => s_daddr_o(1),
      A2 => s_daddr_o(2),
      A3 => '0',
      A4 => '0',
      D => x_data(2),
      O => data_from_apb0(2),
      WCLK => s_dclk_o,
      WE => p_0_in
    );
scratchpad_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_daddr_o(0),
      A1 => s_daddr_o(1),
      A2 => s_daddr_o(2),
      A3 => '0',
      A4 => '0',
      D => x_data(3),
      O => data_from_apb0(3),
      WCLK => s_dclk_o,
      WE => p_0_in
    );
scratchpad_reg_0_7_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_daddr_o(0),
      A1 => s_daddr_o(1),
      A2 => s_daddr_o(2),
      A3 => '0',
      A4 => '0',
      D => x_data(4),
      O => data_from_apb0(4),
      WCLK => s_dclk_o,
      WE => p_0_in
    );
scratchpad_reg_0_7_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_daddr_o(0),
      A1 => s_daddr_o(1),
      A2 => s_daddr_o(2),
      A3 => '0',
      A4 => '0',
      D => x_data(5),
      O => data_from_apb0(5),
      WCLK => s_dclk_o,
      WE => p_0_in
    );
scratchpad_reg_0_7_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_daddr_o(0),
      A1 => s_daddr_o(1),
      A2 => s_daddr_o(2),
      A3 => '0',
      A4 => '0',
      D => x_data(6),
      O => data_from_apb0(6),
      WCLK => s_dclk_o,
      WE => p_0_in
    );
scratchpad_reg_0_7_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_daddr_o(0),
      A1 => s_daddr_o(1),
      A2 => s_daddr_o(2),
      A3 => '0',
      A4 => '0',
      D => x_data(7),
      O => data_from_apb0(7),
      WCLK => s_dclk_o,
      WE => p_0_in
    );
scratchpad_reg_0_7_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_daddr_o(0),
      A1 => s_daddr_o(1),
      A2 => s_daddr_o(2),
      A3 => '0',
      A4 => '0',
      D => x_data(8),
      O => data_from_apb0(8),
      WCLK => s_dclk_o,
      WE => p_0_in
    );
scratchpad_reg_0_7_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_daddr_o(0),
      A1 => s_daddr_o(1),
      A2 => s_daddr_o(2),
      A3 => '0',
      A4 => '0',
      D => x_data(9),
      O => data_from_apb0(9),
      WCLK => s_dclk_o,
      WE => p_0_in
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEEEFEFEFEFE"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => \state[0]_i_3_n_0\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state[0]_i_4_n_0\,
      I4 => \state[0]_i_5_n_0\,
      I5 => \state[2]_i_2_n_0\,
      O => state4_out(0)
    );
\state[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \state_reg_n_0_[12]\,
      I1 => \^state_reg[8]_0\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[11]\,
      I4 => \state_reg_n_0_[6]\,
      I5 => \state_reg_n_0_[7]\,
      O => \state[0]_i_10_n_0\
    );
\state[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \state_reg_n_0_[7]\,
      I1 => \^state_reg[8]_0\,
      I2 => \state_reg_n_0_[12]\,
      I3 => \state_reg_n_0_[9]\,
      I4 => \state_reg_n_0_[11]\,
      I5 => \state_reg_n_0_[15]\,
      O => \state[0]_i_11_n_0\
    );
\state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDD5D5D5"
    )
        port map (
      I0 => \state[0]_i_6_n_0\,
      I1 => \state[0]_i_7_n_0\,
      I2 => \state[0]_i_8_n_0\,
      I3 => \state_reg_n_0_[12]\,
      I4 => \timeout_counter[7]_i_4_n_0\,
      I5 => \state[0]_i_9_n_0\,
      O => \state[0]_i_2_n_0\
    );
\state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00010001"
    )
        port map (
      I0 => \state[0]_i_10_n_0\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \^state_reg[3]_0\,
      I3 => \state_reg_n_0_[5]\,
      I4 => s_den_o,
      I5 => \^state_reg[0]_0\,
      O => \state[0]_i_3_n_0\
    );
\state[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state_reg_n_0_[12]\,
      I1 => \state_reg_n_0_[11]\,
      O => \state[0]_i_4_n_0\
    );
\state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^state_reg[8]_0\,
      I1 => \state_reg_n_0_[6]\,
      I2 => \state_reg_n_0_[5]\,
      I3 => \state_reg_n_0_[7]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \^state_reg[3]_0\,
      O => \state[0]_i_5_n_0\
    );
\state[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \state_reg_n_0_[5]\,
      I1 => \^state_reg[3]_0\,
      I2 => \state_reg_n_0_[2]\,
      O => \state[0]_i_6_n_0\
    );
\state[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFC"
    )
        port map (
      I0 => \state_reg_n_0_[6]\,
      I1 => \write_upper_addr[15]_i_3_n_0\,
      I2 => \^state_reg[8]_0\,
      I3 => \state_reg_n_0_[7]\,
      O => \state[0]_i_7_n_0\
    );
\state[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \a_paddr[21]_i_3_n_0\,
      I1 => \state_reg_n_0_[15]\,
      I2 => \state_reg_n_0_[12]\,
      I3 => \state_reg_n_0_[11]\,
      I4 => \state_reg_n_0_[6]\,
      I5 => \state_reg_n_0_[7]\,
      O => \state[0]_i_8_n_0\
    );
\state[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010001033F0001"
    )
        port map (
      I0 => \state[9]_i_3_n_0\,
      I1 => \^state_reg[3]_0\,
      I2 => \state_reg_n_0_[5]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state[0]_i_11_n_0\,
      I5 => \state_reg_n_0_[6]\,
      O => \state[0]_i_9_n_0\
    );
\state[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \state[11]_i_2_n_0\,
      I1 => \^state_reg[0]_0\,
      I2 => \state[11]_i_3_n_0\,
      I3 => x_we_sticky_reg_n_0,
      I4 => rmw_reg_n_0,
      I5 => \state_reg[11]_0\,
      O => state4_out(11)
    );
\state[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[2]\,
      O => \state[11]_i_2_n_0\
    );
\state[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \state_reg_n_0_[7]\,
      I1 => \state_reg_n_0_[5]\,
      I2 => \^state_reg[8]_0\,
      I3 => \state_reg_n_0_[6]\,
      I4 => \write_upper_addr[15]_i_3_n_0\,
      O => \state[11]_i_3_n_0\
    );
\state[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000230"
    )
        port map (
      I0 => \state_reg[12]_0\,
      I1 => \state[12]_i_3_n_0\,
      I2 => \state_reg_n_0_[11]\,
      I3 => \state_reg_n_0_[12]\,
      I4 => \state[12]_i_4_n_0\,
      O => state4_out(12)
    );
\state[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \^state_reg[0]_0\,
      I3 => \^state_reg[3]_0\,
      O => \state[12]_i_3_n_0\
    );
\state[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^state_reg[8]_0\,
      I1 => \state_reg_n_0_[9]\,
      I2 => \state_reg_n_0_[15]\,
      I3 => \state_reg_n_0_[6]\,
      I4 => \state_reg_n_0_[7]\,
      I5 => \state_reg_n_0_[5]\,
      O => \state[12]_i_4_n_0\
    );
\state[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000111"
    )
        port map (
      I0 => \state[15]_i_2_n_0\,
      I1 => \state[15]_i_3_n_0\,
      I2 => \^state_reg[3]_0\,
      I3 => \^state_reg[8]_0\,
      I4 => \state[15]_i_4_n_0\,
      I5 => \state_reg[15]_0\,
      O => state4_out(15)
    );
\state[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEFEFF"
    )
        port map (
      I0 => \^state_reg[0]_0\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[12]\,
      I4 => \^state_reg[8]_0\,
      I5 => \^state_reg[3]_0\,
      O => \state[15]_i_2_n_0\
    );
\state[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \state_reg_n_0_[7]\,
      I1 => \state_reg_n_0_[5]\,
      I2 => \state_reg_n_0_[9]\,
      I3 => \state_reg_n_0_[6]\,
      O => \state[15]_i_3_n_0\
    );
\state[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state_reg_n_0_[11]\,
      I1 => \state_reg_n_0_[15]\,
      O => \state[15]_i_4_n_0\
    );
\state[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \timeout_counter_reg_n_0_[5]\,
      I1 => \timeout_counter_reg_n_0_[4]\,
      I2 => \timeout_counter_reg_n_0_[6]\,
      I3 => \timeout_counter_reg_n_0_[7]\,
      O => \^timeout_counter_reg[5]_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \state[11]_i_3_n_0\,
      I1 => s_dwe_o,
      I2 => s_den_o,
      I3 => \^state_reg[0]_0\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state[6]_i_4_n_0\,
      O => state4_out(1)
    );
\state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \state[2]_i_2_n_0\,
      I1 => \state[2]_i_3_n_0\,
      I2 => \state_reg_n_0_[15]\,
      I3 => \state_reg_n_0_[11]\,
      I4 => \state_reg_n_0_[9]\,
      I5 => \state_reg_n_0_[12]\,
      O => state4_out(2)
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCC8CCCCC8"
    )
        port map (
      I0 => \state[2]_i_4_n_0\,
      I1 => \state[2]_i_5_n_0\,
      I2 => s_daddr_o(2),
      I3 => s_daddr_o(1),
      I4 => s_daddr_o(3),
      I5 => s_daddr_o(0),
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \^state_reg[3]_0\,
      I2 => \^state_reg[0]_0\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \write_upper_addr[15]_i_5_n_0\,
      O => \state[2]_i_3_n_0\
    );
\state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \state[2]_i_6_n_0\,
      I1 => s_daddr_o(7),
      I2 => s_daddr_o(6),
      I3 => \state[2]_i_7_n_0\,
      I4 => s_daddr_o(16),
      I5 => \write_upper_addr[15]_i_6_n_0\,
      O => \state[2]_i_4_n_0\
    );
\state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555554555"
    )
        port map (
      I0 => s_daddr_o(0),
      I1 => s_daddr_o(10),
      I2 => s_daddr_o(8),
      I3 => s_daddr_o(12),
      I4 => \state[2]_i_8_n_0\,
      I5 => \state[2]_i_9_n_0\,
      O => \state[2]_i_5_n_0\
    );
\state[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_daddr_o(9),
      I1 => s_daddr_o(8),
      I2 => s_daddr_o(11),
      I3 => s_daddr_o(10),
      O => \state[2]_i_6_n_0\
    );
\state[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_daddr_o(5),
      I1 => s_daddr_o(4),
      O => \state[2]_i_7_n_0\
    );
\state[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_daddr_o(9),
      I1 => s_daddr_o(11),
      O => \state[2]_i_8_n_0\
    );
\state[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => s_daddr_o(13),
      I1 => s_daddr_o(14),
      I2 => s_daddr_o(15),
      I3 => s_daddr_o(16),
      O => \state[2]_i_9_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00AE"
    )
        port map (
      I0 => \state[3]_i_2_n_0\,
      I1 => \state[3]_i_3_n_0\,
      I2 => \state_reg_n_0_[6]\,
      I3 => \state[3]_i_4_n_0\,
      I4 => \state[3]_i_5_n_0\,
      I5 => \state[3]_i_6_n_0\,
      O => state4_out(3)
    );
\state[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^state_reg[3]_0\,
      I1 => \^state_reg[8]_0\,
      I2 => \state_reg_n_0_[6]\,
      O => \state[3]_i_2_n_0\
    );
\state[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \timeout_counter[7]_i_4_n_0\,
      I1 => \^state_reg[8]_0\,
      I2 => rmw_reg_n_0,
      O => \state[3]_i_3_n_0\
    );
\state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFA2FFA2FFA2"
    )
        port map (
      I0 => \^state_reg[3]_0\,
      I1 => \data_from_apb_reg[15]_0\,
      I2 => \state[3]_i_7_n_0\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \timeout_counter_reg_n_0_[7]\,
      I5 => \state[3]_i_8_n_0\,
      O => \state[3]_i_4_n_0\
    );
\state[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^state_reg[8]_0\,
      I1 => \^state_reg[3]_0\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[6]\,
      O => \state[3]_i_5_n_0\
    );
\state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \state[3]_i_9_n_0\,
      I1 => \state_reg_n_0_[5]\,
      I2 => \state_reg_n_0_[7]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \^state_reg[0]_0\,
      I5 => \state_reg_n_0_[9]\,
      O => \state[3]_i_6_n_0\
    );
\state[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^state_reg[8]_0\,
      I1 => \state_reg_n_0_[6]\,
      O => \state[3]_i_7_n_0\
    );
\state[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \timeout_counter_reg_n_0_[6]\,
      I1 => \timeout_counter_reg_n_0_[5]\,
      I2 => \timeout_counter_reg_n_0_[4]\,
      I3 => \^timeout_counter_reg[3]_0\,
      O => \state[3]_i_8_n_0\
    );
\state[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \state_reg_n_0_[15]\,
      I1 => \state_reg_n_0_[11]\,
      I2 => \state_reg_n_0_[12]\,
      O => \state[3]_i_9_n_0\
    );
\state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \state[11]_i_3_n_0\,
      I1 => s_dwe_o,
      I2 => s_den_o,
      I3 => \^state_reg[0]_0\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state[6]_i_4_n_0\,
      O => state4_out(5)
    );
\state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \state[6]_i_2_n_0\,
      I1 => \state[6]_i_3_n_0\,
      I2 => \state_reg_n_0_[5]\,
      I3 => s_daddr_o(16),
      I4 => \state_reg_n_0_[1]\,
      I5 => \state[6]_i_4_n_0\,
      O => state4_out(6)
    );
\state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \state_reg_n_0_[12]\,
      I1 => \state_reg_n_0_[9]\,
      I2 => \state_reg_n_0_[11]\,
      I3 => \state_reg_n_0_[15]\,
      I4 => \state_reg_n_0_[6]\,
      I5 => \^state_reg[8]_0\,
      O => \state[6]_i_2_n_0\
    );
\state[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state_reg_n_0_[7]\,
      I1 => \^state_reg[0]_0\,
      O => \state[6]_i_3_n_0\
    );
\state[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg[3]_0\,
      I1 => \state_reg_n_0_[2]\,
      O => \state[6]_i_4_n_0\
    );
\state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000D0000"
    )
        port map (
      I0 => x_we_sticky_reg_n_0,
      I1 => rmw_reg_n_0,
      I2 => \state[11]_i_2_n_0\,
      I3 => \^state_reg[0]_0\,
      I4 => \state[11]_i_3_n_0\,
      I5 => \state_reg[11]_0\,
      O => state4_out(7)
    );
\state[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000230"
    )
        port map (
      I0 => \state_reg[12]_0\,
      I1 => \state[12]_i_3_n_0\,
      I2 => \state_reg_n_0_[7]\,
      I3 => \^state_reg[8]_0\,
      I4 => \state[8]_i_2_n_0\,
      O => state4_out(8)
    );
\state[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \state_reg_n_0_[12]\,
      I1 => \state_reg_n_0_[11]\,
      I2 => \state_reg_n_0_[15]\,
      I3 => \state_reg_n_0_[6]\,
      I4 => \state_reg_n_0_[9]\,
      I5 => \state_reg_n_0_[5]\,
      O => \state[8]_i_2_n_0\
    );
\state[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000302222"
    )
        port map (
      I0 => \state[9]_i_2_n_0\,
      I1 => \state[12]_i_3_n_0\,
      I2 => s_daddr_o(16),
      I3 => \^state_reg[8]_0\,
      I4 => \state_reg_n_0_[5]\,
      I5 => \state[9]_i_3_n_0\,
      O => state4_out(9)
    );
\state[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \timeout_counter[7]_i_4_n_0\,
      I1 => \^state_reg[8]_0\,
      I2 => rmw_reg_n_0,
      O => \state[9]_i_2_n_0\
    );
\state[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \state_reg_n_0_[12]\,
      I1 => \state_reg_n_0_[11]\,
      I2 => \state_reg_n_0_[15]\,
      I3 => \state_reg_n_0_[6]\,
      I4 => \state_reg_n_0_[9]\,
      I5 => \state_reg_n_0_[7]\,
      O => \state[9]_i_3_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => state4_out(0),
      Q => \^state_reg[0]_0\,
      R => '0'
    );
\state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => state4_out(11),
      Q => \state_reg_n_0_[11]\,
      R => '0'
    );
\state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => state4_out(12),
      Q => \state_reg_n_0_[12]\,
      R => '0'
    );
\state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => state4_out(15),
      Q => \state_reg_n_0_[15]\,
      R => '0'
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => state4_out(1),
      Q => \state_reg_n_0_[1]\,
      R => '0'
    );
\state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => state4_out(2),
      Q => \state_reg_n_0_[2]\,
      R => '0'
    );
\state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => state4_out(3),
      Q => \^state_reg[3]_0\,
      R => '0'
    );
\state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => state4_out(5),
      Q => \state_reg_n_0_[5]\,
      R => '0'
    );
\state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => state4_out(6),
      Q => \state_reg_n_0_[6]\,
      R => '0'
    );
\state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => state4_out(7),
      Q => \state_reg_n_0_[7]\,
      R => '0'
    );
\state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => state4_out(8),
      Q => \^state_reg[8]_0\,
      R => '0'
    );
\state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => state4_out(9),
      Q => \state_reg_n_0_[9]\,
      R => '0'
    );
\timeout_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DDDC"
    )
        port map (
      I0 => \timeout_counter[7]_i_4_n_0\,
      I1 => \^state_reg[3]_0\,
      I2 => \state_reg_n_0_[12]\,
      I3 => \^state_reg[8]_0\,
      I4 => \timeout_counter_reg_n_0_[0]\,
      O => \timeout_counter[0]_i_1_n_0\
    );
\timeout_counter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DDDCDDDC0000"
    )
        port map (
      I0 => \timeout_counter[7]_i_4_n_0\,
      I1 => \^state_reg[3]_0\,
      I2 => \state_reg_n_0_[12]\,
      I3 => \^state_reg[8]_0\,
      I4 => \timeout_counter_reg_n_0_[0]\,
      I5 => \timeout_counter_reg_n_0_[1]\,
      O => \timeout_counter[1]_i_1_n_0\
    );
\timeout_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \timeout_counter_reg_n_0_[2]\,
      I1 => \timeout_counter_reg_n_0_[1]\,
      I2 => \timeout_counter_reg_n_0_[0]\,
      O => \timeout_counter[2]_i_1_n_0\
    );
\timeout_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \timeout_counter_reg_n_0_[3]\,
      I1 => \timeout_counter_reg_n_0_[2]\,
      I2 => \timeout_counter_reg_n_0_[0]\,
      I3 => \timeout_counter_reg_n_0_[1]\,
      O => \timeout_counter[3]_i_1_n_0\
    );
\timeout_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \timeout_counter_reg_n_0_[4]\,
      I1 => \timeout_counter_reg_n_0_[1]\,
      I2 => \timeout_counter_reg_n_0_[0]\,
      I3 => \timeout_counter_reg_n_0_[2]\,
      I4 => \timeout_counter_reg_n_0_[3]\,
      O => \timeout_counter[4]_i_1_n_0\
    );
\timeout_counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \timeout_counter_reg_n_0_[5]\,
      I1 => \timeout_counter_reg_n_0_[3]\,
      I2 => \timeout_counter_reg_n_0_[2]\,
      I3 => \timeout_counter_reg_n_0_[0]\,
      I4 => \timeout_counter_reg_n_0_[1]\,
      I5 => \timeout_counter_reg_n_0_[4]\,
      O => \timeout_counter[5]_i_1_n_0\
    );
\timeout_counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \timeout_counter_reg_n_0_[6]\,
      I1 => \timeout_counter_reg_n_0_[5]\,
      I2 => \timeout_counter_reg_n_0_[4]\,
      I3 => \^timeout_counter_reg[3]_0\,
      O => \timeout_counter[6]_i_1_n_0\
    );
\timeout_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808080A"
    )
        port map (
      I0 => \timeout_counter[7]_i_2_n_0\,
      I1 => \timeout_counter[7]_i_4_n_0\,
      I2 => \^state_reg[3]_0\,
      I3 => \state_reg_n_0_[12]\,
      I4 => \^state_reg[8]_0\,
      O => \timeout_counter[7]_i_1_n_0\
    );
\timeout_counter[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \timeout_counter[7]_i_5_n_0\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[5]\,
      I3 => \timeout_counter[7]_i_6_n_0\,
      I4 => \state_reg_n_0_[15]\,
      I5 => \state_reg_n_0_[1]\,
      O => \timeout_counter[7]_i_2_n_0\
    );
\timeout_counter[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \timeout_counter_reg_n_0_[7]\,
      I1 => \^timeout_counter_reg[3]_0\,
      I2 => \timeout_counter_reg_n_0_[4]\,
      I3 => \timeout_counter_reg_n_0_[5]\,
      I4 => \timeout_counter_reg_n_0_[6]\,
      O => \timeout_counter[7]_i_3_n_0\
    );
\timeout_counter[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000D0000000000"
    )
        port map (
      I0 => \^timeout_counter_reg[3]_0\,
      I1 => \^timeout_counter_reg[5]_0\,
      I2 => pslverr_0,
      I3 => pready_0,
      I4 => Q(0),
      I5 => Q(1),
      O => \timeout_counter[7]_i_4_n_0\
    );
\timeout_counter[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => \^state_reg[0]_0\,
      I1 => \^state_reg[3]_0\,
      I2 => \state_reg_n_0_[12]\,
      I3 => \state_reg_n_0_[11]\,
      I4 => \^state_reg[8]_0\,
      I5 => \state_reg_n_0_[7]\,
      O => \timeout_counter[7]_i_5_n_0\
    );
\timeout_counter[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state_reg_n_0_[6]\,
      I1 => \state_reg_n_0_[9]\,
      O => \timeout_counter[7]_i_6_n_0\
    );
\timeout_counter[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \timeout_counter_reg_n_0_[3]\,
      I1 => \timeout_counter_reg_n_0_[2]\,
      I2 => \timeout_counter_reg_n_0_[0]\,
      I3 => \timeout_counter_reg_n_0_[1]\,
      O => \^timeout_counter_reg[3]_0\
    );
\timeout_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => \timeout_counter[7]_i_2_n_0\,
      D => \timeout_counter[0]_i_1_n_0\,
      Q => \timeout_counter_reg_n_0_[0]\,
      R => '0'
    );
\timeout_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => \timeout_counter[7]_i_2_n_0\,
      D => \timeout_counter[1]_i_1_n_0\,
      Q => \timeout_counter_reg_n_0_[1]\,
      R => '0'
    );
\timeout_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => \timeout_counter[7]_i_2_n_0\,
      D => \timeout_counter[2]_i_1_n_0\,
      Q => \timeout_counter_reg_n_0_[2]\,
      R => \timeout_counter[7]_i_1_n_0\
    );
\timeout_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => \timeout_counter[7]_i_2_n_0\,
      D => \timeout_counter[3]_i_1_n_0\,
      Q => \timeout_counter_reg_n_0_[3]\,
      R => \timeout_counter[7]_i_1_n_0\
    );
\timeout_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => \timeout_counter[7]_i_2_n_0\,
      D => \timeout_counter[4]_i_1_n_0\,
      Q => \timeout_counter_reg_n_0_[4]\,
      R => \timeout_counter[7]_i_1_n_0\
    );
\timeout_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => \timeout_counter[7]_i_2_n_0\,
      D => \timeout_counter[5]_i_1_n_0\,
      Q => \timeout_counter_reg_n_0_[5]\,
      R => \timeout_counter[7]_i_1_n_0\
    );
\timeout_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => \timeout_counter[7]_i_2_n_0\,
      D => \timeout_counter[6]_i_1_n_0\,
      Q => \timeout_counter_reg_n_0_[6]\,
      R => \timeout_counter[7]_i_1_n_0\
    );
\timeout_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => \timeout_counter[7]_i_2_n_0\,
      D => \timeout_counter[7]_i_3_n_0\,
      Q => \timeout_counter_reg_n_0_[7]\,
      R => \timeout_counter[7]_i_1_n_0\
    );
\upper_addr_bits[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \state[11]_i_3_n_0\,
      I1 => \state[6]_i_4_n_0\,
      I2 => \^state_reg[0]_0\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \upper_addr_bits[4]_i_2_n_0\,
      I5 => \upper_addr_bits[4]_i_3_n_0\,
      O => \upper_addr_bits[4]_i_1_n_0\
    );
\upper_addr_bits[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => s_daddr_o(4),
      I1 => s_daddr_o(5),
      I2 => s_daddr_o(6),
      I3 => s_daddr_o(7),
      I4 => s_daddr_o(8),
      O => \upper_addr_bits[4]_i_2_n_0\
    );
\upper_addr_bits[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \write_upper_addr[15]_i_6_n_0\,
      I1 => s_daddr_o(16),
      I2 => s_daddr_o(10),
      I3 => s_daddr_o(1),
      I4 => s_daddr_o(3),
      I5 => \upper_addr_bits[4]_i_4_n_0\,
      O => \upper_addr_bits[4]_i_3_n_0\
    );
\upper_addr_bits[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_daddr_o(11),
      I1 => s_daddr_o(9),
      I2 => s_daddr_o(2),
      I3 => s_daddr_o(0),
      O => \upper_addr_bits[4]_i_4_n_0\
    );
\upper_addr_bits_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => \upper_addr_bits[4]_i_1_n_0\,
      D => x_data(0),
      Q => upper_addr_bits(0),
      R => '0'
    );
\upper_addr_bits_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => \upper_addr_bits[4]_i_1_n_0\,
      D => x_data(1),
      Q => upper_addr_bits(1),
      R => '0'
    );
\upper_addr_bits_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => \upper_addr_bits[4]_i_1_n_0\,
      D => x_data(2),
      Q => upper_addr_bits(2),
      R => '0'
    );
\upper_addr_bits_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => \upper_addr_bits[4]_i_1_n_0\,
      D => x_data(3),
      Q => upper_addr_bits(3),
      R => '0'
    );
\upper_addr_bits_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => \upper_addr_bits[4]_i_1_n_0\,
      D => x_data(4),
      Q => upper_addr_bits(4),
      R => '0'
    );
\write_upper_addr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \write_upper_addr[15]_i_2_n_0\,
      I1 => \write_upper_addr[15]_i_3_n_0\,
      I2 => s_daddr_o(0),
      I3 => \write_upper_addr[15]_i_4_n_0\,
      I4 => \write_upper_addr[15]_i_5_n_0\,
      O => write_upper_addr_0
    );
\write_upper_addr[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => s_daddr_o(10),
      I1 => s_daddr_o(16),
      I2 => \write_upper_addr[15]_i_6_n_0\,
      I3 => s_daddr_o(8),
      I4 => s_daddr_o(9),
      I5 => s_daddr_o(11),
      O => \write_upper_addr[15]_i_2_n_0\
    );
\write_upper_addr[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \state_reg_n_0_[15]\,
      I1 => \state_reg_n_0_[11]\,
      I2 => \state_reg_n_0_[9]\,
      I3 => \state_reg_n_0_[12]\,
      O => \write_upper_addr[15]_i_3_n_0\
    );
\write_upper_addr[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \^state_reg[0]_0\,
      I2 => \^state_reg[3]_0\,
      I3 => \state_reg_n_0_[2]\,
      O => \write_upper_addr[15]_i_4_n_0\
    );
\write_upper_addr[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \state_reg_n_0_[7]\,
      I1 => \state_reg_n_0_[5]\,
      I2 => \state_reg_n_0_[6]\,
      I3 => \^state_reg[8]_0\,
      O => \write_upper_addr[15]_i_5_n_0\
    );
\write_upper_addr[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => s_daddr_o(13),
      I1 => s_daddr_o(14),
      I2 => s_daddr_o(15),
      I3 => s_daddr_o(12),
      O => \write_upper_addr[15]_i_6_n_0\
    );
\write_upper_addr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => s_daddr_o(10),
      Q => write_upper_addr(10),
      R => '0'
    );
\write_upper_addr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => s_daddr_o(11),
      Q => write_upper_addr(11),
      R => '0'
    );
\write_upper_addr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => s_daddr_o(12),
      Q => write_upper_addr(12),
      R => '0'
    );
\write_upper_addr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => s_daddr_o(13),
      Q => write_upper_addr(13),
      R => '0'
    );
\write_upper_addr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => s_daddr_o(14),
      Q => write_upper_addr(14),
      R => '0'
    );
\write_upper_addr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => s_daddr_o(15),
      Q => write_upper_addr(15),
      R => '0'
    );
\write_upper_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => s_daddr_o(1),
      Q => write_upper_addr(1),
      R => '0'
    );
\write_upper_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => s_daddr_o(2),
      Q => write_upper_addr(2),
      R => '0'
    );
\write_upper_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => s_daddr_o(3),
      Q => write_upper_addr(3),
      R => '0'
    );
\write_upper_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => s_daddr_o(4),
      Q => write_upper_addr(4),
      R => '0'
    );
\write_upper_addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => s_daddr_o(5),
      Q => write_upper_addr(5),
      R => '0'
    );
\write_upper_addr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => s_daddr_o(6),
      Q => write_upper_addr(6),
      R => '0'
    );
\write_upper_addr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => s_daddr_o(7),
      Q => write_upper_addr(7),
      R => '0'
    );
\write_upper_addr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => s_daddr_o(8),
      Q => write_upper_addr(8),
      R => '0'
    );
\write_upper_addr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => s_daddr_o(9),
      Q => write_upper_addr(9),
      R => '0'
    );
\write_upper_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => x_data(0),
      Q => write_upper(0),
      R => '0'
    );
\write_upper_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => x_data(10),
      Q => write_upper(10),
      R => '0'
    );
\write_upper_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => x_data(11),
      Q => write_upper(11),
      R => '0'
    );
\write_upper_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => x_data(12),
      Q => write_upper(12),
      R => '0'
    );
\write_upper_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => x_data(13),
      Q => write_upper(13),
      R => '0'
    );
\write_upper_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => x_data(14),
      Q => write_upper(14),
      R => '0'
    );
\write_upper_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => x_data(15),
      Q => write_upper(15),
      R => '0'
    );
\write_upper_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => x_data(1),
      Q => write_upper(1),
      R => '0'
    );
\write_upper_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => x_data(2),
      Q => write_upper(2),
      R => '0'
    );
\write_upper_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => x_data(3),
      Q => write_upper(3),
      R => '0'
    );
\write_upper_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => x_data(4),
      Q => write_upper(4),
      R => '0'
    );
\write_upper_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => x_data(5),
      Q => write_upper(5),
      R => '0'
    );
\write_upper_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => x_data(6),
      Q => write_upper(6),
      R => '0'
    );
\write_upper_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => x_data(7),
      Q => write_upper(7),
      R => '0'
    );
\write_upper_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => x_data(8),
      Q => write_upper(8),
      R => '0'
    );
\write_upper_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => write_upper_addr_0,
      D => x_data(9),
      Q => write_upper(9),
      R => '0'
    );
write_upper_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => s_daddr_o(0),
      I1 => write_upper_valid_i_2_n_0,
      I2 => write_upper_valid_i_3_n_0,
      I3 => write_upper_valid_i_4_n_0,
      I4 => write_upper_valid_i_5_n_0,
      I5 => write_upper_valid_reg_n_0,
      O => write_upper_valid_i_1_n_0
    );
write_upper_valid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8FFAAFFAAFFA8"
    )
        port map (
      I0 => write_upper_valid_i_6_n_0,
      I1 => \upper_addr_bits[4]_i_2_n_0\,
      I2 => \upper_addr_bits[4]_i_4_n_0\,
      I3 => write_upper_valid_i_7_n_0,
      I4 => s_daddr_o(1),
      I5 => s_daddr_o(3),
      O => write_upper_valid_i_2_n_0
    );
write_upper_valid_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg_n_0_[15]\,
      I1 => \state_reg_n_0_[1]\,
      O => write_upper_valid_i_3_n_0
    );
write_upper_valid_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^state_reg[0]_0\,
      I1 => \^state_reg[3]_0\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[9]\,
      I4 => \state[0]_i_4_n_0\,
      I5 => \write_upper_addr[15]_i_5_n_0\,
      O => write_upper_valid_i_4_n_0
    );
write_upper_valid_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55545555"
    )
        port map (
      I0 => s_daddr_o(0),
      I1 => rmw_i_7_n_0,
      I2 => write_upper_valid_i_8_n_0,
      I3 => write_upper_valid_i_9_n_0,
      I4 => rmw_i_9_n_0,
      O => write_upper_valid_i_5_n_0
    );
write_upper_valid_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => s_daddr_o(11),
      I1 => s_daddr_o(9),
      I2 => s_daddr_o(8),
      O => write_upper_valid_i_6_n_0
    );
write_upper_valid_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => s_daddr_o(12),
      I1 => s_daddr_o(15),
      I2 => s_daddr_o(14),
      I3 => s_daddr_o(13),
      I4 => s_daddr_o(16),
      I5 => s_daddr_o(10),
      O => write_upper_valid_i_7_n_0
    );
write_upper_valid_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => write_upper_addr(3),
      I1 => s_daddr_o(3),
      I2 => write_upper_addr(10),
      I3 => s_daddr_o(10),
      I4 => rmw_i_14_n_0,
      O => write_upper_valid_i_8_n_0
    );
write_upper_valid_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => s_daddr_o(14),
      I1 => write_upper_addr(14),
      I2 => s_daddr_o(10),
      I3 => write_upper_addr(10),
      I4 => rmw_i_12_n_0,
      O => write_upper_valid_i_9_n_0
    );
write_upper_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => '1',
      D => write_upper_valid_i_1_n_0,
      Q => write_upper_valid_reg_n_0,
      R => '0'
    );
\x_data_to_xsdb[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => data_from_apb(0),
      I1 => s_daddr_o(16),
      I2 => s_daddr_o(0),
      I3 => data_from_apb(16),
      I4 => \state_reg_n_0_[15]\,
      O => \x_data_to_xsdb[0]_i_1_n_0\
    );
\x_data_to_xsdb[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => data_from_apb(10),
      I1 => s_daddr_o(16),
      I2 => s_daddr_o(0),
      I3 => data_from_apb(26),
      I4 => \state_reg_n_0_[15]\,
      O => \x_data_to_xsdb[10]_i_1_n_0\
    );
\x_data_to_xsdb[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => data_from_apb(11),
      I1 => s_daddr_o(16),
      I2 => s_daddr_o(0),
      I3 => data_from_apb(27),
      I4 => \state_reg_n_0_[15]\,
      O => \x_data_to_xsdb[11]_i_1_n_0\
    );
\x_data_to_xsdb[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => data_from_apb(12),
      I1 => s_daddr_o(16),
      I2 => s_daddr_o(0),
      I3 => data_from_apb(28),
      I4 => \state_reg_n_0_[15]\,
      O => \x_data_to_xsdb[12]_i_1_n_0\
    );
\x_data_to_xsdb[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => data_from_apb(13),
      I1 => s_daddr_o(16),
      I2 => s_daddr_o(0),
      I3 => data_from_apb(29),
      I4 => \state_reg_n_0_[15]\,
      O => \x_data_to_xsdb[13]_i_1_n_0\
    );
\x_data_to_xsdb[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => data_from_apb(14),
      I1 => s_daddr_o(16),
      I2 => s_daddr_o(0),
      I3 => data_from_apb(30),
      I4 => \state_reg_n_0_[15]\,
      O => \x_data_to_xsdb[14]_i_1_n_0\
    );
\x_data_to_xsdb[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000110"
    )
        port map (
      I0 => \state_reg_n_0_[11]\,
      I1 => \state_reg_n_0_[12]\,
      I2 => \state_reg_n_0_[15]\,
      I3 => \state_reg_n_0_[9]\,
      I4 => \state[12]_i_3_n_0\,
      I5 => \write_upper_addr[15]_i_5_n_0\,
      O => \x_data_to_xsdb[15]_i_1_n_0\
    );
\x_data_to_xsdb[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => data_from_apb(15),
      I1 => s_daddr_o(16),
      I2 => s_daddr_o(0),
      I3 => data_from_apb(31),
      I4 => \state_reg_n_0_[15]\,
      O => \x_data_to_xsdb[15]_i_2_n_0\
    );
\x_data_to_xsdb[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => data_from_apb(1),
      I1 => s_daddr_o(16),
      I2 => s_daddr_o(0),
      I3 => data_from_apb(17),
      I4 => \state_reg_n_0_[15]\,
      O => \x_data_to_xsdb[1]_i_1_n_0\
    );
\x_data_to_xsdb[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => data_from_apb(2),
      I1 => s_daddr_o(16),
      I2 => s_daddr_o(0),
      I3 => data_from_apb(18),
      I4 => \state_reg_n_0_[15]\,
      O => \x_data_to_xsdb[2]_i_1_n_0\
    );
\x_data_to_xsdb[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => data_from_apb(3),
      I1 => s_daddr_o(16),
      I2 => s_daddr_o(0),
      I3 => data_from_apb(19),
      I4 => \state_reg_n_0_[15]\,
      O => \x_data_to_xsdb[3]_i_1_n_0\
    );
\x_data_to_xsdb[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => data_from_apb(4),
      I1 => s_daddr_o(16),
      I2 => s_daddr_o(0),
      I3 => data_from_apb(20),
      I4 => \state_reg_n_0_[15]\,
      O => \x_data_to_xsdb[4]_i_1_n_0\
    );
\x_data_to_xsdb[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => data_from_apb(5),
      I1 => s_daddr_o(16),
      I2 => s_daddr_o(0),
      I3 => data_from_apb(21),
      I4 => \state_reg_n_0_[15]\,
      O => \x_data_to_xsdb[5]_i_1_n_0\
    );
\x_data_to_xsdb[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => data_from_apb(6),
      I1 => s_daddr_o(16),
      I2 => s_daddr_o(0),
      I3 => data_from_apb(22),
      I4 => \state_reg_n_0_[15]\,
      O => \x_data_to_xsdb[6]_i_1_n_0\
    );
\x_data_to_xsdb[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => data_from_apb(7),
      I1 => s_daddr_o(16),
      I2 => s_daddr_o(0),
      I3 => data_from_apb(23),
      I4 => \state_reg_n_0_[15]\,
      O => \x_data_to_xsdb[7]_i_1_n_0\
    );
\x_data_to_xsdb[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => data_from_apb(8),
      I1 => s_daddr_o(16),
      I2 => s_daddr_o(0),
      I3 => data_from_apb(24),
      I4 => \state_reg_n_0_[15]\,
      O => \x_data_to_xsdb[8]_i_1_n_0\
    );
\x_data_to_xsdb[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => data_from_apb(9),
      I1 => s_daddr_o(16),
      I2 => s_daddr_o(0),
      I3 => data_from_apb(25),
      I4 => \state_reg_n_0_[15]\,
      O => \x_data_to_xsdb[9]_i_1_n_0\
    );
\x_data_to_xsdb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \x_data_to_xsdb[15]_i_1_n_0\,
      D => \x_data_to_xsdb[0]_i_1_n_0\,
      Q => \x_data_to_xsdb_reg[15]_0\(0),
      R => '0'
    );
\x_data_to_xsdb_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \x_data_to_xsdb[15]_i_1_n_0\,
      D => \x_data_to_xsdb[10]_i_1_n_0\,
      Q => \x_data_to_xsdb_reg[15]_0\(10),
      R => '0'
    );
\x_data_to_xsdb_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \x_data_to_xsdb[15]_i_1_n_0\,
      D => \x_data_to_xsdb[11]_i_1_n_0\,
      Q => \x_data_to_xsdb_reg[15]_0\(11),
      R => '0'
    );
\x_data_to_xsdb_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \x_data_to_xsdb[15]_i_1_n_0\,
      D => \x_data_to_xsdb[12]_i_1_n_0\,
      Q => \x_data_to_xsdb_reg[15]_0\(12),
      R => '0'
    );
\x_data_to_xsdb_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \x_data_to_xsdb[15]_i_1_n_0\,
      D => \x_data_to_xsdb[13]_i_1_n_0\,
      Q => \x_data_to_xsdb_reg[15]_0\(13),
      R => '0'
    );
\x_data_to_xsdb_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \x_data_to_xsdb[15]_i_1_n_0\,
      D => \x_data_to_xsdb[14]_i_1_n_0\,
      Q => \x_data_to_xsdb_reg[15]_0\(14),
      R => '0'
    );
\x_data_to_xsdb_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \x_data_to_xsdb[15]_i_1_n_0\,
      D => \x_data_to_xsdb[15]_i_2_n_0\,
      Q => \x_data_to_xsdb_reg[15]_0\(15),
      R => '0'
    );
\x_data_to_xsdb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \x_data_to_xsdb[15]_i_1_n_0\,
      D => \x_data_to_xsdb[1]_i_1_n_0\,
      Q => \x_data_to_xsdb_reg[15]_0\(1),
      R => '0'
    );
\x_data_to_xsdb_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \x_data_to_xsdb[15]_i_1_n_0\,
      D => \x_data_to_xsdb[2]_i_1_n_0\,
      Q => \x_data_to_xsdb_reg[15]_0\(2),
      R => '0'
    );
\x_data_to_xsdb_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \x_data_to_xsdb[15]_i_1_n_0\,
      D => \x_data_to_xsdb[3]_i_1_n_0\,
      Q => \x_data_to_xsdb_reg[15]_0\(3),
      R => '0'
    );
\x_data_to_xsdb_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \x_data_to_xsdb[15]_i_1_n_0\,
      D => \x_data_to_xsdb[4]_i_1_n_0\,
      Q => \x_data_to_xsdb_reg[15]_0\(4),
      R => '0'
    );
\x_data_to_xsdb_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \x_data_to_xsdb[15]_i_1_n_0\,
      D => \x_data_to_xsdb[5]_i_1_n_0\,
      Q => \x_data_to_xsdb_reg[15]_0\(5),
      R => '0'
    );
\x_data_to_xsdb_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \x_data_to_xsdb[15]_i_1_n_0\,
      D => \x_data_to_xsdb[6]_i_1_n_0\,
      Q => \x_data_to_xsdb_reg[15]_0\(6),
      R => '0'
    );
\x_data_to_xsdb_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \x_data_to_xsdb[15]_i_1_n_0\,
      D => \x_data_to_xsdb[7]_i_1_n_0\,
      Q => \x_data_to_xsdb_reg[15]_0\(7),
      R => '0'
    );
\x_data_to_xsdb_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \x_data_to_xsdb[15]_i_1_n_0\,
      D => \x_data_to_xsdb[8]_i_1_n_0\,
      Q => \x_data_to_xsdb_reg[15]_0\(8),
      R => '0'
    );
\x_data_to_xsdb_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => \x_data_to_xsdb[15]_i_1_n_0\,
      D => \x_data_to_xsdb[9]_i_1_n_0\,
      Q => \x_data_to_xsdb_reg[15]_0\(9),
      R => '0'
    );
x_rdy_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
        port map (
      I0 => \state_reg_n_0_[9]\,
      I1 => \^state_reg[0]_0\,
      I2 => x_rdy_i_2_n_0,
      I3 => \state[0]_i_5_n_0\,
      I4 => \^s_drdy_i\,
      O => x_rdy_i_1_n_0
    );
x_rdy_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \state_reg_n_0_[11]\,
      I1 => \state_reg_n_0_[12]\,
      I2 => \state_reg_n_0_[15]\,
      I3 => \state_reg_n_0_[1]\,
      O => x_rdy_i_2_n_0
    );
x_rdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_dclk_o,
      CE => '1',
      D => x_rdy_i_1_n_0,
      Q => \^s_drdy_i\,
      R => '0'
    );
x_we_sticky_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \state[11]_i_3_n_0\,
      I1 => \^state_reg[3]_0\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \^state_reg[0]_0\,
      O => x_we_sticky13_in
    );
x_we_sticky_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_dwe_o,
      I1 => s_den_o,
      O => x_we_sticky
    );
x_we_sticky_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_dclk_o,
      CE => x_we_sticky13_in,
      D => x_we_sticky,
      Q => x_we_sticky_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hbm_0_xpm_memory_spram is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    init_seq_complete_r_reg : out STD_LOGIC;
    APB_0_PCLK : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : in STD_LOGIC;
    xpm_ena_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \apb_data_pend_r_reg[22]\ : in STD_LOGIC;
    init_seq_complete_r_reg_0 : in STD_LOGIC;
    init_seq_complete_r : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hbm_0_xpm_memory_spram : entity is "xpm_memory_spram";
end hbm_0_xpm_memory_spram;

architecture STRUCTURE of hbm_0_xpm_memory_spram is
  signal \^douta\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal init_seq_complete_r_i_2_n_0 : STD_LOGIC;
  signal init_seq_complete_r_i_3_n_0 : STD_LOGIC;
  signal init_seq_complete_r_i_4_n_0 : STD_LOGIC;
  signal init_seq_complete_r_i_5_n_0 : STD_LOGIC;
  signal init_seq_complete_r_i_6_n_0 : STD_LOGIC;
  signal init_seq_complete_r_i_7_n_0 : STD_LOGIC;
  signal init_seq_complete_r_i_8_n_0 : STD_LOGIC;
  signal init_seq_complete_r_i_9_n_0 : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \apb_addr_pend_r[0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \apb_addr_pend_r[10]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \apb_addr_pend_r[11]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \apb_addr_pend_r[12]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \apb_addr_pend_r[13]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \apb_addr_pend_r[14]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \apb_addr_pend_r[15]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \apb_addr_pend_r[16]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \apb_addr_pend_r[17]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \apb_addr_pend_r[18]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \apb_addr_pend_r[19]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \apb_addr_pend_r[1]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \apb_addr_pend_r[20]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \apb_addr_pend_r[21]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \apb_addr_pend_r[2]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \apb_addr_pend_r[3]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \apb_addr_pend_r[4]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \apb_addr_pend_r[5]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \apb_addr_pend_r[6]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \apb_addr_pend_r[7]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \apb_addr_pend_r[8]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \apb_addr_pend_r[9]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \apb_data_pend_r[22]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \apb_data_pend_r[23]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \apb_data_pend_r[26]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \apb_data_pend_r[27]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \apb_data_pend_r[28]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \apb_data_pend_r[29]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \apb_data_pend_r[30]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \apb_data_pend_r[31]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of apb_poll_pend_r_i_2 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of apb_wr_rd_pend_r_i_1 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of init_seq_complete_r_i_6 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of init_seq_complete_r_i_7 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of init_seq_complete_r_i_8 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of init_seq_complete_r_i_9 : label is "soft_lutpair125";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of xpm_memory_base_inst : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of xpm_memory_base_inst : label is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 31;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 2047;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 32;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "xpm_internal_config_file_0.mem";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of xpm_memory_base_inst : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 65536;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 0;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of xpm_memory_base_inst : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of xpm_memory_base_inst : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of xpm_memory_base_inst : label is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_memory_base_inst : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of xpm_memory_base_inst : label is 1;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of xpm_memory_base_inst : label is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of xpm_memory_base_inst : label is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of xpm_memory_base_inst : label is 32;
begin
  douta(31 downto 0) <= \^douta\(31 downto 0);
\apb_addr_pend_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(0),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(0)
    );
\apb_addr_pend_r[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(10),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(10)
    );
\apb_addr_pend_r[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(11),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(11)
    );
\apb_addr_pend_r[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(12),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(12)
    );
\apb_addr_pend_r[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(13),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(13)
    );
\apb_addr_pend_r[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(14),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(14)
    );
\apb_addr_pend_r[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(15),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(15)
    );
\apb_addr_pend_r[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(16),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(16)
    );
\apb_addr_pend_r[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(17),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(17)
    );
\apb_addr_pend_r[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(18),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(18)
    );
\apb_addr_pend_r[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(19),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(19)
    );
\apb_addr_pend_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(1),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(1)
    );
\apb_addr_pend_r[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(20),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(20)
    );
\apb_addr_pend_r[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(21),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(21)
    );
\apb_addr_pend_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(2),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(2)
    );
\apb_addr_pend_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(3),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(3)
    );
\apb_addr_pend_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(4),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(4)
    );
\apb_addr_pend_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(5),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(5)
    );
\apb_addr_pend_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(6),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(6)
    );
\apb_addr_pend_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(7),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(7)
    );
\apb_addr_pend_r[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(8),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(8)
    );
\apb_addr_pend_r[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(9),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(9)
    );
\apb_data_pend_r[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(22),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(22)
    );
\apb_data_pend_r[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(23),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(23)
    );
\apb_data_pend_r[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(26),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(26)
    );
\apb_data_pend_r[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(27),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(27)
    );
\apb_data_pend_r[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(28),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(28)
    );
\apb_data_pend_r[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(29),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(29)
    );
\apb_data_pend_r[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(30),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(30)
    );
\apb_data_pend_r[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(31),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(31)
    );
apb_poll_pend_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(25),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(25)
    );
apb_wr_rd_pend_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^douta\(24),
      I1 => \apb_data_pend_r_reg[22]\,
      O => D(24)
    );
init_seq_complete_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => init_seq_complete_r_i_2_n_0,
      I1 => init_seq_complete_r_i_3_n_0,
      I2 => init_seq_complete_r_i_4_n_0,
      I3 => init_seq_complete_r_i_5_n_0,
      I4 => init_seq_complete_r,
      O => init_seq_complete_r_reg
    );
init_seq_complete_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^douta\(7),
      I1 => \^douta\(13),
      I2 => init_seq_complete_r_reg_0,
      I3 => \^douta\(8),
      I4 => \^douta\(19),
      I5 => \^douta\(10),
      O => init_seq_complete_r_i_2_n_0
    );
init_seq_complete_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^douta\(20),
      I1 => \^douta\(17),
      I2 => \^douta\(18),
      I3 => \^douta\(5),
      I4 => init_seq_complete_r_i_6_n_0,
      O => init_seq_complete_r_i_3_n_0
    );
init_seq_complete_r_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^douta\(16),
      I1 => \^douta\(22),
      I2 => \^douta\(4),
      I3 => \^douta\(23),
      I4 => init_seq_complete_r_i_7_n_0,
      O => init_seq_complete_r_i_4_n_0
    );
init_seq_complete_r_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^douta\(9),
      I1 => \^douta\(27),
      I2 => \^douta\(6),
      I3 => init_seq_complete_r_i_8_n_0,
      I4 => init_seq_complete_r_i_9_n_0,
      O => init_seq_complete_r_i_5_n_0
    );
init_seq_complete_r_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^douta\(2),
      I1 => \^douta\(12),
      I2 => \^douta\(1),
      I3 => \^douta\(24),
      O => init_seq_complete_r_i_6_n_0
    );
init_seq_complete_r_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^douta\(30),
      I1 => \^douta\(31),
      I2 => \^douta\(3),
      I3 => \^douta\(14),
      O => init_seq_complete_r_i_7_n_0
    );
init_seq_complete_r_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^douta\(0),
      I1 => \^douta\(21),
      I2 => \^douta\(29),
      I3 => \^douta\(11),
      O => init_seq_complete_r_i_8_n_0
    );
init_seq_complete_r_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^douta\(26),
      I1 => \^douta\(15),
      I2 => \^douta\(28),
      I3 => \^douta\(25),
      O => init_seq_complete_r_i_9_n_0
    );
xpm_memory_base_inst: entity work.hbm_0_xpm_memory_base
     port map (
      addra(10 downto 0) => Q(10 downto 0),
      addrb(10 downto 0) => B"00000000000",
      clka => APB_0_PCLK,
      clkb => '0',
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(31 downto 0) => B"00000000000000000000000000000000",
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => \^douta\(31 downto 0),
      doutb(31 downto 0) => NLW_xpm_memory_base_inst_doutb_UNCONNECTED(31 downto 0),
      ena => xpm_ena_0,
      enb => '0',
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '1',
      regceb => '0',
      rsta => \gen_wr_a.gen_word_narrow.mem_reg_bram_0\,
      rstb => '0',
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hbm_0_xsdb_top is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    xsdb_apb_psel_0_s : out STD_LOGIC;
    xsdb_apb_pwrite_0_s : out STD_LOGIC;
    xsdb_apb_penable_0_s : out STD_LOGIC;
    \state_reg[3]\ : out STD_LOGIC;
    \state_reg[8]\ : out STD_LOGIC;
    \timeout_counter_reg[3]\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    \timeout_counter_reg[5]\ : out STD_LOGIC;
    a_req_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_paddr_reg[21]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \a_pwdata_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \G_1PIPE_IFACE.s_di_r_reg[15]\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    INIT_ERROR_reg : in STD_LOGIC;
    \data_from_apb_reg[15]\ : in STD_LOGIC;
    pslverr_0 : in STD_LOGIC;
    pready_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[12]\ : in STD_LOGIC;
    APB_0_PRDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \state_reg[15]\ : in STD_LOGIC;
    \state_reg[11]\ : in STD_LOGIC;
    APB_0_PSEL : in STD_LOGIC;
    \apb_mux_sel_r_reg[1]\ : in STD_LOGIC;
    temp_apb_req_0_s : in STD_LOGIC;
    DRAM_0_STAT_CATTRIP : in STD_LOGIC;
    a_psel_reg : in STD_LOGIC;
    a_psel_reg_0 : in STD_LOGIC;
    DRAM_1_STAT_TEMP : in STD_LOGIC_VECTOR ( 6 downto 0 );
    xsdb_apb_prdata_0_s : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hbm_0_xsdb_top : entity is "xsdb_top";
end hbm_0_xsdb_top;

architecture STRUCTURE of hbm_0_xsdb_top is
  signal s_daddr : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal s_dclk : STD_LOGIC;
  signal s_den : STD_LOGIC;
  signal s_di : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s_do : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s_drdy : STD_LOGIC;
  signal s_dwe : STD_LOGIC;
  signal NLW_U_XSDB_SLAVE_s_rst_o_UNCONNECTED : STD_LOGIC;
  attribute C_BUILD_REVISION : integer;
  attribute C_BUILD_REVISION of U_XSDB_SLAVE : label is 0;
  attribute C_CORE_INFO1 : string;
  attribute C_CORE_INFO1 of U_XSDB_SLAVE : label is "128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_CORE_INFO2 : string;
  attribute C_CORE_INFO2 of U_XSDB_SLAVE : label is "128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_CORE_MAJOR_VER : string;
  attribute C_CORE_MAJOR_VER of U_XSDB_SLAVE : label is "8'b00000001";
  attribute C_CORE_MINOR_VER : string;
  attribute C_CORE_MINOR_VER of U_XSDB_SLAVE : label is "8'b00000000";
  attribute C_CORE_TYPE : string;
  attribute C_CORE_TYPE of U_XSDB_SLAVE : label is "16'b0000000000001001";
  attribute C_CSE_DRV_VER : string;
  attribute C_CSE_DRV_VER of U_XSDB_SLAVE : label is "16'b0000000000000010";
  attribute C_MAJOR_VERSION : string;
  attribute C_MAJOR_VERSION of U_XSDB_SLAVE : label is "16'b0000011111100010";
  attribute C_MINOR_VERSION : string;
  attribute C_MINOR_VERSION of U_XSDB_SLAVE : label is "8'b00000011";
  attribute C_NEXT_SLAVE : string;
  attribute C_NEXT_SLAVE of U_XSDB_SLAVE : label is "16'b0000000000000000";
  attribute C_PIPE_IFACE : integer;
  attribute C_PIPE_IFACE of U_XSDB_SLAVE : label is 1;
  attribute C_USE_TEST_REG : string;
  attribute C_USE_TEST_REG of U_XSDB_SLAVE : label is "1'b1";
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U_XSDB_SLAVE : label is "virtexu";
  attribute C_XSDB_SLAVE_TYPE : string;
  attribute C_XSDB_SLAVE_TYPE of U_XSDB_SLAVE : label is "16'b0000000010010001";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of U_XSDB_SLAVE : label is std.standard.true;
begin
U_XSDB_SLAVE: entity work.hbm_0_hbm_v1_0_3_chipscope_xsdb_slave
     port map (
      s_daddr_o(16 downto 0) => s_daddr(16 downto 0),
      s_dclk_o => s_dclk,
      s_den_o => s_den,
      s_di_o(15 downto 0) => s_di(15 downto 0),
      s_do_i(15 downto 0) => s_do(15 downto 0),
      s_drdy_i => s_drdy,
      s_dwe_o => s_dwe,
      s_rst_o => NLW_U_XSDB_SLAVE_s_rst_o_UNCONNECTED,
      sl_iport_i(36 downto 0) => \G_1PIPE_IFACE.s_di_r_reg[15]\(36 downto 0),
      sl_oport_o(16 downto 0) => \out\(16 downto 0)
    );
xsdb2adb_u0: entity work.hbm_0_xsdb2apb
     port map (
      APB_0_PRDATA(31 downto 0) => APB_0_PRDATA(31 downto 0),
      APB_0_PSEL => APB_0_PSEL,
      DRAM_0_STAT_CATTRIP => DRAM_0_STAT_CATTRIP,
      DRAM_1_STAT_TEMP(6 downto 0) => DRAM_1_STAT_TEMP(6 downto 0),
      E(0) => E(0),
      INIT_ERROR_reg_0 => INIT_ERROR_reg,
      Q(1 downto 0) => Q(1 downto 0),
      \a_paddr_reg[21]_0\(19 downto 0) => \a_paddr_reg[21]\(19 downto 0),
      a_psel_reg_0 => a_psel_reg,
      a_psel_reg_1 => a_psel_reg_0,
      \a_pwdata_reg[31]_0\(31 downto 0) => \a_pwdata_reg[31]\(31 downto 0),
      a_req_reg_0(1 downto 0) => a_req_reg(1 downto 0),
      \apb_mux_sel_r_reg[1]\ => \apb_mux_sel_r_reg[1]\,
      \data_from_apb_reg[15]_0\ => \data_from_apb_reg[15]\,
      pready_0 => pready_0,
      pslverr_0 => pslverr_0,
      s_daddr_o(16 downto 0) => s_daddr(16 downto 0),
      s_dclk_o => s_dclk,
      s_den_o => s_den,
      s_drdy_i => s_drdy,
      s_dwe_o => s_dwe,
      \state_reg[0]_0\ => \state_reg[0]\,
      \state_reg[11]_0\ => \state_reg[11]\,
      \state_reg[12]_0\ => \state_reg[12]\,
      \state_reg[15]_0\ => \state_reg[15]\,
      \state_reg[3]_0\ => \state_reg[3]\,
      \state_reg[8]_0\ => \state_reg[8]\,
      temp_apb_req_0_s => temp_apb_req_0_s,
      \timeout_counter_reg[3]_0\ => \timeout_counter_reg[3]\,
      \timeout_counter_reg[5]_0\ => \timeout_counter_reg[5]\,
      x_data(15 downto 0) => s_di(15 downto 0),
      \x_data_to_xsdb_reg[15]_0\(15 downto 0) => s_do(15 downto 0),
      xsdb_apb_penable_0_s => xsdb_apb_penable_0_s,
      xsdb_apb_prdata_0_s(15 downto 0) => xsdb_apb_prdata_0_s(15 downto 0),
      xsdb_apb_psel_0_s => xsdb_apb_psel_0_s,
      xsdb_apb_pwrite_0_s => xsdb_apb_pwrite_0_s
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hbm_0_hbm_top is
  port (
    apb_complete_0 : out STD_LOGIC;
    DRAM_1_STAT_TEMP : out STD_LOGIC_VECTOR ( 6 downto 0 );
    AXI_00_ARREADY : out STD_LOGIC;
    AXI_00_AWREADY : out STD_LOGIC;
    AXI_00_BVALID : out STD_LOGIC;
    AXI_00_DFI_CLK_BUF : out STD_LOGIC;
    AXI_00_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_00_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_00_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_00_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_00_RLAST : out STD_LOGIC;
    AXI_00_RVALID : out STD_LOGIC;
    AXI_00_WREADY : out STD_LOGIC;
    AXI_01_ARREADY : out STD_LOGIC;
    AXI_01_AWREADY : out STD_LOGIC;
    AXI_01_BVALID : out STD_LOGIC;
    AXI_01_DFI_CLK_BUF : out STD_LOGIC;
    AXI_01_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_01_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_01_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_01_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_01_RLAST : out STD_LOGIC;
    AXI_01_RVALID : out STD_LOGIC;
    AXI_01_WREADY : out STD_LOGIC;
    AXI_02_ARREADY : out STD_LOGIC;
    AXI_02_AWREADY : out STD_LOGIC;
    AXI_02_BVALID : out STD_LOGIC;
    AXI_02_DFI_CLK_BUF : out STD_LOGIC;
    AXI_02_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_02_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_02_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_02_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_02_RLAST : out STD_LOGIC;
    AXI_02_RVALID : out STD_LOGIC;
    AXI_02_WREADY : out STD_LOGIC;
    AXI_03_ARREADY : out STD_LOGIC;
    AXI_03_AWREADY : out STD_LOGIC;
    AXI_03_BVALID : out STD_LOGIC;
    AXI_03_DFI_CLK_BUF : out STD_LOGIC;
    AXI_03_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_03_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_03_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_03_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_03_RLAST : out STD_LOGIC;
    AXI_03_RVALID : out STD_LOGIC;
    AXI_03_WREADY : out STD_LOGIC;
    AXI_04_ARREADY : out STD_LOGIC;
    AXI_04_AWREADY : out STD_LOGIC;
    AXI_04_BVALID : out STD_LOGIC;
    AXI_04_DFI_CLK_BUF : out STD_LOGIC;
    AXI_04_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_04_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_04_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_04_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_04_RLAST : out STD_LOGIC;
    AXI_04_RVALID : out STD_LOGIC;
    AXI_04_WREADY : out STD_LOGIC;
    AXI_05_ARREADY : out STD_LOGIC;
    AXI_05_AWREADY : out STD_LOGIC;
    AXI_05_BVALID : out STD_LOGIC;
    AXI_05_DFI_CLK_BUF : out STD_LOGIC;
    AXI_05_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_05_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_05_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_05_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_05_RLAST : out STD_LOGIC;
    AXI_05_RVALID : out STD_LOGIC;
    AXI_05_WREADY : out STD_LOGIC;
    AXI_06_ARREADY : out STD_LOGIC;
    AXI_06_AWREADY : out STD_LOGIC;
    AXI_06_BVALID : out STD_LOGIC;
    AXI_06_DFI_CLK_BUF : out STD_LOGIC;
    AXI_06_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_06_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_06_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_06_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_06_RLAST : out STD_LOGIC;
    AXI_06_RVALID : out STD_LOGIC;
    AXI_06_WREADY : out STD_LOGIC;
    AXI_07_ARREADY : out STD_LOGIC;
    AXI_07_AWREADY : out STD_LOGIC;
    AXI_07_BVALID : out STD_LOGIC;
    AXI_07_DFI_CLK_BUF : out STD_LOGIC;
    AXI_07_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_07_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_07_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_07_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_07_RLAST : out STD_LOGIC;
    AXI_07_RVALID : out STD_LOGIC;
    AXI_07_WREADY : out STD_LOGIC;
    AXI_08_ARREADY : out STD_LOGIC;
    AXI_08_AWREADY : out STD_LOGIC;
    AXI_08_BVALID : out STD_LOGIC;
    AXI_08_DFI_CLK_BUF : out STD_LOGIC;
    AXI_08_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_08_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_08_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_08_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_08_RLAST : out STD_LOGIC;
    AXI_08_RVALID : out STD_LOGIC;
    AXI_08_WREADY : out STD_LOGIC;
    AXI_09_ARREADY : out STD_LOGIC;
    AXI_09_AWREADY : out STD_LOGIC;
    AXI_09_BVALID : out STD_LOGIC;
    AXI_09_DFI_CLK_BUF : out STD_LOGIC;
    AXI_09_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_09_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_09_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_09_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_09_RLAST : out STD_LOGIC;
    AXI_09_RVALID : out STD_LOGIC;
    AXI_09_WREADY : out STD_LOGIC;
    AXI_10_ARREADY : out STD_LOGIC;
    AXI_10_AWREADY : out STD_LOGIC;
    AXI_10_BVALID : out STD_LOGIC;
    AXI_10_DFI_CLK_BUF : out STD_LOGIC;
    AXI_10_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_10_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_10_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_10_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_10_RLAST : out STD_LOGIC;
    AXI_10_RVALID : out STD_LOGIC;
    AXI_10_WREADY : out STD_LOGIC;
    AXI_11_ARREADY : out STD_LOGIC;
    AXI_11_AWREADY : out STD_LOGIC;
    AXI_11_BVALID : out STD_LOGIC;
    AXI_11_DFI_CLK_BUF : out STD_LOGIC;
    AXI_11_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_11_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_11_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_11_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_11_RLAST : out STD_LOGIC;
    AXI_11_RVALID : out STD_LOGIC;
    AXI_11_WREADY : out STD_LOGIC;
    AXI_12_ARREADY : out STD_LOGIC;
    AXI_12_AWREADY : out STD_LOGIC;
    AXI_12_BVALID : out STD_LOGIC;
    AXI_12_DFI_CLK_BUF : out STD_LOGIC;
    AXI_12_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_12_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_12_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_12_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_12_RLAST : out STD_LOGIC;
    AXI_12_RVALID : out STD_LOGIC;
    AXI_12_WREADY : out STD_LOGIC;
    AXI_13_ARREADY : out STD_LOGIC;
    AXI_13_AWREADY : out STD_LOGIC;
    AXI_13_BVALID : out STD_LOGIC;
    AXI_13_DFI_CLK_BUF : out STD_LOGIC;
    AXI_13_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_13_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_13_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_13_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_13_RLAST : out STD_LOGIC;
    AXI_13_RVALID : out STD_LOGIC;
    AXI_13_WREADY : out STD_LOGIC;
    AXI_14_ARREADY : out STD_LOGIC;
    AXI_14_AWREADY : out STD_LOGIC;
    AXI_14_BVALID : out STD_LOGIC;
    AXI_14_DFI_CLK_BUF : out STD_LOGIC;
    AXI_14_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_14_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_14_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_14_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_14_RLAST : out STD_LOGIC;
    AXI_14_RVALID : out STD_LOGIC;
    AXI_14_WREADY : out STD_LOGIC;
    AXI_15_ARREADY : out STD_LOGIC;
    AXI_15_AWREADY : out STD_LOGIC;
    AXI_15_BVALID : out STD_LOGIC;
    AXI_15_DFI_CLK_BUF : out STD_LOGIC;
    AXI_15_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_15_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_15_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_15_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_15_RLAST : out STD_LOGIC;
    AXI_15_RVALID : out STD_LOGIC;
    AXI_15_WREADY : out STD_LOGIC;
    DRAM_0_STAT_CATTRIP : out STD_LOGIC;
    AXI_00_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_00_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_00_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_00_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_01_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_01_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_01_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_01_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_02_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_02_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_02_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_02_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_03_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_03_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_03_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_03_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_04_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_04_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_04_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_04_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_05_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_05_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_05_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_05_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_06_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_06_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_06_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_06_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_07_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_07_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_07_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_07_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_08_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_08_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_08_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_08_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_09_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_09_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_09_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_09_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_10_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_10_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_10_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_10_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_11_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_11_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_11_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_11_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_12_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_12_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_12_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_12_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_13_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_13_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_13_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_13_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_14_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_14_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_14_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_14_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_15_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_15_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_15_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_15_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_00_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_01_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_02_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_03_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_04_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_05_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_06_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_07_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_08_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_09_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_10_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_11_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_12_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_13_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_14_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_15_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_00_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_01_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_02_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_03_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_04_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_05_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_06_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_07_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_08_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_09_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_10_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_11_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_12_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_13_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_14_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_15_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_00_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_01_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_02_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_03_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_04_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_05_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_06_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_07_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_08_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_09_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_10_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_11_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_12_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_13_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_14_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_15_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_00_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_00_MC_STATUS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_00_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_01_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_01_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_02_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_02_MC_STATUS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_02_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_03_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_03_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_04_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_04_MC_STATUS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_04_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_05_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_05_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_06_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_06_MC_STATUS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_06_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_07_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_07_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_08_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_08_MC_STATUS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_08_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_09_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_09_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_10_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_10_MC_STATUS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_10_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_11_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_11_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_12_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_12_MC_STATUS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_12_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_13_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_13_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_14_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_14_MC_STATUS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_14_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_15_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_15_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_00_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_00_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_00_PHY_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_01_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_01_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_02_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_02_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_02_PHY_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_03_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_03_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_04_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_04_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_04_PHY_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_05_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_05_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_06_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_06_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_06_PHY_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_07_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_07_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_08_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_08_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_08_PHY_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_09_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_09_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_10_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_10_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_10_PHY_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_11_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_11_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_12_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_12_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_12_PHY_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_13_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_13_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_14_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_14_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_14_PHY_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_15_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_15_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sl_oport0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    sl_oport1 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    APB_0_PRDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    APB_0_PSLVERR : out STD_LOGIC;
    APB_0_PREADY : out STD_LOGIC;
    APB_0_PCLK : in STD_LOGIC;
    APB_0_PRESET_N : in STD_LOGIC;
    AXI_00_ACLK : in STD_LOGIC;
    AXI_00_ARESET_N : in STD_LOGIC;
    AXI_00_ARVALID : in STD_LOGIC;
    AXI_00_AWVALID : in STD_LOGIC;
    AXI_00_WLAST : in STD_LOGIC;
    AXI_00_WVALID : in STD_LOGIC;
    AXI_01_ACLK : in STD_LOGIC;
    AXI_01_ARESET_N : in STD_LOGIC;
    AXI_01_ARVALID : in STD_LOGIC;
    AXI_01_AWVALID : in STD_LOGIC;
    AXI_01_WLAST : in STD_LOGIC;
    AXI_01_WVALID : in STD_LOGIC;
    AXI_02_ACLK : in STD_LOGIC;
    AXI_02_ARESET_N : in STD_LOGIC;
    AXI_02_ARVALID : in STD_LOGIC;
    AXI_02_AWVALID : in STD_LOGIC;
    AXI_02_WLAST : in STD_LOGIC;
    AXI_02_WVALID : in STD_LOGIC;
    AXI_03_ACLK : in STD_LOGIC;
    AXI_03_ARESET_N : in STD_LOGIC;
    AXI_03_ARVALID : in STD_LOGIC;
    AXI_03_AWVALID : in STD_LOGIC;
    AXI_03_WLAST : in STD_LOGIC;
    AXI_03_WVALID : in STD_LOGIC;
    AXI_04_ACLK : in STD_LOGIC;
    AXI_04_ARESET_N : in STD_LOGIC;
    AXI_04_ARVALID : in STD_LOGIC;
    AXI_04_AWVALID : in STD_LOGIC;
    AXI_04_WLAST : in STD_LOGIC;
    AXI_04_WVALID : in STD_LOGIC;
    AXI_05_ACLK : in STD_LOGIC;
    AXI_05_ARESET_N : in STD_LOGIC;
    AXI_05_ARVALID : in STD_LOGIC;
    AXI_05_AWVALID : in STD_LOGIC;
    AXI_05_WLAST : in STD_LOGIC;
    AXI_05_WVALID : in STD_LOGIC;
    AXI_06_ACLK : in STD_LOGIC;
    AXI_06_ARESET_N : in STD_LOGIC;
    AXI_06_ARVALID : in STD_LOGIC;
    AXI_06_AWVALID : in STD_LOGIC;
    AXI_06_WLAST : in STD_LOGIC;
    AXI_06_WVALID : in STD_LOGIC;
    AXI_07_ACLK : in STD_LOGIC;
    AXI_07_ARESET_N : in STD_LOGIC;
    AXI_07_ARVALID : in STD_LOGIC;
    AXI_07_AWVALID : in STD_LOGIC;
    AXI_07_WLAST : in STD_LOGIC;
    AXI_07_WVALID : in STD_LOGIC;
    AXI_08_ACLK : in STD_LOGIC;
    AXI_08_ARESET_N : in STD_LOGIC;
    AXI_08_ARVALID : in STD_LOGIC;
    AXI_08_AWVALID : in STD_LOGIC;
    AXI_08_WLAST : in STD_LOGIC;
    AXI_08_WVALID : in STD_LOGIC;
    AXI_09_ACLK : in STD_LOGIC;
    AXI_09_ARESET_N : in STD_LOGIC;
    AXI_09_ARVALID : in STD_LOGIC;
    AXI_09_AWVALID : in STD_LOGIC;
    AXI_09_WLAST : in STD_LOGIC;
    AXI_09_WVALID : in STD_LOGIC;
    AXI_10_ACLK : in STD_LOGIC;
    AXI_10_ARESET_N : in STD_LOGIC;
    AXI_10_ARVALID : in STD_LOGIC;
    AXI_10_AWVALID : in STD_LOGIC;
    AXI_10_WLAST : in STD_LOGIC;
    AXI_10_WVALID : in STD_LOGIC;
    AXI_11_ACLK : in STD_LOGIC;
    AXI_11_ARESET_N : in STD_LOGIC;
    AXI_11_ARVALID : in STD_LOGIC;
    AXI_11_AWVALID : in STD_LOGIC;
    AXI_11_WLAST : in STD_LOGIC;
    AXI_11_WVALID : in STD_LOGIC;
    AXI_12_ACLK : in STD_LOGIC;
    AXI_12_ARESET_N : in STD_LOGIC;
    AXI_12_ARVALID : in STD_LOGIC;
    AXI_12_AWVALID : in STD_LOGIC;
    AXI_12_WLAST : in STD_LOGIC;
    AXI_12_WVALID : in STD_LOGIC;
    AXI_13_ACLK : in STD_LOGIC;
    AXI_13_ARESET_N : in STD_LOGIC;
    AXI_13_ARVALID : in STD_LOGIC;
    AXI_13_AWVALID : in STD_LOGIC;
    AXI_13_WLAST : in STD_LOGIC;
    AXI_13_WVALID : in STD_LOGIC;
    AXI_14_ACLK : in STD_LOGIC;
    AXI_14_ARESET_N : in STD_LOGIC;
    AXI_14_ARVALID : in STD_LOGIC;
    AXI_14_AWVALID : in STD_LOGIC;
    AXI_14_WLAST : in STD_LOGIC;
    AXI_14_WVALID : in STD_LOGIC;
    AXI_15_ACLK : in STD_LOGIC;
    AXI_15_ARESET_N : in STD_LOGIC;
    AXI_15_ARVALID : in STD_LOGIC;
    AXI_15_AWVALID : in STD_LOGIC;
    AXI_15_WLAST : in STD_LOGIC;
    AXI_15_WVALID : in STD_LOGIC;
    HBM_REF_CLK_0 : in STD_LOGIC;
    AXI_00_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_00_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_01_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_01_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_02_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_02_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_03_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_03_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_04_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_04_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_05_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_05_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_06_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_06_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_07_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_07_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_08_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_08_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_09_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_09_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_10_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_10_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_11_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_11_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_12_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_12_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_13_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_13_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_14_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_14_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_15_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_15_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_00_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_01_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_02_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_03_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_04_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_05_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_06_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_07_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_08_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_09_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_10_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_11_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_12_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_13_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_14_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_15_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_00_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_00_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_01_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_01_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_02_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_02_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_03_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_03_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_04_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_04_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_05_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_05_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_06_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_06_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_07_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_07_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_08_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_08_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_09_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_09_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_10_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_10_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_11_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_11_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_12_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_12_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_13_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_13_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_14_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_14_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_15_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_15_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_00_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_00_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_01_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_01_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_02_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_02_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_03_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_03_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_04_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_04_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_05_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_05_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_06_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_06_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_07_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_07_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_08_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_08_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_09_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_09_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_10_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_10_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_11_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_11_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_12_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_12_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_13_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_13_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_14_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_14_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_15_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_15_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_00_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_00_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_01_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_01_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_02_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_02_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_03_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_03_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_04_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_04_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_05_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_05_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_06_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_06_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_07_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_07_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_08_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_08_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_09_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_09_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_10_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_10_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_11_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_11_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_12_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_12_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_13_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_13_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_14_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_14_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_15_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_15_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_00_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_00_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_01_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_01_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_02_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_02_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_03_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_03_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_04_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_04_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_05_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_05_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_06_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_06_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_07_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_07_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_08_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_08_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_09_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_09_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_10_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_10_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_11_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_11_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_12_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_12_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_13_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_13_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_14_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_14_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_15_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_15_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_00_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_00_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_01_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_01_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_02_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_02_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_03_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_03_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_04_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_04_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_05_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_05_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_06_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_06_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_07_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_07_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_08_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_08_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_09_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_09_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_10_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_10_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_11_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_11_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_12_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_12_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_13_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_13_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_14_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_14_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_15_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_15_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sl_iport0 : in STD_LOGIC_VECTOR ( 36 downto 0 );
    sl_iport1 : in STD_LOGIC_VECTOR ( 36 downto 0 );
    APB_0_PWDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    APB_0_PADDR : in STD_LOGIC_VECTOR ( 21 downto 0 );
    APB_0_PENABLE : in STD_LOGIC;
    APB_0_PWRITE : in STD_LOGIC;
    APB_0_PSEL : in STD_LOGIC;
    AXI_00_BREADY : in STD_LOGIC;
    AXI_00_RREADY : in STD_LOGIC;
    AXI_01_BREADY : in STD_LOGIC;
    AXI_01_RREADY : in STD_LOGIC;
    AXI_02_BREADY : in STD_LOGIC;
    AXI_02_RREADY : in STD_LOGIC;
    AXI_03_BREADY : in STD_LOGIC;
    AXI_03_RREADY : in STD_LOGIC;
    AXI_04_BREADY : in STD_LOGIC;
    AXI_04_RREADY : in STD_LOGIC;
    AXI_05_BREADY : in STD_LOGIC;
    AXI_05_RREADY : in STD_LOGIC;
    AXI_06_BREADY : in STD_LOGIC;
    AXI_06_RREADY : in STD_LOGIC;
    AXI_07_BREADY : in STD_LOGIC;
    AXI_07_RREADY : in STD_LOGIC;
    AXI_08_BREADY : in STD_LOGIC;
    AXI_08_RREADY : in STD_LOGIC;
    AXI_09_BREADY : in STD_LOGIC;
    AXI_09_RREADY : in STD_LOGIC;
    AXI_10_BREADY : in STD_LOGIC;
    AXI_10_RREADY : in STD_LOGIC;
    AXI_11_BREADY : in STD_LOGIC;
    AXI_11_RREADY : in STD_LOGIC;
    AXI_12_BREADY : in STD_LOGIC;
    AXI_12_RREADY : in STD_LOGIC;
    AXI_13_BREADY : in STD_LOGIC;
    AXI_13_RREADY : in STD_LOGIC;
    AXI_14_BREADY : in STD_LOGIC;
    AXI_14_RREADY : in STD_LOGIC;
    AXI_15_BREADY : in STD_LOGIC;
    AXI_15_RREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hbm_0_hbm_top : entity is "hbm_top";
end hbm_0_hbm_top;

architecture STRUCTURE of hbm_0_hbm_top is
  signal \^axi_00_bvalid\ : STD_LOGIC;
  signal \^axi_00_rvalid\ : STD_LOGIC;
  signal \^axi_01_bvalid\ : STD_LOGIC;
  signal \^axi_01_rvalid\ : STD_LOGIC;
  signal \^axi_02_bvalid\ : STD_LOGIC;
  signal \^axi_02_rvalid\ : STD_LOGIC;
  signal \^axi_03_bvalid\ : STD_LOGIC;
  signal \^axi_03_rvalid\ : STD_LOGIC;
  signal \^axi_04_bvalid\ : STD_LOGIC;
  signal \^axi_04_rvalid\ : STD_LOGIC;
  signal \^axi_05_bvalid\ : STD_LOGIC;
  signal \^axi_05_rvalid\ : STD_LOGIC;
  signal \^axi_06_bvalid\ : STD_LOGIC;
  signal \^axi_06_rvalid\ : STD_LOGIC;
  signal \^axi_07_bvalid\ : STD_LOGIC;
  signal \^axi_07_rvalid\ : STD_LOGIC;
  signal \^axi_08_bvalid\ : STD_LOGIC;
  signal \^axi_08_rvalid\ : STD_LOGIC;
  signal \^axi_09_bvalid\ : STD_LOGIC;
  signal \^axi_09_rvalid\ : STD_LOGIC;
  signal \^axi_10_bvalid\ : STD_LOGIC;
  signal \^axi_10_rvalid\ : STD_LOGIC;
  signal \^axi_11_bvalid\ : STD_LOGIC;
  signal \^axi_11_rvalid\ : STD_LOGIC;
  signal \^axi_12_bvalid\ : STD_LOGIC;
  signal \^axi_12_rvalid\ : STD_LOGIC;
  signal \^axi_13_bvalid\ : STD_LOGIC;
  signal \^axi_13_rvalid\ : STD_LOGIC;
  signal \^axi_14_bvalid\ : STD_LOGIC;
  signal \^axi_14_rvalid\ : STD_LOGIC;
  signal \^axi_15_bvalid\ : STD_LOGIC;
  signal \^axi_15_rvalid\ : STD_LOGIC;
  signal \^dram_0_stat_cattrip\ : STD_LOGIC;
  signal \^dram_1_stat_temp\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_0\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_1\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_10\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_104\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_105\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_106\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_107\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_108\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_109\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_11\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_110\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_111\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_2\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_3\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_4\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_5\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_6\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_69\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_7\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_70\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_71\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_72\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_73\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_8\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_9\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_90\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_91\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_92\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_93\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_94\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_95\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_arbiter_0_n_96\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_mst_0_n_1\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_mst_0_n_10\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_mst_0_n_11\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_mst_0_n_12\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_mst_0_n_13\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_mst_0_n_14\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_mst_0_n_15\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_mst_0_n_16\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_mst_0_n_17\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_mst_0_n_18\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_mst_0_n_19\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_mst_0_n_20\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_mst_0_n_21\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_mst_0_n_22\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_mst_0_n_23\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_mst_0_n_24\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_mst_0_n_25\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_mst_0_n_26\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_mst_0_n_27\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_mst_0_n_28\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_mst_0_n_29\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_mst_0_n_30\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_apb_mst_0_n_6\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_data_fetch_0_n_0\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_data_fetch_0_n_18\ : STD_LOGIC;
  signal \ONE_STACK_HBM.hbm_data_fetch_0_n_19\ : STD_LOGIC;
  signal \ONE_STACK_HBM.u_hbm_temp_rd_0_n_10\ : STD_LOGIC;
  signal \ONE_STACK_HBM.u_hbm_temp_rd_0_n_7\ : STD_LOGIC;
  signal \ONE_STACK_HBM.u_xsdb_top_0_n_20\ : STD_LOGIC;
  signal \ONE_STACK_HBM.u_xsdb_top_0_n_21\ : STD_LOGIC;
  signal \ONE_STACK_HBM.u_xsdb_top_0_n_22\ : STD_LOGIC;
  signal \ONE_STACK_HBM.u_xsdb_top_0_n_23\ : STD_LOGIC;
  signal \ONE_STACK_HBM.u_xsdb_top_0_n_24\ : STD_LOGIC;
  signal \ONE_STACK_HBM.u_xsdb_top_0_n_27\ : STD_LOGIC;
  signal \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_32\ : STD_LOGIC;
  signal \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_33\ : STD_LOGIC;
  signal \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_34\ : STD_LOGIC;
  signal \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_35\ : STD_LOGIC;
  signal \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_36\ : STD_LOGIC;
  signal \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_37\ : STD_LOGIC;
  signal \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_39\ : STD_LOGIC;
  signal \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_40\ : STD_LOGIC;
  signal \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_41\ : STD_LOGIC;
  signal \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_64\ : STD_LOGIC;
  signal apb_back_press_0 : STD_LOGIC;
  signal \^apb_complete_0\ : STD_LOGIC;
  signal apb_mux_sel_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal apb_poll_complete_r0 : STD_LOGIC;
  signal apb_poll_pend_r : STD_LOGIC;
  signal bready_00 : STD_LOGIC;
  signal bready_01 : STD_LOGIC;
  signal bready_02 : STD_LOGIC;
  signal bready_03 : STD_LOGIC;
  signal bready_04 : STD_LOGIC;
  signal bready_05 : STD_LOGIC;
  signal bready_06 : STD_LOGIC;
  signal bready_07 : STD_LOGIC;
  signal bready_08 : STD_LOGIC;
  signal bready_09 : STD_LOGIC;
  signal bready_10 : STD_LOGIC;
  signal bready_11 : STD_LOGIC;
  signal bready_12 : STD_LOGIC;
  signal bready_13 : STD_LOGIC;
  signal bready_14 : STD_LOGIC;
  signal bready_15 : STD_LOGIC;
  signal curr_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gen_apb_addr_0 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal gen_apb_data_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gen_apb_tran_0 : STD_LOGIC;
  signal gen_apb_wr_rd_r_0 : STD_LOGIC;
  signal gen_poll_0 : STD_LOGIC;
  signal gen_poll_r : STD_LOGIC;
  signal init_seq_complete_r : STD_LOGIC;
  signal intrnl_apb_paddr_0_s : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal intrnl_apb_penable_0_s : STD_LOGIC;
  signal intrnl_apb_psel_0_s : STD_LOGIC;
  signal intrnl_apb_pwdata_0_s : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal intrnl_apb_pwrite_0_s : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal paddr_0 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal penable_0 : STD_LOGIC;
  signal polling_r : STD_LOGIC;
  signal prdata_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pready_0 : STD_LOGIC;
  signal psel_0 : STD_LOGIC;
  signal pslverr_0 : STD_LOGIC;
  signal pwdata_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pwrite_0 : STD_LOGIC;
  signal rready_00 : STD_LOGIC;
  signal rready_01 : STD_LOGIC;
  signal rready_02 : STD_LOGIC;
  signal rready_03 : STD_LOGIC;
  signal rready_04 : STD_LOGIC;
  signal rready_05 : STD_LOGIC;
  signal rready_06 : STD_LOGIC;
  signal rready_07 : STD_LOGIC;
  signal rready_08 : STD_LOGIC;
  signal rready_09 : STD_LOGIC;
  signal rready_10 : STD_LOGIC;
  signal rready_11 : STD_LOGIC;
  signal rready_12 : STD_LOGIC;
  signal rready_13 : STD_LOGIC;
  signal rready_14 : STD_LOGIC;
  signal rready_15 : STD_LOGIC;
  signal temp_apb_paddr_0_s : STD_LOGIC_VECTOR ( 21 downto 3 );
  signal temp_apb_penable_0_s : STD_LOGIC;
  signal temp_apb_prdata_0_s : STD_LOGIC_VECTOR ( 30 downto 24 );
  signal temp_apb_psel_0_s : STD_LOGIC;
  signal temp_apb_pwdata_0_s : STD_LOGIC_VECTOR ( 23 to 23 );
  signal temp_apb_pwrite_0_s : STD_LOGIC;
  signal temp_apb_req_0_s : STD_LOGIC;
  signal xpm_addra_0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal xpm_douta_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xpm_ena_0 : STD_LOGIC;
  signal xsdb_apb_paddr_0_s : STD_LOGIC_VECTOR ( 21 downto 2 );
  signal xsdb_apb_penable_0_s : STD_LOGIC;
  signal xsdb_apb_prdata_0_s : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal xsdb_apb_psel_0_s : STD_LOGIC;
  signal xsdb_apb_pwdata_0_s : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xsdb_apb_pwrite_0_s : STD_LOGIC;
  signal \NLW_ONE_STACK_HBM.hbm_one_stack_intf_DRAM_0_STAT_TEMP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \ONE_STACK_HBM.hbm_one_stack_intf\ : label is "PRIMITIVE";
begin
  AXI_00_BVALID <= \^axi_00_bvalid\;
  AXI_00_RVALID <= \^axi_00_rvalid\;
  AXI_01_BVALID <= \^axi_01_bvalid\;
  AXI_01_RVALID <= \^axi_01_rvalid\;
  AXI_02_BVALID <= \^axi_02_bvalid\;
  AXI_02_RVALID <= \^axi_02_rvalid\;
  AXI_03_BVALID <= \^axi_03_bvalid\;
  AXI_03_RVALID <= \^axi_03_rvalid\;
  AXI_04_BVALID <= \^axi_04_bvalid\;
  AXI_04_RVALID <= \^axi_04_rvalid\;
  AXI_05_BVALID <= \^axi_05_bvalid\;
  AXI_05_RVALID <= \^axi_05_rvalid\;
  AXI_06_BVALID <= \^axi_06_bvalid\;
  AXI_06_RVALID <= \^axi_06_rvalid\;
  AXI_07_BVALID <= \^axi_07_bvalid\;
  AXI_07_RVALID <= \^axi_07_rvalid\;
  AXI_08_BVALID <= \^axi_08_bvalid\;
  AXI_08_RVALID <= \^axi_08_rvalid\;
  AXI_09_BVALID <= \^axi_09_bvalid\;
  AXI_09_RVALID <= \^axi_09_rvalid\;
  AXI_10_BVALID <= \^axi_10_bvalid\;
  AXI_10_RVALID <= \^axi_10_rvalid\;
  AXI_11_BVALID <= \^axi_11_bvalid\;
  AXI_11_RVALID <= \^axi_11_rvalid\;
  AXI_12_BVALID <= \^axi_12_bvalid\;
  AXI_12_RVALID <= \^axi_12_rvalid\;
  AXI_13_BVALID <= \^axi_13_bvalid\;
  AXI_13_RVALID <= \^axi_13_rvalid\;
  AXI_14_BVALID <= \^axi_14_bvalid\;
  AXI_14_RVALID <= \^axi_14_rvalid\;
  AXI_15_BVALID <= \^axi_15_bvalid\;
  AXI_15_RVALID <= \^axi_15_rvalid\;
  DRAM_0_STAT_CATTRIP <= \^dram_0_stat_cattrip\;
  DRAM_1_STAT_TEMP(6 downto 0) <= \^dram_1_stat_temp\(6 downto 0);
  apb_complete_0 <= \^apb_complete_0\;
\ONE_STACK_HBM.hbm_apb_arbiter_0\: entity work.hbm_0_hbm_apb_arbiter
     port map (
      APB_0_PADDR(21 downto 0) => paddr_0(21 downto 0),
      APB_0_PCLK => APB_0_PCLK,
      APB_0_PENABLE => APB_0_PENABLE,
      APB_0_PRDATA(31 downto 0) => prdata_0(31 downto 0),
      APB_0_PREADY => APB_0_PREADY,
      APB_0_PSEL => APB_0_PSEL,
      APB_0_PSLVERR => APB_0_PSLVERR,
      APB_0_PWDATA(31 downto 0) => pwdata_0(31 downto 0),
      APB_0_PWRITE => APB_0_PWRITE,
      AXI_00_ARREADY(31 downto 0) => intrnl_apb_pwdata_0_s(31 downto 0),
      AXI_00_ARREADY_0(31 downto 0) => APB_0_PWDATA(31 downto 0),
      AXI_00_ARREADY_1(31 downto 0) => xsdb_apb_pwdata_0_s(31 downto 0),
      AXI_00_ARREADY_2(21 downto 0) => APB_0_PADDR(21 downto 0),
      AXI_00_ARREADY_3(21 downto 0) => intrnl_apb_paddr_0_s(21 downto 0),
      AXI_00_ARREADY_4(19 downto 0) => xsdb_apb_paddr_0_s(21 downto 2),
      CO(0) => apb_poll_complete_r0,
      D(6 downto 0) => temp_apb_prdata_0_s(30 downto 24),
      E(0) => \ONE_STACK_HBM.u_xsdb_top_0_n_27\,
      Q(1) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_1\,
      Q(0) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_2\,
      S(7) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_4\,
      S(6) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_5\,
      S(5) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_6\,
      S(4) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_7\,
      S(3) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_8\,
      S(2) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_9\,
      S(1) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_10\,
      S(0) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_11\,
      a_psel_reg => \ONE_STACK_HBM.u_xsdb_top_0_n_20\,
      a_psel_reg_0 => \ONE_STACK_HBM.u_xsdb_top_0_n_21\,
      a_psel_reg_1 => \ONE_STACK_HBM.u_xsdb_top_0_n_23\,
      \apb_mux_sel_r_reg[0]_0\ => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_71\,
      \apb_mux_sel_r_reg[0]_1\ => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_72\,
      \apb_mux_sel_r_reg[0]_2\ => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_73\,
      \apb_mux_sel_r_reg[0]_3\ => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_90\,
      \apb_mux_sel_r_reg[0]_4\ => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_91\,
      \apb_mux_sel_r_reg[0]_5\ => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_93\,
      \apb_mux_sel_r_reg[0]_6\ => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_111\,
      \apb_mux_sel_r_reg[0]_7\(31 downto 0) => APB_0_PRDATA(31 downto 0),
      \apb_mux_sel_r_reg[1]_0\ => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_0\,
      \apb_mux_sel_r_reg[1]_1\ => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_3\,
      \apb_mux_sel_r_reg[1]_2\(1) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_69\,
      \apb_mux_sel_r_reg[1]_2\(0) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_70\,
      \apb_mux_sel_r_reg[1]_3\ => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_95\,
      \apb_mux_sel_r_reg[1]_4\ => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_96\,
      \apb_mux_sel_r_reg[1]_5\(6) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_104\,
      \apb_mux_sel_r_reg[1]_5\(5) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_105\,
      \apb_mux_sel_r_reg[1]_5\(4) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_106\,
      \apb_mux_sel_r_reg[1]_5\(3) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_107\,
      \apb_mux_sel_r_reg[1]_5\(2) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_108\,
      \apb_mux_sel_r_reg[1]_5\(1) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_109\,
      \apb_mux_sel_r_reg[1]_5\(0) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_110\,
      \apb_mux_sel_r_reg[1]_6\(1 downto 0) => apb_mux_sel_r(1 downto 0),
      \apb_mux_sel_r_reg[1]_7\ => \ONE_STACK_HBM.hbm_apb_mst_0_n_1\,
      apb_poll_complete_r0_carry => \ONE_STACK_HBM.hbm_apb_mst_0_n_13\,
      apb_poll_complete_r0_carry_0 => \ONE_STACK_HBM.hbm_apb_mst_0_n_15\,
      apb_poll_complete_r0_carry_1 => \ONE_STACK_HBM.hbm_apb_mst_0_n_17\,
      apb_poll_complete_r0_carry_2 => \ONE_STACK_HBM.hbm_apb_mst_0_n_12\,
      apb_poll_complete_r0_carry_3 => \ONE_STACK_HBM.hbm_apb_mst_0_n_14\,
      apb_poll_complete_r0_carry_4 => \ONE_STACK_HBM.hbm_apb_mst_0_n_16\,
      apb_poll_complete_r0_carry_5 => \ONE_STACK_HBM.hbm_apb_mst_0_n_18\,
      apb_poll_complete_r0_carry_6 => \ONE_STACK_HBM.hbm_apb_mst_0_n_19\,
      apb_poll_complete_r0_carry_7 => \ONE_STACK_HBM.u_hbm_temp_rd_0_n_7\,
      \apb_poll_complete_r0_carry__0\(9) => \ONE_STACK_HBM.hbm_apb_mst_0_n_21\,
      \apb_poll_complete_r0_carry__0\(8) => \ONE_STACK_HBM.hbm_apb_mst_0_n_22\,
      \apb_poll_complete_r0_carry__0\(7) => \ONE_STACK_HBM.hbm_apb_mst_0_n_23\,
      \apb_poll_complete_r0_carry__0\(6) => \ONE_STACK_HBM.hbm_apb_mst_0_n_24\,
      \apb_poll_complete_r0_carry__0\(5) => \ONE_STACK_HBM.hbm_apb_mst_0_n_25\,
      \apb_poll_complete_r0_carry__0\(4) => \ONE_STACK_HBM.hbm_apb_mst_0_n_26\,
      \apb_poll_complete_r0_carry__0\(3) => \ONE_STACK_HBM.hbm_apb_mst_0_n_27\,
      \apb_poll_complete_r0_carry__0\(2) => \ONE_STACK_HBM.hbm_apb_mst_0_n_28\,
      \apb_poll_complete_r0_carry__0\(1) => \ONE_STACK_HBM.hbm_apb_mst_0_n_29\,
      \apb_poll_complete_r0_carry__0\(0) => \ONE_STACK_HBM.hbm_apb_mst_0_n_30\,
      \apb_poll_complete_r0_carry__0_0\ => \ONE_STACK_HBM.hbm_apb_mst_0_n_10\,
      \apb_poll_complete_r0_carry__0_1\ => \ONE_STACK_HBM.hbm_apb_mst_0_n_11\,
      \apb_pwdata_r_reg[23]\ => \ONE_STACK_HBM.u_hbm_temp_rd_0_n_10\,
      intrnl_apb_penable_0_s => intrnl_apb_penable_0_s,
      intrnl_apb_psel_0_s => intrnl_apb_psel_0_s,
      intrnl_apb_pwrite_0_s => intrnl_apb_pwrite_0_s,
      penable_0 => penable_0,
      polling_r => polling_r,
      polling_r_reg => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_94\,
      pready_0 => pready_0,
      psel_0 => psel_0,
      pslverr_0 => pslverr_0,
      pwrite_0 => pwrite_0,
      \state_reg[15]\ => \ONE_STACK_HBM.u_xsdb_top_0_n_24\,
      \state_reg[15]_0\ => \ONE_STACK_HBM.u_xsdb_top_0_n_22\,
      \state_reg[3]\ => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_92\,
      temp_apb_paddr_0_s(1) => temp_apb_paddr_0_s(21),
      temp_apb_paddr_0_s(0) => temp_apb_paddr_0_s(3),
      temp_apb_penable_0_s => temp_apb_penable_0_s,
      temp_apb_psel_0_s => temp_apb_psel_0_s,
      temp_apb_pwdata_0_s(0) => temp_apb_pwdata_0_s(23),
      temp_apb_pwrite_0_s => temp_apb_pwrite_0_s,
      xsdb_apb_penable_0_s => xsdb_apb_penable_0_s,
      xsdb_apb_prdata_0_s(15 downto 0) => xsdb_apb_prdata_0_s(31 downto 16),
      xsdb_apb_psel_0_s => xsdb_apb_psel_0_s,
      xsdb_apb_pwrite_0_s => xsdb_apb_pwrite_0_s
    );
\ONE_STACK_HBM.hbm_apb_mst_0\: entity work.hbm_0_hbm_apb_mst
     port map (
      APB_0_PCLK => APB_0_PCLK,
      APB_0_PRDATA(21 downto 18) => prdata_0(31 downto 28),
      APB_0_PRDATA(17) => prdata_0(26),
      APB_0_PRDATA(16) => prdata_0(24),
      APB_0_PRDATA(15 downto 14) => prdata_0(22 downto 21),
      APB_0_PRDATA(13 downto 12) => prdata_0(19 downto 18),
      APB_0_PRDATA(11 downto 10) => prdata_0(16 downto 15),
      APB_0_PRDATA(9 downto 6) => prdata_0(13 downto 10),
      APB_0_PRDATA(5 downto 2) => prdata_0(7 downto 4),
      APB_0_PRDATA(1 downto 0) => prdata_0(1 downto 0),
      APB_0_PRESET_N => APB_0_PRESET_N,
      APB_0_PRESET_N_0 => \ONE_STACK_HBM.hbm_apb_mst_0_n_1\,
      Q(2 downto 0) => curr_state(2 downto 0),
      S(7) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_4\,
      S(6) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_5\,
      S(5) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_6\,
      S(4) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_7\,
      S(3) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_8\,
      S(2) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_9\,
      S(1) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_10\,
      S(0) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_11\,
      apb_back_press_0 => apb_back_press_0,
      \apb_paddr_r_reg[21]_0\(21 downto 0) => intrnl_apb_paddr_0_s(21 downto 0),
      apb_penable_r_reg_0 => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_71\,
      \apb_pwdata_r_reg[31]_0\(31 downto 0) => intrnl_apb_pwdata_0_s(31 downto 0),
      apb_switch_r_reg_0 => \^apb_complete_0\,
      apb_switch_r_reg_1 => \ONE_STACK_HBM.hbm_apb_mst_0_n_20\,
      \curr_state_reg[0]_0\ => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_0\,
      \curr_state_reg[0]_1\ => \ONE_STACK_HBM.hbm_data_fetch_0_n_18\,
      \curr_state_reg[1]_0\(1) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_69\,
      \curr_state_reg[1]_0\(0) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_70\,
      \curr_state_reg[2]_0\(1) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_1\,
      \curr_state_reg[2]_0\(0) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_2\,
      \data_cnt_r_reg[0]_0\ => \ONE_STACK_HBM.hbm_data_fetch_0_n_19\,
      \gen_apb_addr_r_reg[21]_0\(21 downto 0) => gen_apb_addr_0(21 downto 0),
      \gen_apb_data_r_reg[0]_0\ => \ONE_STACK_HBM.hbm_apb_mst_0_n_19\,
      \gen_apb_data_r_reg[10]_0\ => \ONE_STACK_HBM.hbm_apb_mst_0_n_16\,
      \gen_apb_data_r_reg[12]_0\ => \ONE_STACK_HBM.hbm_apb_mst_0_n_15\,
      \gen_apb_data_r_reg[15]_0\ => \ONE_STACK_HBM.hbm_apb_mst_0_n_14\,
      \gen_apb_data_r_reg[18]_0\ => \ONE_STACK_HBM.hbm_apb_mst_0_n_13\,
      \gen_apb_data_r_reg[21]_0\ => \ONE_STACK_HBM.hbm_apb_mst_0_n_12\,
      \gen_apb_data_r_reg[24]_0\ => \ONE_STACK_HBM.hbm_apb_mst_0_n_11\,
      \gen_apb_data_r_reg[27]_0\(9) => \ONE_STACK_HBM.hbm_apb_mst_0_n_21\,
      \gen_apb_data_r_reg[27]_0\(8) => \ONE_STACK_HBM.hbm_apb_mst_0_n_22\,
      \gen_apb_data_r_reg[27]_0\(7) => \ONE_STACK_HBM.hbm_apb_mst_0_n_23\,
      \gen_apb_data_r_reg[27]_0\(6) => \ONE_STACK_HBM.hbm_apb_mst_0_n_24\,
      \gen_apb_data_r_reg[27]_0\(5) => \ONE_STACK_HBM.hbm_apb_mst_0_n_25\,
      \gen_apb_data_r_reg[27]_0\(4) => \ONE_STACK_HBM.hbm_apb_mst_0_n_26\,
      \gen_apb_data_r_reg[27]_0\(3) => \ONE_STACK_HBM.hbm_apb_mst_0_n_27\,
      \gen_apb_data_r_reg[27]_0\(2) => \ONE_STACK_HBM.hbm_apb_mst_0_n_28\,
      \gen_apb_data_r_reg[27]_0\(1) => \ONE_STACK_HBM.hbm_apb_mst_0_n_29\,
      \gen_apb_data_r_reg[27]_0\(0) => \ONE_STACK_HBM.hbm_apb_mst_0_n_30\,
      \gen_apb_data_r_reg[29]_0\ => \ONE_STACK_HBM.hbm_apb_mst_0_n_10\,
      \gen_apb_data_r_reg[31]_0\(31 downto 0) => gen_apb_data_0(31 downto 0),
      \gen_apb_data_r_reg[5]_0\ => \ONE_STACK_HBM.hbm_apb_mst_0_n_18\,
      \gen_apb_data_r_reg[6]_0\ => \ONE_STACK_HBM.hbm_apb_mst_0_n_17\,
      gen_apb_tran_0 => gen_apb_tran_0,
      gen_apb_wr_rd_r_0 => gen_apb_wr_rd_r_0,
      gen_poll_0 => gen_poll_0,
      gen_poll_r => gen_poll_r,
      init_seq_complete_r => init_seq_complete_r,
      intrnl_apb_penable_0_s => intrnl_apb_penable_0_s,
      intrnl_apb_psel_0_s => intrnl_apb_psel_0_s,
      intrnl_apb_pwrite_0_s => intrnl_apb_pwrite_0_s,
      polling_r_reg_0 => \ONE_STACK_HBM.hbm_apb_mst_0_n_6\,
      pready_0 => pready_0
    );
\ONE_STACK_HBM.hbm_data_fetch_0\: entity work.hbm_0_hbm_data_fetch
     port map (
      APB_0_PCLK => APB_0_PCLK,
      D(31) => \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_32\,
      D(30) => \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_33\,
      D(29) => \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_34\,
      D(28) => \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_35\,
      D(27) => \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_36\,
      D(26) => \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_37\,
      D(25) => apb_poll_pend_r,
      D(24) => \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_39\,
      D(23) => \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_40\,
      D(22) => \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_41\,
      D(21 downto 0) => p_1_in(21 downto 0),
      Q(10 downto 0) => xpm_addra_0(10 downto 0),
      addr_data_toggle_r_reg_0 => \ONE_STACK_HBM.hbm_data_fetch_0_n_0\,
      \apb_addr_r_reg[21]_0\(21 downto 0) => gen_apb_addr_0(21 downto 0),
      apb_back_press_0 => apb_back_press_0,
      \apb_data_pend_r_reg[0]_0\ => \ONE_STACK_HBM.hbm_apb_mst_0_n_1\,
      \apb_data_r_reg[0]_0\ => \ONE_STACK_HBM.hbm_apb_mst_0_n_6\,
      \apb_data_r_reg[31]_0\(31 downto 0) => gen_apb_data_0(31 downto 0),
      \curr_state_reg[0]\(2 downto 0) => curr_state(2 downto 0),
      douta(31 downto 0) => xpm_douta_0(31 downto 0),
      gen_apb_tran_0 => gen_apb_tran_0,
      gen_apb_wr_rd_r_0 => gen_apb_wr_rd_r_0,
      gen_poll_0 => gen_poll_0,
      gen_poll_r => gen_poll_r,
      init_seq_complete_r => init_seq_complete_r,
      init_seq_complete_r_reg_0 => \ONE_STACK_HBM.hbm_data_fetch_0_n_18\,
      init_seq_complete_r_reg_1 => \ONE_STACK_HBM.hbm_data_fetch_0_n_19\,
      init_seq_complete_r_reg_2 => \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_64\,
      xpm_ena_0 => xpm_ena_0
    );
\ONE_STACK_HBM.hbm_one_stack_intf\: unisim.vcomponents.HBM_ONE_STACK_INTF
    generic map(
      CLK_SEL_00 => "FALSE",
      CLK_SEL_01 => "FALSE",
      CLK_SEL_02 => "FALSE",
      CLK_SEL_03 => "FALSE",
      CLK_SEL_04 => "FALSE",
      CLK_SEL_05 => "FALSE",
      CLK_SEL_06 => "FALSE",
      CLK_SEL_07 => "TRUE",
      CLK_SEL_08 => "FALSE",
      CLK_SEL_09 => "FALSE",
      CLK_SEL_10 => "FALSE",
      CLK_SEL_11 => "FALSE",
      CLK_SEL_12 => "FALSE",
      CLK_SEL_13 => "FALSE",
      CLK_SEL_14 => "FALSE",
      CLK_SEL_15 => "FALSE",
      DATARATE_00 => 1800,
      DATARATE_01 => 1800,
      DATARATE_02 => 1800,
      DATARATE_03 => 1800,
      DATARATE_04 => 1800,
      DATARATE_05 => 1800,
      DATARATE_06 => 1800,
      DATARATE_07 => 1800,
      DA_LOCKOUT => "FALSE",
      IS_APB_0_PCLK_INVERTED => '0',
      IS_APB_0_PRESET_N_INVERTED => '0',
      IS_AXI_00_ACLK_INVERTED => '0',
      IS_AXI_00_ARESET_N_INVERTED => '0',
      IS_AXI_01_ACLK_INVERTED => '0',
      IS_AXI_01_ARESET_N_INVERTED => '0',
      IS_AXI_02_ACLK_INVERTED => '0',
      IS_AXI_02_ARESET_N_INVERTED => '0',
      IS_AXI_03_ACLK_INVERTED => '0',
      IS_AXI_03_ARESET_N_INVERTED => '0',
      IS_AXI_04_ACLK_INVERTED => '0',
      IS_AXI_04_ARESET_N_INVERTED => '0',
      IS_AXI_05_ACLK_INVERTED => '0',
      IS_AXI_05_ARESET_N_INVERTED => '0',
      IS_AXI_06_ACLK_INVERTED => '0',
      IS_AXI_06_ARESET_N_INVERTED => '0',
      IS_AXI_07_ACLK_INVERTED => '0',
      IS_AXI_07_ARESET_N_INVERTED => '0',
      IS_AXI_08_ACLK_INVERTED => '0',
      IS_AXI_08_ARESET_N_INVERTED => '0',
      IS_AXI_09_ACLK_INVERTED => '0',
      IS_AXI_09_ARESET_N_INVERTED => '0',
      IS_AXI_10_ACLK_INVERTED => '0',
      IS_AXI_10_ARESET_N_INVERTED => '0',
      IS_AXI_11_ACLK_INVERTED => '0',
      IS_AXI_11_ARESET_N_INVERTED => '0',
      IS_AXI_12_ACLK_INVERTED => '0',
      IS_AXI_12_ARESET_N_INVERTED => '0',
      IS_AXI_13_ACLK_INVERTED => '0',
      IS_AXI_13_ARESET_N_INVERTED => '0',
      IS_AXI_14_ACLK_INVERTED => '0',
      IS_AXI_14_ARESET_N_INVERTED => '0',
      IS_AXI_15_ACLK_INVERTED => '0',
      IS_AXI_15_ARESET_N_INVERTED => '0',
      MC_ENABLE_0 => "TRUE",
      MC_ENABLE_1 => "TRUE",
      MC_ENABLE_2 => "TRUE",
      MC_ENABLE_3 => "TRUE",
      MC_ENABLE_4 => "TRUE",
      MC_ENABLE_5 => "TRUE",
      MC_ENABLE_6 => "TRUE",
      MC_ENABLE_7 => "TRUE",
      MC_ENABLE_APB => "TRUE",
      PAGEHIT_PERCENT_00 => 75,
      PHY_ENABLE_00 => "TRUE",
      PHY_ENABLE_01 => "TRUE",
      PHY_ENABLE_02 => "TRUE",
      PHY_ENABLE_03 => "TRUE",
      PHY_ENABLE_04 => "TRUE",
      PHY_ENABLE_05 => "TRUE",
      PHY_ENABLE_06 => "TRUE",
      PHY_ENABLE_07 => "TRUE",
      PHY_ENABLE_08 => "TRUE",
      PHY_ENABLE_09 => "TRUE",
      PHY_ENABLE_10 => "TRUE",
      PHY_ENABLE_11 => "TRUE",
      PHY_ENABLE_12 => "TRUE",
      PHY_ENABLE_13 => "TRUE",
      PHY_ENABLE_14 => "TRUE",
      PHY_ENABLE_15 => "TRUE",
      PHY_ENABLE_APB => "TRUE",
      PHY_PCLK_INVERT_01 => "FALSE",
      READ_PERCENT_00 => 40,
      READ_PERCENT_01 => 40,
      READ_PERCENT_02 => 40,
      READ_PERCENT_03 => 40,
      READ_PERCENT_04 => 40,
      READ_PERCENT_05 => 40,
      READ_PERCENT_06 => 40,
      READ_PERCENT_07 => 40,
      READ_PERCENT_08 => 40,
      READ_PERCENT_09 => 40,
      READ_PERCENT_10 => 40,
      READ_PERCENT_11 => 40,
      READ_PERCENT_12 => 40,
      READ_PERCENT_13 => 40,
      READ_PERCENT_14 => 40,
      READ_PERCENT_15 => 40,
      SIM_DEVICE => "ULTRASCALE_PLUS",
      STACK_LOCATION => 0,
      SWITCH_ENABLE => "TRUE",
      WRITE_PERCENT_00 => 40,
      WRITE_PERCENT_01 => 40,
      WRITE_PERCENT_02 => 40,
      WRITE_PERCENT_03 => 40,
      WRITE_PERCENT_04 => 40,
      WRITE_PERCENT_05 => 40,
      WRITE_PERCENT_06 => 40,
      WRITE_PERCENT_07 => 40,
      WRITE_PERCENT_08 => 40,
      WRITE_PERCENT_09 => 40,
      WRITE_PERCENT_10 => 40,
      WRITE_PERCENT_11 => 40,
      WRITE_PERCENT_12 => 40,
      WRITE_PERCENT_13 => 40,
      WRITE_PERCENT_14 => 40,
      WRITE_PERCENT_15 => 40
    )
        port map (
      APB_0_PADDR(21 downto 0) => paddr_0(21 downto 0),
      APB_0_PCLK => APB_0_PCLK,
      APB_0_PENABLE => penable_0,
      APB_0_PRDATA(31 downto 0) => prdata_0(31 downto 0),
      APB_0_PREADY => pready_0,
      APB_0_PRESET_N => APB_0_PRESET_N,
      APB_0_PSEL => psel_0,
      APB_0_PSLVERR => pslverr_0,
      APB_0_PWDATA(31 downto 0) => pwdata_0(31 downto 0),
      APB_0_PWRITE => pwrite_0,
      AXI_00_ACLK => AXI_00_ACLK,
      AXI_00_ARADDR(36 downto 32) => AXI_00_ARADDR(32 downto 28),
      AXI_00_ARADDR(31 downto 28) => B"0000",
      AXI_00_ARADDR(27 downto 0) => AXI_00_ARADDR(27 downto 0),
      AXI_00_ARBURST(1 downto 0) => AXI_00_ARBURST(1 downto 0),
      AXI_00_ARESET_N => AXI_00_ARESET_N,
      AXI_00_ARID(5 downto 0) => AXI_00_ARID(5 downto 0),
      AXI_00_ARLEN(3 downto 0) => AXI_00_ARLEN(3 downto 0),
      AXI_00_ARREADY => AXI_00_ARREADY,
      AXI_00_ARSIZE(2 downto 0) => AXI_00_ARSIZE(2 downto 0),
      AXI_00_ARVALID => AXI_00_ARVALID,
      AXI_00_AWADDR(36 downto 32) => AXI_00_AWADDR(32 downto 28),
      AXI_00_AWADDR(31 downto 28) => B"0000",
      AXI_00_AWADDR(27 downto 0) => AXI_00_AWADDR(27 downto 0),
      AXI_00_AWBURST(1 downto 0) => AXI_00_AWBURST(1 downto 0),
      AXI_00_AWID(5 downto 0) => AXI_00_AWID(5 downto 0),
      AXI_00_AWLEN(3 downto 0) => AXI_00_AWLEN(3 downto 0),
      AXI_00_AWREADY => AXI_00_AWREADY,
      AXI_00_AWSIZE(2 downto 0) => AXI_00_AWSIZE(2 downto 0),
      AXI_00_AWVALID => AXI_00_AWVALID,
      AXI_00_BID(5 downto 0) => AXI_00_BID(5 downto 0),
      AXI_00_BREADY => bready_00,
      AXI_00_BRESP(1 downto 0) => AXI_00_BRESP(1 downto 0),
      AXI_00_BVALID => \^axi_00_bvalid\,
      AXI_00_DFI_AW_AERR_N(1 downto 0) => AXI_00_DFI_AW_AERR_N(1 downto 0),
      AXI_00_DFI_CLK_BUF => AXI_00_DFI_CLK_BUF,
      AXI_00_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_00_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_00_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_00_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_00_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_00_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_00_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_00_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_00_DFI_INIT_COMPLETE => AXI_00_DFI_INIT_COMPLETE,
      AXI_00_DFI_LP_PWR_X_REQ => '0',
      AXI_00_DFI_PHYUPD_REQ => AXI_00_DFI_PHYUPD_REQ,
      AXI_00_DFI_PHY_LP_STATE => AXI_00_DFI_PHY_LP_STATE,
      AXI_00_DFI_RST_N_BUF => AXI_00_DFI_RST_N_BUF,
      AXI_00_MC_STATUS(5 downto 0) => AXI_00_MC_STATUS(5 downto 0),
      AXI_00_PHY_STATUS(7 downto 0) => AXI_00_PHY_STATUS(7 downto 0),
      AXI_00_RDATA(255 downto 0) => AXI_00_RDATA(255 downto 0),
      AXI_00_RDATA_PARITY(31 downto 0) => AXI_00_RDATA_PARITY(31 downto 0),
      AXI_00_RID(5 downto 0) => AXI_00_RID(5 downto 0),
      AXI_00_RLAST => AXI_00_RLAST,
      AXI_00_RREADY => rready_00,
      AXI_00_RRESP(1 downto 0) => AXI_00_RRESP(1 downto 0),
      AXI_00_RVALID => \^axi_00_rvalid\,
      AXI_00_WDATA(255 downto 0) => AXI_00_WDATA(255 downto 0),
      AXI_00_WDATA_PARITY(31 downto 0) => AXI_00_WDATA_PARITY(31 downto 0),
      AXI_00_WLAST => AXI_00_WLAST,
      AXI_00_WREADY => AXI_00_WREADY,
      AXI_00_WSTRB(31 downto 0) => AXI_00_WSTRB(31 downto 0),
      AXI_00_WVALID => AXI_00_WVALID,
      AXI_01_ACLK => AXI_01_ACLK,
      AXI_01_ARADDR(36 downto 32) => AXI_01_ARADDR(32 downto 28),
      AXI_01_ARADDR(31 downto 28) => B"0000",
      AXI_01_ARADDR(27 downto 0) => AXI_01_ARADDR(27 downto 0),
      AXI_01_ARBURST(1 downto 0) => AXI_01_ARBURST(1 downto 0),
      AXI_01_ARESET_N => AXI_01_ARESET_N,
      AXI_01_ARID(5 downto 0) => AXI_01_ARID(5 downto 0),
      AXI_01_ARLEN(3 downto 0) => AXI_01_ARLEN(3 downto 0),
      AXI_01_ARREADY => AXI_01_ARREADY,
      AXI_01_ARSIZE(2 downto 0) => AXI_01_ARSIZE(2 downto 0),
      AXI_01_ARVALID => AXI_01_ARVALID,
      AXI_01_AWADDR(36 downto 32) => AXI_01_AWADDR(32 downto 28),
      AXI_01_AWADDR(31 downto 28) => B"0000",
      AXI_01_AWADDR(27 downto 0) => AXI_01_AWADDR(27 downto 0),
      AXI_01_AWBURST(1 downto 0) => AXI_01_AWBURST(1 downto 0),
      AXI_01_AWID(5 downto 0) => AXI_01_AWID(5 downto 0),
      AXI_01_AWLEN(3 downto 0) => AXI_01_AWLEN(3 downto 0),
      AXI_01_AWREADY => AXI_01_AWREADY,
      AXI_01_AWSIZE(2 downto 0) => AXI_01_AWSIZE(2 downto 0),
      AXI_01_AWVALID => AXI_01_AWVALID,
      AXI_01_BID(5 downto 0) => AXI_01_BID(5 downto 0),
      AXI_01_BREADY => bready_01,
      AXI_01_BRESP(1 downto 0) => AXI_01_BRESP(1 downto 0),
      AXI_01_BVALID => \^axi_01_bvalid\,
      AXI_01_DFI_AW_AERR_N(1 downto 0) => AXI_01_DFI_AW_AERR_N(1 downto 0),
      AXI_01_DFI_CLK_BUF => AXI_01_DFI_CLK_BUF,
      AXI_01_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_01_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_01_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_01_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_01_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_01_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_01_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_01_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_01_DFI_INIT_COMPLETE => AXI_01_DFI_INIT_COMPLETE,
      AXI_01_DFI_LP_PWR_X_REQ => '0',
      AXI_01_DFI_PHYUPD_REQ => AXI_01_DFI_PHYUPD_REQ,
      AXI_01_DFI_PHY_LP_STATE => AXI_01_DFI_PHY_LP_STATE,
      AXI_01_DFI_RST_N_BUF => AXI_01_DFI_RST_N_BUF,
      AXI_01_RDATA(255 downto 0) => AXI_01_RDATA(255 downto 0),
      AXI_01_RDATA_PARITY(31 downto 0) => AXI_01_RDATA_PARITY(31 downto 0),
      AXI_01_RID(5 downto 0) => AXI_01_RID(5 downto 0),
      AXI_01_RLAST => AXI_01_RLAST,
      AXI_01_RREADY => rready_01,
      AXI_01_RRESP(1 downto 0) => AXI_01_RRESP(1 downto 0),
      AXI_01_RVALID => \^axi_01_rvalid\,
      AXI_01_WDATA(255 downto 0) => AXI_01_WDATA(255 downto 0),
      AXI_01_WDATA_PARITY(31 downto 0) => AXI_01_WDATA_PARITY(31 downto 0),
      AXI_01_WLAST => AXI_01_WLAST,
      AXI_01_WREADY => AXI_01_WREADY,
      AXI_01_WSTRB(31 downto 0) => AXI_01_WSTRB(31 downto 0),
      AXI_01_WVALID => AXI_01_WVALID,
      AXI_02_ACLK => AXI_02_ACLK,
      AXI_02_ARADDR(36 downto 32) => AXI_02_ARADDR(32 downto 28),
      AXI_02_ARADDR(31 downto 28) => B"0000",
      AXI_02_ARADDR(27 downto 0) => AXI_02_ARADDR(27 downto 0),
      AXI_02_ARBURST(1 downto 0) => AXI_02_ARBURST(1 downto 0),
      AXI_02_ARESET_N => AXI_02_ARESET_N,
      AXI_02_ARID(5 downto 0) => AXI_02_ARID(5 downto 0),
      AXI_02_ARLEN(3 downto 0) => AXI_02_ARLEN(3 downto 0),
      AXI_02_ARREADY => AXI_02_ARREADY,
      AXI_02_ARSIZE(2 downto 0) => AXI_02_ARSIZE(2 downto 0),
      AXI_02_ARVALID => AXI_02_ARVALID,
      AXI_02_AWADDR(36 downto 32) => AXI_02_AWADDR(32 downto 28),
      AXI_02_AWADDR(31 downto 28) => B"0000",
      AXI_02_AWADDR(27 downto 0) => AXI_02_AWADDR(27 downto 0),
      AXI_02_AWBURST(1 downto 0) => AXI_02_AWBURST(1 downto 0),
      AXI_02_AWID(5 downto 0) => AXI_02_AWID(5 downto 0),
      AXI_02_AWLEN(3 downto 0) => AXI_02_AWLEN(3 downto 0),
      AXI_02_AWREADY => AXI_02_AWREADY,
      AXI_02_AWSIZE(2 downto 0) => AXI_02_AWSIZE(2 downto 0),
      AXI_02_AWVALID => AXI_02_AWVALID,
      AXI_02_BID(5 downto 0) => AXI_02_BID(5 downto 0),
      AXI_02_BREADY => bready_02,
      AXI_02_BRESP(1 downto 0) => AXI_02_BRESP(1 downto 0),
      AXI_02_BVALID => \^axi_02_bvalid\,
      AXI_02_DFI_AW_AERR_N(1 downto 0) => AXI_02_DFI_AW_AERR_N(1 downto 0),
      AXI_02_DFI_CLK_BUF => AXI_02_DFI_CLK_BUF,
      AXI_02_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_02_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_02_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_02_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_02_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_02_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_02_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_02_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_02_DFI_INIT_COMPLETE => AXI_02_DFI_INIT_COMPLETE,
      AXI_02_DFI_LP_PWR_X_REQ => '0',
      AXI_02_DFI_PHYUPD_REQ => AXI_02_DFI_PHYUPD_REQ,
      AXI_02_DFI_PHY_LP_STATE => AXI_02_DFI_PHY_LP_STATE,
      AXI_02_DFI_RST_N_BUF => AXI_02_DFI_RST_N_BUF,
      AXI_02_MC_STATUS(5 downto 0) => AXI_02_MC_STATUS(5 downto 0),
      AXI_02_PHY_STATUS(7 downto 0) => AXI_02_PHY_STATUS(7 downto 0),
      AXI_02_RDATA(255 downto 0) => AXI_02_RDATA(255 downto 0),
      AXI_02_RDATA_PARITY(31 downto 0) => AXI_02_RDATA_PARITY(31 downto 0),
      AXI_02_RID(5 downto 0) => AXI_02_RID(5 downto 0),
      AXI_02_RLAST => AXI_02_RLAST,
      AXI_02_RREADY => rready_02,
      AXI_02_RRESP(1 downto 0) => AXI_02_RRESP(1 downto 0),
      AXI_02_RVALID => \^axi_02_rvalid\,
      AXI_02_WDATA(255 downto 0) => AXI_02_WDATA(255 downto 0),
      AXI_02_WDATA_PARITY(31 downto 0) => AXI_02_WDATA_PARITY(31 downto 0),
      AXI_02_WLAST => AXI_02_WLAST,
      AXI_02_WREADY => AXI_02_WREADY,
      AXI_02_WSTRB(31 downto 0) => AXI_02_WSTRB(31 downto 0),
      AXI_02_WVALID => AXI_02_WVALID,
      AXI_03_ACLK => AXI_03_ACLK,
      AXI_03_ARADDR(36 downto 32) => AXI_03_ARADDR(32 downto 28),
      AXI_03_ARADDR(31 downto 28) => B"0000",
      AXI_03_ARADDR(27 downto 0) => AXI_03_ARADDR(27 downto 0),
      AXI_03_ARBURST(1 downto 0) => AXI_03_ARBURST(1 downto 0),
      AXI_03_ARESET_N => AXI_03_ARESET_N,
      AXI_03_ARID(5 downto 0) => AXI_03_ARID(5 downto 0),
      AXI_03_ARLEN(3 downto 0) => AXI_03_ARLEN(3 downto 0),
      AXI_03_ARREADY => AXI_03_ARREADY,
      AXI_03_ARSIZE(2 downto 0) => AXI_03_ARSIZE(2 downto 0),
      AXI_03_ARVALID => AXI_03_ARVALID,
      AXI_03_AWADDR(36 downto 32) => AXI_03_AWADDR(32 downto 28),
      AXI_03_AWADDR(31 downto 28) => B"0000",
      AXI_03_AWADDR(27 downto 0) => AXI_03_AWADDR(27 downto 0),
      AXI_03_AWBURST(1 downto 0) => AXI_03_AWBURST(1 downto 0),
      AXI_03_AWID(5 downto 0) => AXI_03_AWID(5 downto 0),
      AXI_03_AWLEN(3 downto 0) => AXI_03_AWLEN(3 downto 0),
      AXI_03_AWREADY => AXI_03_AWREADY,
      AXI_03_AWSIZE(2 downto 0) => AXI_03_AWSIZE(2 downto 0),
      AXI_03_AWVALID => AXI_03_AWVALID,
      AXI_03_BID(5 downto 0) => AXI_03_BID(5 downto 0),
      AXI_03_BREADY => bready_03,
      AXI_03_BRESP(1 downto 0) => AXI_03_BRESP(1 downto 0),
      AXI_03_BVALID => \^axi_03_bvalid\,
      AXI_03_DFI_AW_AERR_N(1 downto 0) => AXI_03_DFI_AW_AERR_N(1 downto 0),
      AXI_03_DFI_CLK_BUF => AXI_03_DFI_CLK_BUF,
      AXI_03_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_03_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_03_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_03_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_03_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_03_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_03_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_03_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_03_DFI_INIT_COMPLETE => AXI_03_DFI_INIT_COMPLETE,
      AXI_03_DFI_LP_PWR_X_REQ => '0',
      AXI_03_DFI_PHYUPD_REQ => AXI_03_DFI_PHYUPD_REQ,
      AXI_03_DFI_PHY_LP_STATE => AXI_03_DFI_PHY_LP_STATE,
      AXI_03_DFI_RST_N_BUF => AXI_03_DFI_RST_N_BUF,
      AXI_03_RDATA(255 downto 0) => AXI_03_RDATA(255 downto 0),
      AXI_03_RDATA_PARITY(31 downto 0) => AXI_03_RDATA_PARITY(31 downto 0),
      AXI_03_RID(5 downto 0) => AXI_03_RID(5 downto 0),
      AXI_03_RLAST => AXI_03_RLAST,
      AXI_03_RREADY => rready_03,
      AXI_03_RRESP(1 downto 0) => AXI_03_RRESP(1 downto 0),
      AXI_03_RVALID => \^axi_03_rvalid\,
      AXI_03_WDATA(255 downto 0) => AXI_03_WDATA(255 downto 0),
      AXI_03_WDATA_PARITY(31 downto 0) => AXI_03_WDATA_PARITY(31 downto 0),
      AXI_03_WLAST => AXI_03_WLAST,
      AXI_03_WREADY => AXI_03_WREADY,
      AXI_03_WSTRB(31 downto 0) => AXI_03_WSTRB(31 downto 0),
      AXI_03_WVALID => AXI_03_WVALID,
      AXI_04_ACLK => AXI_04_ACLK,
      AXI_04_ARADDR(36 downto 32) => AXI_04_ARADDR(32 downto 28),
      AXI_04_ARADDR(31 downto 28) => B"0000",
      AXI_04_ARADDR(27 downto 0) => AXI_04_ARADDR(27 downto 0),
      AXI_04_ARBURST(1 downto 0) => AXI_04_ARBURST(1 downto 0),
      AXI_04_ARESET_N => AXI_04_ARESET_N,
      AXI_04_ARID(5 downto 0) => AXI_04_ARID(5 downto 0),
      AXI_04_ARLEN(3 downto 0) => AXI_04_ARLEN(3 downto 0),
      AXI_04_ARREADY => AXI_04_ARREADY,
      AXI_04_ARSIZE(2 downto 0) => AXI_04_ARSIZE(2 downto 0),
      AXI_04_ARVALID => AXI_04_ARVALID,
      AXI_04_AWADDR(36 downto 32) => AXI_04_AWADDR(32 downto 28),
      AXI_04_AWADDR(31 downto 28) => B"0000",
      AXI_04_AWADDR(27 downto 0) => AXI_04_AWADDR(27 downto 0),
      AXI_04_AWBURST(1 downto 0) => AXI_04_AWBURST(1 downto 0),
      AXI_04_AWID(5 downto 0) => AXI_04_AWID(5 downto 0),
      AXI_04_AWLEN(3 downto 0) => AXI_04_AWLEN(3 downto 0),
      AXI_04_AWREADY => AXI_04_AWREADY,
      AXI_04_AWSIZE(2 downto 0) => AXI_04_AWSIZE(2 downto 0),
      AXI_04_AWVALID => AXI_04_AWVALID,
      AXI_04_BID(5 downto 0) => AXI_04_BID(5 downto 0),
      AXI_04_BREADY => bready_04,
      AXI_04_BRESP(1 downto 0) => AXI_04_BRESP(1 downto 0),
      AXI_04_BVALID => \^axi_04_bvalid\,
      AXI_04_DFI_AW_AERR_N(1 downto 0) => AXI_04_DFI_AW_AERR_N(1 downto 0),
      AXI_04_DFI_CLK_BUF => AXI_04_DFI_CLK_BUF,
      AXI_04_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_04_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_04_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_04_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_04_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_04_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_04_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_04_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_04_DFI_INIT_COMPLETE => AXI_04_DFI_INIT_COMPLETE,
      AXI_04_DFI_LP_PWR_X_REQ => '0',
      AXI_04_DFI_PHYUPD_REQ => AXI_04_DFI_PHYUPD_REQ,
      AXI_04_DFI_PHY_LP_STATE => AXI_04_DFI_PHY_LP_STATE,
      AXI_04_DFI_RST_N_BUF => AXI_04_DFI_RST_N_BUF,
      AXI_04_MC_STATUS(5 downto 0) => AXI_04_MC_STATUS(5 downto 0),
      AXI_04_PHY_STATUS(7 downto 0) => AXI_04_PHY_STATUS(7 downto 0),
      AXI_04_RDATA(255 downto 0) => AXI_04_RDATA(255 downto 0),
      AXI_04_RDATA_PARITY(31 downto 0) => AXI_04_RDATA_PARITY(31 downto 0),
      AXI_04_RID(5 downto 0) => AXI_04_RID(5 downto 0),
      AXI_04_RLAST => AXI_04_RLAST,
      AXI_04_RREADY => rready_04,
      AXI_04_RRESP(1 downto 0) => AXI_04_RRESP(1 downto 0),
      AXI_04_RVALID => \^axi_04_rvalid\,
      AXI_04_WDATA(255 downto 0) => AXI_04_WDATA(255 downto 0),
      AXI_04_WDATA_PARITY(31 downto 0) => AXI_04_WDATA_PARITY(31 downto 0),
      AXI_04_WLAST => AXI_04_WLAST,
      AXI_04_WREADY => AXI_04_WREADY,
      AXI_04_WSTRB(31 downto 0) => AXI_04_WSTRB(31 downto 0),
      AXI_04_WVALID => AXI_04_WVALID,
      AXI_05_ACLK => AXI_05_ACLK,
      AXI_05_ARADDR(36 downto 32) => AXI_05_ARADDR(32 downto 28),
      AXI_05_ARADDR(31 downto 28) => B"0000",
      AXI_05_ARADDR(27 downto 0) => AXI_05_ARADDR(27 downto 0),
      AXI_05_ARBURST(1 downto 0) => AXI_05_ARBURST(1 downto 0),
      AXI_05_ARESET_N => AXI_05_ARESET_N,
      AXI_05_ARID(5 downto 0) => AXI_05_ARID(5 downto 0),
      AXI_05_ARLEN(3 downto 0) => AXI_05_ARLEN(3 downto 0),
      AXI_05_ARREADY => AXI_05_ARREADY,
      AXI_05_ARSIZE(2 downto 0) => AXI_05_ARSIZE(2 downto 0),
      AXI_05_ARVALID => AXI_05_ARVALID,
      AXI_05_AWADDR(36 downto 32) => AXI_05_AWADDR(32 downto 28),
      AXI_05_AWADDR(31 downto 28) => B"0000",
      AXI_05_AWADDR(27 downto 0) => AXI_05_AWADDR(27 downto 0),
      AXI_05_AWBURST(1 downto 0) => AXI_05_AWBURST(1 downto 0),
      AXI_05_AWID(5 downto 0) => AXI_05_AWID(5 downto 0),
      AXI_05_AWLEN(3 downto 0) => AXI_05_AWLEN(3 downto 0),
      AXI_05_AWREADY => AXI_05_AWREADY,
      AXI_05_AWSIZE(2 downto 0) => AXI_05_AWSIZE(2 downto 0),
      AXI_05_AWVALID => AXI_05_AWVALID,
      AXI_05_BID(5 downto 0) => AXI_05_BID(5 downto 0),
      AXI_05_BREADY => bready_05,
      AXI_05_BRESP(1 downto 0) => AXI_05_BRESP(1 downto 0),
      AXI_05_BVALID => \^axi_05_bvalid\,
      AXI_05_DFI_AW_AERR_N(1 downto 0) => AXI_05_DFI_AW_AERR_N(1 downto 0),
      AXI_05_DFI_CLK_BUF => AXI_05_DFI_CLK_BUF,
      AXI_05_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_05_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_05_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_05_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_05_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_05_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_05_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_05_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_05_DFI_INIT_COMPLETE => AXI_05_DFI_INIT_COMPLETE,
      AXI_05_DFI_LP_PWR_X_REQ => '0',
      AXI_05_DFI_PHYUPD_REQ => AXI_05_DFI_PHYUPD_REQ,
      AXI_05_DFI_PHY_LP_STATE => AXI_05_DFI_PHY_LP_STATE,
      AXI_05_DFI_RST_N_BUF => AXI_05_DFI_RST_N_BUF,
      AXI_05_RDATA(255 downto 0) => AXI_05_RDATA(255 downto 0),
      AXI_05_RDATA_PARITY(31 downto 0) => AXI_05_RDATA_PARITY(31 downto 0),
      AXI_05_RID(5 downto 0) => AXI_05_RID(5 downto 0),
      AXI_05_RLAST => AXI_05_RLAST,
      AXI_05_RREADY => rready_05,
      AXI_05_RRESP(1 downto 0) => AXI_05_RRESP(1 downto 0),
      AXI_05_RVALID => \^axi_05_rvalid\,
      AXI_05_WDATA(255 downto 0) => AXI_05_WDATA(255 downto 0),
      AXI_05_WDATA_PARITY(31 downto 0) => AXI_05_WDATA_PARITY(31 downto 0),
      AXI_05_WLAST => AXI_05_WLAST,
      AXI_05_WREADY => AXI_05_WREADY,
      AXI_05_WSTRB(31 downto 0) => AXI_05_WSTRB(31 downto 0),
      AXI_05_WVALID => AXI_05_WVALID,
      AXI_06_ACLK => AXI_06_ACLK,
      AXI_06_ARADDR(36 downto 32) => AXI_06_ARADDR(32 downto 28),
      AXI_06_ARADDR(31 downto 28) => B"0000",
      AXI_06_ARADDR(27 downto 0) => AXI_06_ARADDR(27 downto 0),
      AXI_06_ARBURST(1 downto 0) => AXI_06_ARBURST(1 downto 0),
      AXI_06_ARESET_N => AXI_06_ARESET_N,
      AXI_06_ARID(5 downto 0) => AXI_06_ARID(5 downto 0),
      AXI_06_ARLEN(3 downto 0) => AXI_06_ARLEN(3 downto 0),
      AXI_06_ARREADY => AXI_06_ARREADY,
      AXI_06_ARSIZE(2 downto 0) => AXI_06_ARSIZE(2 downto 0),
      AXI_06_ARVALID => AXI_06_ARVALID,
      AXI_06_AWADDR(36 downto 32) => AXI_06_AWADDR(32 downto 28),
      AXI_06_AWADDR(31 downto 28) => B"0000",
      AXI_06_AWADDR(27 downto 0) => AXI_06_AWADDR(27 downto 0),
      AXI_06_AWBURST(1 downto 0) => AXI_06_AWBURST(1 downto 0),
      AXI_06_AWID(5 downto 0) => AXI_06_AWID(5 downto 0),
      AXI_06_AWLEN(3 downto 0) => AXI_06_AWLEN(3 downto 0),
      AXI_06_AWREADY => AXI_06_AWREADY,
      AXI_06_AWSIZE(2 downto 0) => AXI_06_AWSIZE(2 downto 0),
      AXI_06_AWVALID => AXI_06_AWVALID,
      AXI_06_BID(5 downto 0) => AXI_06_BID(5 downto 0),
      AXI_06_BREADY => bready_06,
      AXI_06_BRESP(1 downto 0) => AXI_06_BRESP(1 downto 0),
      AXI_06_BVALID => \^axi_06_bvalid\,
      AXI_06_DFI_AW_AERR_N(1 downto 0) => AXI_06_DFI_AW_AERR_N(1 downto 0),
      AXI_06_DFI_CLK_BUF => AXI_06_DFI_CLK_BUF,
      AXI_06_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_06_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_06_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_06_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_06_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_06_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_06_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_06_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_06_DFI_INIT_COMPLETE => AXI_06_DFI_INIT_COMPLETE,
      AXI_06_DFI_LP_PWR_X_REQ => '0',
      AXI_06_DFI_PHYUPD_REQ => AXI_06_DFI_PHYUPD_REQ,
      AXI_06_DFI_PHY_LP_STATE => AXI_06_DFI_PHY_LP_STATE,
      AXI_06_DFI_RST_N_BUF => AXI_06_DFI_RST_N_BUF,
      AXI_06_MC_STATUS(5 downto 0) => AXI_06_MC_STATUS(5 downto 0),
      AXI_06_PHY_STATUS(7 downto 0) => AXI_06_PHY_STATUS(7 downto 0),
      AXI_06_RDATA(255 downto 0) => AXI_06_RDATA(255 downto 0),
      AXI_06_RDATA_PARITY(31 downto 0) => AXI_06_RDATA_PARITY(31 downto 0),
      AXI_06_RID(5 downto 0) => AXI_06_RID(5 downto 0),
      AXI_06_RLAST => AXI_06_RLAST,
      AXI_06_RREADY => rready_06,
      AXI_06_RRESP(1 downto 0) => AXI_06_RRESP(1 downto 0),
      AXI_06_RVALID => \^axi_06_rvalid\,
      AXI_06_WDATA(255 downto 0) => AXI_06_WDATA(255 downto 0),
      AXI_06_WDATA_PARITY(31 downto 0) => AXI_06_WDATA_PARITY(31 downto 0),
      AXI_06_WLAST => AXI_06_WLAST,
      AXI_06_WREADY => AXI_06_WREADY,
      AXI_06_WSTRB(31 downto 0) => AXI_06_WSTRB(31 downto 0),
      AXI_06_WVALID => AXI_06_WVALID,
      AXI_07_ACLK => AXI_07_ACLK,
      AXI_07_ARADDR(36 downto 32) => AXI_07_ARADDR(32 downto 28),
      AXI_07_ARADDR(31 downto 28) => B"0000",
      AXI_07_ARADDR(27 downto 0) => AXI_07_ARADDR(27 downto 0),
      AXI_07_ARBURST(1 downto 0) => AXI_07_ARBURST(1 downto 0),
      AXI_07_ARESET_N => AXI_07_ARESET_N,
      AXI_07_ARID(5 downto 0) => AXI_07_ARID(5 downto 0),
      AXI_07_ARLEN(3 downto 0) => AXI_07_ARLEN(3 downto 0),
      AXI_07_ARREADY => AXI_07_ARREADY,
      AXI_07_ARSIZE(2 downto 0) => AXI_07_ARSIZE(2 downto 0),
      AXI_07_ARVALID => AXI_07_ARVALID,
      AXI_07_AWADDR(36 downto 32) => AXI_07_AWADDR(32 downto 28),
      AXI_07_AWADDR(31 downto 28) => B"0000",
      AXI_07_AWADDR(27 downto 0) => AXI_07_AWADDR(27 downto 0),
      AXI_07_AWBURST(1 downto 0) => AXI_07_AWBURST(1 downto 0),
      AXI_07_AWID(5 downto 0) => AXI_07_AWID(5 downto 0),
      AXI_07_AWLEN(3 downto 0) => AXI_07_AWLEN(3 downto 0),
      AXI_07_AWREADY => AXI_07_AWREADY,
      AXI_07_AWSIZE(2 downto 0) => AXI_07_AWSIZE(2 downto 0),
      AXI_07_AWVALID => AXI_07_AWVALID,
      AXI_07_BID(5 downto 0) => AXI_07_BID(5 downto 0),
      AXI_07_BREADY => bready_07,
      AXI_07_BRESP(1 downto 0) => AXI_07_BRESP(1 downto 0),
      AXI_07_BVALID => \^axi_07_bvalid\,
      AXI_07_DFI_AW_AERR_N(1 downto 0) => AXI_07_DFI_AW_AERR_N(1 downto 0),
      AXI_07_DFI_CLK_BUF => AXI_07_DFI_CLK_BUF,
      AXI_07_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_07_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_07_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_07_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_07_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_07_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_07_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_07_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_07_DFI_INIT_COMPLETE => AXI_07_DFI_INIT_COMPLETE,
      AXI_07_DFI_LP_PWR_X_REQ => '0',
      AXI_07_DFI_PHYUPD_REQ => AXI_07_DFI_PHYUPD_REQ,
      AXI_07_DFI_PHY_LP_STATE => AXI_07_DFI_PHY_LP_STATE,
      AXI_07_DFI_RST_N_BUF => AXI_07_DFI_RST_N_BUF,
      AXI_07_RDATA(255 downto 0) => AXI_07_RDATA(255 downto 0),
      AXI_07_RDATA_PARITY(31 downto 0) => AXI_07_RDATA_PARITY(31 downto 0),
      AXI_07_RID(5 downto 0) => AXI_07_RID(5 downto 0),
      AXI_07_RLAST => AXI_07_RLAST,
      AXI_07_RREADY => rready_07,
      AXI_07_RRESP(1 downto 0) => AXI_07_RRESP(1 downto 0),
      AXI_07_RVALID => \^axi_07_rvalid\,
      AXI_07_WDATA(255 downto 0) => AXI_07_WDATA(255 downto 0),
      AXI_07_WDATA_PARITY(31 downto 0) => AXI_07_WDATA_PARITY(31 downto 0),
      AXI_07_WLAST => AXI_07_WLAST,
      AXI_07_WREADY => AXI_07_WREADY,
      AXI_07_WSTRB(31 downto 0) => AXI_07_WSTRB(31 downto 0),
      AXI_07_WVALID => AXI_07_WVALID,
      AXI_08_ACLK => AXI_08_ACLK,
      AXI_08_ARADDR(36 downto 32) => AXI_08_ARADDR(32 downto 28),
      AXI_08_ARADDR(31 downto 28) => B"0000",
      AXI_08_ARADDR(27 downto 0) => AXI_08_ARADDR(27 downto 0),
      AXI_08_ARBURST(1 downto 0) => AXI_08_ARBURST(1 downto 0),
      AXI_08_ARESET_N => AXI_08_ARESET_N,
      AXI_08_ARID(5 downto 0) => AXI_08_ARID(5 downto 0),
      AXI_08_ARLEN(3 downto 0) => AXI_08_ARLEN(3 downto 0),
      AXI_08_ARREADY => AXI_08_ARREADY,
      AXI_08_ARSIZE(2 downto 0) => AXI_08_ARSIZE(2 downto 0),
      AXI_08_ARVALID => AXI_08_ARVALID,
      AXI_08_AWADDR(36 downto 32) => AXI_08_AWADDR(32 downto 28),
      AXI_08_AWADDR(31 downto 28) => B"0000",
      AXI_08_AWADDR(27 downto 0) => AXI_08_AWADDR(27 downto 0),
      AXI_08_AWBURST(1 downto 0) => AXI_08_AWBURST(1 downto 0),
      AXI_08_AWID(5 downto 0) => AXI_08_AWID(5 downto 0),
      AXI_08_AWLEN(3 downto 0) => AXI_08_AWLEN(3 downto 0),
      AXI_08_AWREADY => AXI_08_AWREADY,
      AXI_08_AWSIZE(2 downto 0) => AXI_08_AWSIZE(2 downto 0),
      AXI_08_AWVALID => AXI_08_AWVALID,
      AXI_08_BID(5 downto 0) => AXI_08_BID(5 downto 0),
      AXI_08_BREADY => bready_08,
      AXI_08_BRESP(1 downto 0) => AXI_08_BRESP(1 downto 0),
      AXI_08_BVALID => \^axi_08_bvalid\,
      AXI_08_DFI_AW_AERR_N(1 downto 0) => AXI_08_DFI_AW_AERR_N(1 downto 0),
      AXI_08_DFI_CLK_BUF => AXI_08_DFI_CLK_BUF,
      AXI_08_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_08_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_08_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_08_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_08_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_08_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_08_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_08_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_08_DFI_INIT_COMPLETE => AXI_08_DFI_INIT_COMPLETE,
      AXI_08_DFI_LP_PWR_X_REQ => '0',
      AXI_08_DFI_PHYUPD_REQ => AXI_08_DFI_PHYUPD_REQ,
      AXI_08_DFI_PHY_LP_STATE => AXI_08_DFI_PHY_LP_STATE,
      AXI_08_DFI_RST_N_BUF => AXI_08_DFI_RST_N_BUF,
      AXI_08_MC_STATUS(5 downto 0) => AXI_08_MC_STATUS(5 downto 0),
      AXI_08_PHY_STATUS(7 downto 0) => AXI_08_PHY_STATUS(7 downto 0),
      AXI_08_RDATA(255 downto 0) => AXI_08_RDATA(255 downto 0),
      AXI_08_RDATA_PARITY(31 downto 0) => AXI_08_RDATA_PARITY(31 downto 0),
      AXI_08_RID(5 downto 0) => AXI_08_RID(5 downto 0),
      AXI_08_RLAST => AXI_08_RLAST,
      AXI_08_RREADY => rready_08,
      AXI_08_RRESP(1 downto 0) => AXI_08_RRESP(1 downto 0),
      AXI_08_RVALID => \^axi_08_rvalid\,
      AXI_08_WDATA(255 downto 0) => AXI_08_WDATA(255 downto 0),
      AXI_08_WDATA_PARITY(31 downto 0) => AXI_08_WDATA_PARITY(31 downto 0),
      AXI_08_WLAST => AXI_08_WLAST,
      AXI_08_WREADY => AXI_08_WREADY,
      AXI_08_WSTRB(31 downto 0) => AXI_08_WSTRB(31 downto 0),
      AXI_08_WVALID => AXI_08_WVALID,
      AXI_09_ACLK => AXI_09_ACLK,
      AXI_09_ARADDR(36 downto 32) => AXI_09_ARADDR(32 downto 28),
      AXI_09_ARADDR(31 downto 28) => B"0000",
      AXI_09_ARADDR(27 downto 0) => AXI_09_ARADDR(27 downto 0),
      AXI_09_ARBURST(1 downto 0) => AXI_09_ARBURST(1 downto 0),
      AXI_09_ARESET_N => AXI_09_ARESET_N,
      AXI_09_ARID(5 downto 0) => AXI_09_ARID(5 downto 0),
      AXI_09_ARLEN(3 downto 0) => AXI_09_ARLEN(3 downto 0),
      AXI_09_ARREADY => AXI_09_ARREADY,
      AXI_09_ARSIZE(2 downto 0) => AXI_09_ARSIZE(2 downto 0),
      AXI_09_ARVALID => AXI_09_ARVALID,
      AXI_09_AWADDR(36 downto 32) => AXI_09_AWADDR(32 downto 28),
      AXI_09_AWADDR(31 downto 28) => B"0000",
      AXI_09_AWADDR(27 downto 0) => AXI_09_AWADDR(27 downto 0),
      AXI_09_AWBURST(1 downto 0) => AXI_09_AWBURST(1 downto 0),
      AXI_09_AWID(5 downto 0) => AXI_09_AWID(5 downto 0),
      AXI_09_AWLEN(3 downto 0) => AXI_09_AWLEN(3 downto 0),
      AXI_09_AWREADY => AXI_09_AWREADY,
      AXI_09_AWSIZE(2 downto 0) => AXI_09_AWSIZE(2 downto 0),
      AXI_09_AWVALID => AXI_09_AWVALID,
      AXI_09_BID(5 downto 0) => AXI_09_BID(5 downto 0),
      AXI_09_BREADY => bready_09,
      AXI_09_BRESP(1 downto 0) => AXI_09_BRESP(1 downto 0),
      AXI_09_BVALID => \^axi_09_bvalid\,
      AXI_09_DFI_AW_AERR_N(1 downto 0) => AXI_09_DFI_AW_AERR_N(1 downto 0),
      AXI_09_DFI_CLK_BUF => AXI_09_DFI_CLK_BUF,
      AXI_09_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_09_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_09_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_09_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_09_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_09_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_09_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_09_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_09_DFI_INIT_COMPLETE => AXI_09_DFI_INIT_COMPLETE,
      AXI_09_DFI_LP_PWR_X_REQ => '0',
      AXI_09_DFI_PHYUPD_REQ => AXI_09_DFI_PHYUPD_REQ,
      AXI_09_DFI_PHY_LP_STATE => AXI_09_DFI_PHY_LP_STATE,
      AXI_09_DFI_RST_N_BUF => AXI_09_DFI_RST_N_BUF,
      AXI_09_RDATA(255 downto 0) => AXI_09_RDATA(255 downto 0),
      AXI_09_RDATA_PARITY(31 downto 0) => AXI_09_RDATA_PARITY(31 downto 0),
      AXI_09_RID(5 downto 0) => AXI_09_RID(5 downto 0),
      AXI_09_RLAST => AXI_09_RLAST,
      AXI_09_RREADY => rready_09,
      AXI_09_RRESP(1 downto 0) => AXI_09_RRESP(1 downto 0),
      AXI_09_RVALID => \^axi_09_rvalid\,
      AXI_09_WDATA(255 downto 0) => AXI_09_WDATA(255 downto 0),
      AXI_09_WDATA_PARITY(31 downto 0) => AXI_09_WDATA_PARITY(31 downto 0),
      AXI_09_WLAST => AXI_09_WLAST,
      AXI_09_WREADY => AXI_09_WREADY,
      AXI_09_WSTRB(31 downto 0) => AXI_09_WSTRB(31 downto 0),
      AXI_09_WVALID => AXI_09_WVALID,
      AXI_10_ACLK => AXI_10_ACLK,
      AXI_10_ARADDR(36 downto 32) => AXI_10_ARADDR(32 downto 28),
      AXI_10_ARADDR(31 downto 28) => B"0000",
      AXI_10_ARADDR(27 downto 0) => AXI_10_ARADDR(27 downto 0),
      AXI_10_ARBURST(1 downto 0) => AXI_10_ARBURST(1 downto 0),
      AXI_10_ARESET_N => AXI_10_ARESET_N,
      AXI_10_ARID(5 downto 0) => AXI_10_ARID(5 downto 0),
      AXI_10_ARLEN(3 downto 0) => AXI_10_ARLEN(3 downto 0),
      AXI_10_ARREADY => AXI_10_ARREADY,
      AXI_10_ARSIZE(2 downto 0) => AXI_10_ARSIZE(2 downto 0),
      AXI_10_ARVALID => AXI_10_ARVALID,
      AXI_10_AWADDR(36 downto 32) => AXI_10_AWADDR(32 downto 28),
      AXI_10_AWADDR(31 downto 28) => B"0000",
      AXI_10_AWADDR(27 downto 0) => AXI_10_AWADDR(27 downto 0),
      AXI_10_AWBURST(1 downto 0) => AXI_10_AWBURST(1 downto 0),
      AXI_10_AWID(5 downto 0) => AXI_10_AWID(5 downto 0),
      AXI_10_AWLEN(3 downto 0) => AXI_10_AWLEN(3 downto 0),
      AXI_10_AWREADY => AXI_10_AWREADY,
      AXI_10_AWSIZE(2 downto 0) => AXI_10_AWSIZE(2 downto 0),
      AXI_10_AWVALID => AXI_10_AWVALID,
      AXI_10_BID(5 downto 0) => AXI_10_BID(5 downto 0),
      AXI_10_BREADY => bready_10,
      AXI_10_BRESP(1 downto 0) => AXI_10_BRESP(1 downto 0),
      AXI_10_BVALID => \^axi_10_bvalid\,
      AXI_10_DFI_AW_AERR_N(1 downto 0) => AXI_10_DFI_AW_AERR_N(1 downto 0),
      AXI_10_DFI_CLK_BUF => AXI_10_DFI_CLK_BUF,
      AXI_10_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_10_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_10_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_10_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_10_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_10_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_10_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_10_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_10_DFI_INIT_COMPLETE => AXI_10_DFI_INIT_COMPLETE,
      AXI_10_DFI_LP_PWR_X_REQ => '0',
      AXI_10_DFI_PHYUPD_REQ => AXI_10_DFI_PHYUPD_REQ,
      AXI_10_DFI_PHY_LP_STATE => AXI_10_DFI_PHY_LP_STATE,
      AXI_10_DFI_RST_N_BUF => AXI_10_DFI_RST_N_BUF,
      AXI_10_MC_STATUS(5 downto 0) => AXI_10_MC_STATUS(5 downto 0),
      AXI_10_PHY_STATUS(7 downto 0) => AXI_10_PHY_STATUS(7 downto 0),
      AXI_10_RDATA(255 downto 0) => AXI_10_RDATA(255 downto 0),
      AXI_10_RDATA_PARITY(31 downto 0) => AXI_10_RDATA_PARITY(31 downto 0),
      AXI_10_RID(5 downto 0) => AXI_10_RID(5 downto 0),
      AXI_10_RLAST => AXI_10_RLAST,
      AXI_10_RREADY => rready_10,
      AXI_10_RRESP(1 downto 0) => AXI_10_RRESP(1 downto 0),
      AXI_10_RVALID => \^axi_10_rvalid\,
      AXI_10_WDATA(255 downto 0) => AXI_10_WDATA(255 downto 0),
      AXI_10_WDATA_PARITY(31 downto 0) => AXI_10_WDATA_PARITY(31 downto 0),
      AXI_10_WLAST => AXI_10_WLAST,
      AXI_10_WREADY => AXI_10_WREADY,
      AXI_10_WSTRB(31 downto 0) => AXI_10_WSTRB(31 downto 0),
      AXI_10_WVALID => AXI_10_WVALID,
      AXI_11_ACLK => AXI_11_ACLK,
      AXI_11_ARADDR(36 downto 32) => AXI_11_ARADDR(32 downto 28),
      AXI_11_ARADDR(31 downto 28) => B"0000",
      AXI_11_ARADDR(27 downto 0) => AXI_11_ARADDR(27 downto 0),
      AXI_11_ARBURST(1 downto 0) => AXI_11_ARBURST(1 downto 0),
      AXI_11_ARESET_N => AXI_11_ARESET_N,
      AXI_11_ARID(5 downto 0) => AXI_11_ARID(5 downto 0),
      AXI_11_ARLEN(3 downto 0) => AXI_11_ARLEN(3 downto 0),
      AXI_11_ARREADY => AXI_11_ARREADY,
      AXI_11_ARSIZE(2 downto 0) => AXI_11_ARSIZE(2 downto 0),
      AXI_11_ARVALID => AXI_11_ARVALID,
      AXI_11_AWADDR(36 downto 32) => AXI_11_AWADDR(32 downto 28),
      AXI_11_AWADDR(31 downto 28) => B"0000",
      AXI_11_AWADDR(27 downto 0) => AXI_11_AWADDR(27 downto 0),
      AXI_11_AWBURST(1 downto 0) => AXI_11_AWBURST(1 downto 0),
      AXI_11_AWID(5 downto 0) => AXI_11_AWID(5 downto 0),
      AXI_11_AWLEN(3 downto 0) => AXI_11_AWLEN(3 downto 0),
      AXI_11_AWREADY => AXI_11_AWREADY,
      AXI_11_AWSIZE(2 downto 0) => AXI_11_AWSIZE(2 downto 0),
      AXI_11_AWVALID => AXI_11_AWVALID,
      AXI_11_BID(5 downto 0) => AXI_11_BID(5 downto 0),
      AXI_11_BREADY => bready_11,
      AXI_11_BRESP(1 downto 0) => AXI_11_BRESP(1 downto 0),
      AXI_11_BVALID => \^axi_11_bvalid\,
      AXI_11_DFI_AW_AERR_N(1 downto 0) => AXI_11_DFI_AW_AERR_N(1 downto 0),
      AXI_11_DFI_CLK_BUF => AXI_11_DFI_CLK_BUF,
      AXI_11_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_11_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_11_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_11_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_11_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_11_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_11_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_11_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_11_DFI_INIT_COMPLETE => AXI_11_DFI_INIT_COMPLETE,
      AXI_11_DFI_LP_PWR_X_REQ => '0',
      AXI_11_DFI_PHYUPD_REQ => AXI_11_DFI_PHYUPD_REQ,
      AXI_11_DFI_PHY_LP_STATE => AXI_11_DFI_PHY_LP_STATE,
      AXI_11_DFI_RST_N_BUF => AXI_11_DFI_RST_N_BUF,
      AXI_11_RDATA(255 downto 0) => AXI_11_RDATA(255 downto 0),
      AXI_11_RDATA_PARITY(31 downto 0) => AXI_11_RDATA_PARITY(31 downto 0),
      AXI_11_RID(5 downto 0) => AXI_11_RID(5 downto 0),
      AXI_11_RLAST => AXI_11_RLAST,
      AXI_11_RREADY => rready_11,
      AXI_11_RRESP(1 downto 0) => AXI_11_RRESP(1 downto 0),
      AXI_11_RVALID => \^axi_11_rvalid\,
      AXI_11_WDATA(255 downto 0) => AXI_11_WDATA(255 downto 0),
      AXI_11_WDATA_PARITY(31 downto 0) => AXI_11_WDATA_PARITY(31 downto 0),
      AXI_11_WLAST => AXI_11_WLAST,
      AXI_11_WREADY => AXI_11_WREADY,
      AXI_11_WSTRB(31 downto 0) => AXI_11_WSTRB(31 downto 0),
      AXI_11_WVALID => AXI_11_WVALID,
      AXI_12_ACLK => AXI_12_ACLK,
      AXI_12_ARADDR(36 downto 32) => AXI_12_ARADDR(32 downto 28),
      AXI_12_ARADDR(31 downto 28) => B"0000",
      AXI_12_ARADDR(27 downto 0) => AXI_12_ARADDR(27 downto 0),
      AXI_12_ARBURST(1 downto 0) => AXI_12_ARBURST(1 downto 0),
      AXI_12_ARESET_N => AXI_12_ARESET_N,
      AXI_12_ARID(5 downto 0) => AXI_12_ARID(5 downto 0),
      AXI_12_ARLEN(3 downto 0) => AXI_12_ARLEN(3 downto 0),
      AXI_12_ARREADY => AXI_12_ARREADY,
      AXI_12_ARSIZE(2 downto 0) => AXI_12_ARSIZE(2 downto 0),
      AXI_12_ARVALID => AXI_12_ARVALID,
      AXI_12_AWADDR(36 downto 32) => AXI_12_AWADDR(32 downto 28),
      AXI_12_AWADDR(31 downto 28) => B"0000",
      AXI_12_AWADDR(27 downto 0) => AXI_12_AWADDR(27 downto 0),
      AXI_12_AWBURST(1 downto 0) => AXI_12_AWBURST(1 downto 0),
      AXI_12_AWID(5 downto 0) => AXI_12_AWID(5 downto 0),
      AXI_12_AWLEN(3 downto 0) => AXI_12_AWLEN(3 downto 0),
      AXI_12_AWREADY => AXI_12_AWREADY,
      AXI_12_AWSIZE(2 downto 0) => AXI_12_AWSIZE(2 downto 0),
      AXI_12_AWVALID => AXI_12_AWVALID,
      AXI_12_BID(5 downto 0) => AXI_12_BID(5 downto 0),
      AXI_12_BREADY => bready_12,
      AXI_12_BRESP(1 downto 0) => AXI_12_BRESP(1 downto 0),
      AXI_12_BVALID => \^axi_12_bvalid\,
      AXI_12_DFI_AW_AERR_N(1 downto 0) => AXI_12_DFI_AW_AERR_N(1 downto 0),
      AXI_12_DFI_CLK_BUF => AXI_12_DFI_CLK_BUF,
      AXI_12_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_12_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_12_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_12_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_12_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_12_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_12_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_12_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_12_DFI_INIT_COMPLETE => AXI_12_DFI_INIT_COMPLETE,
      AXI_12_DFI_LP_PWR_X_REQ => '0',
      AXI_12_DFI_PHYUPD_REQ => AXI_12_DFI_PHYUPD_REQ,
      AXI_12_DFI_PHY_LP_STATE => AXI_12_DFI_PHY_LP_STATE,
      AXI_12_DFI_RST_N_BUF => AXI_12_DFI_RST_N_BUF,
      AXI_12_MC_STATUS(5 downto 0) => AXI_12_MC_STATUS(5 downto 0),
      AXI_12_PHY_STATUS(7 downto 0) => AXI_12_PHY_STATUS(7 downto 0),
      AXI_12_RDATA(255 downto 0) => AXI_12_RDATA(255 downto 0),
      AXI_12_RDATA_PARITY(31 downto 0) => AXI_12_RDATA_PARITY(31 downto 0),
      AXI_12_RID(5 downto 0) => AXI_12_RID(5 downto 0),
      AXI_12_RLAST => AXI_12_RLAST,
      AXI_12_RREADY => rready_12,
      AXI_12_RRESP(1 downto 0) => AXI_12_RRESP(1 downto 0),
      AXI_12_RVALID => \^axi_12_rvalid\,
      AXI_12_WDATA(255 downto 0) => AXI_12_WDATA(255 downto 0),
      AXI_12_WDATA_PARITY(31 downto 0) => AXI_12_WDATA_PARITY(31 downto 0),
      AXI_12_WLAST => AXI_12_WLAST,
      AXI_12_WREADY => AXI_12_WREADY,
      AXI_12_WSTRB(31 downto 0) => AXI_12_WSTRB(31 downto 0),
      AXI_12_WVALID => AXI_12_WVALID,
      AXI_13_ACLK => AXI_13_ACLK,
      AXI_13_ARADDR(36 downto 32) => AXI_13_ARADDR(32 downto 28),
      AXI_13_ARADDR(31 downto 28) => B"0000",
      AXI_13_ARADDR(27 downto 0) => AXI_13_ARADDR(27 downto 0),
      AXI_13_ARBURST(1 downto 0) => AXI_13_ARBURST(1 downto 0),
      AXI_13_ARESET_N => AXI_13_ARESET_N,
      AXI_13_ARID(5 downto 0) => AXI_13_ARID(5 downto 0),
      AXI_13_ARLEN(3 downto 0) => AXI_13_ARLEN(3 downto 0),
      AXI_13_ARREADY => AXI_13_ARREADY,
      AXI_13_ARSIZE(2 downto 0) => AXI_13_ARSIZE(2 downto 0),
      AXI_13_ARVALID => AXI_13_ARVALID,
      AXI_13_AWADDR(36 downto 32) => AXI_13_AWADDR(32 downto 28),
      AXI_13_AWADDR(31 downto 28) => B"0000",
      AXI_13_AWADDR(27 downto 0) => AXI_13_AWADDR(27 downto 0),
      AXI_13_AWBURST(1 downto 0) => AXI_13_AWBURST(1 downto 0),
      AXI_13_AWID(5 downto 0) => AXI_13_AWID(5 downto 0),
      AXI_13_AWLEN(3 downto 0) => AXI_13_AWLEN(3 downto 0),
      AXI_13_AWREADY => AXI_13_AWREADY,
      AXI_13_AWSIZE(2 downto 0) => AXI_13_AWSIZE(2 downto 0),
      AXI_13_AWVALID => AXI_13_AWVALID,
      AXI_13_BID(5 downto 0) => AXI_13_BID(5 downto 0),
      AXI_13_BREADY => bready_13,
      AXI_13_BRESP(1 downto 0) => AXI_13_BRESP(1 downto 0),
      AXI_13_BVALID => \^axi_13_bvalid\,
      AXI_13_DFI_AW_AERR_N(1 downto 0) => AXI_13_DFI_AW_AERR_N(1 downto 0),
      AXI_13_DFI_CLK_BUF => AXI_13_DFI_CLK_BUF,
      AXI_13_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_13_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_13_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_13_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_13_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_13_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_13_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_13_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_13_DFI_INIT_COMPLETE => AXI_13_DFI_INIT_COMPLETE,
      AXI_13_DFI_LP_PWR_X_REQ => '0',
      AXI_13_DFI_PHYUPD_REQ => AXI_13_DFI_PHYUPD_REQ,
      AXI_13_DFI_PHY_LP_STATE => AXI_13_DFI_PHY_LP_STATE,
      AXI_13_DFI_RST_N_BUF => AXI_13_DFI_RST_N_BUF,
      AXI_13_RDATA(255 downto 0) => AXI_13_RDATA(255 downto 0),
      AXI_13_RDATA_PARITY(31 downto 0) => AXI_13_RDATA_PARITY(31 downto 0),
      AXI_13_RID(5 downto 0) => AXI_13_RID(5 downto 0),
      AXI_13_RLAST => AXI_13_RLAST,
      AXI_13_RREADY => rready_13,
      AXI_13_RRESP(1 downto 0) => AXI_13_RRESP(1 downto 0),
      AXI_13_RVALID => \^axi_13_rvalid\,
      AXI_13_WDATA(255 downto 0) => AXI_13_WDATA(255 downto 0),
      AXI_13_WDATA_PARITY(31 downto 0) => AXI_13_WDATA_PARITY(31 downto 0),
      AXI_13_WLAST => AXI_13_WLAST,
      AXI_13_WREADY => AXI_13_WREADY,
      AXI_13_WSTRB(31 downto 0) => AXI_13_WSTRB(31 downto 0),
      AXI_13_WVALID => AXI_13_WVALID,
      AXI_14_ACLK => AXI_14_ACLK,
      AXI_14_ARADDR(36 downto 32) => AXI_14_ARADDR(32 downto 28),
      AXI_14_ARADDR(31 downto 28) => B"0000",
      AXI_14_ARADDR(27 downto 0) => AXI_14_ARADDR(27 downto 0),
      AXI_14_ARBURST(1 downto 0) => AXI_14_ARBURST(1 downto 0),
      AXI_14_ARESET_N => AXI_14_ARESET_N,
      AXI_14_ARID(5 downto 0) => AXI_14_ARID(5 downto 0),
      AXI_14_ARLEN(3 downto 0) => AXI_14_ARLEN(3 downto 0),
      AXI_14_ARREADY => AXI_14_ARREADY,
      AXI_14_ARSIZE(2 downto 0) => AXI_14_ARSIZE(2 downto 0),
      AXI_14_ARVALID => AXI_14_ARVALID,
      AXI_14_AWADDR(36 downto 32) => AXI_14_AWADDR(32 downto 28),
      AXI_14_AWADDR(31 downto 28) => B"0000",
      AXI_14_AWADDR(27 downto 0) => AXI_14_AWADDR(27 downto 0),
      AXI_14_AWBURST(1 downto 0) => AXI_14_AWBURST(1 downto 0),
      AXI_14_AWID(5 downto 0) => AXI_14_AWID(5 downto 0),
      AXI_14_AWLEN(3 downto 0) => AXI_14_AWLEN(3 downto 0),
      AXI_14_AWREADY => AXI_14_AWREADY,
      AXI_14_AWSIZE(2 downto 0) => AXI_14_AWSIZE(2 downto 0),
      AXI_14_AWVALID => AXI_14_AWVALID,
      AXI_14_BID(5 downto 0) => AXI_14_BID(5 downto 0),
      AXI_14_BREADY => bready_14,
      AXI_14_BRESP(1 downto 0) => AXI_14_BRESP(1 downto 0),
      AXI_14_BVALID => \^axi_14_bvalid\,
      AXI_14_DFI_AW_AERR_N(1 downto 0) => AXI_14_DFI_AW_AERR_N(1 downto 0),
      AXI_14_DFI_CLK_BUF => AXI_14_DFI_CLK_BUF,
      AXI_14_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_14_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_14_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_14_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_14_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_14_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_14_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_14_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_14_DFI_INIT_COMPLETE => AXI_14_DFI_INIT_COMPLETE,
      AXI_14_DFI_LP_PWR_X_REQ => '0',
      AXI_14_DFI_PHYUPD_REQ => AXI_14_DFI_PHYUPD_REQ,
      AXI_14_DFI_PHY_LP_STATE => AXI_14_DFI_PHY_LP_STATE,
      AXI_14_DFI_RST_N_BUF => AXI_14_DFI_RST_N_BUF,
      AXI_14_MC_STATUS(5 downto 0) => AXI_14_MC_STATUS(5 downto 0),
      AXI_14_PHY_STATUS(7 downto 0) => AXI_14_PHY_STATUS(7 downto 0),
      AXI_14_RDATA(255 downto 0) => AXI_14_RDATA(255 downto 0),
      AXI_14_RDATA_PARITY(31 downto 0) => AXI_14_RDATA_PARITY(31 downto 0),
      AXI_14_RID(5 downto 0) => AXI_14_RID(5 downto 0),
      AXI_14_RLAST => AXI_14_RLAST,
      AXI_14_RREADY => rready_14,
      AXI_14_RRESP(1 downto 0) => AXI_14_RRESP(1 downto 0),
      AXI_14_RVALID => \^axi_14_rvalid\,
      AXI_14_WDATA(255 downto 0) => AXI_14_WDATA(255 downto 0),
      AXI_14_WDATA_PARITY(31 downto 0) => AXI_14_WDATA_PARITY(31 downto 0),
      AXI_14_WLAST => AXI_14_WLAST,
      AXI_14_WREADY => AXI_14_WREADY,
      AXI_14_WSTRB(31 downto 0) => AXI_14_WSTRB(31 downto 0),
      AXI_14_WVALID => AXI_14_WVALID,
      AXI_15_ACLK => AXI_15_ACLK,
      AXI_15_ARADDR(36 downto 32) => AXI_15_ARADDR(32 downto 28),
      AXI_15_ARADDR(31 downto 28) => B"0000",
      AXI_15_ARADDR(27 downto 0) => AXI_15_ARADDR(27 downto 0),
      AXI_15_ARBURST(1 downto 0) => AXI_15_ARBURST(1 downto 0),
      AXI_15_ARESET_N => AXI_15_ARESET_N,
      AXI_15_ARID(5 downto 0) => AXI_15_ARID(5 downto 0),
      AXI_15_ARLEN(3 downto 0) => AXI_15_ARLEN(3 downto 0),
      AXI_15_ARREADY => AXI_15_ARREADY,
      AXI_15_ARSIZE(2 downto 0) => AXI_15_ARSIZE(2 downto 0),
      AXI_15_ARVALID => AXI_15_ARVALID,
      AXI_15_AWADDR(36 downto 32) => AXI_15_AWADDR(32 downto 28),
      AXI_15_AWADDR(31 downto 28) => B"0000",
      AXI_15_AWADDR(27 downto 0) => AXI_15_AWADDR(27 downto 0),
      AXI_15_AWBURST(1 downto 0) => AXI_15_AWBURST(1 downto 0),
      AXI_15_AWID(5 downto 0) => AXI_15_AWID(5 downto 0),
      AXI_15_AWLEN(3 downto 0) => AXI_15_AWLEN(3 downto 0),
      AXI_15_AWREADY => AXI_15_AWREADY,
      AXI_15_AWSIZE(2 downto 0) => AXI_15_AWSIZE(2 downto 0),
      AXI_15_AWVALID => AXI_15_AWVALID,
      AXI_15_BID(5 downto 0) => AXI_15_BID(5 downto 0),
      AXI_15_BREADY => bready_15,
      AXI_15_BRESP(1 downto 0) => AXI_15_BRESP(1 downto 0),
      AXI_15_BVALID => \^axi_15_bvalid\,
      AXI_15_DFI_AW_AERR_N(1 downto 0) => AXI_15_DFI_AW_AERR_N(1 downto 0),
      AXI_15_DFI_CLK_BUF => AXI_15_DFI_CLK_BUF,
      AXI_15_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_15_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_15_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_15_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_15_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_15_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_15_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_15_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_15_DFI_INIT_COMPLETE => AXI_15_DFI_INIT_COMPLETE,
      AXI_15_DFI_LP_PWR_X_REQ => '0',
      AXI_15_DFI_PHYUPD_REQ => AXI_15_DFI_PHYUPD_REQ,
      AXI_15_DFI_PHY_LP_STATE => AXI_15_DFI_PHY_LP_STATE,
      AXI_15_DFI_RST_N_BUF => AXI_15_DFI_RST_N_BUF,
      AXI_15_RDATA(255 downto 0) => AXI_15_RDATA(255 downto 0),
      AXI_15_RDATA_PARITY(31 downto 0) => AXI_15_RDATA_PARITY(31 downto 0),
      AXI_15_RID(5 downto 0) => AXI_15_RID(5 downto 0),
      AXI_15_RLAST => AXI_15_RLAST,
      AXI_15_RREADY => rready_15,
      AXI_15_RRESP(1 downto 0) => AXI_15_RRESP(1 downto 0),
      AXI_15_RVALID => \^axi_15_rvalid\,
      AXI_15_WDATA(255 downto 0) => AXI_15_WDATA(255 downto 0),
      AXI_15_WDATA_PARITY(31 downto 0) => AXI_15_WDATA_PARITY(31 downto 0),
      AXI_15_WLAST => AXI_15_WLAST,
      AXI_15_WREADY => AXI_15_WREADY,
      AXI_15_WSTRB(31 downto 0) => AXI_15_WSTRB(31 downto 0),
      AXI_15_WVALID => AXI_15_WVALID,
      BSCAN_DRCK => '0',
      BSCAN_TCK => '0',
      DRAM_0_STAT_CATTRIP => \^dram_0_stat_cattrip\,
      DRAM_0_STAT_TEMP(2 downto 0) => \NLW_ONE_STACK_HBM.hbm_one_stack_intf_DRAM_0_STAT_TEMP_UNCONNECTED\(2 downto 0),
      HBM_REF_CLK => HBM_REF_CLK_0,
      MBIST_EN_00 => '1',
      MBIST_EN_01 => '1',
      MBIST_EN_02 => '1',
      MBIST_EN_03 => '1',
      MBIST_EN_04 => '1',
      MBIST_EN_05 => '1',
      MBIST_EN_06 => '1',
      MBIST_EN_07 => '1'
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_03_BREADY,
      I1 => \^axi_03_bvalid\,
      O => bready_03
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_03_RREADY,
      I1 => \^axi_03_rvalid\,
      O => rready_03
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_04_BREADY,
      I1 => \^axi_04_bvalid\,
      O => bready_04
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_04_RREADY,
      I1 => \^axi_04_rvalid\,
      O => rready_04
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_05_BREADY,
      I1 => \^axi_05_bvalid\,
      O => bready_05
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_05_RREADY,
      I1 => \^axi_05_rvalid\,
      O => rready_05
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_06_BREADY,
      I1 => \^axi_06_bvalid\,
      O => bready_06
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_06_RREADY,
      I1 => \^axi_06_rvalid\,
      O => rready_06
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_07_BREADY,
      I1 => \^axi_07_bvalid\,
      O => bready_07
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_07_RREADY,
      I1 => \^axi_07_rvalid\,
      O => rready_07
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_08_BREADY,
      I1 => \^axi_08_bvalid\,
      O => bready_08
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_08_RREADY,
      I1 => \^axi_08_rvalid\,
      O => rready_08
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_09_BREADY,
      I1 => \^axi_09_bvalid\,
      O => bready_09
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_09_RREADY,
      I1 => \^axi_09_rvalid\,
      O => rready_09
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_10_BREADY,
      I1 => \^axi_10_bvalid\,
      O => bready_10
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_10_RREADY,
      I1 => \^axi_10_rvalid\,
      O => rready_10
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_11_BREADY,
      I1 => \^axi_11_bvalid\,
      O => bready_11
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_11_RREADY,
      I1 => \^axi_11_rvalid\,
      O => rready_11
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_12_BREADY,
      I1 => \^axi_12_bvalid\,
      O => bready_12
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_12_RREADY,
      I1 => \^axi_12_rvalid\,
      O => rready_12
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_13_BREADY,
      I1 => \^axi_13_bvalid\,
      O => bready_13
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_13_RREADY,
      I1 => \^axi_13_rvalid\,
      O => rready_13
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_14_BREADY,
      I1 => \^axi_14_bvalid\,
      O => bready_14
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_14_RREADY,
      I1 => \^axi_14_rvalid\,
      O => rready_14
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_15_BREADY,
      I1 => \^axi_15_bvalid\,
      O => bready_15
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_15_RREADY,
      I1 => \^axi_15_rvalid\,
      O => rready_15
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_00_BREADY,
      I1 => \^axi_00_bvalid\,
      O => bready_00
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_00_RREADY,
      I1 => \^axi_00_rvalid\,
      O => rready_00
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_01_BREADY,
      I1 => \^axi_01_bvalid\,
      O => bready_01
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_01_RREADY,
      I1 => \^axi_01_rvalid\,
      O => rready_01
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_02_BREADY,
      I1 => \^axi_02_bvalid\,
      O => bready_02
    );
\ONE_STACK_HBM.hbm_one_stack_intf_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => AXI_02_RREADY,
      I1 => \^axi_02_rvalid\,
      O => rready_02
    );
\ONE_STACK_HBM.u_hbm_temp_rd_0\: entity work.hbm_0_hbm_temp_rd
     port map (
      APB_0_PCLK => APB_0_PCLK,
      APB_0_PRDATA(2 downto 0) => prdata_0(23 downto 21),
      CO(0) => apb_poll_complete_r0,
      D(6 downto 0) => temp_apb_prdata_0_s(30 downto 24),
      DRAM_1_STAT_TEMP(6 downto 0) => \^dram_1_stat_temp\(6 downto 0),
      Q(1) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_1\,
      Q(0) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_2\,
      \apb_fsm_curr_state_reg[1]_0\ => \ONE_STACK_HBM.u_hbm_temp_rd_0_n_10\,
      \apb_fsm_curr_state_reg[1]_1\(6) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_104\,
      \apb_fsm_curr_state_reg[1]_1\(5) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_105\,
      \apb_fsm_curr_state_reg[1]_1\(4) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_106\,
      \apb_fsm_curr_state_reg[1]_1\(3) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_107\,
      \apb_fsm_curr_state_reg[1]_1\(2) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_108\,
      \apb_fsm_curr_state_reg[1]_1\(1) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_109\,
      \apb_fsm_curr_state_reg[1]_1\(0) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_110\,
      \apb_fsm_curr_state_reg[1]_2\ => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_111\,
      \apb_fsm_curr_state_reg[2]_0\ => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_95\,
      \apb_pwdata_r_reg[23]_0\ => \ONE_STACK_HBM.hbm_apb_mst_0_n_1\,
      \apb_pwdata_r_reg[23]_1\ => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_94\,
      \gen_apb_data_r_reg[21]_0\ => \ONE_STACK_HBM.u_hbm_temp_rd_0_n_7\,
      gen_poll_r_reg_0 => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_96\,
      \main_fsm_curr_state_reg[0]_0\ => \^apb_complete_0\,
      polling_r => polling_r,
      pready_0 => pready_0,
      reading_r_reg_0 => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_3\,
      temp_apb_paddr_0_s(1) => temp_apb_paddr_0_s(21),
      temp_apb_paddr_0_s(0) => temp_apb_paddr_0_s(3),
      temp_apb_penable_0_s => temp_apb_penable_0_s,
      temp_apb_psel_0_s => temp_apb_psel_0_s,
      temp_apb_pwdata_0_s(0) => temp_apb_pwdata_0_s(23),
      temp_apb_pwrite_0_s => temp_apb_pwrite_0_s,
      temp_apb_req_0_s => temp_apb_req_0_s
    );
\ONE_STACK_HBM.u_xsdb_top_0\: entity work.hbm_0_xsdb_top
     port map (
      APB_0_PRDATA(31 downto 0) => prdata_0(31 downto 0),
      APB_0_PSEL => APB_0_PSEL,
      DRAM_0_STAT_CATTRIP => \^dram_0_stat_cattrip\,
      DRAM_1_STAT_TEMP(6 downto 0) => \^dram_1_stat_temp\(6 downto 0),
      E(0) => \ONE_STACK_HBM.u_xsdb_top_0_n_27\,
      \G_1PIPE_IFACE.s_di_r_reg[15]\(36 downto 0) => sl_iport0(36 downto 0),
      INIT_ERROR_reg => \ONE_STACK_HBM.hbm_apb_mst_0_n_20\,
      Q(1) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_1\,
      Q(0) => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_2\,
      \a_paddr_reg[21]\(19 downto 0) => xsdb_apb_paddr_0_s(21 downto 2),
      a_psel_reg => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_92\,
      a_psel_reg_0 => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_90\,
      \a_pwdata_reg[31]\(31 downto 0) => xsdb_apb_pwdata_0_s(31 downto 0),
      a_req_reg(1 downto 0) => apb_mux_sel_r(1 downto 0),
      \apb_mux_sel_r_reg[1]\ => \^apb_complete_0\,
      \data_from_apb_reg[15]\ => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_93\,
      \out\(16 downto 0) => sl_oport0(16 downto 0),
      pready_0 => pready_0,
      pslverr_0 => pslverr_0,
      \state_reg[0]\ => \ONE_STACK_HBM.u_xsdb_top_0_n_23\,
      \state_reg[11]\ => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_91\,
      \state_reg[12]\ => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_72\,
      \state_reg[15]\ => \ONE_STACK_HBM.hbm_apb_arbiter_0_n_73\,
      \state_reg[3]\ => \ONE_STACK_HBM.u_xsdb_top_0_n_20\,
      \state_reg[8]\ => \ONE_STACK_HBM.u_xsdb_top_0_n_21\,
      temp_apb_req_0_s => temp_apb_req_0_s,
      \timeout_counter_reg[3]\ => \ONE_STACK_HBM.u_xsdb_top_0_n_22\,
      \timeout_counter_reg[5]\ => \ONE_STACK_HBM.u_xsdb_top_0_n_24\,
      xsdb_apb_penable_0_s => xsdb_apb_penable_0_s,
      xsdb_apb_prdata_0_s(15 downto 0) => xsdb_apb_prdata_0_s(31 downto 16),
      xsdb_apb_psel_0_s => xsdb_apb_psel_0_s,
      xsdb_apb_pwrite_0_s => xsdb_apb_pwrite_0_s
    );
\ONE_STACK_HBM.xpm_memory_spram_inst_0\: entity work.hbm_0_xpm_memory_spram
     port map (
      APB_0_PCLK => APB_0_PCLK,
      D(31) => \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_32\,
      D(30) => \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_33\,
      D(29) => \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_34\,
      D(28) => \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_35\,
      D(27) => \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_36\,
      D(26) => \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_37\,
      D(25) => apb_poll_pend_r,
      D(24) => \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_39\,
      D(23) => \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_40\,
      D(22) => \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_41\,
      D(21 downto 0) => p_1_in(21 downto 0),
      Q(10 downto 0) => xpm_addra_0(10 downto 0),
      \apb_data_pend_r_reg[22]\ => \ONE_STACK_HBM.hbm_apb_mst_0_n_6\,
      douta(31 downto 0) => xpm_douta_0(31 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ => \ONE_STACK_HBM.hbm_apb_mst_0_n_1\,
      init_seq_complete_r => init_seq_complete_r,
      init_seq_complete_r_reg => \ONE_STACK_HBM.xpm_memory_spram_inst_0_n_64\,
      init_seq_complete_r_reg_0 => \ONE_STACK_HBM.hbm_data_fetch_0_n_0\,
      xpm_ena_0 => xpm_ena_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sl_oport1(16)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sl_oport1(15)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sl_oport1(6)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sl_oport1(5)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sl_oport1(4)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sl_oport1(3)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sl_oport1(2)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sl_oport1(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sl_oport1(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sl_oport1(14)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sl_oport1(13)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sl_oport1(12)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sl_oport1(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sl_oport1(10)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sl_oport1(9)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sl_oport1(8)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sl_oport1(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hbm_0_hbm_v1_0_3 is
  port (
    HBM_REF_CLK_0 : in STD_LOGIC;
    HBM_REF_CLK_1 : in STD_LOGIC;
    AXI_00_ACLK : in STD_LOGIC;
    AXI_00_ARESET_N : in STD_LOGIC;
    AXI_00_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_00_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_00_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_00_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_00_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_00_ARVALID : in STD_LOGIC;
    AXI_00_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_00_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_00_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_00_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_00_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_00_AWVALID : in STD_LOGIC;
    AXI_00_RREADY : in STD_LOGIC;
    AXI_00_BREADY : in STD_LOGIC;
    AXI_00_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_00_WLAST : in STD_LOGIC;
    AXI_00_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_00_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_00_WVALID : in STD_LOGIC;
    AXI_01_ACLK : in STD_LOGIC;
    AXI_01_ARESET_N : in STD_LOGIC;
    AXI_01_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_01_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_01_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_01_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_01_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_01_ARVALID : in STD_LOGIC;
    AXI_01_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_01_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_01_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_01_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_01_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_01_AWVALID : in STD_LOGIC;
    AXI_01_RREADY : in STD_LOGIC;
    AXI_01_BREADY : in STD_LOGIC;
    AXI_01_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_01_WLAST : in STD_LOGIC;
    AXI_01_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_01_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_01_WVALID : in STD_LOGIC;
    AXI_02_ACLK : in STD_LOGIC;
    AXI_02_ARESET_N : in STD_LOGIC;
    AXI_02_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_02_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_02_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_02_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_02_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_02_ARVALID : in STD_LOGIC;
    AXI_02_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_02_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_02_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_02_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_02_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_02_AWVALID : in STD_LOGIC;
    AXI_02_RREADY : in STD_LOGIC;
    AXI_02_BREADY : in STD_LOGIC;
    AXI_02_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_02_WLAST : in STD_LOGIC;
    AXI_02_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_02_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_02_WVALID : in STD_LOGIC;
    AXI_03_ACLK : in STD_LOGIC;
    AXI_03_ARESET_N : in STD_LOGIC;
    AXI_03_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_03_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_03_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_03_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_03_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_03_ARVALID : in STD_LOGIC;
    AXI_03_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_03_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_03_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_03_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_03_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_03_AWVALID : in STD_LOGIC;
    AXI_03_RREADY : in STD_LOGIC;
    AXI_03_BREADY : in STD_LOGIC;
    AXI_03_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_03_WLAST : in STD_LOGIC;
    AXI_03_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_03_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_03_WVALID : in STD_LOGIC;
    AXI_04_ACLK : in STD_LOGIC;
    AXI_04_ARESET_N : in STD_LOGIC;
    AXI_04_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_04_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_04_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_04_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_04_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_04_ARVALID : in STD_LOGIC;
    AXI_04_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_04_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_04_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_04_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_04_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_04_AWVALID : in STD_LOGIC;
    AXI_04_RREADY : in STD_LOGIC;
    AXI_04_BREADY : in STD_LOGIC;
    AXI_04_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_04_WLAST : in STD_LOGIC;
    AXI_04_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_04_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_04_WVALID : in STD_LOGIC;
    AXI_05_ACLK : in STD_LOGIC;
    AXI_05_ARESET_N : in STD_LOGIC;
    AXI_05_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_05_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_05_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_05_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_05_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_05_ARVALID : in STD_LOGIC;
    AXI_05_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_05_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_05_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_05_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_05_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_05_AWVALID : in STD_LOGIC;
    AXI_05_RREADY : in STD_LOGIC;
    AXI_05_BREADY : in STD_LOGIC;
    AXI_05_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_05_WLAST : in STD_LOGIC;
    AXI_05_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_05_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_05_WVALID : in STD_LOGIC;
    AXI_06_ACLK : in STD_LOGIC;
    AXI_06_ARESET_N : in STD_LOGIC;
    AXI_06_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_06_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_06_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_06_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_06_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_06_ARVALID : in STD_LOGIC;
    AXI_06_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_06_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_06_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_06_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_06_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_06_AWVALID : in STD_LOGIC;
    AXI_06_RREADY : in STD_LOGIC;
    AXI_06_BREADY : in STD_LOGIC;
    AXI_06_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_06_WLAST : in STD_LOGIC;
    AXI_06_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_06_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_06_WVALID : in STD_LOGIC;
    AXI_07_ACLK : in STD_LOGIC;
    AXI_07_ARESET_N : in STD_LOGIC;
    AXI_07_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_07_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_07_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_07_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_07_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_07_ARVALID : in STD_LOGIC;
    AXI_07_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_07_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_07_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_07_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_07_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_07_AWVALID : in STD_LOGIC;
    AXI_07_RREADY : in STD_LOGIC;
    AXI_07_BREADY : in STD_LOGIC;
    AXI_07_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_07_WLAST : in STD_LOGIC;
    AXI_07_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_07_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_07_WVALID : in STD_LOGIC;
    AXI_08_ACLK : in STD_LOGIC;
    AXI_08_ARESET_N : in STD_LOGIC;
    AXI_08_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_08_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_08_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_08_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_08_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_08_ARVALID : in STD_LOGIC;
    AXI_08_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_08_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_08_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_08_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_08_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_08_AWVALID : in STD_LOGIC;
    AXI_08_RREADY : in STD_LOGIC;
    AXI_08_BREADY : in STD_LOGIC;
    AXI_08_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_08_WLAST : in STD_LOGIC;
    AXI_08_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_08_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_08_WVALID : in STD_LOGIC;
    AXI_09_ACLK : in STD_LOGIC;
    AXI_09_ARESET_N : in STD_LOGIC;
    AXI_09_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_09_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_09_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_09_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_09_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_09_ARVALID : in STD_LOGIC;
    AXI_09_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_09_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_09_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_09_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_09_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_09_AWVALID : in STD_LOGIC;
    AXI_09_RREADY : in STD_LOGIC;
    AXI_09_BREADY : in STD_LOGIC;
    AXI_09_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_09_WLAST : in STD_LOGIC;
    AXI_09_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_09_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_09_WVALID : in STD_LOGIC;
    AXI_10_ACLK : in STD_LOGIC;
    AXI_10_ARESET_N : in STD_LOGIC;
    AXI_10_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_10_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_10_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_10_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_10_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_10_ARVALID : in STD_LOGIC;
    AXI_10_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_10_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_10_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_10_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_10_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_10_AWVALID : in STD_LOGIC;
    AXI_10_RREADY : in STD_LOGIC;
    AXI_10_BREADY : in STD_LOGIC;
    AXI_10_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_10_WLAST : in STD_LOGIC;
    AXI_10_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_10_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_10_WVALID : in STD_LOGIC;
    AXI_11_ACLK : in STD_LOGIC;
    AXI_11_ARESET_N : in STD_LOGIC;
    AXI_11_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_11_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_11_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_11_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_11_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_11_ARVALID : in STD_LOGIC;
    AXI_11_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_11_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_11_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_11_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_11_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_11_AWVALID : in STD_LOGIC;
    AXI_11_RREADY : in STD_LOGIC;
    AXI_11_BREADY : in STD_LOGIC;
    AXI_11_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_11_WLAST : in STD_LOGIC;
    AXI_11_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_11_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_11_WVALID : in STD_LOGIC;
    AXI_12_ACLK : in STD_LOGIC;
    AXI_12_ARESET_N : in STD_LOGIC;
    AXI_12_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_12_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_12_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_12_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_12_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_12_ARVALID : in STD_LOGIC;
    AXI_12_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_12_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_12_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_12_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_12_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_12_AWVALID : in STD_LOGIC;
    AXI_12_RREADY : in STD_LOGIC;
    AXI_12_BREADY : in STD_LOGIC;
    AXI_12_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_12_WLAST : in STD_LOGIC;
    AXI_12_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_12_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_12_WVALID : in STD_LOGIC;
    AXI_13_ACLK : in STD_LOGIC;
    AXI_13_ARESET_N : in STD_LOGIC;
    AXI_13_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_13_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_13_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_13_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_13_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_13_ARVALID : in STD_LOGIC;
    AXI_13_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_13_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_13_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_13_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_13_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_13_AWVALID : in STD_LOGIC;
    AXI_13_RREADY : in STD_LOGIC;
    AXI_13_BREADY : in STD_LOGIC;
    AXI_13_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_13_WLAST : in STD_LOGIC;
    AXI_13_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_13_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_13_WVALID : in STD_LOGIC;
    AXI_14_ACLK : in STD_LOGIC;
    AXI_14_ARESET_N : in STD_LOGIC;
    AXI_14_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_14_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_14_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_14_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_14_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_14_ARVALID : in STD_LOGIC;
    AXI_14_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_14_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_14_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_14_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_14_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_14_AWVALID : in STD_LOGIC;
    AXI_14_RREADY : in STD_LOGIC;
    AXI_14_BREADY : in STD_LOGIC;
    AXI_14_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_14_WLAST : in STD_LOGIC;
    AXI_14_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_14_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_14_WVALID : in STD_LOGIC;
    AXI_15_ACLK : in STD_LOGIC;
    AXI_15_ARESET_N : in STD_LOGIC;
    AXI_15_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_15_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_15_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_15_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_15_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_15_ARVALID : in STD_LOGIC;
    AXI_15_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_15_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_15_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_15_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_15_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_15_AWVALID : in STD_LOGIC;
    AXI_15_RREADY : in STD_LOGIC;
    AXI_15_BREADY : in STD_LOGIC;
    AXI_15_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_15_WLAST : in STD_LOGIC;
    AXI_15_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_15_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_15_WVALID : in STD_LOGIC;
    AXI_16_ACLK : in STD_LOGIC;
    AXI_16_ARESET_N : in STD_LOGIC;
    AXI_16_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_16_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_16_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_16_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_16_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_16_ARVALID : in STD_LOGIC;
    AXI_16_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_16_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_16_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_16_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_16_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_16_AWVALID : in STD_LOGIC;
    AXI_16_RREADY : in STD_LOGIC;
    AXI_16_BREADY : in STD_LOGIC;
    AXI_16_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_16_WLAST : in STD_LOGIC;
    AXI_16_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_16_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_16_WVALID : in STD_LOGIC;
    AXI_17_ACLK : in STD_LOGIC;
    AXI_17_ARESET_N : in STD_LOGIC;
    AXI_17_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_17_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_17_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_17_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_17_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_17_ARVALID : in STD_LOGIC;
    AXI_17_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_17_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_17_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_17_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_17_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_17_AWVALID : in STD_LOGIC;
    AXI_17_RREADY : in STD_LOGIC;
    AXI_17_BREADY : in STD_LOGIC;
    AXI_17_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_17_WLAST : in STD_LOGIC;
    AXI_17_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_17_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_17_WVALID : in STD_LOGIC;
    AXI_18_ACLK : in STD_LOGIC;
    AXI_18_ARESET_N : in STD_LOGIC;
    AXI_18_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_18_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_18_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_18_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_18_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_18_ARVALID : in STD_LOGIC;
    AXI_18_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_18_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_18_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_18_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_18_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_18_AWVALID : in STD_LOGIC;
    AXI_18_RREADY : in STD_LOGIC;
    AXI_18_BREADY : in STD_LOGIC;
    AXI_18_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_18_WLAST : in STD_LOGIC;
    AXI_18_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_18_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_18_WVALID : in STD_LOGIC;
    AXI_19_ACLK : in STD_LOGIC;
    AXI_19_ARESET_N : in STD_LOGIC;
    AXI_19_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_19_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_19_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_19_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_19_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_19_ARVALID : in STD_LOGIC;
    AXI_19_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_19_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_19_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_19_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_19_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_19_AWVALID : in STD_LOGIC;
    AXI_19_RREADY : in STD_LOGIC;
    AXI_19_BREADY : in STD_LOGIC;
    AXI_19_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_19_WLAST : in STD_LOGIC;
    AXI_19_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_19_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_19_WVALID : in STD_LOGIC;
    AXI_20_ACLK : in STD_LOGIC;
    AXI_20_ARESET_N : in STD_LOGIC;
    AXI_20_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_20_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_20_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_20_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_20_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_20_ARVALID : in STD_LOGIC;
    AXI_20_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_20_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_20_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_20_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_20_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_20_AWVALID : in STD_LOGIC;
    AXI_20_RREADY : in STD_LOGIC;
    AXI_20_BREADY : in STD_LOGIC;
    AXI_20_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_20_WLAST : in STD_LOGIC;
    AXI_20_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_20_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_20_WVALID : in STD_LOGIC;
    AXI_21_ACLK : in STD_LOGIC;
    AXI_21_ARESET_N : in STD_LOGIC;
    AXI_21_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_21_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_21_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_21_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_21_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_21_ARVALID : in STD_LOGIC;
    AXI_21_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_21_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_21_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_21_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_21_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_21_AWVALID : in STD_LOGIC;
    AXI_21_RREADY : in STD_LOGIC;
    AXI_21_BREADY : in STD_LOGIC;
    AXI_21_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_21_WLAST : in STD_LOGIC;
    AXI_21_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_21_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_21_WVALID : in STD_LOGIC;
    AXI_22_ACLK : in STD_LOGIC;
    AXI_22_ARESET_N : in STD_LOGIC;
    AXI_22_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_22_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_22_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_22_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_22_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_22_ARVALID : in STD_LOGIC;
    AXI_22_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_22_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_22_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_22_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_22_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_22_AWVALID : in STD_LOGIC;
    AXI_22_RREADY : in STD_LOGIC;
    AXI_22_BREADY : in STD_LOGIC;
    AXI_22_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_22_WLAST : in STD_LOGIC;
    AXI_22_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_22_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_22_WVALID : in STD_LOGIC;
    AXI_23_ACLK : in STD_LOGIC;
    AXI_23_ARESET_N : in STD_LOGIC;
    AXI_23_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_23_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_23_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_23_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_23_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_23_ARVALID : in STD_LOGIC;
    AXI_23_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_23_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_23_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_23_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_23_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_23_AWVALID : in STD_LOGIC;
    AXI_23_RREADY : in STD_LOGIC;
    AXI_23_BREADY : in STD_LOGIC;
    AXI_23_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_23_WLAST : in STD_LOGIC;
    AXI_23_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_23_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_23_WVALID : in STD_LOGIC;
    AXI_24_ACLK : in STD_LOGIC;
    AXI_24_ARESET_N : in STD_LOGIC;
    AXI_24_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_24_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_24_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_24_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_24_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_24_ARVALID : in STD_LOGIC;
    AXI_24_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_24_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_24_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_24_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_24_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_24_AWVALID : in STD_LOGIC;
    AXI_24_RREADY : in STD_LOGIC;
    AXI_24_BREADY : in STD_LOGIC;
    AXI_24_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_24_WLAST : in STD_LOGIC;
    AXI_24_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_24_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_24_WVALID : in STD_LOGIC;
    AXI_25_ACLK : in STD_LOGIC;
    AXI_25_ARESET_N : in STD_LOGIC;
    AXI_25_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_25_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_25_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_25_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_25_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_25_ARVALID : in STD_LOGIC;
    AXI_25_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_25_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_25_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_25_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_25_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_25_AWVALID : in STD_LOGIC;
    AXI_25_RREADY : in STD_LOGIC;
    AXI_25_BREADY : in STD_LOGIC;
    AXI_25_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_25_WLAST : in STD_LOGIC;
    AXI_25_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_25_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_25_WVALID : in STD_LOGIC;
    AXI_26_ACLK : in STD_LOGIC;
    AXI_26_ARESET_N : in STD_LOGIC;
    AXI_26_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_26_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_26_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_26_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_26_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_26_ARVALID : in STD_LOGIC;
    AXI_26_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_26_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_26_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_26_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_26_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_26_AWVALID : in STD_LOGIC;
    AXI_26_RREADY : in STD_LOGIC;
    AXI_26_BREADY : in STD_LOGIC;
    AXI_26_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_26_WLAST : in STD_LOGIC;
    AXI_26_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_26_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_26_WVALID : in STD_LOGIC;
    AXI_27_ACLK : in STD_LOGIC;
    AXI_27_ARESET_N : in STD_LOGIC;
    AXI_27_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_27_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_27_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_27_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_27_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_27_ARVALID : in STD_LOGIC;
    AXI_27_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_27_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_27_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_27_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_27_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_27_AWVALID : in STD_LOGIC;
    AXI_27_RREADY : in STD_LOGIC;
    AXI_27_BREADY : in STD_LOGIC;
    AXI_27_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_27_WLAST : in STD_LOGIC;
    AXI_27_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_27_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_27_WVALID : in STD_LOGIC;
    AXI_28_ACLK : in STD_LOGIC;
    AXI_28_ARESET_N : in STD_LOGIC;
    AXI_28_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_28_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_28_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_28_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_28_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_28_ARVALID : in STD_LOGIC;
    AXI_28_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_28_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_28_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_28_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_28_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_28_AWVALID : in STD_LOGIC;
    AXI_28_RREADY : in STD_LOGIC;
    AXI_28_BREADY : in STD_LOGIC;
    AXI_28_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_28_WLAST : in STD_LOGIC;
    AXI_28_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_28_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_28_WVALID : in STD_LOGIC;
    AXI_29_ACLK : in STD_LOGIC;
    AXI_29_ARESET_N : in STD_LOGIC;
    AXI_29_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_29_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_29_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_29_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_29_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_29_ARVALID : in STD_LOGIC;
    AXI_29_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_29_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_29_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_29_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_29_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_29_AWVALID : in STD_LOGIC;
    AXI_29_RREADY : in STD_LOGIC;
    AXI_29_BREADY : in STD_LOGIC;
    AXI_29_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_29_WLAST : in STD_LOGIC;
    AXI_29_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_29_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_29_WVALID : in STD_LOGIC;
    AXI_30_ACLK : in STD_LOGIC;
    AXI_30_ARESET_N : in STD_LOGIC;
    AXI_30_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_30_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_30_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_30_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_30_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_30_ARVALID : in STD_LOGIC;
    AXI_30_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_30_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_30_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_30_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_30_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_30_AWVALID : in STD_LOGIC;
    AXI_30_RREADY : in STD_LOGIC;
    AXI_30_BREADY : in STD_LOGIC;
    AXI_30_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_30_WLAST : in STD_LOGIC;
    AXI_30_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_30_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_30_WVALID : in STD_LOGIC;
    AXI_31_ACLK : in STD_LOGIC;
    AXI_31_ARESET_N : in STD_LOGIC;
    AXI_31_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_31_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_31_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_31_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_31_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_31_ARVALID : in STD_LOGIC;
    AXI_31_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_31_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_31_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_31_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_31_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_31_AWVALID : in STD_LOGIC;
    AXI_31_RREADY : in STD_LOGIC;
    AXI_31_BREADY : in STD_LOGIC;
    AXI_31_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_31_WLAST : in STD_LOGIC;
    AXI_31_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_31_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_31_WVALID : in STD_LOGIC;
    APB_0_PWDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    APB_0_PADDR : in STD_LOGIC_VECTOR ( 21 downto 0 );
    APB_0_PCLK : in STD_LOGIC;
    APB_0_PENABLE : in STD_LOGIC;
    APB_0_PRESET_N : in STD_LOGIC;
    APB_0_PSEL : in STD_LOGIC;
    APB_0_PWRITE : in STD_LOGIC;
    APB_1_PWDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    APB_1_PADDR : in STD_LOGIC_VECTOR ( 21 downto 0 );
    APB_1_PCLK : in STD_LOGIC;
    APB_1_PENABLE : in STD_LOGIC;
    APB_1_PRESET_N : in STD_LOGIC;
    APB_1_PSEL : in STD_LOGIC;
    APB_1_PWRITE : in STD_LOGIC;
    AXI_00_ARREADY : out STD_LOGIC;
    AXI_00_AWREADY : out STD_LOGIC;
    AXI_00_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_00_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_00_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_00_RLAST : out STD_LOGIC;
    AXI_00_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_00_RVALID : out STD_LOGIC;
    AXI_00_WREADY : out STD_LOGIC;
    AXI_00_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_00_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_00_BVALID : out STD_LOGIC;
    AXI_00_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_00_DFI_CLK_BUF : out STD_LOGIC;
    AXI_00_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_00_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_00_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_00_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_00_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_00_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_00_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_00_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_00_MC_STATUS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_00_PHY_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_01_ARREADY : out STD_LOGIC;
    AXI_01_AWREADY : out STD_LOGIC;
    AXI_01_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_01_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_01_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_01_RLAST : out STD_LOGIC;
    AXI_01_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_01_RVALID : out STD_LOGIC;
    AXI_01_WREADY : out STD_LOGIC;
    AXI_01_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_01_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_01_BVALID : out STD_LOGIC;
    AXI_01_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_01_DFI_CLK_BUF : out STD_LOGIC;
    AXI_01_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_01_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_01_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_01_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_01_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_01_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_01_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_01_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_02_ARREADY : out STD_LOGIC;
    AXI_02_AWREADY : out STD_LOGIC;
    AXI_02_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_02_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_02_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_02_RLAST : out STD_LOGIC;
    AXI_02_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_02_RVALID : out STD_LOGIC;
    AXI_02_WREADY : out STD_LOGIC;
    AXI_02_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_02_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_02_BVALID : out STD_LOGIC;
    AXI_02_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_02_DFI_CLK_BUF : out STD_LOGIC;
    AXI_02_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_02_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_02_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_02_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_02_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_02_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_02_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_02_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_02_MC_STATUS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_02_PHY_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_03_ARREADY : out STD_LOGIC;
    AXI_03_AWREADY : out STD_LOGIC;
    AXI_03_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_03_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_03_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_03_RLAST : out STD_LOGIC;
    AXI_03_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_03_RVALID : out STD_LOGIC;
    AXI_03_WREADY : out STD_LOGIC;
    AXI_03_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_03_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_03_BVALID : out STD_LOGIC;
    AXI_03_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_03_DFI_CLK_BUF : out STD_LOGIC;
    AXI_03_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_03_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_03_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_03_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_03_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_03_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_03_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_03_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_04_ARREADY : out STD_LOGIC;
    AXI_04_AWREADY : out STD_LOGIC;
    AXI_04_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_04_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_04_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_04_RLAST : out STD_LOGIC;
    AXI_04_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_04_RVALID : out STD_LOGIC;
    AXI_04_WREADY : out STD_LOGIC;
    AXI_04_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_04_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_04_BVALID : out STD_LOGIC;
    AXI_04_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_04_DFI_CLK_BUF : out STD_LOGIC;
    AXI_04_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_04_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_04_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_04_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_04_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_04_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_04_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_04_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_04_MC_STATUS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_04_PHY_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_05_ARREADY : out STD_LOGIC;
    AXI_05_AWREADY : out STD_LOGIC;
    AXI_05_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_05_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_05_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_05_RLAST : out STD_LOGIC;
    AXI_05_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_05_RVALID : out STD_LOGIC;
    AXI_05_WREADY : out STD_LOGIC;
    AXI_05_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_05_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_05_BVALID : out STD_LOGIC;
    AXI_05_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_05_DFI_CLK_BUF : out STD_LOGIC;
    AXI_05_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_05_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_05_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_05_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_05_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_05_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_05_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_05_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_06_ARREADY : out STD_LOGIC;
    AXI_06_AWREADY : out STD_LOGIC;
    AXI_06_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_06_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_06_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_06_RLAST : out STD_LOGIC;
    AXI_06_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_06_RVALID : out STD_LOGIC;
    AXI_06_WREADY : out STD_LOGIC;
    AXI_06_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_06_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_06_BVALID : out STD_LOGIC;
    AXI_06_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_06_DFI_CLK_BUF : out STD_LOGIC;
    AXI_06_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_06_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_06_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_06_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_06_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_06_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_06_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_06_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_06_MC_STATUS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_06_PHY_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_07_ARREADY : out STD_LOGIC;
    AXI_07_AWREADY : out STD_LOGIC;
    AXI_07_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_07_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_07_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_07_RLAST : out STD_LOGIC;
    AXI_07_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_07_RVALID : out STD_LOGIC;
    AXI_07_WREADY : out STD_LOGIC;
    AXI_07_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_07_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_07_BVALID : out STD_LOGIC;
    AXI_07_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_07_DFI_CLK_BUF : out STD_LOGIC;
    AXI_07_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_07_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_07_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_07_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_07_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_07_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_07_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_07_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_08_ARREADY : out STD_LOGIC;
    AXI_08_AWREADY : out STD_LOGIC;
    AXI_08_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_08_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_08_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_08_RLAST : out STD_LOGIC;
    AXI_08_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_08_RVALID : out STD_LOGIC;
    AXI_08_WREADY : out STD_LOGIC;
    AXI_08_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_08_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_08_BVALID : out STD_LOGIC;
    AXI_08_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_08_DFI_CLK_BUF : out STD_LOGIC;
    AXI_08_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_08_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_08_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_08_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_08_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_08_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_08_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_08_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_08_MC_STATUS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_08_PHY_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_09_ARREADY : out STD_LOGIC;
    AXI_09_AWREADY : out STD_LOGIC;
    AXI_09_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_09_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_09_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_09_RLAST : out STD_LOGIC;
    AXI_09_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_09_RVALID : out STD_LOGIC;
    AXI_09_WREADY : out STD_LOGIC;
    AXI_09_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_09_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_09_BVALID : out STD_LOGIC;
    AXI_09_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_09_DFI_CLK_BUF : out STD_LOGIC;
    AXI_09_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_09_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_09_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_09_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_09_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_09_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_09_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_09_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_10_ARREADY : out STD_LOGIC;
    AXI_10_AWREADY : out STD_LOGIC;
    AXI_10_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_10_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_10_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_10_RLAST : out STD_LOGIC;
    AXI_10_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_10_RVALID : out STD_LOGIC;
    AXI_10_WREADY : out STD_LOGIC;
    AXI_10_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_10_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_10_BVALID : out STD_LOGIC;
    AXI_10_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_10_DFI_CLK_BUF : out STD_LOGIC;
    AXI_10_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_10_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_10_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_10_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_10_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_10_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_10_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_10_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_10_MC_STATUS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_10_PHY_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_11_ARREADY : out STD_LOGIC;
    AXI_11_AWREADY : out STD_LOGIC;
    AXI_11_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_11_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_11_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_11_RLAST : out STD_LOGIC;
    AXI_11_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_11_RVALID : out STD_LOGIC;
    AXI_11_WREADY : out STD_LOGIC;
    AXI_11_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_11_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_11_BVALID : out STD_LOGIC;
    AXI_11_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_11_DFI_CLK_BUF : out STD_LOGIC;
    AXI_11_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_11_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_11_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_11_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_11_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_11_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_11_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_11_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_12_ARREADY : out STD_LOGIC;
    AXI_12_AWREADY : out STD_LOGIC;
    AXI_12_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_12_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_12_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_12_RLAST : out STD_LOGIC;
    AXI_12_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_12_RVALID : out STD_LOGIC;
    AXI_12_WREADY : out STD_LOGIC;
    AXI_12_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_12_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_12_BVALID : out STD_LOGIC;
    AXI_12_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_12_DFI_CLK_BUF : out STD_LOGIC;
    AXI_12_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_12_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_12_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_12_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_12_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_12_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_12_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_12_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_12_MC_STATUS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_12_PHY_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_13_ARREADY : out STD_LOGIC;
    AXI_13_AWREADY : out STD_LOGIC;
    AXI_13_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_13_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_13_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_13_RLAST : out STD_LOGIC;
    AXI_13_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_13_RVALID : out STD_LOGIC;
    AXI_13_WREADY : out STD_LOGIC;
    AXI_13_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_13_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_13_BVALID : out STD_LOGIC;
    AXI_13_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_13_DFI_CLK_BUF : out STD_LOGIC;
    AXI_13_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_13_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_13_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_13_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_13_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_13_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_13_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_13_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_14_ARREADY : out STD_LOGIC;
    AXI_14_AWREADY : out STD_LOGIC;
    AXI_14_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_14_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_14_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_14_RLAST : out STD_LOGIC;
    AXI_14_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_14_RVALID : out STD_LOGIC;
    AXI_14_WREADY : out STD_LOGIC;
    AXI_14_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_14_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_14_BVALID : out STD_LOGIC;
    AXI_14_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_14_DFI_CLK_BUF : out STD_LOGIC;
    AXI_14_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_14_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_14_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_14_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_14_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_14_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_14_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_14_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_14_MC_STATUS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_14_PHY_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_15_ARREADY : out STD_LOGIC;
    AXI_15_AWREADY : out STD_LOGIC;
    AXI_15_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_15_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_15_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_15_RLAST : out STD_LOGIC;
    AXI_15_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_15_RVALID : out STD_LOGIC;
    AXI_15_WREADY : out STD_LOGIC;
    AXI_15_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_15_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_15_BVALID : out STD_LOGIC;
    AXI_15_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_15_DFI_CLK_BUF : out STD_LOGIC;
    AXI_15_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_15_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_15_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_15_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_15_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_15_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_15_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_15_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_16_ARREADY : out STD_LOGIC;
    AXI_16_AWREADY : out STD_LOGIC;
    AXI_16_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_16_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_16_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_16_RLAST : out STD_LOGIC;
    AXI_16_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_16_RVALID : out STD_LOGIC;
    AXI_16_WREADY : out STD_LOGIC;
    AXI_16_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_16_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_16_BVALID : out STD_LOGIC;
    AXI_16_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_16_DFI_CLK_BUF : out STD_LOGIC;
    AXI_16_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_16_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_16_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_16_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_16_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_16_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_16_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_16_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_16_MC_STATUS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_16_PHY_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_17_ARREADY : out STD_LOGIC;
    AXI_17_AWREADY : out STD_LOGIC;
    AXI_17_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_17_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_17_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_17_RLAST : out STD_LOGIC;
    AXI_17_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_17_RVALID : out STD_LOGIC;
    AXI_17_WREADY : out STD_LOGIC;
    AXI_17_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_17_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_17_BVALID : out STD_LOGIC;
    AXI_17_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_17_DFI_CLK_BUF : out STD_LOGIC;
    AXI_17_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_17_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_17_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_17_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_17_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_17_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_17_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_17_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_18_ARREADY : out STD_LOGIC;
    AXI_18_AWREADY : out STD_LOGIC;
    AXI_18_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_18_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_18_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_18_RLAST : out STD_LOGIC;
    AXI_18_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_18_RVALID : out STD_LOGIC;
    AXI_18_WREADY : out STD_LOGIC;
    AXI_18_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_18_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_18_BVALID : out STD_LOGIC;
    AXI_18_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_18_DFI_CLK_BUF : out STD_LOGIC;
    AXI_18_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_18_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_18_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_18_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_18_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_18_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_18_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_18_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_18_MC_STATUS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_18_PHY_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_19_ARREADY : out STD_LOGIC;
    AXI_19_AWREADY : out STD_LOGIC;
    AXI_19_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_19_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_19_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_19_RLAST : out STD_LOGIC;
    AXI_19_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_19_RVALID : out STD_LOGIC;
    AXI_19_WREADY : out STD_LOGIC;
    AXI_19_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_19_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_19_BVALID : out STD_LOGIC;
    AXI_19_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_19_DFI_CLK_BUF : out STD_LOGIC;
    AXI_19_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_19_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_19_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_19_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_19_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_19_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_19_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_19_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_20_ARREADY : out STD_LOGIC;
    AXI_20_AWREADY : out STD_LOGIC;
    AXI_20_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_20_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_20_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_20_RLAST : out STD_LOGIC;
    AXI_20_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_20_RVALID : out STD_LOGIC;
    AXI_20_WREADY : out STD_LOGIC;
    AXI_20_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_20_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_20_BVALID : out STD_LOGIC;
    AXI_20_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_20_DFI_CLK_BUF : out STD_LOGIC;
    AXI_20_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_20_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_20_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_20_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_20_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_20_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_20_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_20_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_20_MC_STATUS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_20_PHY_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_21_ARREADY : out STD_LOGIC;
    AXI_21_AWREADY : out STD_LOGIC;
    AXI_21_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_21_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_21_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_21_RLAST : out STD_LOGIC;
    AXI_21_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_21_RVALID : out STD_LOGIC;
    AXI_21_WREADY : out STD_LOGIC;
    AXI_21_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_21_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_21_BVALID : out STD_LOGIC;
    AXI_21_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_21_DFI_CLK_BUF : out STD_LOGIC;
    AXI_21_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_21_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_21_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_21_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_21_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_21_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_21_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_21_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_22_ARREADY : out STD_LOGIC;
    AXI_22_AWREADY : out STD_LOGIC;
    AXI_22_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_22_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_22_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_22_RLAST : out STD_LOGIC;
    AXI_22_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_22_RVALID : out STD_LOGIC;
    AXI_22_WREADY : out STD_LOGIC;
    AXI_22_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_22_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_22_BVALID : out STD_LOGIC;
    AXI_22_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_22_DFI_CLK_BUF : out STD_LOGIC;
    AXI_22_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_22_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_22_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_22_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_22_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_22_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_22_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_22_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_22_MC_STATUS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_22_PHY_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_23_ARREADY : out STD_LOGIC;
    AXI_23_AWREADY : out STD_LOGIC;
    AXI_23_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_23_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_23_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_23_RLAST : out STD_LOGIC;
    AXI_23_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_23_RVALID : out STD_LOGIC;
    AXI_23_WREADY : out STD_LOGIC;
    AXI_23_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_23_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_23_BVALID : out STD_LOGIC;
    AXI_23_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_23_DFI_CLK_BUF : out STD_LOGIC;
    AXI_23_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_23_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_23_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_23_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_23_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_23_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_23_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_23_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_24_ARREADY : out STD_LOGIC;
    AXI_24_AWREADY : out STD_LOGIC;
    AXI_24_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_24_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_24_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_24_RLAST : out STD_LOGIC;
    AXI_24_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_24_RVALID : out STD_LOGIC;
    AXI_24_WREADY : out STD_LOGIC;
    AXI_24_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_24_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_24_BVALID : out STD_LOGIC;
    AXI_24_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_24_DFI_CLK_BUF : out STD_LOGIC;
    AXI_24_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_24_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_24_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_24_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_24_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_24_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_24_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_24_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_24_MC_STATUS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_24_PHY_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_25_ARREADY : out STD_LOGIC;
    AXI_25_AWREADY : out STD_LOGIC;
    AXI_25_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_25_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_25_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_25_RLAST : out STD_LOGIC;
    AXI_25_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_25_RVALID : out STD_LOGIC;
    AXI_25_WREADY : out STD_LOGIC;
    AXI_25_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_25_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_25_BVALID : out STD_LOGIC;
    AXI_25_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_25_DFI_CLK_BUF : out STD_LOGIC;
    AXI_25_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_25_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_25_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_25_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_25_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_25_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_25_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_25_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_26_ARREADY : out STD_LOGIC;
    AXI_26_AWREADY : out STD_LOGIC;
    AXI_26_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_26_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_26_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_26_RLAST : out STD_LOGIC;
    AXI_26_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_26_RVALID : out STD_LOGIC;
    AXI_26_WREADY : out STD_LOGIC;
    AXI_26_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_26_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_26_BVALID : out STD_LOGIC;
    AXI_26_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_26_DFI_CLK_BUF : out STD_LOGIC;
    AXI_26_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_26_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_26_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_26_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_26_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_26_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_26_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_26_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_26_MC_STATUS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_26_PHY_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_27_ARREADY : out STD_LOGIC;
    AXI_27_AWREADY : out STD_LOGIC;
    AXI_27_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_27_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_27_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_27_RLAST : out STD_LOGIC;
    AXI_27_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_27_RVALID : out STD_LOGIC;
    AXI_27_WREADY : out STD_LOGIC;
    AXI_27_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_27_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_27_BVALID : out STD_LOGIC;
    AXI_27_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_27_DFI_CLK_BUF : out STD_LOGIC;
    AXI_27_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_27_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_27_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_27_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_27_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_27_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_27_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_27_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_28_ARREADY : out STD_LOGIC;
    AXI_28_AWREADY : out STD_LOGIC;
    AXI_28_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_28_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_28_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_28_RLAST : out STD_LOGIC;
    AXI_28_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_28_RVALID : out STD_LOGIC;
    AXI_28_WREADY : out STD_LOGIC;
    AXI_28_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_28_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_28_BVALID : out STD_LOGIC;
    AXI_28_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_28_DFI_CLK_BUF : out STD_LOGIC;
    AXI_28_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_28_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_28_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_28_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_28_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_28_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_28_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_28_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_28_MC_STATUS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_28_PHY_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_29_ARREADY : out STD_LOGIC;
    AXI_29_AWREADY : out STD_LOGIC;
    AXI_29_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_29_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_29_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_29_RLAST : out STD_LOGIC;
    AXI_29_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_29_RVALID : out STD_LOGIC;
    AXI_29_WREADY : out STD_LOGIC;
    AXI_29_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_29_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_29_BVALID : out STD_LOGIC;
    AXI_29_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_29_DFI_CLK_BUF : out STD_LOGIC;
    AXI_29_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_29_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_29_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_29_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_29_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_29_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_29_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_29_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_30_ARREADY : out STD_LOGIC;
    AXI_30_AWREADY : out STD_LOGIC;
    AXI_30_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_30_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_30_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_30_RLAST : out STD_LOGIC;
    AXI_30_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_30_RVALID : out STD_LOGIC;
    AXI_30_WREADY : out STD_LOGIC;
    AXI_30_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_30_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_30_BVALID : out STD_LOGIC;
    AXI_30_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_30_DFI_CLK_BUF : out STD_LOGIC;
    AXI_30_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_30_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_30_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_30_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_30_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_30_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_30_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_30_DFI_RST_N_BUF : out STD_LOGIC;
    AXI_30_MC_STATUS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_30_PHY_STATUS : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_31_ARREADY : out STD_LOGIC;
    AXI_31_AWREADY : out STD_LOGIC;
    AXI_31_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_31_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_31_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_31_RLAST : out STD_LOGIC;
    AXI_31_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_31_RVALID : out STD_LOGIC;
    AXI_31_WREADY : out STD_LOGIC;
    AXI_31_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_31_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_31_BVALID : out STD_LOGIC;
    AXI_31_DFI_AW_AERR_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_31_DFI_CLK_BUF : out STD_LOGIC;
    AXI_31_DFI_DBI_BYTE_DISABLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_31_DFI_DW_RDDATA_DBI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    AXI_31_DFI_DW_RDDATA_DERR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_31_DFI_DW_RDDATA_VALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_31_DFI_INIT_COMPLETE : out STD_LOGIC;
    AXI_31_DFI_PHYUPD_REQ : out STD_LOGIC;
    AXI_31_DFI_PHY_LP_STATE : out STD_LOGIC;
    AXI_31_DFI_RST_N_BUF : out STD_LOGIC;
    APB_0_PRDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    APB_0_PREADY : out STD_LOGIC;
    APB_0_PSLVERR : out STD_LOGIC;
    APB_1_PRDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    APB_1_PREADY : out STD_LOGIC;
    APB_1_PSLVERR : out STD_LOGIC;
    apb_complete_0 : out STD_LOGIC;
    apb_complete_1 : out STD_LOGIC;
    sl_iport0 : in STD_LOGIC_VECTOR ( 36 downto 0 );
    sl_oport0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    sl_iport1 : in STD_LOGIC_VECTOR ( 36 downto 0 );
    sl_oport1 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    DRAM_0_STAT_CATTRIP : out STD_LOGIC;
    DRAM_0_STAT_TEMP : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DRAM_1_STAT_CATTRIP : out STD_LOGIC;
    DRAM_1_STAT_TEMP : out STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute AXI_CLK1_FREQ : string;
  attribute AXI_CLK1_FREQ of hbm_0_hbm_v1_0_3 : entity is "16'b0000000111000010";
  attribute AXI_CLK_FREQ : string;
  attribute AXI_CLK_FREQ of hbm_0_hbm_v1_0_3 : entity is "16'b0000000111000010";
  attribute AXI_RST_ASSERT_WIDTH : integer;
  attribute AXI_RST_ASSERT_WIDTH of hbm_0_hbm_v1_0_3 : entity is 16;
  attribute AXI_RST_DEASSERT_WIDTH : integer;
  attribute AXI_RST_DEASSERT_WIDTH of hbm_0_hbm_v1_0_3 : entity is 2;
  attribute CLK_SEL_00 : string;
  attribute CLK_SEL_00 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_01 : string;
  attribute CLK_SEL_01 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_02 : string;
  attribute CLK_SEL_02 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_03 : string;
  attribute CLK_SEL_03 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_04 : string;
  attribute CLK_SEL_04 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_05 : string;
  attribute CLK_SEL_05 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_06 : string;
  attribute CLK_SEL_06 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_07 : string;
  attribute CLK_SEL_07 of hbm_0_hbm_v1_0_3 : entity is "TRUE";
  attribute CLK_SEL_08 : string;
  attribute CLK_SEL_08 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_09 : string;
  attribute CLK_SEL_09 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_10 : string;
  attribute CLK_SEL_10 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_11 : string;
  attribute CLK_SEL_11 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_12 : string;
  attribute CLK_SEL_12 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_13 : string;
  attribute CLK_SEL_13 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_14 : string;
  attribute CLK_SEL_14 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_15 : string;
  attribute CLK_SEL_15 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_16 : string;
  attribute CLK_SEL_16 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_17 : string;
  attribute CLK_SEL_17 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_18 : string;
  attribute CLK_SEL_18 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_19 : string;
  attribute CLK_SEL_19 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_20 : string;
  attribute CLK_SEL_20 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_21 : string;
  attribute CLK_SEL_21 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_22 : string;
  attribute CLK_SEL_22 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_23 : string;
  attribute CLK_SEL_23 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_24 : string;
  attribute CLK_SEL_24 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_25 : string;
  attribute CLK_SEL_25 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_26 : string;
  attribute CLK_SEL_26 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_27 : string;
  attribute CLK_SEL_27 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_28 : string;
  attribute CLK_SEL_28 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_29 : string;
  attribute CLK_SEL_29 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_30 : string;
  attribute CLK_SEL_30 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute CLK_SEL_31 : string;
  attribute CLK_SEL_31 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute DATARATE_STACK_0 : integer;
  attribute DATARATE_STACK_0 of hbm_0_hbm_v1_0_3 : entity is 1800;
  attribute DATARATE_STACK_1 : integer;
  attribute DATARATE_STACK_1 of hbm_0_hbm_v1_0_3 : entity is 1800;
  attribute HBM_CLK_FREQ_0 : string;
  attribute HBM_CLK_FREQ_0 of hbm_0_hbm_v1_0_3 : entity is "16'b0000001110000100";
  attribute HBM_CLK_FREQ_1 : string;
  attribute HBM_CLK_FREQ_1 of hbm_0_hbm_v1_0_3 : entity is "16'b0000001110000100";
  attribute HBM_REF_CLK_FREQ_0 : string;
  attribute HBM_REF_CLK_FREQ_0 of hbm_0_hbm_v1_0_3 : entity is "16'b0000000001100100";
  attribute HBM_REF_CLK_FREQ_1 : string;
  attribute HBM_REF_CLK_FREQ_1 of hbm_0_hbm_v1_0_3 : entity is "16'b0000000001100100";
  attribute HBM_STACK : integer;
  attribute HBM_STACK of hbm_0_hbm_v1_0_3 : entity is 1;
  attribute HBM_STACK_NUM : string;
  attribute HBM_STACK_NUM of hbm_0_hbm_v1_0_3 : entity is "16'b0000000000000000";
  attribute INIT_BYPASS : string;
  attribute INIT_BYPASS of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute MC_ENABLE_00 : string;
  attribute MC_ENABLE_00 of hbm_0_hbm_v1_0_3 : entity is "TRUE";
  attribute MC_ENABLE_01 : string;
  attribute MC_ENABLE_01 of hbm_0_hbm_v1_0_3 : entity is "TRUE";
  attribute MC_ENABLE_02 : string;
  attribute MC_ENABLE_02 of hbm_0_hbm_v1_0_3 : entity is "TRUE";
  attribute MC_ENABLE_03 : string;
  attribute MC_ENABLE_03 of hbm_0_hbm_v1_0_3 : entity is "TRUE";
  attribute MC_ENABLE_04 : string;
  attribute MC_ENABLE_04 of hbm_0_hbm_v1_0_3 : entity is "TRUE";
  attribute MC_ENABLE_05 : string;
  attribute MC_ENABLE_05 of hbm_0_hbm_v1_0_3 : entity is "TRUE";
  attribute MC_ENABLE_06 : string;
  attribute MC_ENABLE_06 of hbm_0_hbm_v1_0_3 : entity is "TRUE";
  attribute MC_ENABLE_07 : string;
  attribute MC_ENABLE_07 of hbm_0_hbm_v1_0_3 : entity is "TRUE";
  attribute MC_ENABLE_08 : string;
  attribute MC_ENABLE_08 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute MC_ENABLE_09 : string;
  attribute MC_ENABLE_09 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute MC_ENABLE_10 : string;
  attribute MC_ENABLE_10 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute MC_ENABLE_11 : string;
  attribute MC_ENABLE_11 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute MC_ENABLE_12 : string;
  attribute MC_ENABLE_12 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute MC_ENABLE_13 : string;
  attribute MC_ENABLE_13 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute MC_ENABLE_14 : string;
  attribute MC_ENABLE_14 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute MC_ENABLE_15 : string;
  attribute MC_ENABLE_15 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute MC_ENABLE_APB_00 : string;
  attribute MC_ENABLE_APB_00 of hbm_0_hbm_v1_0_3 : entity is "TRUE";
  attribute MC_ENABLE_APB_01 : string;
  attribute MC_ENABLE_APB_01 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hbm_0_hbm_v1_0_3 : entity is "hbm_v1_0_3";
  attribute PAGEHIT_PERCENT_00 : integer;
  attribute PAGEHIT_PERCENT_00 of hbm_0_hbm_v1_0_3 : entity is 75;
  attribute PAGEHIT_PERCENT_01 : integer;
  attribute PAGEHIT_PERCENT_01 of hbm_0_hbm_v1_0_3 : entity is 75;
  attribute PHY_ENABLE_00 : string;
  attribute PHY_ENABLE_00 of hbm_0_hbm_v1_0_3 : entity is "TRUE";
  attribute PHY_ENABLE_01 : string;
  attribute PHY_ENABLE_01 of hbm_0_hbm_v1_0_3 : entity is "TRUE";
  attribute PHY_ENABLE_02 : string;
  attribute PHY_ENABLE_02 of hbm_0_hbm_v1_0_3 : entity is "TRUE";
  attribute PHY_ENABLE_03 : string;
  attribute PHY_ENABLE_03 of hbm_0_hbm_v1_0_3 : entity is "TRUE";
  attribute PHY_ENABLE_04 : string;
  attribute PHY_ENABLE_04 of hbm_0_hbm_v1_0_3 : entity is "TRUE";
  attribute PHY_ENABLE_05 : string;
  attribute PHY_ENABLE_05 of hbm_0_hbm_v1_0_3 : entity is "TRUE";
  attribute PHY_ENABLE_06 : string;
  attribute PHY_ENABLE_06 of hbm_0_hbm_v1_0_3 : entity is "TRUE";
  attribute PHY_ENABLE_07 : string;
  attribute PHY_ENABLE_07 of hbm_0_hbm_v1_0_3 : entity is "TRUE";
  attribute PHY_ENABLE_08 : string;
  attribute PHY_ENABLE_08 of hbm_0_hbm_v1_0_3 : entity is "TRUE";
  attribute PHY_ENABLE_09 : string;
  attribute PHY_ENABLE_09 of hbm_0_hbm_v1_0_3 : entity is "TRUE";
  attribute PHY_ENABLE_10 : string;
  attribute PHY_ENABLE_10 of hbm_0_hbm_v1_0_3 : entity is "TRUE";
  attribute PHY_ENABLE_11 : string;
  attribute PHY_ENABLE_11 of hbm_0_hbm_v1_0_3 : entity is "TRUE";
  attribute PHY_ENABLE_12 : string;
  attribute PHY_ENABLE_12 of hbm_0_hbm_v1_0_3 : entity is "TRUE";
  attribute PHY_ENABLE_13 : string;
  attribute PHY_ENABLE_13 of hbm_0_hbm_v1_0_3 : entity is "TRUE";
  attribute PHY_ENABLE_14 : string;
  attribute PHY_ENABLE_14 of hbm_0_hbm_v1_0_3 : entity is "TRUE";
  attribute PHY_ENABLE_15 : string;
  attribute PHY_ENABLE_15 of hbm_0_hbm_v1_0_3 : entity is "TRUE";
  attribute PHY_ENABLE_16 : string;
  attribute PHY_ENABLE_16 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute PHY_ENABLE_17 : string;
  attribute PHY_ENABLE_17 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute PHY_ENABLE_18 : string;
  attribute PHY_ENABLE_18 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute PHY_ENABLE_19 : string;
  attribute PHY_ENABLE_19 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute PHY_ENABLE_20 : string;
  attribute PHY_ENABLE_20 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute PHY_ENABLE_21 : string;
  attribute PHY_ENABLE_21 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute PHY_ENABLE_22 : string;
  attribute PHY_ENABLE_22 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute PHY_ENABLE_23 : string;
  attribute PHY_ENABLE_23 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute PHY_ENABLE_24 : string;
  attribute PHY_ENABLE_24 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute PHY_ENABLE_25 : string;
  attribute PHY_ENABLE_25 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute PHY_ENABLE_26 : string;
  attribute PHY_ENABLE_26 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute PHY_ENABLE_27 : string;
  attribute PHY_ENABLE_27 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute PHY_ENABLE_28 : string;
  attribute PHY_ENABLE_28 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute PHY_ENABLE_29 : string;
  attribute PHY_ENABLE_29 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute PHY_ENABLE_30 : string;
  attribute PHY_ENABLE_30 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute PHY_ENABLE_31 : string;
  attribute PHY_ENABLE_31 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute PHY_ENABLE_APB_00 : string;
  attribute PHY_ENABLE_APB_00 of hbm_0_hbm_v1_0_3 : entity is "TRUE";
  attribute PHY_ENABLE_APB_01 : string;
  attribute PHY_ENABLE_APB_01 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute READ_PERCENT_00 : integer;
  attribute READ_PERCENT_00 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_01 : integer;
  attribute READ_PERCENT_01 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_02 : integer;
  attribute READ_PERCENT_02 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_03 : integer;
  attribute READ_PERCENT_03 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_04 : integer;
  attribute READ_PERCENT_04 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_05 : integer;
  attribute READ_PERCENT_05 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_06 : integer;
  attribute READ_PERCENT_06 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_07 : integer;
  attribute READ_PERCENT_07 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_08 : integer;
  attribute READ_PERCENT_08 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_09 : integer;
  attribute READ_PERCENT_09 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_10 : integer;
  attribute READ_PERCENT_10 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_11 : integer;
  attribute READ_PERCENT_11 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_12 : integer;
  attribute READ_PERCENT_12 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_13 : integer;
  attribute READ_PERCENT_13 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_14 : integer;
  attribute READ_PERCENT_14 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_15 : integer;
  attribute READ_PERCENT_15 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_16 : integer;
  attribute READ_PERCENT_16 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_17 : integer;
  attribute READ_PERCENT_17 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_18 : integer;
  attribute READ_PERCENT_18 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_19 : integer;
  attribute READ_PERCENT_19 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_20 : integer;
  attribute READ_PERCENT_20 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_21 : integer;
  attribute READ_PERCENT_21 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_22 : integer;
  attribute READ_PERCENT_22 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_23 : integer;
  attribute READ_PERCENT_23 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_24 : integer;
  attribute READ_PERCENT_24 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_25 : integer;
  attribute READ_PERCENT_25 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_26 : integer;
  attribute READ_PERCENT_26 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_27 : integer;
  attribute READ_PERCENT_27 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_28 : integer;
  attribute READ_PERCENT_28 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_29 : integer;
  attribute READ_PERCENT_29 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_30 : integer;
  attribute READ_PERCENT_30 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute READ_PERCENT_31 : integer;
  attribute READ_PERCENT_31 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute SWITCH_ENABLE_00 : string;
  attribute SWITCH_ENABLE_00 of hbm_0_hbm_v1_0_3 : entity is "TRUE";
  attribute SWITCH_ENABLE_01 : string;
  attribute SWITCH_ENABLE_01 of hbm_0_hbm_v1_0_3 : entity is "FALSE";
  attribute SWITCH_EN_0 : string;
  attribute SWITCH_EN_0 of hbm_0_hbm_v1_0_3 : entity is "16'b0000000000000001";
  attribute SWITCH_EN_1 : string;
  attribute SWITCH_EN_1 of hbm_0_hbm_v1_0_3 : entity is "16'b0000000000000000";
  attribute TEMP_WAIT_PERIOD_0 : integer;
  attribute TEMP_WAIT_PERIOD_0 of hbm_0_hbm_v1_0_3 : entity is 100000;
  attribute TEMP_WAIT_PERIOD_1 : integer;
  attribute TEMP_WAIT_PERIOD_1 of hbm_0_hbm_v1_0_3 : entity is 100000;
  attribute WRITE_PERCENT_00 : integer;
  attribute WRITE_PERCENT_00 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_01 : integer;
  attribute WRITE_PERCENT_01 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_02 : integer;
  attribute WRITE_PERCENT_02 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_03 : integer;
  attribute WRITE_PERCENT_03 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_04 : integer;
  attribute WRITE_PERCENT_04 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_05 : integer;
  attribute WRITE_PERCENT_05 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_06 : integer;
  attribute WRITE_PERCENT_06 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_07 : integer;
  attribute WRITE_PERCENT_07 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_08 : integer;
  attribute WRITE_PERCENT_08 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_09 : integer;
  attribute WRITE_PERCENT_09 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_10 : integer;
  attribute WRITE_PERCENT_10 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_11 : integer;
  attribute WRITE_PERCENT_11 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_12 : integer;
  attribute WRITE_PERCENT_12 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_13 : integer;
  attribute WRITE_PERCENT_13 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_14 : integer;
  attribute WRITE_PERCENT_14 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_15 : integer;
  attribute WRITE_PERCENT_15 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_16 : integer;
  attribute WRITE_PERCENT_16 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_17 : integer;
  attribute WRITE_PERCENT_17 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_18 : integer;
  attribute WRITE_PERCENT_18 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_19 : integer;
  attribute WRITE_PERCENT_19 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_20 : integer;
  attribute WRITE_PERCENT_20 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_21 : integer;
  attribute WRITE_PERCENT_21 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_22 : integer;
  attribute WRITE_PERCENT_22 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_23 : integer;
  attribute WRITE_PERCENT_23 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_24 : integer;
  attribute WRITE_PERCENT_24 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_25 : integer;
  attribute WRITE_PERCENT_25 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_26 : integer;
  attribute WRITE_PERCENT_26 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_27 : integer;
  attribute WRITE_PERCENT_27 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_28 : integer;
  attribute WRITE_PERCENT_28 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_29 : integer;
  attribute WRITE_PERCENT_29 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_30 : integer;
  attribute WRITE_PERCENT_30 of hbm_0_hbm_v1_0_3 : entity is 40;
  attribute WRITE_PERCENT_31 : integer;
  attribute WRITE_PERCENT_31 of hbm_0_hbm_v1_0_3 : entity is 40;
end hbm_0_hbm_v1_0_3;

architecture STRUCTURE of hbm_0_hbm_v1_0_3 is
  signal \<const0>\ : STD_LOGIC;
  signal \^dram_1_stat_temp\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal HBM_REF_CLK_0_bufg : STD_LOGIC;
  signal HBM_REF_CLK_0_ibuf : STD_LOGIC;
  signal \^apb_complete_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \ONE_STACK.u_HBM_REF_CLK_BUFG_0\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \ONE_STACK.u_HBM_REF_CLK_BUFG_0\ : label is "BUFG";
  attribute BOX_TYPE of \ONE_STACK.u_HBM_REF_CLK_IBUF_0\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \ONE_STACK.u_HBM_REF_CLK_IBUF_0\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of \ONE_STACK.u_HBM_REF_CLK_IBUF_0\ : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of \ONE_STACK.u_HBM_REF_CLK_IBUF_0\ : label is "AUTO";
  attribute dont_touch : string;
  attribute dont_touch of sl_iport0 : signal is "true";
  attribute dont_touch of sl_iport1 : signal is "true";
  attribute dont_touch of sl_oport0 : signal is "true";
  attribute dont_touch of sl_oport1 : signal is "true";
begin
  APB_1_PRDATA(31) <= \<const0>\;
  APB_1_PRDATA(30) <= \<const0>\;
  APB_1_PRDATA(29) <= \<const0>\;
  APB_1_PRDATA(28) <= \<const0>\;
  APB_1_PRDATA(27) <= \<const0>\;
  APB_1_PRDATA(26) <= \<const0>\;
  APB_1_PRDATA(25) <= \<const0>\;
  APB_1_PRDATA(24) <= \<const0>\;
  APB_1_PRDATA(23) <= \<const0>\;
  APB_1_PRDATA(22) <= \<const0>\;
  APB_1_PRDATA(21) <= \<const0>\;
  APB_1_PRDATA(20) <= \<const0>\;
  APB_1_PRDATA(19) <= \<const0>\;
  APB_1_PRDATA(18) <= \<const0>\;
  APB_1_PRDATA(17) <= \<const0>\;
  APB_1_PRDATA(16) <= \<const0>\;
  APB_1_PRDATA(15) <= \<const0>\;
  APB_1_PRDATA(14) <= \<const0>\;
  APB_1_PRDATA(13) <= \<const0>\;
  APB_1_PRDATA(12) <= \<const0>\;
  APB_1_PRDATA(11) <= \<const0>\;
  APB_1_PRDATA(10) <= \<const0>\;
  APB_1_PRDATA(9) <= \<const0>\;
  APB_1_PRDATA(8) <= \<const0>\;
  APB_1_PRDATA(7) <= \<const0>\;
  APB_1_PRDATA(6) <= \<const0>\;
  APB_1_PRDATA(5) <= \<const0>\;
  APB_1_PRDATA(4) <= \<const0>\;
  APB_1_PRDATA(3) <= \<const0>\;
  APB_1_PRDATA(2) <= \<const0>\;
  APB_1_PRDATA(1) <= \<const0>\;
  APB_1_PRDATA(0) <= \<const0>\;
  APB_1_PREADY <= \<const0>\;
  APB_1_PSLVERR <= \<const0>\;
  AXI_16_ARREADY <= \<const0>\;
  AXI_16_AWREADY <= \<const0>\;
  AXI_16_BID(5) <= \<const0>\;
  AXI_16_BID(4) <= \<const0>\;
  AXI_16_BID(3) <= \<const0>\;
  AXI_16_BID(2) <= \<const0>\;
  AXI_16_BID(1) <= \<const0>\;
  AXI_16_BID(0) <= \<const0>\;
  AXI_16_BRESP(1) <= \<const0>\;
  AXI_16_BRESP(0) <= \<const0>\;
  AXI_16_BVALID <= \<const0>\;
  AXI_16_DFI_AW_AERR_N(1) <= \<const0>\;
  AXI_16_DFI_AW_AERR_N(0) <= \<const0>\;
  AXI_16_DFI_CLK_BUF <= \<const0>\;
  AXI_16_DFI_DBI_BYTE_DISABLE(7) <= \<const0>\;
  AXI_16_DFI_DBI_BYTE_DISABLE(6) <= \<const0>\;
  AXI_16_DFI_DBI_BYTE_DISABLE(5) <= \<const0>\;
  AXI_16_DFI_DBI_BYTE_DISABLE(4) <= \<const0>\;
  AXI_16_DFI_DBI_BYTE_DISABLE(3) <= \<const0>\;
  AXI_16_DFI_DBI_BYTE_DISABLE(2) <= \<const0>\;
  AXI_16_DFI_DBI_BYTE_DISABLE(1) <= \<const0>\;
  AXI_16_DFI_DBI_BYTE_DISABLE(0) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DBI(20) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DBI(19) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DBI(18) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DBI(17) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DBI(16) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DBI(15) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DBI(14) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DBI(13) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DBI(12) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DBI(11) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DBI(10) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DBI(9) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DBI(8) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DBI(7) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DBI(6) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DBI(5) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DBI(4) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DBI(3) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DBI(2) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DBI(1) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DBI(0) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DERR(7) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DERR(6) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DERR(5) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DERR(4) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DERR(3) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DERR(2) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DERR(1) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_DERR(0) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_VALID(1) <= \<const0>\;
  AXI_16_DFI_DW_RDDATA_VALID(0) <= \<const0>\;
  AXI_16_DFI_INIT_COMPLETE <= \<const0>\;
  AXI_16_DFI_PHYUPD_REQ <= \<const0>\;
  AXI_16_DFI_PHY_LP_STATE <= \<const0>\;
  AXI_16_DFI_RST_N_BUF <= \<const0>\;
  AXI_16_MC_STATUS(5) <= \<const0>\;
  AXI_16_MC_STATUS(4) <= \<const0>\;
  AXI_16_MC_STATUS(3) <= \<const0>\;
  AXI_16_MC_STATUS(2) <= \<const0>\;
  AXI_16_MC_STATUS(1) <= \<const0>\;
  AXI_16_MC_STATUS(0) <= \<const0>\;
  AXI_16_PHY_STATUS(7) <= \<const0>\;
  AXI_16_PHY_STATUS(6) <= \<const0>\;
  AXI_16_PHY_STATUS(5) <= \<const0>\;
  AXI_16_PHY_STATUS(4) <= \<const0>\;
  AXI_16_PHY_STATUS(3) <= \<const0>\;
  AXI_16_PHY_STATUS(2) <= \<const0>\;
  AXI_16_PHY_STATUS(1) <= \<const0>\;
  AXI_16_PHY_STATUS(0) <= \<const0>\;
  AXI_16_RDATA(255) <= \<const0>\;
  AXI_16_RDATA(254) <= \<const0>\;
  AXI_16_RDATA(253) <= \<const0>\;
  AXI_16_RDATA(252) <= \<const0>\;
  AXI_16_RDATA(251) <= \<const0>\;
  AXI_16_RDATA(250) <= \<const0>\;
  AXI_16_RDATA(249) <= \<const0>\;
  AXI_16_RDATA(248) <= \<const0>\;
  AXI_16_RDATA(247) <= \<const0>\;
  AXI_16_RDATA(246) <= \<const0>\;
  AXI_16_RDATA(245) <= \<const0>\;
  AXI_16_RDATA(244) <= \<const0>\;
  AXI_16_RDATA(243) <= \<const0>\;
  AXI_16_RDATA(242) <= \<const0>\;
  AXI_16_RDATA(241) <= \<const0>\;
  AXI_16_RDATA(240) <= \<const0>\;
  AXI_16_RDATA(239) <= \<const0>\;
  AXI_16_RDATA(238) <= \<const0>\;
  AXI_16_RDATA(237) <= \<const0>\;
  AXI_16_RDATA(236) <= \<const0>\;
  AXI_16_RDATA(235) <= \<const0>\;
  AXI_16_RDATA(234) <= \<const0>\;
  AXI_16_RDATA(233) <= \<const0>\;
  AXI_16_RDATA(232) <= \<const0>\;
  AXI_16_RDATA(231) <= \<const0>\;
  AXI_16_RDATA(230) <= \<const0>\;
  AXI_16_RDATA(229) <= \<const0>\;
  AXI_16_RDATA(228) <= \<const0>\;
  AXI_16_RDATA(227) <= \<const0>\;
  AXI_16_RDATA(226) <= \<const0>\;
  AXI_16_RDATA(225) <= \<const0>\;
  AXI_16_RDATA(224) <= \<const0>\;
  AXI_16_RDATA(223) <= \<const0>\;
  AXI_16_RDATA(222) <= \<const0>\;
  AXI_16_RDATA(221) <= \<const0>\;
  AXI_16_RDATA(220) <= \<const0>\;
  AXI_16_RDATA(219) <= \<const0>\;
  AXI_16_RDATA(218) <= \<const0>\;
  AXI_16_RDATA(217) <= \<const0>\;
  AXI_16_RDATA(216) <= \<const0>\;
  AXI_16_RDATA(215) <= \<const0>\;
  AXI_16_RDATA(214) <= \<const0>\;
  AXI_16_RDATA(213) <= \<const0>\;
  AXI_16_RDATA(212) <= \<const0>\;
  AXI_16_RDATA(211) <= \<const0>\;
  AXI_16_RDATA(210) <= \<const0>\;
  AXI_16_RDATA(209) <= \<const0>\;
  AXI_16_RDATA(208) <= \<const0>\;
  AXI_16_RDATA(207) <= \<const0>\;
  AXI_16_RDATA(206) <= \<const0>\;
  AXI_16_RDATA(205) <= \<const0>\;
  AXI_16_RDATA(204) <= \<const0>\;
  AXI_16_RDATA(203) <= \<const0>\;
  AXI_16_RDATA(202) <= \<const0>\;
  AXI_16_RDATA(201) <= \<const0>\;
  AXI_16_RDATA(200) <= \<const0>\;
  AXI_16_RDATA(199) <= \<const0>\;
  AXI_16_RDATA(198) <= \<const0>\;
  AXI_16_RDATA(197) <= \<const0>\;
  AXI_16_RDATA(196) <= \<const0>\;
  AXI_16_RDATA(195) <= \<const0>\;
  AXI_16_RDATA(194) <= \<const0>\;
  AXI_16_RDATA(193) <= \<const0>\;
  AXI_16_RDATA(192) <= \<const0>\;
  AXI_16_RDATA(191) <= \<const0>\;
  AXI_16_RDATA(190) <= \<const0>\;
  AXI_16_RDATA(189) <= \<const0>\;
  AXI_16_RDATA(188) <= \<const0>\;
  AXI_16_RDATA(187) <= \<const0>\;
  AXI_16_RDATA(186) <= \<const0>\;
  AXI_16_RDATA(185) <= \<const0>\;
  AXI_16_RDATA(184) <= \<const0>\;
  AXI_16_RDATA(183) <= \<const0>\;
  AXI_16_RDATA(182) <= \<const0>\;
  AXI_16_RDATA(181) <= \<const0>\;
  AXI_16_RDATA(180) <= \<const0>\;
  AXI_16_RDATA(179) <= \<const0>\;
  AXI_16_RDATA(178) <= \<const0>\;
  AXI_16_RDATA(177) <= \<const0>\;
  AXI_16_RDATA(176) <= \<const0>\;
  AXI_16_RDATA(175) <= \<const0>\;
  AXI_16_RDATA(174) <= \<const0>\;
  AXI_16_RDATA(173) <= \<const0>\;
  AXI_16_RDATA(172) <= \<const0>\;
  AXI_16_RDATA(171) <= \<const0>\;
  AXI_16_RDATA(170) <= \<const0>\;
  AXI_16_RDATA(169) <= \<const0>\;
  AXI_16_RDATA(168) <= \<const0>\;
  AXI_16_RDATA(167) <= \<const0>\;
  AXI_16_RDATA(166) <= \<const0>\;
  AXI_16_RDATA(165) <= \<const0>\;
  AXI_16_RDATA(164) <= \<const0>\;
  AXI_16_RDATA(163) <= \<const0>\;
  AXI_16_RDATA(162) <= \<const0>\;
  AXI_16_RDATA(161) <= \<const0>\;
  AXI_16_RDATA(160) <= \<const0>\;
  AXI_16_RDATA(159) <= \<const0>\;
  AXI_16_RDATA(158) <= \<const0>\;
  AXI_16_RDATA(157) <= \<const0>\;
  AXI_16_RDATA(156) <= \<const0>\;
  AXI_16_RDATA(155) <= \<const0>\;
  AXI_16_RDATA(154) <= \<const0>\;
  AXI_16_RDATA(153) <= \<const0>\;
  AXI_16_RDATA(152) <= \<const0>\;
  AXI_16_RDATA(151) <= \<const0>\;
  AXI_16_RDATA(150) <= \<const0>\;
  AXI_16_RDATA(149) <= \<const0>\;
  AXI_16_RDATA(148) <= \<const0>\;
  AXI_16_RDATA(147) <= \<const0>\;
  AXI_16_RDATA(146) <= \<const0>\;
  AXI_16_RDATA(145) <= \<const0>\;
  AXI_16_RDATA(144) <= \<const0>\;
  AXI_16_RDATA(143) <= \<const0>\;
  AXI_16_RDATA(142) <= \<const0>\;
  AXI_16_RDATA(141) <= \<const0>\;
  AXI_16_RDATA(140) <= \<const0>\;
  AXI_16_RDATA(139) <= \<const0>\;
  AXI_16_RDATA(138) <= \<const0>\;
  AXI_16_RDATA(137) <= \<const0>\;
  AXI_16_RDATA(136) <= \<const0>\;
  AXI_16_RDATA(135) <= \<const0>\;
  AXI_16_RDATA(134) <= \<const0>\;
  AXI_16_RDATA(133) <= \<const0>\;
  AXI_16_RDATA(132) <= \<const0>\;
  AXI_16_RDATA(131) <= \<const0>\;
  AXI_16_RDATA(130) <= \<const0>\;
  AXI_16_RDATA(129) <= \<const0>\;
  AXI_16_RDATA(128) <= \<const0>\;
  AXI_16_RDATA(127) <= \<const0>\;
  AXI_16_RDATA(126) <= \<const0>\;
  AXI_16_RDATA(125) <= \<const0>\;
  AXI_16_RDATA(124) <= \<const0>\;
  AXI_16_RDATA(123) <= \<const0>\;
  AXI_16_RDATA(122) <= \<const0>\;
  AXI_16_RDATA(121) <= \<const0>\;
  AXI_16_RDATA(120) <= \<const0>\;
  AXI_16_RDATA(119) <= \<const0>\;
  AXI_16_RDATA(118) <= \<const0>\;
  AXI_16_RDATA(117) <= \<const0>\;
  AXI_16_RDATA(116) <= \<const0>\;
  AXI_16_RDATA(115) <= \<const0>\;
  AXI_16_RDATA(114) <= \<const0>\;
  AXI_16_RDATA(113) <= \<const0>\;
  AXI_16_RDATA(112) <= \<const0>\;
  AXI_16_RDATA(111) <= \<const0>\;
  AXI_16_RDATA(110) <= \<const0>\;
  AXI_16_RDATA(109) <= \<const0>\;
  AXI_16_RDATA(108) <= \<const0>\;
  AXI_16_RDATA(107) <= \<const0>\;
  AXI_16_RDATA(106) <= \<const0>\;
  AXI_16_RDATA(105) <= \<const0>\;
  AXI_16_RDATA(104) <= \<const0>\;
  AXI_16_RDATA(103) <= \<const0>\;
  AXI_16_RDATA(102) <= \<const0>\;
  AXI_16_RDATA(101) <= \<const0>\;
  AXI_16_RDATA(100) <= \<const0>\;
  AXI_16_RDATA(99) <= \<const0>\;
  AXI_16_RDATA(98) <= \<const0>\;
  AXI_16_RDATA(97) <= \<const0>\;
  AXI_16_RDATA(96) <= \<const0>\;
  AXI_16_RDATA(95) <= \<const0>\;
  AXI_16_RDATA(94) <= \<const0>\;
  AXI_16_RDATA(93) <= \<const0>\;
  AXI_16_RDATA(92) <= \<const0>\;
  AXI_16_RDATA(91) <= \<const0>\;
  AXI_16_RDATA(90) <= \<const0>\;
  AXI_16_RDATA(89) <= \<const0>\;
  AXI_16_RDATA(88) <= \<const0>\;
  AXI_16_RDATA(87) <= \<const0>\;
  AXI_16_RDATA(86) <= \<const0>\;
  AXI_16_RDATA(85) <= \<const0>\;
  AXI_16_RDATA(84) <= \<const0>\;
  AXI_16_RDATA(83) <= \<const0>\;
  AXI_16_RDATA(82) <= \<const0>\;
  AXI_16_RDATA(81) <= \<const0>\;
  AXI_16_RDATA(80) <= \<const0>\;
  AXI_16_RDATA(79) <= \<const0>\;
  AXI_16_RDATA(78) <= \<const0>\;
  AXI_16_RDATA(77) <= \<const0>\;
  AXI_16_RDATA(76) <= \<const0>\;
  AXI_16_RDATA(75) <= \<const0>\;
  AXI_16_RDATA(74) <= \<const0>\;
  AXI_16_RDATA(73) <= \<const0>\;
  AXI_16_RDATA(72) <= \<const0>\;
  AXI_16_RDATA(71) <= \<const0>\;
  AXI_16_RDATA(70) <= \<const0>\;
  AXI_16_RDATA(69) <= \<const0>\;
  AXI_16_RDATA(68) <= \<const0>\;
  AXI_16_RDATA(67) <= \<const0>\;
  AXI_16_RDATA(66) <= \<const0>\;
  AXI_16_RDATA(65) <= \<const0>\;
  AXI_16_RDATA(64) <= \<const0>\;
  AXI_16_RDATA(63) <= \<const0>\;
  AXI_16_RDATA(62) <= \<const0>\;
  AXI_16_RDATA(61) <= \<const0>\;
  AXI_16_RDATA(60) <= \<const0>\;
  AXI_16_RDATA(59) <= \<const0>\;
  AXI_16_RDATA(58) <= \<const0>\;
  AXI_16_RDATA(57) <= \<const0>\;
  AXI_16_RDATA(56) <= \<const0>\;
  AXI_16_RDATA(55) <= \<const0>\;
  AXI_16_RDATA(54) <= \<const0>\;
  AXI_16_RDATA(53) <= \<const0>\;
  AXI_16_RDATA(52) <= \<const0>\;
  AXI_16_RDATA(51) <= \<const0>\;
  AXI_16_RDATA(50) <= \<const0>\;
  AXI_16_RDATA(49) <= \<const0>\;
  AXI_16_RDATA(48) <= \<const0>\;
  AXI_16_RDATA(47) <= \<const0>\;
  AXI_16_RDATA(46) <= \<const0>\;
  AXI_16_RDATA(45) <= \<const0>\;
  AXI_16_RDATA(44) <= \<const0>\;
  AXI_16_RDATA(43) <= \<const0>\;
  AXI_16_RDATA(42) <= \<const0>\;
  AXI_16_RDATA(41) <= \<const0>\;
  AXI_16_RDATA(40) <= \<const0>\;
  AXI_16_RDATA(39) <= \<const0>\;
  AXI_16_RDATA(38) <= \<const0>\;
  AXI_16_RDATA(37) <= \<const0>\;
  AXI_16_RDATA(36) <= \<const0>\;
  AXI_16_RDATA(35) <= \<const0>\;
  AXI_16_RDATA(34) <= \<const0>\;
  AXI_16_RDATA(33) <= \<const0>\;
  AXI_16_RDATA(32) <= \<const0>\;
  AXI_16_RDATA(31) <= \<const0>\;
  AXI_16_RDATA(30) <= \<const0>\;
  AXI_16_RDATA(29) <= \<const0>\;
  AXI_16_RDATA(28) <= \<const0>\;
  AXI_16_RDATA(27) <= \<const0>\;
  AXI_16_RDATA(26) <= \<const0>\;
  AXI_16_RDATA(25) <= \<const0>\;
  AXI_16_RDATA(24) <= \<const0>\;
  AXI_16_RDATA(23) <= \<const0>\;
  AXI_16_RDATA(22) <= \<const0>\;
  AXI_16_RDATA(21) <= \<const0>\;
  AXI_16_RDATA(20) <= \<const0>\;
  AXI_16_RDATA(19) <= \<const0>\;
  AXI_16_RDATA(18) <= \<const0>\;
  AXI_16_RDATA(17) <= \<const0>\;
  AXI_16_RDATA(16) <= \<const0>\;
  AXI_16_RDATA(15) <= \<const0>\;
  AXI_16_RDATA(14) <= \<const0>\;
  AXI_16_RDATA(13) <= \<const0>\;
  AXI_16_RDATA(12) <= \<const0>\;
  AXI_16_RDATA(11) <= \<const0>\;
  AXI_16_RDATA(10) <= \<const0>\;
  AXI_16_RDATA(9) <= \<const0>\;
  AXI_16_RDATA(8) <= \<const0>\;
  AXI_16_RDATA(7) <= \<const0>\;
  AXI_16_RDATA(6) <= \<const0>\;
  AXI_16_RDATA(5) <= \<const0>\;
  AXI_16_RDATA(4) <= \<const0>\;
  AXI_16_RDATA(3) <= \<const0>\;
  AXI_16_RDATA(2) <= \<const0>\;
  AXI_16_RDATA(1) <= \<const0>\;
  AXI_16_RDATA(0) <= \<const0>\;
  AXI_16_RDATA_PARITY(31) <= \<const0>\;
  AXI_16_RDATA_PARITY(30) <= \<const0>\;
  AXI_16_RDATA_PARITY(29) <= \<const0>\;
  AXI_16_RDATA_PARITY(28) <= \<const0>\;
  AXI_16_RDATA_PARITY(27) <= \<const0>\;
  AXI_16_RDATA_PARITY(26) <= \<const0>\;
  AXI_16_RDATA_PARITY(25) <= \<const0>\;
  AXI_16_RDATA_PARITY(24) <= \<const0>\;
  AXI_16_RDATA_PARITY(23) <= \<const0>\;
  AXI_16_RDATA_PARITY(22) <= \<const0>\;
  AXI_16_RDATA_PARITY(21) <= \<const0>\;
  AXI_16_RDATA_PARITY(20) <= \<const0>\;
  AXI_16_RDATA_PARITY(19) <= \<const0>\;
  AXI_16_RDATA_PARITY(18) <= \<const0>\;
  AXI_16_RDATA_PARITY(17) <= \<const0>\;
  AXI_16_RDATA_PARITY(16) <= \<const0>\;
  AXI_16_RDATA_PARITY(15) <= \<const0>\;
  AXI_16_RDATA_PARITY(14) <= \<const0>\;
  AXI_16_RDATA_PARITY(13) <= \<const0>\;
  AXI_16_RDATA_PARITY(12) <= \<const0>\;
  AXI_16_RDATA_PARITY(11) <= \<const0>\;
  AXI_16_RDATA_PARITY(10) <= \<const0>\;
  AXI_16_RDATA_PARITY(9) <= \<const0>\;
  AXI_16_RDATA_PARITY(8) <= \<const0>\;
  AXI_16_RDATA_PARITY(7) <= \<const0>\;
  AXI_16_RDATA_PARITY(6) <= \<const0>\;
  AXI_16_RDATA_PARITY(5) <= \<const0>\;
  AXI_16_RDATA_PARITY(4) <= \<const0>\;
  AXI_16_RDATA_PARITY(3) <= \<const0>\;
  AXI_16_RDATA_PARITY(2) <= \<const0>\;
  AXI_16_RDATA_PARITY(1) <= \<const0>\;
  AXI_16_RDATA_PARITY(0) <= \<const0>\;
  AXI_16_RID(5) <= \<const0>\;
  AXI_16_RID(4) <= \<const0>\;
  AXI_16_RID(3) <= \<const0>\;
  AXI_16_RID(2) <= \<const0>\;
  AXI_16_RID(1) <= \<const0>\;
  AXI_16_RID(0) <= \<const0>\;
  AXI_16_RLAST <= \<const0>\;
  AXI_16_RRESP(1) <= \<const0>\;
  AXI_16_RRESP(0) <= \<const0>\;
  AXI_16_RVALID <= \<const0>\;
  AXI_16_WREADY <= \<const0>\;
  AXI_17_ARREADY <= \<const0>\;
  AXI_17_AWREADY <= \<const0>\;
  AXI_17_BID(5) <= \<const0>\;
  AXI_17_BID(4) <= \<const0>\;
  AXI_17_BID(3) <= \<const0>\;
  AXI_17_BID(2) <= \<const0>\;
  AXI_17_BID(1) <= \<const0>\;
  AXI_17_BID(0) <= \<const0>\;
  AXI_17_BRESP(1) <= \<const0>\;
  AXI_17_BRESP(0) <= \<const0>\;
  AXI_17_BVALID <= \<const0>\;
  AXI_17_DFI_AW_AERR_N(1) <= \<const0>\;
  AXI_17_DFI_AW_AERR_N(0) <= \<const0>\;
  AXI_17_DFI_CLK_BUF <= \<const0>\;
  AXI_17_DFI_DBI_BYTE_DISABLE(7) <= \<const0>\;
  AXI_17_DFI_DBI_BYTE_DISABLE(6) <= \<const0>\;
  AXI_17_DFI_DBI_BYTE_DISABLE(5) <= \<const0>\;
  AXI_17_DFI_DBI_BYTE_DISABLE(4) <= \<const0>\;
  AXI_17_DFI_DBI_BYTE_DISABLE(3) <= \<const0>\;
  AXI_17_DFI_DBI_BYTE_DISABLE(2) <= \<const0>\;
  AXI_17_DFI_DBI_BYTE_DISABLE(1) <= \<const0>\;
  AXI_17_DFI_DBI_BYTE_DISABLE(0) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DBI(20) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DBI(19) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DBI(18) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DBI(17) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DBI(16) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DBI(15) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DBI(14) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DBI(13) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DBI(12) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DBI(11) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DBI(10) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DBI(9) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DBI(8) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DBI(7) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DBI(6) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DBI(5) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DBI(4) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DBI(3) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DBI(2) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DBI(1) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DBI(0) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DERR(7) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DERR(6) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DERR(5) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DERR(4) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DERR(3) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DERR(2) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DERR(1) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_DERR(0) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_VALID(1) <= \<const0>\;
  AXI_17_DFI_DW_RDDATA_VALID(0) <= \<const0>\;
  AXI_17_DFI_INIT_COMPLETE <= \<const0>\;
  AXI_17_DFI_PHYUPD_REQ <= \<const0>\;
  AXI_17_DFI_PHY_LP_STATE <= \<const0>\;
  AXI_17_DFI_RST_N_BUF <= \<const0>\;
  AXI_17_RDATA(255) <= \<const0>\;
  AXI_17_RDATA(254) <= \<const0>\;
  AXI_17_RDATA(253) <= \<const0>\;
  AXI_17_RDATA(252) <= \<const0>\;
  AXI_17_RDATA(251) <= \<const0>\;
  AXI_17_RDATA(250) <= \<const0>\;
  AXI_17_RDATA(249) <= \<const0>\;
  AXI_17_RDATA(248) <= \<const0>\;
  AXI_17_RDATA(247) <= \<const0>\;
  AXI_17_RDATA(246) <= \<const0>\;
  AXI_17_RDATA(245) <= \<const0>\;
  AXI_17_RDATA(244) <= \<const0>\;
  AXI_17_RDATA(243) <= \<const0>\;
  AXI_17_RDATA(242) <= \<const0>\;
  AXI_17_RDATA(241) <= \<const0>\;
  AXI_17_RDATA(240) <= \<const0>\;
  AXI_17_RDATA(239) <= \<const0>\;
  AXI_17_RDATA(238) <= \<const0>\;
  AXI_17_RDATA(237) <= \<const0>\;
  AXI_17_RDATA(236) <= \<const0>\;
  AXI_17_RDATA(235) <= \<const0>\;
  AXI_17_RDATA(234) <= \<const0>\;
  AXI_17_RDATA(233) <= \<const0>\;
  AXI_17_RDATA(232) <= \<const0>\;
  AXI_17_RDATA(231) <= \<const0>\;
  AXI_17_RDATA(230) <= \<const0>\;
  AXI_17_RDATA(229) <= \<const0>\;
  AXI_17_RDATA(228) <= \<const0>\;
  AXI_17_RDATA(227) <= \<const0>\;
  AXI_17_RDATA(226) <= \<const0>\;
  AXI_17_RDATA(225) <= \<const0>\;
  AXI_17_RDATA(224) <= \<const0>\;
  AXI_17_RDATA(223) <= \<const0>\;
  AXI_17_RDATA(222) <= \<const0>\;
  AXI_17_RDATA(221) <= \<const0>\;
  AXI_17_RDATA(220) <= \<const0>\;
  AXI_17_RDATA(219) <= \<const0>\;
  AXI_17_RDATA(218) <= \<const0>\;
  AXI_17_RDATA(217) <= \<const0>\;
  AXI_17_RDATA(216) <= \<const0>\;
  AXI_17_RDATA(215) <= \<const0>\;
  AXI_17_RDATA(214) <= \<const0>\;
  AXI_17_RDATA(213) <= \<const0>\;
  AXI_17_RDATA(212) <= \<const0>\;
  AXI_17_RDATA(211) <= \<const0>\;
  AXI_17_RDATA(210) <= \<const0>\;
  AXI_17_RDATA(209) <= \<const0>\;
  AXI_17_RDATA(208) <= \<const0>\;
  AXI_17_RDATA(207) <= \<const0>\;
  AXI_17_RDATA(206) <= \<const0>\;
  AXI_17_RDATA(205) <= \<const0>\;
  AXI_17_RDATA(204) <= \<const0>\;
  AXI_17_RDATA(203) <= \<const0>\;
  AXI_17_RDATA(202) <= \<const0>\;
  AXI_17_RDATA(201) <= \<const0>\;
  AXI_17_RDATA(200) <= \<const0>\;
  AXI_17_RDATA(199) <= \<const0>\;
  AXI_17_RDATA(198) <= \<const0>\;
  AXI_17_RDATA(197) <= \<const0>\;
  AXI_17_RDATA(196) <= \<const0>\;
  AXI_17_RDATA(195) <= \<const0>\;
  AXI_17_RDATA(194) <= \<const0>\;
  AXI_17_RDATA(193) <= \<const0>\;
  AXI_17_RDATA(192) <= \<const0>\;
  AXI_17_RDATA(191) <= \<const0>\;
  AXI_17_RDATA(190) <= \<const0>\;
  AXI_17_RDATA(189) <= \<const0>\;
  AXI_17_RDATA(188) <= \<const0>\;
  AXI_17_RDATA(187) <= \<const0>\;
  AXI_17_RDATA(186) <= \<const0>\;
  AXI_17_RDATA(185) <= \<const0>\;
  AXI_17_RDATA(184) <= \<const0>\;
  AXI_17_RDATA(183) <= \<const0>\;
  AXI_17_RDATA(182) <= \<const0>\;
  AXI_17_RDATA(181) <= \<const0>\;
  AXI_17_RDATA(180) <= \<const0>\;
  AXI_17_RDATA(179) <= \<const0>\;
  AXI_17_RDATA(178) <= \<const0>\;
  AXI_17_RDATA(177) <= \<const0>\;
  AXI_17_RDATA(176) <= \<const0>\;
  AXI_17_RDATA(175) <= \<const0>\;
  AXI_17_RDATA(174) <= \<const0>\;
  AXI_17_RDATA(173) <= \<const0>\;
  AXI_17_RDATA(172) <= \<const0>\;
  AXI_17_RDATA(171) <= \<const0>\;
  AXI_17_RDATA(170) <= \<const0>\;
  AXI_17_RDATA(169) <= \<const0>\;
  AXI_17_RDATA(168) <= \<const0>\;
  AXI_17_RDATA(167) <= \<const0>\;
  AXI_17_RDATA(166) <= \<const0>\;
  AXI_17_RDATA(165) <= \<const0>\;
  AXI_17_RDATA(164) <= \<const0>\;
  AXI_17_RDATA(163) <= \<const0>\;
  AXI_17_RDATA(162) <= \<const0>\;
  AXI_17_RDATA(161) <= \<const0>\;
  AXI_17_RDATA(160) <= \<const0>\;
  AXI_17_RDATA(159) <= \<const0>\;
  AXI_17_RDATA(158) <= \<const0>\;
  AXI_17_RDATA(157) <= \<const0>\;
  AXI_17_RDATA(156) <= \<const0>\;
  AXI_17_RDATA(155) <= \<const0>\;
  AXI_17_RDATA(154) <= \<const0>\;
  AXI_17_RDATA(153) <= \<const0>\;
  AXI_17_RDATA(152) <= \<const0>\;
  AXI_17_RDATA(151) <= \<const0>\;
  AXI_17_RDATA(150) <= \<const0>\;
  AXI_17_RDATA(149) <= \<const0>\;
  AXI_17_RDATA(148) <= \<const0>\;
  AXI_17_RDATA(147) <= \<const0>\;
  AXI_17_RDATA(146) <= \<const0>\;
  AXI_17_RDATA(145) <= \<const0>\;
  AXI_17_RDATA(144) <= \<const0>\;
  AXI_17_RDATA(143) <= \<const0>\;
  AXI_17_RDATA(142) <= \<const0>\;
  AXI_17_RDATA(141) <= \<const0>\;
  AXI_17_RDATA(140) <= \<const0>\;
  AXI_17_RDATA(139) <= \<const0>\;
  AXI_17_RDATA(138) <= \<const0>\;
  AXI_17_RDATA(137) <= \<const0>\;
  AXI_17_RDATA(136) <= \<const0>\;
  AXI_17_RDATA(135) <= \<const0>\;
  AXI_17_RDATA(134) <= \<const0>\;
  AXI_17_RDATA(133) <= \<const0>\;
  AXI_17_RDATA(132) <= \<const0>\;
  AXI_17_RDATA(131) <= \<const0>\;
  AXI_17_RDATA(130) <= \<const0>\;
  AXI_17_RDATA(129) <= \<const0>\;
  AXI_17_RDATA(128) <= \<const0>\;
  AXI_17_RDATA(127) <= \<const0>\;
  AXI_17_RDATA(126) <= \<const0>\;
  AXI_17_RDATA(125) <= \<const0>\;
  AXI_17_RDATA(124) <= \<const0>\;
  AXI_17_RDATA(123) <= \<const0>\;
  AXI_17_RDATA(122) <= \<const0>\;
  AXI_17_RDATA(121) <= \<const0>\;
  AXI_17_RDATA(120) <= \<const0>\;
  AXI_17_RDATA(119) <= \<const0>\;
  AXI_17_RDATA(118) <= \<const0>\;
  AXI_17_RDATA(117) <= \<const0>\;
  AXI_17_RDATA(116) <= \<const0>\;
  AXI_17_RDATA(115) <= \<const0>\;
  AXI_17_RDATA(114) <= \<const0>\;
  AXI_17_RDATA(113) <= \<const0>\;
  AXI_17_RDATA(112) <= \<const0>\;
  AXI_17_RDATA(111) <= \<const0>\;
  AXI_17_RDATA(110) <= \<const0>\;
  AXI_17_RDATA(109) <= \<const0>\;
  AXI_17_RDATA(108) <= \<const0>\;
  AXI_17_RDATA(107) <= \<const0>\;
  AXI_17_RDATA(106) <= \<const0>\;
  AXI_17_RDATA(105) <= \<const0>\;
  AXI_17_RDATA(104) <= \<const0>\;
  AXI_17_RDATA(103) <= \<const0>\;
  AXI_17_RDATA(102) <= \<const0>\;
  AXI_17_RDATA(101) <= \<const0>\;
  AXI_17_RDATA(100) <= \<const0>\;
  AXI_17_RDATA(99) <= \<const0>\;
  AXI_17_RDATA(98) <= \<const0>\;
  AXI_17_RDATA(97) <= \<const0>\;
  AXI_17_RDATA(96) <= \<const0>\;
  AXI_17_RDATA(95) <= \<const0>\;
  AXI_17_RDATA(94) <= \<const0>\;
  AXI_17_RDATA(93) <= \<const0>\;
  AXI_17_RDATA(92) <= \<const0>\;
  AXI_17_RDATA(91) <= \<const0>\;
  AXI_17_RDATA(90) <= \<const0>\;
  AXI_17_RDATA(89) <= \<const0>\;
  AXI_17_RDATA(88) <= \<const0>\;
  AXI_17_RDATA(87) <= \<const0>\;
  AXI_17_RDATA(86) <= \<const0>\;
  AXI_17_RDATA(85) <= \<const0>\;
  AXI_17_RDATA(84) <= \<const0>\;
  AXI_17_RDATA(83) <= \<const0>\;
  AXI_17_RDATA(82) <= \<const0>\;
  AXI_17_RDATA(81) <= \<const0>\;
  AXI_17_RDATA(80) <= \<const0>\;
  AXI_17_RDATA(79) <= \<const0>\;
  AXI_17_RDATA(78) <= \<const0>\;
  AXI_17_RDATA(77) <= \<const0>\;
  AXI_17_RDATA(76) <= \<const0>\;
  AXI_17_RDATA(75) <= \<const0>\;
  AXI_17_RDATA(74) <= \<const0>\;
  AXI_17_RDATA(73) <= \<const0>\;
  AXI_17_RDATA(72) <= \<const0>\;
  AXI_17_RDATA(71) <= \<const0>\;
  AXI_17_RDATA(70) <= \<const0>\;
  AXI_17_RDATA(69) <= \<const0>\;
  AXI_17_RDATA(68) <= \<const0>\;
  AXI_17_RDATA(67) <= \<const0>\;
  AXI_17_RDATA(66) <= \<const0>\;
  AXI_17_RDATA(65) <= \<const0>\;
  AXI_17_RDATA(64) <= \<const0>\;
  AXI_17_RDATA(63) <= \<const0>\;
  AXI_17_RDATA(62) <= \<const0>\;
  AXI_17_RDATA(61) <= \<const0>\;
  AXI_17_RDATA(60) <= \<const0>\;
  AXI_17_RDATA(59) <= \<const0>\;
  AXI_17_RDATA(58) <= \<const0>\;
  AXI_17_RDATA(57) <= \<const0>\;
  AXI_17_RDATA(56) <= \<const0>\;
  AXI_17_RDATA(55) <= \<const0>\;
  AXI_17_RDATA(54) <= \<const0>\;
  AXI_17_RDATA(53) <= \<const0>\;
  AXI_17_RDATA(52) <= \<const0>\;
  AXI_17_RDATA(51) <= \<const0>\;
  AXI_17_RDATA(50) <= \<const0>\;
  AXI_17_RDATA(49) <= \<const0>\;
  AXI_17_RDATA(48) <= \<const0>\;
  AXI_17_RDATA(47) <= \<const0>\;
  AXI_17_RDATA(46) <= \<const0>\;
  AXI_17_RDATA(45) <= \<const0>\;
  AXI_17_RDATA(44) <= \<const0>\;
  AXI_17_RDATA(43) <= \<const0>\;
  AXI_17_RDATA(42) <= \<const0>\;
  AXI_17_RDATA(41) <= \<const0>\;
  AXI_17_RDATA(40) <= \<const0>\;
  AXI_17_RDATA(39) <= \<const0>\;
  AXI_17_RDATA(38) <= \<const0>\;
  AXI_17_RDATA(37) <= \<const0>\;
  AXI_17_RDATA(36) <= \<const0>\;
  AXI_17_RDATA(35) <= \<const0>\;
  AXI_17_RDATA(34) <= \<const0>\;
  AXI_17_RDATA(33) <= \<const0>\;
  AXI_17_RDATA(32) <= \<const0>\;
  AXI_17_RDATA(31) <= \<const0>\;
  AXI_17_RDATA(30) <= \<const0>\;
  AXI_17_RDATA(29) <= \<const0>\;
  AXI_17_RDATA(28) <= \<const0>\;
  AXI_17_RDATA(27) <= \<const0>\;
  AXI_17_RDATA(26) <= \<const0>\;
  AXI_17_RDATA(25) <= \<const0>\;
  AXI_17_RDATA(24) <= \<const0>\;
  AXI_17_RDATA(23) <= \<const0>\;
  AXI_17_RDATA(22) <= \<const0>\;
  AXI_17_RDATA(21) <= \<const0>\;
  AXI_17_RDATA(20) <= \<const0>\;
  AXI_17_RDATA(19) <= \<const0>\;
  AXI_17_RDATA(18) <= \<const0>\;
  AXI_17_RDATA(17) <= \<const0>\;
  AXI_17_RDATA(16) <= \<const0>\;
  AXI_17_RDATA(15) <= \<const0>\;
  AXI_17_RDATA(14) <= \<const0>\;
  AXI_17_RDATA(13) <= \<const0>\;
  AXI_17_RDATA(12) <= \<const0>\;
  AXI_17_RDATA(11) <= \<const0>\;
  AXI_17_RDATA(10) <= \<const0>\;
  AXI_17_RDATA(9) <= \<const0>\;
  AXI_17_RDATA(8) <= \<const0>\;
  AXI_17_RDATA(7) <= \<const0>\;
  AXI_17_RDATA(6) <= \<const0>\;
  AXI_17_RDATA(5) <= \<const0>\;
  AXI_17_RDATA(4) <= \<const0>\;
  AXI_17_RDATA(3) <= \<const0>\;
  AXI_17_RDATA(2) <= \<const0>\;
  AXI_17_RDATA(1) <= \<const0>\;
  AXI_17_RDATA(0) <= \<const0>\;
  AXI_17_RDATA_PARITY(31) <= \<const0>\;
  AXI_17_RDATA_PARITY(30) <= \<const0>\;
  AXI_17_RDATA_PARITY(29) <= \<const0>\;
  AXI_17_RDATA_PARITY(28) <= \<const0>\;
  AXI_17_RDATA_PARITY(27) <= \<const0>\;
  AXI_17_RDATA_PARITY(26) <= \<const0>\;
  AXI_17_RDATA_PARITY(25) <= \<const0>\;
  AXI_17_RDATA_PARITY(24) <= \<const0>\;
  AXI_17_RDATA_PARITY(23) <= \<const0>\;
  AXI_17_RDATA_PARITY(22) <= \<const0>\;
  AXI_17_RDATA_PARITY(21) <= \<const0>\;
  AXI_17_RDATA_PARITY(20) <= \<const0>\;
  AXI_17_RDATA_PARITY(19) <= \<const0>\;
  AXI_17_RDATA_PARITY(18) <= \<const0>\;
  AXI_17_RDATA_PARITY(17) <= \<const0>\;
  AXI_17_RDATA_PARITY(16) <= \<const0>\;
  AXI_17_RDATA_PARITY(15) <= \<const0>\;
  AXI_17_RDATA_PARITY(14) <= \<const0>\;
  AXI_17_RDATA_PARITY(13) <= \<const0>\;
  AXI_17_RDATA_PARITY(12) <= \<const0>\;
  AXI_17_RDATA_PARITY(11) <= \<const0>\;
  AXI_17_RDATA_PARITY(10) <= \<const0>\;
  AXI_17_RDATA_PARITY(9) <= \<const0>\;
  AXI_17_RDATA_PARITY(8) <= \<const0>\;
  AXI_17_RDATA_PARITY(7) <= \<const0>\;
  AXI_17_RDATA_PARITY(6) <= \<const0>\;
  AXI_17_RDATA_PARITY(5) <= \<const0>\;
  AXI_17_RDATA_PARITY(4) <= \<const0>\;
  AXI_17_RDATA_PARITY(3) <= \<const0>\;
  AXI_17_RDATA_PARITY(2) <= \<const0>\;
  AXI_17_RDATA_PARITY(1) <= \<const0>\;
  AXI_17_RDATA_PARITY(0) <= \<const0>\;
  AXI_17_RID(5) <= \<const0>\;
  AXI_17_RID(4) <= \<const0>\;
  AXI_17_RID(3) <= \<const0>\;
  AXI_17_RID(2) <= \<const0>\;
  AXI_17_RID(1) <= \<const0>\;
  AXI_17_RID(0) <= \<const0>\;
  AXI_17_RLAST <= \<const0>\;
  AXI_17_RRESP(1) <= \<const0>\;
  AXI_17_RRESP(0) <= \<const0>\;
  AXI_17_RVALID <= \<const0>\;
  AXI_17_WREADY <= \<const0>\;
  AXI_18_ARREADY <= \<const0>\;
  AXI_18_AWREADY <= \<const0>\;
  AXI_18_BID(5) <= \<const0>\;
  AXI_18_BID(4) <= \<const0>\;
  AXI_18_BID(3) <= \<const0>\;
  AXI_18_BID(2) <= \<const0>\;
  AXI_18_BID(1) <= \<const0>\;
  AXI_18_BID(0) <= \<const0>\;
  AXI_18_BRESP(1) <= \<const0>\;
  AXI_18_BRESP(0) <= \<const0>\;
  AXI_18_BVALID <= \<const0>\;
  AXI_18_DFI_AW_AERR_N(1) <= \<const0>\;
  AXI_18_DFI_AW_AERR_N(0) <= \<const0>\;
  AXI_18_DFI_CLK_BUF <= \<const0>\;
  AXI_18_DFI_DBI_BYTE_DISABLE(7) <= \<const0>\;
  AXI_18_DFI_DBI_BYTE_DISABLE(6) <= \<const0>\;
  AXI_18_DFI_DBI_BYTE_DISABLE(5) <= \<const0>\;
  AXI_18_DFI_DBI_BYTE_DISABLE(4) <= \<const0>\;
  AXI_18_DFI_DBI_BYTE_DISABLE(3) <= \<const0>\;
  AXI_18_DFI_DBI_BYTE_DISABLE(2) <= \<const0>\;
  AXI_18_DFI_DBI_BYTE_DISABLE(1) <= \<const0>\;
  AXI_18_DFI_DBI_BYTE_DISABLE(0) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DBI(20) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DBI(19) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DBI(18) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DBI(17) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DBI(16) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DBI(15) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DBI(14) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DBI(13) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DBI(12) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DBI(11) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DBI(10) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DBI(9) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DBI(8) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DBI(7) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DBI(6) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DBI(5) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DBI(4) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DBI(3) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DBI(2) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DBI(1) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DBI(0) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DERR(7) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DERR(6) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DERR(5) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DERR(4) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DERR(3) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DERR(2) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DERR(1) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_DERR(0) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_VALID(1) <= \<const0>\;
  AXI_18_DFI_DW_RDDATA_VALID(0) <= \<const0>\;
  AXI_18_DFI_INIT_COMPLETE <= \<const0>\;
  AXI_18_DFI_PHYUPD_REQ <= \<const0>\;
  AXI_18_DFI_PHY_LP_STATE <= \<const0>\;
  AXI_18_DFI_RST_N_BUF <= \<const0>\;
  AXI_18_MC_STATUS(5) <= \<const0>\;
  AXI_18_MC_STATUS(4) <= \<const0>\;
  AXI_18_MC_STATUS(3) <= \<const0>\;
  AXI_18_MC_STATUS(2) <= \<const0>\;
  AXI_18_MC_STATUS(1) <= \<const0>\;
  AXI_18_MC_STATUS(0) <= \<const0>\;
  AXI_18_PHY_STATUS(7) <= \<const0>\;
  AXI_18_PHY_STATUS(6) <= \<const0>\;
  AXI_18_PHY_STATUS(5) <= \<const0>\;
  AXI_18_PHY_STATUS(4) <= \<const0>\;
  AXI_18_PHY_STATUS(3) <= \<const0>\;
  AXI_18_PHY_STATUS(2) <= \<const0>\;
  AXI_18_PHY_STATUS(1) <= \<const0>\;
  AXI_18_PHY_STATUS(0) <= \<const0>\;
  AXI_18_RDATA(255) <= \<const0>\;
  AXI_18_RDATA(254) <= \<const0>\;
  AXI_18_RDATA(253) <= \<const0>\;
  AXI_18_RDATA(252) <= \<const0>\;
  AXI_18_RDATA(251) <= \<const0>\;
  AXI_18_RDATA(250) <= \<const0>\;
  AXI_18_RDATA(249) <= \<const0>\;
  AXI_18_RDATA(248) <= \<const0>\;
  AXI_18_RDATA(247) <= \<const0>\;
  AXI_18_RDATA(246) <= \<const0>\;
  AXI_18_RDATA(245) <= \<const0>\;
  AXI_18_RDATA(244) <= \<const0>\;
  AXI_18_RDATA(243) <= \<const0>\;
  AXI_18_RDATA(242) <= \<const0>\;
  AXI_18_RDATA(241) <= \<const0>\;
  AXI_18_RDATA(240) <= \<const0>\;
  AXI_18_RDATA(239) <= \<const0>\;
  AXI_18_RDATA(238) <= \<const0>\;
  AXI_18_RDATA(237) <= \<const0>\;
  AXI_18_RDATA(236) <= \<const0>\;
  AXI_18_RDATA(235) <= \<const0>\;
  AXI_18_RDATA(234) <= \<const0>\;
  AXI_18_RDATA(233) <= \<const0>\;
  AXI_18_RDATA(232) <= \<const0>\;
  AXI_18_RDATA(231) <= \<const0>\;
  AXI_18_RDATA(230) <= \<const0>\;
  AXI_18_RDATA(229) <= \<const0>\;
  AXI_18_RDATA(228) <= \<const0>\;
  AXI_18_RDATA(227) <= \<const0>\;
  AXI_18_RDATA(226) <= \<const0>\;
  AXI_18_RDATA(225) <= \<const0>\;
  AXI_18_RDATA(224) <= \<const0>\;
  AXI_18_RDATA(223) <= \<const0>\;
  AXI_18_RDATA(222) <= \<const0>\;
  AXI_18_RDATA(221) <= \<const0>\;
  AXI_18_RDATA(220) <= \<const0>\;
  AXI_18_RDATA(219) <= \<const0>\;
  AXI_18_RDATA(218) <= \<const0>\;
  AXI_18_RDATA(217) <= \<const0>\;
  AXI_18_RDATA(216) <= \<const0>\;
  AXI_18_RDATA(215) <= \<const0>\;
  AXI_18_RDATA(214) <= \<const0>\;
  AXI_18_RDATA(213) <= \<const0>\;
  AXI_18_RDATA(212) <= \<const0>\;
  AXI_18_RDATA(211) <= \<const0>\;
  AXI_18_RDATA(210) <= \<const0>\;
  AXI_18_RDATA(209) <= \<const0>\;
  AXI_18_RDATA(208) <= \<const0>\;
  AXI_18_RDATA(207) <= \<const0>\;
  AXI_18_RDATA(206) <= \<const0>\;
  AXI_18_RDATA(205) <= \<const0>\;
  AXI_18_RDATA(204) <= \<const0>\;
  AXI_18_RDATA(203) <= \<const0>\;
  AXI_18_RDATA(202) <= \<const0>\;
  AXI_18_RDATA(201) <= \<const0>\;
  AXI_18_RDATA(200) <= \<const0>\;
  AXI_18_RDATA(199) <= \<const0>\;
  AXI_18_RDATA(198) <= \<const0>\;
  AXI_18_RDATA(197) <= \<const0>\;
  AXI_18_RDATA(196) <= \<const0>\;
  AXI_18_RDATA(195) <= \<const0>\;
  AXI_18_RDATA(194) <= \<const0>\;
  AXI_18_RDATA(193) <= \<const0>\;
  AXI_18_RDATA(192) <= \<const0>\;
  AXI_18_RDATA(191) <= \<const0>\;
  AXI_18_RDATA(190) <= \<const0>\;
  AXI_18_RDATA(189) <= \<const0>\;
  AXI_18_RDATA(188) <= \<const0>\;
  AXI_18_RDATA(187) <= \<const0>\;
  AXI_18_RDATA(186) <= \<const0>\;
  AXI_18_RDATA(185) <= \<const0>\;
  AXI_18_RDATA(184) <= \<const0>\;
  AXI_18_RDATA(183) <= \<const0>\;
  AXI_18_RDATA(182) <= \<const0>\;
  AXI_18_RDATA(181) <= \<const0>\;
  AXI_18_RDATA(180) <= \<const0>\;
  AXI_18_RDATA(179) <= \<const0>\;
  AXI_18_RDATA(178) <= \<const0>\;
  AXI_18_RDATA(177) <= \<const0>\;
  AXI_18_RDATA(176) <= \<const0>\;
  AXI_18_RDATA(175) <= \<const0>\;
  AXI_18_RDATA(174) <= \<const0>\;
  AXI_18_RDATA(173) <= \<const0>\;
  AXI_18_RDATA(172) <= \<const0>\;
  AXI_18_RDATA(171) <= \<const0>\;
  AXI_18_RDATA(170) <= \<const0>\;
  AXI_18_RDATA(169) <= \<const0>\;
  AXI_18_RDATA(168) <= \<const0>\;
  AXI_18_RDATA(167) <= \<const0>\;
  AXI_18_RDATA(166) <= \<const0>\;
  AXI_18_RDATA(165) <= \<const0>\;
  AXI_18_RDATA(164) <= \<const0>\;
  AXI_18_RDATA(163) <= \<const0>\;
  AXI_18_RDATA(162) <= \<const0>\;
  AXI_18_RDATA(161) <= \<const0>\;
  AXI_18_RDATA(160) <= \<const0>\;
  AXI_18_RDATA(159) <= \<const0>\;
  AXI_18_RDATA(158) <= \<const0>\;
  AXI_18_RDATA(157) <= \<const0>\;
  AXI_18_RDATA(156) <= \<const0>\;
  AXI_18_RDATA(155) <= \<const0>\;
  AXI_18_RDATA(154) <= \<const0>\;
  AXI_18_RDATA(153) <= \<const0>\;
  AXI_18_RDATA(152) <= \<const0>\;
  AXI_18_RDATA(151) <= \<const0>\;
  AXI_18_RDATA(150) <= \<const0>\;
  AXI_18_RDATA(149) <= \<const0>\;
  AXI_18_RDATA(148) <= \<const0>\;
  AXI_18_RDATA(147) <= \<const0>\;
  AXI_18_RDATA(146) <= \<const0>\;
  AXI_18_RDATA(145) <= \<const0>\;
  AXI_18_RDATA(144) <= \<const0>\;
  AXI_18_RDATA(143) <= \<const0>\;
  AXI_18_RDATA(142) <= \<const0>\;
  AXI_18_RDATA(141) <= \<const0>\;
  AXI_18_RDATA(140) <= \<const0>\;
  AXI_18_RDATA(139) <= \<const0>\;
  AXI_18_RDATA(138) <= \<const0>\;
  AXI_18_RDATA(137) <= \<const0>\;
  AXI_18_RDATA(136) <= \<const0>\;
  AXI_18_RDATA(135) <= \<const0>\;
  AXI_18_RDATA(134) <= \<const0>\;
  AXI_18_RDATA(133) <= \<const0>\;
  AXI_18_RDATA(132) <= \<const0>\;
  AXI_18_RDATA(131) <= \<const0>\;
  AXI_18_RDATA(130) <= \<const0>\;
  AXI_18_RDATA(129) <= \<const0>\;
  AXI_18_RDATA(128) <= \<const0>\;
  AXI_18_RDATA(127) <= \<const0>\;
  AXI_18_RDATA(126) <= \<const0>\;
  AXI_18_RDATA(125) <= \<const0>\;
  AXI_18_RDATA(124) <= \<const0>\;
  AXI_18_RDATA(123) <= \<const0>\;
  AXI_18_RDATA(122) <= \<const0>\;
  AXI_18_RDATA(121) <= \<const0>\;
  AXI_18_RDATA(120) <= \<const0>\;
  AXI_18_RDATA(119) <= \<const0>\;
  AXI_18_RDATA(118) <= \<const0>\;
  AXI_18_RDATA(117) <= \<const0>\;
  AXI_18_RDATA(116) <= \<const0>\;
  AXI_18_RDATA(115) <= \<const0>\;
  AXI_18_RDATA(114) <= \<const0>\;
  AXI_18_RDATA(113) <= \<const0>\;
  AXI_18_RDATA(112) <= \<const0>\;
  AXI_18_RDATA(111) <= \<const0>\;
  AXI_18_RDATA(110) <= \<const0>\;
  AXI_18_RDATA(109) <= \<const0>\;
  AXI_18_RDATA(108) <= \<const0>\;
  AXI_18_RDATA(107) <= \<const0>\;
  AXI_18_RDATA(106) <= \<const0>\;
  AXI_18_RDATA(105) <= \<const0>\;
  AXI_18_RDATA(104) <= \<const0>\;
  AXI_18_RDATA(103) <= \<const0>\;
  AXI_18_RDATA(102) <= \<const0>\;
  AXI_18_RDATA(101) <= \<const0>\;
  AXI_18_RDATA(100) <= \<const0>\;
  AXI_18_RDATA(99) <= \<const0>\;
  AXI_18_RDATA(98) <= \<const0>\;
  AXI_18_RDATA(97) <= \<const0>\;
  AXI_18_RDATA(96) <= \<const0>\;
  AXI_18_RDATA(95) <= \<const0>\;
  AXI_18_RDATA(94) <= \<const0>\;
  AXI_18_RDATA(93) <= \<const0>\;
  AXI_18_RDATA(92) <= \<const0>\;
  AXI_18_RDATA(91) <= \<const0>\;
  AXI_18_RDATA(90) <= \<const0>\;
  AXI_18_RDATA(89) <= \<const0>\;
  AXI_18_RDATA(88) <= \<const0>\;
  AXI_18_RDATA(87) <= \<const0>\;
  AXI_18_RDATA(86) <= \<const0>\;
  AXI_18_RDATA(85) <= \<const0>\;
  AXI_18_RDATA(84) <= \<const0>\;
  AXI_18_RDATA(83) <= \<const0>\;
  AXI_18_RDATA(82) <= \<const0>\;
  AXI_18_RDATA(81) <= \<const0>\;
  AXI_18_RDATA(80) <= \<const0>\;
  AXI_18_RDATA(79) <= \<const0>\;
  AXI_18_RDATA(78) <= \<const0>\;
  AXI_18_RDATA(77) <= \<const0>\;
  AXI_18_RDATA(76) <= \<const0>\;
  AXI_18_RDATA(75) <= \<const0>\;
  AXI_18_RDATA(74) <= \<const0>\;
  AXI_18_RDATA(73) <= \<const0>\;
  AXI_18_RDATA(72) <= \<const0>\;
  AXI_18_RDATA(71) <= \<const0>\;
  AXI_18_RDATA(70) <= \<const0>\;
  AXI_18_RDATA(69) <= \<const0>\;
  AXI_18_RDATA(68) <= \<const0>\;
  AXI_18_RDATA(67) <= \<const0>\;
  AXI_18_RDATA(66) <= \<const0>\;
  AXI_18_RDATA(65) <= \<const0>\;
  AXI_18_RDATA(64) <= \<const0>\;
  AXI_18_RDATA(63) <= \<const0>\;
  AXI_18_RDATA(62) <= \<const0>\;
  AXI_18_RDATA(61) <= \<const0>\;
  AXI_18_RDATA(60) <= \<const0>\;
  AXI_18_RDATA(59) <= \<const0>\;
  AXI_18_RDATA(58) <= \<const0>\;
  AXI_18_RDATA(57) <= \<const0>\;
  AXI_18_RDATA(56) <= \<const0>\;
  AXI_18_RDATA(55) <= \<const0>\;
  AXI_18_RDATA(54) <= \<const0>\;
  AXI_18_RDATA(53) <= \<const0>\;
  AXI_18_RDATA(52) <= \<const0>\;
  AXI_18_RDATA(51) <= \<const0>\;
  AXI_18_RDATA(50) <= \<const0>\;
  AXI_18_RDATA(49) <= \<const0>\;
  AXI_18_RDATA(48) <= \<const0>\;
  AXI_18_RDATA(47) <= \<const0>\;
  AXI_18_RDATA(46) <= \<const0>\;
  AXI_18_RDATA(45) <= \<const0>\;
  AXI_18_RDATA(44) <= \<const0>\;
  AXI_18_RDATA(43) <= \<const0>\;
  AXI_18_RDATA(42) <= \<const0>\;
  AXI_18_RDATA(41) <= \<const0>\;
  AXI_18_RDATA(40) <= \<const0>\;
  AXI_18_RDATA(39) <= \<const0>\;
  AXI_18_RDATA(38) <= \<const0>\;
  AXI_18_RDATA(37) <= \<const0>\;
  AXI_18_RDATA(36) <= \<const0>\;
  AXI_18_RDATA(35) <= \<const0>\;
  AXI_18_RDATA(34) <= \<const0>\;
  AXI_18_RDATA(33) <= \<const0>\;
  AXI_18_RDATA(32) <= \<const0>\;
  AXI_18_RDATA(31) <= \<const0>\;
  AXI_18_RDATA(30) <= \<const0>\;
  AXI_18_RDATA(29) <= \<const0>\;
  AXI_18_RDATA(28) <= \<const0>\;
  AXI_18_RDATA(27) <= \<const0>\;
  AXI_18_RDATA(26) <= \<const0>\;
  AXI_18_RDATA(25) <= \<const0>\;
  AXI_18_RDATA(24) <= \<const0>\;
  AXI_18_RDATA(23) <= \<const0>\;
  AXI_18_RDATA(22) <= \<const0>\;
  AXI_18_RDATA(21) <= \<const0>\;
  AXI_18_RDATA(20) <= \<const0>\;
  AXI_18_RDATA(19) <= \<const0>\;
  AXI_18_RDATA(18) <= \<const0>\;
  AXI_18_RDATA(17) <= \<const0>\;
  AXI_18_RDATA(16) <= \<const0>\;
  AXI_18_RDATA(15) <= \<const0>\;
  AXI_18_RDATA(14) <= \<const0>\;
  AXI_18_RDATA(13) <= \<const0>\;
  AXI_18_RDATA(12) <= \<const0>\;
  AXI_18_RDATA(11) <= \<const0>\;
  AXI_18_RDATA(10) <= \<const0>\;
  AXI_18_RDATA(9) <= \<const0>\;
  AXI_18_RDATA(8) <= \<const0>\;
  AXI_18_RDATA(7) <= \<const0>\;
  AXI_18_RDATA(6) <= \<const0>\;
  AXI_18_RDATA(5) <= \<const0>\;
  AXI_18_RDATA(4) <= \<const0>\;
  AXI_18_RDATA(3) <= \<const0>\;
  AXI_18_RDATA(2) <= \<const0>\;
  AXI_18_RDATA(1) <= \<const0>\;
  AXI_18_RDATA(0) <= \<const0>\;
  AXI_18_RDATA_PARITY(31) <= \<const0>\;
  AXI_18_RDATA_PARITY(30) <= \<const0>\;
  AXI_18_RDATA_PARITY(29) <= \<const0>\;
  AXI_18_RDATA_PARITY(28) <= \<const0>\;
  AXI_18_RDATA_PARITY(27) <= \<const0>\;
  AXI_18_RDATA_PARITY(26) <= \<const0>\;
  AXI_18_RDATA_PARITY(25) <= \<const0>\;
  AXI_18_RDATA_PARITY(24) <= \<const0>\;
  AXI_18_RDATA_PARITY(23) <= \<const0>\;
  AXI_18_RDATA_PARITY(22) <= \<const0>\;
  AXI_18_RDATA_PARITY(21) <= \<const0>\;
  AXI_18_RDATA_PARITY(20) <= \<const0>\;
  AXI_18_RDATA_PARITY(19) <= \<const0>\;
  AXI_18_RDATA_PARITY(18) <= \<const0>\;
  AXI_18_RDATA_PARITY(17) <= \<const0>\;
  AXI_18_RDATA_PARITY(16) <= \<const0>\;
  AXI_18_RDATA_PARITY(15) <= \<const0>\;
  AXI_18_RDATA_PARITY(14) <= \<const0>\;
  AXI_18_RDATA_PARITY(13) <= \<const0>\;
  AXI_18_RDATA_PARITY(12) <= \<const0>\;
  AXI_18_RDATA_PARITY(11) <= \<const0>\;
  AXI_18_RDATA_PARITY(10) <= \<const0>\;
  AXI_18_RDATA_PARITY(9) <= \<const0>\;
  AXI_18_RDATA_PARITY(8) <= \<const0>\;
  AXI_18_RDATA_PARITY(7) <= \<const0>\;
  AXI_18_RDATA_PARITY(6) <= \<const0>\;
  AXI_18_RDATA_PARITY(5) <= \<const0>\;
  AXI_18_RDATA_PARITY(4) <= \<const0>\;
  AXI_18_RDATA_PARITY(3) <= \<const0>\;
  AXI_18_RDATA_PARITY(2) <= \<const0>\;
  AXI_18_RDATA_PARITY(1) <= \<const0>\;
  AXI_18_RDATA_PARITY(0) <= \<const0>\;
  AXI_18_RID(5) <= \<const0>\;
  AXI_18_RID(4) <= \<const0>\;
  AXI_18_RID(3) <= \<const0>\;
  AXI_18_RID(2) <= \<const0>\;
  AXI_18_RID(1) <= \<const0>\;
  AXI_18_RID(0) <= \<const0>\;
  AXI_18_RLAST <= \<const0>\;
  AXI_18_RRESP(1) <= \<const0>\;
  AXI_18_RRESP(0) <= \<const0>\;
  AXI_18_RVALID <= \<const0>\;
  AXI_18_WREADY <= \<const0>\;
  AXI_19_ARREADY <= \<const0>\;
  AXI_19_AWREADY <= \<const0>\;
  AXI_19_BID(5) <= \<const0>\;
  AXI_19_BID(4) <= \<const0>\;
  AXI_19_BID(3) <= \<const0>\;
  AXI_19_BID(2) <= \<const0>\;
  AXI_19_BID(1) <= \<const0>\;
  AXI_19_BID(0) <= \<const0>\;
  AXI_19_BRESP(1) <= \<const0>\;
  AXI_19_BRESP(0) <= \<const0>\;
  AXI_19_BVALID <= \<const0>\;
  AXI_19_DFI_AW_AERR_N(1) <= \<const0>\;
  AXI_19_DFI_AW_AERR_N(0) <= \<const0>\;
  AXI_19_DFI_CLK_BUF <= \<const0>\;
  AXI_19_DFI_DBI_BYTE_DISABLE(7) <= \<const0>\;
  AXI_19_DFI_DBI_BYTE_DISABLE(6) <= \<const0>\;
  AXI_19_DFI_DBI_BYTE_DISABLE(5) <= \<const0>\;
  AXI_19_DFI_DBI_BYTE_DISABLE(4) <= \<const0>\;
  AXI_19_DFI_DBI_BYTE_DISABLE(3) <= \<const0>\;
  AXI_19_DFI_DBI_BYTE_DISABLE(2) <= \<const0>\;
  AXI_19_DFI_DBI_BYTE_DISABLE(1) <= \<const0>\;
  AXI_19_DFI_DBI_BYTE_DISABLE(0) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DBI(20) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DBI(19) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DBI(18) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DBI(17) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DBI(16) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DBI(15) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DBI(14) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DBI(13) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DBI(12) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DBI(11) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DBI(10) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DBI(9) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DBI(8) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DBI(7) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DBI(6) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DBI(5) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DBI(4) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DBI(3) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DBI(2) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DBI(1) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DBI(0) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DERR(7) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DERR(6) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DERR(5) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DERR(4) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DERR(3) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DERR(2) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DERR(1) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_DERR(0) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_VALID(1) <= \<const0>\;
  AXI_19_DFI_DW_RDDATA_VALID(0) <= \<const0>\;
  AXI_19_DFI_INIT_COMPLETE <= \<const0>\;
  AXI_19_DFI_PHYUPD_REQ <= \<const0>\;
  AXI_19_DFI_PHY_LP_STATE <= \<const0>\;
  AXI_19_DFI_RST_N_BUF <= \<const0>\;
  AXI_19_RDATA(255) <= \<const0>\;
  AXI_19_RDATA(254) <= \<const0>\;
  AXI_19_RDATA(253) <= \<const0>\;
  AXI_19_RDATA(252) <= \<const0>\;
  AXI_19_RDATA(251) <= \<const0>\;
  AXI_19_RDATA(250) <= \<const0>\;
  AXI_19_RDATA(249) <= \<const0>\;
  AXI_19_RDATA(248) <= \<const0>\;
  AXI_19_RDATA(247) <= \<const0>\;
  AXI_19_RDATA(246) <= \<const0>\;
  AXI_19_RDATA(245) <= \<const0>\;
  AXI_19_RDATA(244) <= \<const0>\;
  AXI_19_RDATA(243) <= \<const0>\;
  AXI_19_RDATA(242) <= \<const0>\;
  AXI_19_RDATA(241) <= \<const0>\;
  AXI_19_RDATA(240) <= \<const0>\;
  AXI_19_RDATA(239) <= \<const0>\;
  AXI_19_RDATA(238) <= \<const0>\;
  AXI_19_RDATA(237) <= \<const0>\;
  AXI_19_RDATA(236) <= \<const0>\;
  AXI_19_RDATA(235) <= \<const0>\;
  AXI_19_RDATA(234) <= \<const0>\;
  AXI_19_RDATA(233) <= \<const0>\;
  AXI_19_RDATA(232) <= \<const0>\;
  AXI_19_RDATA(231) <= \<const0>\;
  AXI_19_RDATA(230) <= \<const0>\;
  AXI_19_RDATA(229) <= \<const0>\;
  AXI_19_RDATA(228) <= \<const0>\;
  AXI_19_RDATA(227) <= \<const0>\;
  AXI_19_RDATA(226) <= \<const0>\;
  AXI_19_RDATA(225) <= \<const0>\;
  AXI_19_RDATA(224) <= \<const0>\;
  AXI_19_RDATA(223) <= \<const0>\;
  AXI_19_RDATA(222) <= \<const0>\;
  AXI_19_RDATA(221) <= \<const0>\;
  AXI_19_RDATA(220) <= \<const0>\;
  AXI_19_RDATA(219) <= \<const0>\;
  AXI_19_RDATA(218) <= \<const0>\;
  AXI_19_RDATA(217) <= \<const0>\;
  AXI_19_RDATA(216) <= \<const0>\;
  AXI_19_RDATA(215) <= \<const0>\;
  AXI_19_RDATA(214) <= \<const0>\;
  AXI_19_RDATA(213) <= \<const0>\;
  AXI_19_RDATA(212) <= \<const0>\;
  AXI_19_RDATA(211) <= \<const0>\;
  AXI_19_RDATA(210) <= \<const0>\;
  AXI_19_RDATA(209) <= \<const0>\;
  AXI_19_RDATA(208) <= \<const0>\;
  AXI_19_RDATA(207) <= \<const0>\;
  AXI_19_RDATA(206) <= \<const0>\;
  AXI_19_RDATA(205) <= \<const0>\;
  AXI_19_RDATA(204) <= \<const0>\;
  AXI_19_RDATA(203) <= \<const0>\;
  AXI_19_RDATA(202) <= \<const0>\;
  AXI_19_RDATA(201) <= \<const0>\;
  AXI_19_RDATA(200) <= \<const0>\;
  AXI_19_RDATA(199) <= \<const0>\;
  AXI_19_RDATA(198) <= \<const0>\;
  AXI_19_RDATA(197) <= \<const0>\;
  AXI_19_RDATA(196) <= \<const0>\;
  AXI_19_RDATA(195) <= \<const0>\;
  AXI_19_RDATA(194) <= \<const0>\;
  AXI_19_RDATA(193) <= \<const0>\;
  AXI_19_RDATA(192) <= \<const0>\;
  AXI_19_RDATA(191) <= \<const0>\;
  AXI_19_RDATA(190) <= \<const0>\;
  AXI_19_RDATA(189) <= \<const0>\;
  AXI_19_RDATA(188) <= \<const0>\;
  AXI_19_RDATA(187) <= \<const0>\;
  AXI_19_RDATA(186) <= \<const0>\;
  AXI_19_RDATA(185) <= \<const0>\;
  AXI_19_RDATA(184) <= \<const0>\;
  AXI_19_RDATA(183) <= \<const0>\;
  AXI_19_RDATA(182) <= \<const0>\;
  AXI_19_RDATA(181) <= \<const0>\;
  AXI_19_RDATA(180) <= \<const0>\;
  AXI_19_RDATA(179) <= \<const0>\;
  AXI_19_RDATA(178) <= \<const0>\;
  AXI_19_RDATA(177) <= \<const0>\;
  AXI_19_RDATA(176) <= \<const0>\;
  AXI_19_RDATA(175) <= \<const0>\;
  AXI_19_RDATA(174) <= \<const0>\;
  AXI_19_RDATA(173) <= \<const0>\;
  AXI_19_RDATA(172) <= \<const0>\;
  AXI_19_RDATA(171) <= \<const0>\;
  AXI_19_RDATA(170) <= \<const0>\;
  AXI_19_RDATA(169) <= \<const0>\;
  AXI_19_RDATA(168) <= \<const0>\;
  AXI_19_RDATA(167) <= \<const0>\;
  AXI_19_RDATA(166) <= \<const0>\;
  AXI_19_RDATA(165) <= \<const0>\;
  AXI_19_RDATA(164) <= \<const0>\;
  AXI_19_RDATA(163) <= \<const0>\;
  AXI_19_RDATA(162) <= \<const0>\;
  AXI_19_RDATA(161) <= \<const0>\;
  AXI_19_RDATA(160) <= \<const0>\;
  AXI_19_RDATA(159) <= \<const0>\;
  AXI_19_RDATA(158) <= \<const0>\;
  AXI_19_RDATA(157) <= \<const0>\;
  AXI_19_RDATA(156) <= \<const0>\;
  AXI_19_RDATA(155) <= \<const0>\;
  AXI_19_RDATA(154) <= \<const0>\;
  AXI_19_RDATA(153) <= \<const0>\;
  AXI_19_RDATA(152) <= \<const0>\;
  AXI_19_RDATA(151) <= \<const0>\;
  AXI_19_RDATA(150) <= \<const0>\;
  AXI_19_RDATA(149) <= \<const0>\;
  AXI_19_RDATA(148) <= \<const0>\;
  AXI_19_RDATA(147) <= \<const0>\;
  AXI_19_RDATA(146) <= \<const0>\;
  AXI_19_RDATA(145) <= \<const0>\;
  AXI_19_RDATA(144) <= \<const0>\;
  AXI_19_RDATA(143) <= \<const0>\;
  AXI_19_RDATA(142) <= \<const0>\;
  AXI_19_RDATA(141) <= \<const0>\;
  AXI_19_RDATA(140) <= \<const0>\;
  AXI_19_RDATA(139) <= \<const0>\;
  AXI_19_RDATA(138) <= \<const0>\;
  AXI_19_RDATA(137) <= \<const0>\;
  AXI_19_RDATA(136) <= \<const0>\;
  AXI_19_RDATA(135) <= \<const0>\;
  AXI_19_RDATA(134) <= \<const0>\;
  AXI_19_RDATA(133) <= \<const0>\;
  AXI_19_RDATA(132) <= \<const0>\;
  AXI_19_RDATA(131) <= \<const0>\;
  AXI_19_RDATA(130) <= \<const0>\;
  AXI_19_RDATA(129) <= \<const0>\;
  AXI_19_RDATA(128) <= \<const0>\;
  AXI_19_RDATA(127) <= \<const0>\;
  AXI_19_RDATA(126) <= \<const0>\;
  AXI_19_RDATA(125) <= \<const0>\;
  AXI_19_RDATA(124) <= \<const0>\;
  AXI_19_RDATA(123) <= \<const0>\;
  AXI_19_RDATA(122) <= \<const0>\;
  AXI_19_RDATA(121) <= \<const0>\;
  AXI_19_RDATA(120) <= \<const0>\;
  AXI_19_RDATA(119) <= \<const0>\;
  AXI_19_RDATA(118) <= \<const0>\;
  AXI_19_RDATA(117) <= \<const0>\;
  AXI_19_RDATA(116) <= \<const0>\;
  AXI_19_RDATA(115) <= \<const0>\;
  AXI_19_RDATA(114) <= \<const0>\;
  AXI_19_RDATA(113) <= \<const0>\;
  AXI_19_RDATA(112) <= \<const0>\;
  AXI_19_RDATA(111) <= \<const0>\;
  AXI_19_RDATA(110) <= \<const0>\;
  AXI_19_RDATA(109) <= \<const0>\;
  AXI_19_RDATA(108) <= \<const0>\;
  AXI_19_RDATA(107) <= \<const0>\;
  AXI_19_RDATA(106) <= \<const0>\;
  AXI_19_RDATA(105) <= \<const0>\;
  AXI_19_RDATA(104) <= \<const0>\;
  AXI_19_RDATA(103) <= \<const0>\;
  AXI_19_RDATA(102) <= \<const0>\;
  AXI_19_RDATA(101) <= \<const0>\;
  AXI_19_RDATA(100) <= \<const0>\;
  AXI_19_RDATA(99) <= \<const0>\;
  AXI_19_RDATA(98) <= \<const0>\;
  AXI_19_RDATA(97) <= \<const0>\;
  AXI_19_RDATA(96) <= \<const0>\;
  AXI_19_RDATA(95) <= \<const0>\;
  AXI_19_RDATA(94) <= \<const0>\;
  AXI_19_RDATA(93) <= \<const0>\;
  AXI_19_RDATA(92) <= \<const0>\;
  AXI_19_RDATA(91) <= \<const0>\;
  AXI_19_RDATA(90) <= \<const0>\;
  AXI_19_RDATA(89) <= \<const0>\;
  AXI_19_RDATA(88) <= \<const0>\;
  AXI_19_RDATA(87) <= \<const0>\;
  AXI_19_RDATA(86) <= \<const0>\;
  AXI_19_RDATA(85) <= \<const0>\;
  AXI_19_RDATA(84) <= \<const0>\;
  AXI_19_RDATA(83) <= \<const0>\;
  AXI_19_RDATA(82) <= \<const0>\;
  AXI_19_RDATA(81) <= \<const0>\;
  AXI_19_RDATA(80) <= \<const0>\;
  AXI_19_RDATA(79) <= \<const0>\;
  AXI_19_RDATA(78) <= \<const0>\;
  AXI_19_RDATA(77) <= \<const0>\;
  AXI_19_RDATA(76) <= \<const0>\;
  AXI_19_RDATA(75) <= \<const0>\;
  AXI_19_RDATA(74) <= \<const0>\;
  AXI_19_RDATA(73) <= \<const0>\;
  AXI_19_RDATA(72) <= \<const0>\;
  AXI_19_RDATA(71) <= \<const0>\;
  AXI_19_RDATA(70) <= \<const0>\;
  AXI_19_RDATA(69) <= \<const0>\;
  AXI_19_RDATA(68) <= \<const0>\;
  AXI_19_RDATA(67) <= \<const0>\;
  AXI_19_RDATA(66) <= \<const0>\;
  AXI_19_RDATA(65) <= \<const0>\;
  AXI_19_RDATA(64) <= \<const0>\;
  AXI_19_RDATA(63) <= \<const0>\;
  AXI_19_RDATA(62) <= \<const0>\;
  AXI_19_RDATA(61) <= \<const0>\;
  AXI_19_RDATA(60) <= \<const0>\;
  AXI_19_RDATA(59) <= \<const0>\;
  AXI_19_RDATA(58) <= \<const0>\;
  AXI_19_RDATA(57) <= \<const0>\;
  AXI_19_RDATA(56) <= \<const0>\;
  AXI_19_RDATA(55) <= \<const0>\;
  AXI_19_RDATA(54) <= \<const0>\;
  AXI_19_RDATA(53) <= \<const0>\;
  AXI_19_RDATA(52) <= \<const0>\;
  AXI_19_RDATA(51) <= \<const0>\;
  AXI_19_RDATA(50) <= \<const0>\;
  AXI_19_RDATA(49) <= \<const0>\;
  AXI_19_RDATA(48) <= \<const0>\;
  AXI_19_RDATA(47) <= \<const0>\;
  AXI_19_RDATA(46) <= \<const0>\;
  AXI_19_RDATA(45) <= \<const0>\;
  AXI_19_RDATA(44) <= \<const0>\;
  AXI_19_RDATA(43) <= \<const0>\;
  AXI_19_RDATA(42) <= \<const0>\;
  AXI_19_RDATA(41) <= \<const0>\;
  AXI_19_RDATA(40) <= \<const0>\;
  AXI_19_RDATA(39) <= \<const0>\;
  AXI_19_RDATA(38) <= \<const0>\;
  AXI_19_RDATA(37) <= \<const0>\;
  AXI_19_RDATA(36) <= \<const0>\;
  AXI_19_RDATA(35) <= \<const0>\;
  AXI_19_RDATA(34) <= \<const0>\;
  AXI_19_RDATA(33) <= \<const0>\;
  AXI_19_RDATA(32) <= \<const0>\;
  AXI_19_RDATA(31) <= \<const0>\;
  AXI_19_RDATA(30) <= \<const0>\;
  AXI_19_RDATA(29) <= \<const0>\;
  AXI_19_RDATA(28) <= \<const0>\;
  AXI_19_RDATA(27) <= \<const0>\;
  AXI_19_RDATA(26) <= \<const0>\;
  AXI_19_RDATA(25) <= \<const0>\;
  AXI_19_RDATA(24) <= \<const0>\;
  AXI_19_RDATA(23) <= \<const0>\;
  AXI_19_RDATA(22) <= \<const0>\;
  AXI_19_RDATA(21) <= \<const0>\;
  AXI_19_RDATA(20) <= \<const0>\;
  AXI_19_RDATA(19) <= \<const0>\;
  AXI_19_RDATA(18) <= \<const0>\;
  AXI_19_RDATA(17) <= \<const0>\;
  AXI_19_RDATA(16) <= \<const0>\;
  AXI_19_RDATA(15) <= \<const0>\;
  AXI_19_RDATA(14) <= \<const0>\;
  AXI_19_RDATA(13) <= \<const0>\;
  AXI_19_RDATA(12) <= \<const0>\;
  AXI_19_RDATA(11) <= \<const0>\;
  AXI_19_RDATA(10) <= \<const0>\;
  AXI_19_RDATA(9) <= \<const0>\;
  AXI_19_RDATA(8) <= \<const0>\;
  AXI_19_RDATA(7) <= \<const0>\;
  AXI_19_RDATA(6) <= \<const0>\;
  AXI_19_RDATA(5) <= \<const0>\;
  AXI_19_RDATA(4) <= \<const0>\;
  AXI_19_RDATA(3) <= \<const0>\;
  AXI_19_RDATA(2) <= \<const0>\;
  AXI_19_RDATA(1) <= \<const0>\;
  AXI_19_RDATA(0) <= \<const0>\;
  AXI_19_RDATA_PARITY(31) <= \<const0>\;
  AXI_19_RDATA_PARITY(30) <= \<const0>\;
  AXI_19_RDATA_PARITY(29) <= \<const0>\;
  AXI_19_RDATA_PARITY(28) <= \<const0>\;
  AXI_19_RDATA_PARITY(27) <= \<const0>\;
  AXI_19_RDATA_PARITY(26) <= \<const0>\;
  AXI_19_RDATA_PARITY(25) <= \<const0>\;
  AXI_19_RDATA_PARITY(24) <= \<const0>\;
  AXI_19_RDATA_PARITY(23) <= \<const0>\;
  AXI_19_RDATA_PARITY(22) <= \<const0>\;
  AXI_19_RDATA_PARITY(21) <= \<const0>\;
  AXI_19_RDATA_PARITY(20) <= \<const0>\;
  AXI_19_RDATA_PARITY(19) <= \<const0>\;
  AXI_19_RDATA_PARITY(18) <= \<const0>\;
  AXI_19_RDATA_PARITY(17) <= \<const0>\;
  AXI_19_RDATA_PARITY(16) <= \<const0>\;
  AXI_19_RDATA_PARITY(15) <= \<const0>\;
  AXI_19_RDATA_PARITY(14) <= \<const0>\;
  AXI_19_RDATA_PARITY(13) <= \<const0>\;
  AXI_19_RDATA_PARITY(12) <= \<const0>\;
  AXI_19_RDATA_PARITY(11) <= \<const0>\;
  AXI_19_RDATA_PARITY(10) <= \<const0>\;
  AXI_19_RDATA_PARITY(9) <= \<const0>\;
  AXI_19_RDATA_PARITY(8) <= \<const0>\;
  AXI_19_RDATA_PARITY(7) <= \<const0>\;
  AXI_19_RDATA_PARITY(6) <= \<const0>\;
  AXI_19_RDATA_PARITY(5) <= \<const0>\;
  AXI_19_RDATA_PARITY(4) <= \<const0>\;
  AXI_19_RDATA_PARITY(3) <= \<const0>\;
  AXI_19_RDATA_PARITY(2) <= \<const0>\;
  AXI_19_RDATA_PARITY(1) <= \<const0>\;
  AXI_19_RDATA_PARITY(0) <= \<const0>\;
  AXI_19_RID(5) <= \<const0>\;
  AXI_19_RID(4) <= \<const0>\;
  AXI_19_RID(3) <= \<const0>\;
  AXI_19_RID(2) <= \<const0>\;
  AXI_19_RID(1) <= \<const0>\;
  AXI_19_RID(0) <= \<const0>\;
  AXI_19_RLAST <= \<const0>\;
  AXI_19_RRESP(1) <= \<const0>\;
  AXI_19_RRESP(0) <= \<const0>\;
  AXI_19_RVALID <= \<const0>\;
  AXI_19_WREADY <= \<const0>\;
  AXI_20_ARREADY <= \<const0>\;
  AXI_20_AWREADY <= \<const0>\;
  AXI_20_BID(5) <= \<const0>\;
  AXI_20_BID(4) <= \<const0>\;
  AXI_20_BID(3) <= \<const0>\;
  AXI_20_BID(2) <= \<const0>\;
  AXI_20_BID(1) <= \<const0>\;
  AXI_20_BID(0) <= \<const0>\;
  AXI_20_BRESP(1) <= \<const0>\;
  AXI_20_BRESP(0) <= \<const0>\;
  AXI_20_BVALID <= \<const0>\;
  AXI_20_DFI_AW_AERR_N(1) <= \<const0>\;
  AXI_20_DFI_AW_AERR_N(0) <= \<const0>\;
  AXI_20_DFI_CLK_BUF <= \<const0>\;
  AXI_20_DFI_DBI_BYTE_DISABLE(7) <= \<const0>\;
  AXI_20_DFI_DBI_BYTE_DISABLE(6) <= \<const0>\;
  AXI_20_DFI_DBI_BYTE_DISABLE(5) <= \<const0>\;
  AXI_20_DFI_DBI_BYTE_DISABLE(4) <= \<const0>\;
  AXI_20_DFI_DBI_BYTE_DISABLE(3) <= \<const0>\;
  AXI_20_DFI_DBI_BYTE_DISABLE(2) <= \<const0>\;
  AXI_20_DFI_DBI_BYTE_DISABLE(1) <= \<const0>\;
  AXI_20_DFI_DBI_BYTE_DISABLE(0) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DBI(20) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DBI(19) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DBI(18) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DBI(17) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DBI(16) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DBI(15) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DBI(14) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DBI(13) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DBI(12) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DBI(11) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DBI(10) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DBI(9) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DBI(8) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DBI(7) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DBI(6) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DBI(5) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DBI(4) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DBI(3) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DBI(2) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DBI(1) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DBI(0) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DERR(7) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DERR(6) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DERR(5) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DERR(4) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DERR(3) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DERR(2) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DERR(1) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_DERR(0) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_VALID(1) <= \<const0>\;
  AXI_20_DFI_DW_RDDATA_VALID(0) <= \<const0>\;
  AXI_20_DFI_INIT_COMPLETE <= \<const0>\;
  AXI_20_DFI_PHYUPD_REQ <= \<const0>\;
  AXI_20_DFI_PHY_LP_STATE <= \<const0>\;
  AXI_20_DFI_RST_N_BUF <= \<const0>\;
  AXI_20_MC_STATUS(5) <= \<const0>\;
  AXI_20_MC_STATUS(4) <= \<const0>\;
  AXI_20_MC_STATUS(3) <= \<const0>\;
  AXI_20_MC_STATUS(2) <= \<const0>\;
  AXI_20_MC_STATUS(1) <= \<const0>\;
  AXI_20_MC_STATUS(0) <= \<const0>\;
  AXI_20_PHY_STATUS(7) <= \<const0>\;
  AXI_20_PHY_STATUS(6) <= \<const0>\;
  AXI_20_PHY_STATUS(5) <= \<const0>\;
  AXI_20_PHY_STATUS(4) <= \<const0>\;
  AXI_20_PHY_STATUS(3) <= \<const0>\;
  AXI_20_PHY_STATUS(2) <= \<const0>\;
  AXI_20_PHY_STATUS(1) <= \<const0>\;
  AXI_20_PHY_STATUS(0) <= \<const0>\;
  AXI_20_RDATA(255) <= \<const0>\;
  AXI_20_RDATA(254) <= \<const0>\;
  AXI_20_RDATA(253) <= \<const0>\;
  AXI_20_RDATA(252) <= \<const0>\;
  AXI_20_RDATA(251) <= \<const0>\;
  AXI_20_RDATA(250) <= \<const0>\;
  AXI_20_RDATA(249) <= \<const0>\;
  AXI_20_RDATA(248) <= \<const0>\;
  AXI_20_RDATA(247) <= \<const0>\;
  AXI_20_RDATA(246) <= \<const0>\;
  AXI_20_RDATA(245) <= \<const0>\;
  AXI_20_RDATA(244) <= \<const0>\;
  AXI_20_RDATA(243) <= \<const0>\;
  AXI_20_RDATA(242) <= \<const0>\;
  AXI_20_RDATA(241) <= \<const0>\;
  AXI_20_RDATA(240) <= \<const0>\;
  AXI_20_RDATA(239) <= \<const0>\;
  AXI_20_RDATA(238) <= \<const0>\;
  AXI_20_RDATA(237) <= \<const0>\;
  AXI_20_RDATA(236) <= \<const0>\;
  AXI_20_RDATA(235) <= \<const0>\;
  AXI_20_RDATA(234) <= \<const0>\;
  AXI_20_RDATA(233) <= \<const0>\;
  AXI_20_RDATA(232) <= \<const0>\;
  AXI_20_RDATA(231) <= \<const0>\;
  AXI_20_RDATA(230) <= \<const0>\;
  AXI_20_RDATA(229) <= \<const0>\;
  AXI_20_RDATA(228) <= \<const0>\;
  AXI_20_RDATA(227) <= \<const0>\;
  AXI_20_RDATA(226) <= \<const0>\;
  AXI_20_RDATA(225) <= \<const0>\;
  AXI_20_RDATA(224) <= \<const0>\;
  AXI_20_RDATA(223) <= \<const0>\;
  AXI_20_RDATA(222) <= \<const0>\;
  AXI_20_RDATA(221) <= \<const0>\;
  AXI_20_RDATA(220) <= \<const0>\;
  AXI_20_RDATA(219) <= \<const0>\;
  AXI_20_RDATA(218) <= \<const0>\;
  AXI_20_RDATA(217) <= \<const0>\;
  AXI_20_RDATA(216) <= \<const0>\;
  AXI_20_RDATA(215) <= \<const0>\;
  AXI_20_RDATA(214) <= \<const0>\;
  AXI_20_RDATA(213) <= \<const0>\;
  AXI_20_RDATA(212) <= \<const0>\;
  AXI_20_RDATA(211) <= \<const0>\;
  AXI_20_RDATA(210) <= \<const0>\;
  AXI_20_RDATA(209) <= \<const0>\;
  AXI_20_RDATA(208) <= \<const0>\;
  AXI_20_RDATA(207) <= \<const0>\;
  AXI_20_RDATA(206) <= \<const0>\;
  AXI_20_RDATA(205) <= \<const0>\;
  AXI_20_RDATA(204) <= \<const0>\;
  AXI_20_RDATA(203) <= \<const0>\;
  AXI_20_RDATA(202) <= \<const0>\;
  AXI_20_RDATA(201) <= \<const0>\;
  AXI_20_RDATA(200) <= \<const0>\;
  AXI_20_RDATA(199) <= \<const0>\;
  AXI_20_RDATA(198) <= \<const0>\;
  AXI_20_RDATA(197) <= \<const0>\;
  AXI_20_RDATA(196) <= \<const0>\;
  AXI_20_RDATA(195) <= \<const0>\;
  AXI_20_RDATA(194) <= \<const0>\;
  AXI_20_RDATA(193) <= \<const0>\;
  AXI_20_RDATA(192) <= \<const0>\;
  AXI_20_RDATA(191) <= \<const0>\;
  AXI_20_RDATA(190) <= \<const0>\;
  AXI_20_RDATA(189) <= \<const0>\;
  AXI_20_RDATA(188) <= \<const0>\;
  AXI_20_RDATA(187) <= \<const0>\;
  AXI_20_RDATA(186) <= \<const0>\;
  AXI_20_RDATA(185) <= \<const0>\;
  AXI_20_RDATA(184) <= \<const0>\;
  AXI_20_RDATA(183) <= \<const0>\;
  AXI_20_RDATA(182) <= \<const0>\;
  AXI_20_RDATA(181) <= \<const0>\;
  AXI_20_RDATA(180) <= \<const0>\;
  AXI_20_RDATA(179) <= \<const0>\;
  AXI_20_RDATA(178) <= \<const0>\;
  AXI_20_RDATA(177) <= \<const0>\;
  AXI_20_RDATA(176) <= \<const0>\;
  AXI_20_RDATA(175) <= \<const0>\;
  AXI_20_RDATA(174) <= \<const0>\;
  AXI_20_RDATA(173) <= \<const0>\;
  AXI_20_RDATA(172) <= \<const0>\;
  AXI_20_RDATA(171) <= \<const0>\;
  AXI_20_RDATA(170) <= \<const0>\;
  AXI_20_RDATA(169) <= \<const0>\;
  AXI_20_RDATA(168) <= \<const0>\;
  AXI_20_RDATA(167) <= \<const0>\;
  AXI_20_RDATA(166) <= \<const0>\;
  AXI_20_RDATA(165) <= \<const0>\;
  AXI_20_RDATA(164) <= \<const0>\;
  AXI_20_RDATA(163) <= \<const0>\;
  AXI_20_RDATA(162) <= \<const0>\;
  AXI_20_RDATA(161) <= \<const0>\;
  AXI_20_RDATA(160) <= \<const0>\;
  AXI_20_RDATA(159) <= \<const0>\;
  AXI_20_RDATA(158) <= \<const0>\;
  AXI_20_RDATA(157) <= \<const0>\;
  AXI_20_RDATA(156) <= \<const0>\;
  AXI_20_RDATA(155) <= \<const0>\;
  AXI_20_RDATA(154) <= \<const0>\;
  AXI_20_RDATA(153) <= \<const0>\;
  AXI_20_RDATA(152) <= \<const0>\;
  AXI_20_RDATA(151) <= \<const0>\;
  AXI_20_RDATA(150) <= \<const0>\;
  AXI_20_RDATA(149) <= \<const0>\;
  AXI_20_RDATA(148) <= \<const0>\;
  AXI_20_RDATA(147) <= \<const0>\;
  AXI_20_RDATA(146) <= \<const0>\;
  AXI_20_RDATA(145) <= \<const0>\;
  AXI_20_RDATA(144) <= \<const0>\;
  AXI_20_RDATA(143) <= \<const0>\;
  AXI_20_RDATA(142) <= \<const0>\;
  AXI_20_RDATA(141) <= \<const0>\;
  AXI_20_RDATA(140) <= \<const0>\;
  AXI_20_RDATA(139) <= \<const0>\;
  AXI_20_RDATA(138) <= \<const0>\;
  AXI_20_RDATA(137) <= \<const0>\;
  AXI_20_RDATA(136) <= \<const0>\;
  AXI_20_RDATA(135) <= \<const0>\;
  AXI_20_RDATA(134) <= \<const0>\;
  AXI_20_RDATA(133) <= \<const0>\;
  AXI_20_RDATA(132) <= \<const0>\;
  AXI_20_RDATA(131) <= \<const0>\;
  AXI_20_RDATA(130) <= \<const0>\;
  AXI_20_RDATA(129) <= \<const0>\;
  AXI_20_RDATA(128) <= \<const0>\;
  AXI_20_RDATA(127) <= \<const0>\;
  AXI_20_RDATA(126) <= \<const0>\;
  AXI_20_RDATA(125) <= \<const0>\;
  AXI_20_RDATA(124) <= \<const0>\;
  AXI_20_RDATA(123) <= \<const0>\;
  AXI_20_RDATA(122) <= \<const0>\;
  AXI_20_RDATA(121) <= \<const0>\;
  AXI_20_RDATA(120) <= \<const0>\;
  AXI_20_RDATA(119) <= \<const0>\;
  AXI_20_RDATA(118) <= \<const0>\;
  AXI_20_RDATA(117) <= \<const0>\;
  AXI_20_RDATA(116) <= \<const0>\;
  AXI_20_RDATA(115) <= \<const0>\;
  AXI_20_RDATA(114) <= \<const0>\;
  AXI_20_RDATA(113) <= \<const0>\;
  AXI_20_RDATA(112) <= \<const0>\;
  AXI_20_RDATA(111) <= \<const0>\;
  AXI_20_RDATA(110) <= \<const0>\;
  AXI_20_RDATA(109) <= \<const0>\;
  AXI_20_RDATA(108) <= \<const0>\;
  AXI_20_RDATA(107) <= \<const0>\;
  AXI_20_RDATA(106) <= \<const0>\;
  AXI_20_RDATA(105) <= \<const0>\;
  AXI_20_RDATA(104) <= \<const0>\;
  AXI_20_RDATA(103) <= \<const0>\;
  AXI_20_RDATA(102) <= \<const0>\;
  AXI_20_RDATA(101) <= \<const0>\;
  AXI_20_RDATA(100) <= \<const0>\;
  AXI_20_RDATA(99) <= \<const0>\;
  AXI_20_RDATA(98) <= \<const0>\;
  AXI_20_RDATA(97) <= \<const0>\;
  AXI_20_RDATA(96) <= \<const0>\;
  AXI_20_RDATA(95) <= \<const0>\;
  AXI_20_RDATA(94) <= \<const0>\;
  AXI_20_RDATA(93) <= \<const0>\;
  AXI_20_RDATA(92) <= \<const0>\;
  AXI_20_RDATA(91) <= \<const0>\;
  AXI_20_RDATA(90) <= \<const0>\;
  AXI_20_RDATA(89) <= \<const0>\;
  AXI_20_RDATA(88) <= \<const0>\;
  AXI_20_RDATA(87) <= \<const0>\;
  AXI_20_RDATA(86) <= \<const0>\;
  AXI_20_RDATA(85) <= \<const0>\;
  AXI_20_RDATA(84) <= \<const0>\;
  AXI_20_RDATA(83) <= \<const0>\;
  AXI_20_RDATA(82) <= \<const0>\;
  AXI_20_RDATA(81) <= \<const0>\;
  AXI_20_RDATA(80) <= \<const0>\;
  AXI_20_RDATA(79) <= \<const0>\;
  AXI_20_RDATA(78) <= \<const0>\;
  AXI_20_RDATA(77) <= \<const0>\;
  AXI_20_RDATA(76) <= \<const0>\;
  AXI_20_RDATA(75) <= \<const0>\;
  AXI_20_RDATA(74) <= \<const0>\;
  AXI_20_RDATA(73) <= \<const0>\;
  AXI_20_RDATA(72) <= \<const0>\;
  AXI_20_RDATA(71) <= \<const0>\;
  AXI_20_RDATA(70) <= \<const0>\;
  AXI_20_RDATA(69) <= \<const0>\;
  AXI_20_RDATA(68) <= \<const0>\;
  AXI_20_RDATA(67) <= \<const0>\;
  AXI_20_RDATA(66) <= \<const0>\;
  AXI_20_RDATA(65) <= \<const0>\;
  AXI_20_RDATA(64) <= \<const0>\;
  AXI_20_RDATA(63) <= \<const0>\;
  AXI_20_RDATA(62) <= \<const0>\;
  AXI_20_RDATA(61) <= \<const0>\;
  AXI_20_RDATA(60) <= \<const0>\;
  AXI_20_RDATA(59) <= \<const0>\;
  AXI_20_RDATA(58) <= \<const0>\;
  AXI_20_RDATA(57) <= \<const0>\;
  AXI_20_RDATA(56) <= \<const0>\;
  AXI_20_RDATA(55) <= \<const0>\;
  AXI_20_RDATA(54) <= \<const0>\;
  AXI_20_RDATA(53) <= \<const0>\;
  AXI_20_RDATA(52) <= \<const0>\;
  AXI_20_RDATA(51) <= \<const0>\;
  AXI_20_RDATA(50) <= \<const0>\;
  AXI_20_RDATA(49) <= \<const0>\;
  AXI_20_RDATA(48) <= \<const0>\;
  AXI_20_RDATA(47) <= \<const0>\;
  AXI_20_RDATA(46) <= \<const0>\;
  AXI_20_RDATA(45) <= \<const0>\;
  AXI_20_RDATA(44) <= \<const0>\;
  AXI_20_RDATA(43) <= \<const0>\;
  AXI_20_RDATA(42) <= \<const0>\;
  AXI_20_RDATA(41) <= \<const0>\;
  AXI_20_RDATA(40) <= \<const0>\;
  AXI_20_RDATA(39) <= \<const0>\;
  AXI_20_RDATA(38) <= \<const0>\;
  AXI_20_RDATA(37) <= \<const0>\;
  AXI_20_RDATA(36) <= \<const0>\;
  AXI_20_RDATA(35) <= \<const0>\;
  AXI_20_RDATA(34) <= \<const0>\;
  AXI_20_RDATA(33) <= \<const0>\;
  AXI_20_RDATA(32) <= \<const0>\;
  AXI_20_RDATA(31) <= \<const0>\;
  AXI_20_RDATA(30) <= \<const0>\;
  AXI_20_RDATA(29) <= \<const0>\;
  AXI_20_RDATA(28) <= \<const0>\;
  AXI_20_RDATA(27) <= \<const0>\;
  AXI_20_RDATA(26) <= \<const0>\;
  AXI_20_RDATA(25) <= \<const0>\;
  AXI_20_RDATA(24) <= \<const0>\;
  AXI_20_RDATA(23) <= \<const0>\;
  AXI_20_RDATA(22) <= \<const0>\;
  AXI_20_RDATA(21) <= \<const0>\;
  AXI_20_RDATA(20) <= \<const0>\;
  AXI_20_RDATA(19) <= \<const0>\;
  AXI_20_RDATA(18) <= \<const0>\;
  AXI_20_RDATA(17) <= \<const0>\;
  AXI_20_RDATA(16) <= \<const0>\;
  AXI_20_RDATA(15) <= \<const0>\;
  AXI_20_RDATA(14) <= \<const0>\;
  AXI_20_RDATA(13) <= \<const0>\;
  AXI_20_RDATA(12) <= \<const0>\;
  AXI_20_RDATA(11) <= \<const0>\;
  AXI_20_RDATA(10) <= \<const0>\;
  AXI_20_RDATA(9) <= \<const0>\;
  AXI_20_RDATA(8) <= \<const0>\;
  AXI_20_RDATA(7) <= \<const0>\;
  AXI_20_RDATA(6) <= \<const0>\;
  AXI_20_RDATA(5) <= \<const0>\;
  AXI_20_RDATA(4) <= \<const0>\;
  AXI_20_RDATA(3) <= \<const0>\;
  AXI_20_RDATA(2) <= \<const0>\;
  AXI_20_RDATA(1) <= \<const0>\;
  AXI_20_RDATA(0) <= \<const0>\;
  AXI_20_RDATA_PARITY(31) <= \<const0>\;
  AXI_20_RDATA_PARITY(30) <= \<const0>\;
  AXI_20_RDATA_PARITY(29) <= \<const0>\;
  AXI_20_RDATA_PARITY(28) <= \<const0>\;
  AXI_20_RDATA_PARITY(27) <= \<const0>\;
  AXI_20_RDATA_PARITY(26) <= \<const0>\;
  AXI_20_RDATA_PARITY(25) <= \<const0>\;
  AXI_20_RDATA_PARITY(24) <= \<const0>\;
  AXI_20_RDATA_PARITY(23) <= \<const0>\;
  AXI_20_RDATA_PARITY(22) <= \<const0>\;
  AXI_20_RDATA_PARITY(21) <= \<const0>\;
  AXI_20_RDATA_PARITY(20) <= \<const0>\;
  AXI_20_RDATA_PARITY(19) <= \<const0>\;
  AXI_20_RDATA_PARITY(18) <= \<const0>\;
  AXI_20_RDATA_PARITY(17) <= \<const0>\;
  AXI_20_RDATA_PARITY(16) <= \<const0>\;
  AXI_20_RDATA_PARITY(15) <= \<const0>\;
  AXI_20_RDATA_PARITY(14) <= \<const0>\;
  AXI_20_RDATA_PARITY(13) <= \<const0>\;
  AXI_20_RDATA_PARITY(12) <= \<const0>\;
  AXI_20_RDATA_PARITY(11) <= \<const0>\;
  AXI_20_RDATA_PARITY(10) <= \<const0>\;
  AXI_20_RDATA_PARITY(9) <= \<const0>\;
  AXI_20_RDATA_PARITY(8) <= \<const0>\;
  AXI_20_RDATA_PARITY(7) <= \<const0>\;
  AXI_20_RDATA_PARITY(6) <= \<const0>\;
  AXI_20_RDATA_PARITY(5) <= \<const0>\;
  AXI_20_RDATA_PARITY(4) <= \<const0>\;
  AXI_20_RDATA_PARITY(3) <= \<const0>\;
  AXI_20_RDATA_PARITY(2) <= \<const0>\;
  AXI_20_RDATA_PARITY(1) <= \<const0>\;
  AXI_20_RDATA_PARITY(0) <= \<const0>\;
  AXI_20_RID(5) <= \<const0>\;
  AXI_20_RID(4) <= \<const0>\;
  AXI_20_RID(3) <= \<const0>\;
  AXI_20_RID(2) <= \<const0>\;
  AXI_20_RID(1) <= \<const0>\;
  AXI_20_RID(0) <= \<const0>\;
  AXI_20_RLAST <= \<const0>\;
  AXI_20_RRESP(1) <= \<const0>\;
  AXI_20_RRESP(0) <= \<const0>\;
  AXI_20_RVALID <= \<const0>\;
  AXI_20_WREADY <= \<const0>\;
  AXI_21_ARREADY <= \<const0>\;
  AXI_21_AWREADY <= \<const0>\;
  AXI_21_BID(5) <= \<const0>\;
  AXI_21_BID(4) <= \<const0>\;
  AXI_21_BID(3) <= \<const0>\;
  AXI_21_BID(2) <= \<const0>\;
  AXI_21_BID(1) <= \<const0>\;
  AXI_21_BID(0) <= \<const0>\;
  AXI_21_BRESP(1) <= \<const0>\;
  AXI_21_BRESP(0) <= \<const0>\;
  AXI_21_BVALID <= \<const0>\;
  AXI_21_DFI_AW_AERR_N(1) <= \<const0>\;
  AXI_21_DFI_AW_AERR_N(0) <= \<const0>\;
  AXI_21_DFI_CLK_BUF <= \<const0>\;
  AXI_21_DFI_DBI_BYTE_DISABLE(7) <= \<const0>\;
  AXI_21_DFI_DBI_BYTE_DISABLE(6) <= \<const0>\;
  AXI_21_DFI_DBI_BYTE_DISABLE(5) <= \<const0>\;
  AXI_21_DFI_DBI_BYTE_DISABLE(4) <= \<const0>\;
  AXI_21_DFI_DBI_BYTE_DISABLE(3) <= \<const0>\;
  AXI_21_DFI_DBI_BYTE_DISABLE(2) <= \<const0>\;
  AXI_21_DFI_DBI_BYTE_DISABLE(1) <= \<const0>\;
  AXI_21_DFI_DBI_BYTE_DISABLE(0) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DBI(20) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DBI(19) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DBI(18) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DBI(17) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DBI(16) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DBI(15) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DBI(14) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DBI(13) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DBI(12) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DBI(11) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DBI(10) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DBI(9) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DBI(8) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DBI(7) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DBI(6) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DBI(5) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DBI(4) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DBI(3) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DBI(2) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DBI(1) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DBI(0) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DERR(7) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DERR(6) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DERR(5) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DERR(4) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DERR(3) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DERR(2) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DERR(1) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_DERR(0) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_VALID(1) <= \<const0>\;
  AXI_21_DFI_DW_RDDATA_VALID(0) <= \<const0>\;
  AXI_21_DFI_INIT_COMPLETE <= \<const0>\;
  AXI_21_DFI_PHYUPD_REQ <= \<const0>\;
  AXI_21_DFI_PHY_LP_STATE <= \<const0>\;
  AXI_21_DFI_RST_N_BUF <= \<const0>\;
  AXI_21_RDATA(255) <= \<const0>\;
  AXI_21_RDATA(254) <= \<const0>\;
  AXI_21_RDATA(253) <= \<const0>\;
  AXI_21_RDATA(252) <= \<const0>\;
  AXI_21_RDATA(251) <= \<const0>\;
  AXI_21_RDATA(250) <= \<const0>\;
  AXI_21_RDATA(249) <= \<const0>\;
  AXI_21_RDATA(248) <= \<const0>\;
  AXI_21_RDATA(247) <= \<const0>\;
  AXI_21_RDATA(246) <= \<const0>\;
  AXI_21_RDATA(245) <= \<const0>\;
  AXI_21_RDATA(244) <= \<const0>\;
  AXI_21_RDATA(243) <= \<const0>\;
  AXI_21_RDATA(242) <= \<const0>\;
  AXI_21_RDATA(241) <= \<const0>\;
  AXI_21_RDATA(240) <= \<const0>\;
  AXI_21_RDATA(239) <= \<const0>\;
  AXI_21_RDATA(238) <= \<const0>\;
  AXI_21_RDATA(237) <= \<const0>\;
  AXI_21_RDATA(236) <= \<const0>\;
  AXI_21_RDATA(235) <= \<const0>\;
  AXI_21_RDATA(234) <= \<const0>\;
  AXI_21_RDATA(233) <= \<const0>\;
  AXI_21_RDATA(232) <= \<const0>\;
  AXI_21_RDATA(231) <= \<const0>\;
  AXI_21_RDATA(230) <= \<const0>\;
  AXI_21_RDATA(229) <= \<const0>\;
  AXI_21_RDATA(228) <= \<const0>\;
  AXI_21_RDATA(227) <= \<const0>\;
  AXI_21_RDATA(226) <= \<const0>\;
  AXI_21_RDATA(225) <= \<const0>\;
  AXI_21_RDATA(224) <= \<const0>\;
  AXI_21_RDATA(223) <= \<const0>\;
  AXI_21_RDATA(222) <= \<const0>\;
  AXI_21_RDATA(221) <= \<const0>\;
  AXI_21_RDATA(220) <= \<const0>\;
  AXI_21_RDATA(219) <= \<const0>\;
  AXI_21_RDATA(218) <= \<const0>\;
  AXI_21_RDATA(217) <= \<const0>\;
  AXI_21_RDATA(216) <= \<const0>\;
  AXI_21_RDATA(215) <= \<const0>\;
  AXI_21_RDATA(214) <= \<const0>\;
  AXI_21_RDATA(213) <= \<const0>\;
  AXI_21_RDATA(212) <= \<const0>\;
  AXI_21_RDATA(211) <= \<const0>\;
  AXI_21_RDATA(210) <= \<const0>\;
  AXI_21_RDATA(209) <= \<const0>\;
  AXI_21_RDATA(208) <= \<const0>\;
  AXI_21_RDATA(207) <= \<const0>\;
  AXI_21_RDATA(206) <= \<const0>\;
  AXI_21_RDATA(205) <= \<const0>\;
  AXI_21_RDATA(204) <= \<const0>\;
  AXI_21_RDATA(203) <= \<const0>\;
  AXI_21_RDATA(202) <= \<const0>\;
  AXI_21_RDATA(201) <= \<const0>\;
  AXI_21_RDATA(200) <= \<const0>\;
  AXI_21_RDATA(199) <= \<const0>\;
  AXI_21_RDATA(198) <= \<const0>\;
  AXI_21_RDATA(197) <= \<const0>\;
  AXI_21_RDATA(196) <= \<const0>\;
  AXI_21_RDATA(195) <= \<const0>\;
  AXI_21_RDATA(194) <= \<const0>\;
  AXI_21_RDATA(193) <= \<const0>\;
  AXI_21_RDATA(192) <= \<const0>\;
  AXI_21_RDATA(191) <= \<const0>\;
  AXI_21_RDATA(190) <= \<const0>\;
  AXI_21_RDATA(189) <= \<const0>\;
  AXI_21_RDATA(188) <= \<const0>\;
  AXI_21_RDATA(187) <= \<const0>\;
  AXI_21_RDATA(186) <= \<const0>\;
  AXI_21_RDATA(185) <= \<const0>\;
  AXI_21_RDATA(184) <= \<const0>\;
  AXI_21_RDATA(183) <= \<const0>\;
  AXI_21_RDATA(182) <= \<const0>\;
  AXI_21_RDATA(181) <= \<const0>\;
  AXI_21_RDATA(180) <= \<const0>\;
  AXI_21_RDATA(179) <= \<const0>\;
  AXI_21_RDATA(178) <= \<const0>\;
  AXI_21_RDATA(177) <= \<const0>\;
  AXI_21_RDATA(176) <= \<const0>\;
  AXI_21_RDATA(175) <= \<const0>\;
  AXI_21_RDATA(174) <= \<const0>\;
  AXI_21_RDATA(173) <= \<const0>\;
  AXI_21_RDATA(172) <= \<const0>\;
  AXI_21_RDATA(171) <= \<const0>\;
  AXI_21_RDATA(170) <= \<const0>\;
  AXI_21_RDATA(169) <= \<const0>\;
  AXI_21_RDATA(168) <= \<const0>\;
  AXI_21_RDATA(167) <= \<const0>\;
  AXI_21_RDATA(166) <= \<const0>\;
  AXI_21_RDATA(165) <= \<const0>\;
  AXI_21_RDATA(164) <= \<const0>\;
  AXI_21_RDATA(163) <= \<const0>\;
  AXI_21_RDATA(162) <= \<const0>\;
  AXI_21_RDATA(161) <= \<const0>\;
  AXI_21_RDATA(160) <= \<const0>\;
  AXI_21_RDATA(159) <= \<const0>\;
  AXI_21_RDATA(158) <= \<const0>\;
  AXI_21_RDATA(157) <= \<const0>\;
  AXI_21_RDATA(156) <= \<const0>\;
  AXI_21_RDATA(155) <= \<const0>\;
  AXI_21_RDATA(154) <= \<const0>\;
  AXI_21_RDATA(153) <= \<const0>\;
  AXI_21_RDATA(152) <= \<const0>\;
  AXI_21_RDATA(151) <= \<const0>\;
  AXI_21_RDATA(150) <= \<const0>\;
  AXI_21_RDATA(149) <= \<const0>\;
  AXI_21_RDATA(148) <= \<const0>\;
  AXI_21_RDATA(147) <= \<const0>\;
  AXI_21_RDATA(146) <= \<const0>\;
  AXI_21_RDATA(145) <= \<const0>\;
  AXI_21_RDATA(144) <= \<const0>\;
  AXI_21_RDATA(143) <= \<const0>\;
  AXI_21_RDATA(142) <= \<const0>\;
  AXI_21_RDATA(141) <= \<const0>\;
  AXI_21_RDATA(140) <= \<const0>\;
  AXI_21_RDATA(139) <= \<const0>\;
  AXI_21_RDATA(138) <= \<const0>\;
  AXI_21_RDATA(137) <= \<const0>\;
  AXI_21_RDATA(136) <= \<const0>\;
  AXI_21_RDATA(135) <= \<const0>\;
  AXI_21_RDATA(134) <= \<const0>\;
  AXI_21_RDATA(133) <= \<const0>\;
  AXI_21_RDATA(132) <= \<const0>\;
  AXI_21_RDATA(131) <= \<const0>\;
  AXI_21_RDATA(130) <= \<const0>\;
  AXI_21_RDATA(129) <= \<const0>\;
  AXI_21_RDATA(128) <= \<const0>\;
  AXI_21_RDATA(127) <= \<const0>\;
  AXI_21_RDATA(126) <= \<const0>\;
  AXI_21_RDATA(125) <= \<const0>\;
  AXI_21_RDATA(124) <= \<const0>\;
  AXI_21_RDATA(123) <= \<const0>\;
  AXI_21_RDATA(122) <= \<const0>\;
  AXI_21_RDATA(121) <= \<const0>\;
  AXI_21_RDATA(120) <= \<const0>\;
  AXI_21_RDATA(119) <= \<const0>\;
  AXI_21_RDATA(118) <= \<const0>\;
  AXI_21_RDATA(117) <= \<const0>\;
  AXI_21_RDATA(116) <= \<const0>\;
  AXI_21_RDATA(115) <= \<const0>\;
  AXI_21_RDATA(114) <= \<const0>\;
  AXI_21_RDATA(113) <= \<const0>\;
  AXI_21_RDATA(112) <= \<const0>\;
  AXI_21_RDATA(111) <= \<const0>\;
  AXI_21_RDATA(110) <= \<const0>\;
  AXI_21_RDATA(109) <= \<const0>\;
  AXI_21_RDATA(108) <= \<const0>\;
  AXI_21_RDATA(107) <= \<const0>\;
  AXI_21_RDATA(106) <= \<const0>\;
  AXI_21_RDATA(105) <= \<const0>\;
  AXI_21_RDATA(104) <= \<const0>\;
  AXI_21_RDATA(103) <= \<const0>\;
  AXI_21_RDATA(102) <= \<const0>\;
  AXI_21_RDATA(101) <= \<const0>\;
  AXI_21_RDATA(100) <= \<const0>\;
  AXI_21_RDATA(99) <= \<const0>\;
  AXI_21_RDATA(98) <= \<const0>\;
  AXI_21_RDATA(97) <= \<const0>\;
  AXI_21_RDATA(96) <= \<const0>\;
  AXI_21_RDATA(95) <= \<const0>\;
  AXI_21_RDATA(94) <= \<const0>\;
  AXI_21_RDATA(93) <= \<const0>\;
  AXI_21_RDATA(92) <= \<const0>\;
  AXI_21_RDATA(91) <= \<const0>\;
  AXI_21_RDATA(90) <= \<const0>\;
  AXI_21_RDATA(89) <= \<const0>\;
  AXI_21_RDATA(88) <= \<const0>\;
  AXI_21_RDATA(87) <= \<const0>\;
  AXI_21_RDATA(86) <= \<const0>\;
  AXI_21_RDATA(85) <= \<const0>\;
  AXI_21_RDATA(84) <= \<const0>\;
  AXI_21_RDATA(83) <= \<const0>\;
  AXI_21_RDATA(82) <= \<const0>\;
  AXI_21_RDATA(81) <= \<const0>\;
  AXI_21_RDATA(80) <= \<const0>\;
  AXI_21_RDATA(79) <= \<const0>\;
  AXI_21_RDATA(78) <= \<const0>\;
  AXI_21_RDATA(77) <= \<const0>\;
  AXI_21_RDATA(76) <= \<const0>\;
  AXI_21_RDATA(75) <= \<const0>\;
  AXI_21_RDATA(74) <= \<const0>\;
  AXI_21_RDATA(73) <= \<const0>\;
  AXI_21_RDATA(72) <= \<const0>\;
  AXI_21_RDATA(71) <= \<const0>\;
  AXI_21_RDATA(70) <= \<const0>\;
  AXI_21_RDATA(69) <= \<const0>\;
  AXI_21_RDATA(68) <= \<const0>\;
  AXI_21_RDATA(67) <= \<const0>\;
  AXI_21_RDATA(66) <= \<const0>\;
  AXI_21_RDATA(65) <= \<const0>\;
  AXI_21_RDATA(64) <= \<const0>\;
  AXI_21_RDATA(63) <= \<const0>\;
  AXI_21_RDATA(62) <= \<const0>\;
  AXI_21_RDATA(61) <= \<const0>\;
  AXI_21_RDATA(60) <= \<const0>\;
  AXI_21_RDATA(59) <= \<const0>\;
  AXI_21_RDATA(58) <= \<const0>\;
  AXI_21_RDATA(57) <= \<const0>\;
  AXI_21_RDATA(56) <= \<const0>\;
  AXI_21_RDATA(55) <= \<const0>\;
  AXI_21_RDATA(54) <= \<const0>\;
  AXI_21_RDATA(53) <= \<const0>\;
  AXI_21_RDATA(52) <= \<const0>\;
  AXI_21_RDATA(51) <= \<const0>\;
  AXI_21_RDATA(50) <= \<const0>\;
  AXI_21_RDATA(49) <= \<const0>\;
  AXI_21_RDATA(48) <= \<const0>\;
  AXI_21_RDATA(47) <= \<const0>\;
  AXI_21_RDATA(46) <= \<const0>\;
  AXI_21_RDATA(45) <= \<const0>\;
  AXI_21_RDATA(44) <= \<const0>\;
  AXI_21_RDATA(43) <= \<const0>\;
  AXI_21_RDATA(42) <= \<const0>\;
  AXI_21_RDATA(41) <= \<const0>\;
  AXI_21_RDATA(40) <= \<const0>\;
  AXI_21_RDATA(39) <= \<const0>\;
  AXI_21_RDATA(38) <= \<const0>\;
  AXI_21_RDATA(37) <= \<const0>\;
  AXI_21_RDATA(36) <= \<const0>\;
  AXI_21_RDATA(35) <= \<const0>\;
  AXI_21_RDATA(34) <= \<const0>\;
  AXI_21_RDATA(33) <= \<const0>\;
  AXI_21_RDATA(32) <= \<const0>\;
  AXI_21_RDATA(31) <= \<const0>\;
  AXI_21_RDATA(30) <= \<const0>\;
  AXI_21_RDATA(29) <= \<const0>\;
  AXI_21_RDATA(28) <= \<const0>\;
  AXI_21_RDATA(27) <= \<const0>\;
  AXI_21_RDATA(26) <= \<const0>\;
  AXI_21_RDATA(25) <= \<const0>\;
  AXI_21_RDATA(24) <= \<const0>\;
  AXI_21_RDATA(23) <= \<const0>\;
  AXI_21_RDATA(22) <= \<const0>\;
  AXI_21_RDATA(21) <= \<const0>\;
  AXI_21_RDATA(20) <= \<const0>\;
  AXI_21_RDATA(19) <= \<const0>\;
  AXI_21_RDATA(18) <= \<const0>\;
  AXI_21_RDATA(17) <= \<const0>\;
  AXI_21_RDATA(16) <= \<const0>\;
  AXI_21_RDATA(15) <= \<const0>\;
  AXI_21_RDATA(14) <= \<const0>\;
  AXI_21_RDATA(13) <= \<const0>\;
  AXI_21_RDATA(12) <= \<const0>\;
  AXI_21_RDATA(11) <= \<const0>\;
  AXI_21_RDATA(10) <= \<const0>\;
  AXI_21_RDATA(9) <= \<const0>\;
  AXI_21_RDATA(8) <= \<const0>\;
  AXI_21_RDATA(7) <= \<const0>\;
  AXI_21_RDATA(6) <= \<const0>\;
  AXI_21_RDATA(5) <= \<const0>\;
  AXI_21_RDATA(4) <= \<const0>\;
  AXI_21_RDATA(3) <= \<const0>\;
  AXI_21_RDATA(2) <= \<const0>\;
  AXI_21_RDATA(1) <= \<const0>\;
  AXI_21_RDATA(0) <= \<const0>\;
  AXI_21_RDATA_PARITY(31) <= \<const0>\;
  AXI_21_RDATA_PARITY(30) <= \<const0>\;
  AXI_21_RDATA_PARITY(29) <= \<const0>\;
  AXI_21_RDATA_PARITY(28) <= \<const0>\;
  AXI_21_RDATA_PARITY(27) <= \<const0>\;
  AXI_21_RDATA_PARITY(26) <= \<const0>\;
  AXI_21_RDATA_PARITY(25) <= \<const0>\;
  AXI_21_RDATA_PARITY(24) <= \<const0>\;
  AXI_21_RDATA_PARITY(23) <= \<const0>\;
  AXI_21_RDATA_PARITY(22) <= \<const0>\;
  AXI_21_RDATA_PARITY(21) <= \<const0>\;
  AXI_21_RDATA_PARITY(20) <= \<const0>\;
  AXI_21_RDATA_PARITY(19) <= \<const0>\;
  AXI_21_RDATA_PARITY(18) <= \<const0>\;
  AXI_21_RDATA_PARITY(17) <= \<const0>\;
  AXI_21_RDATA_PARITY(16) <= \<const0>\;
  AXI_21_RDATA_PARITY(15) <= \<const0>\;
  AXI_21_RDATA_PARITY(14) <= \<const0>\;
  AXI_21_RDATA_PARITY(13) <= \<const0>\;
  AXI_21_RDATA_PARITY(12) <= \<const0>\;
  AXI_21_RDATA_PARITY(11) <= \<const0>\;
  AXI_21_RDATA_PARITY(10) <= \<const0>\;
  AXI_21_RDATA_PARITY(9) <= \<const0>\;
  AXI_21_RDATA_PARITY(8) <= \<const0>\;
  AXI_21_RDATA_PARITY(7) <= \<const0>\;
  AXI_21_RDATA_PARITY(6) <= \<const0>\;
  AXI_21_RDATA_PARITY(5) <= \<const0>\;
  AXI_21_RDATA_PARITY(4) <= \<const0>\;
  AXI_21_RDATA_PARITY(3) <= \<const0>\;
  AXI_21_RDATA_PARITY(2) <= \<const0>\;
  AXI_21_RDATA_PARITY(1) <= \<const0>\;
  AXI_21_RDATA_PARITY(0) <= \<const0>\;
  AXI_21_RID(5) <= \<const0>\;
  AXI_21_RID(4) <= \<const0>\;
  AXI_21_RID(3) <= \<const0>\;
  AXI_21_RID(2) <= \<const0>\;
  AXI_21_RID(1) <= \<const0>\;
  AXI_21_RID(0) <= \<const0>\;
  AXI_21_RLAST <= \<const0>\;
  AXI_21_RRESP(1) <= \<const0>\;
  AXI_21_RRESP(0) <= \<const0>\;
  AXI_21_RVALID <= \<const0>\;
  AXI_21_WREADY <= \<const0>\;
  AXI_22_ARREADY <= \<const0>\;
  AXI_22_AWREADY <= \<const0>\;
  AXI_22_BID(5) <= \<const0>\;
  AXI_22_BID(4) <= \<const0>\;
  AXI_22_BID(3) <= \<const0>\;
  AXI_22_BID(2) <= \<const0>\;
  AXI_22_BID(1) <= \<const0>\;
  AXI_22_BID(0) <= \<const0>\;
  AXI_22_BRESP(1) <= \<const0>\;
  AXI_22_BRESP(0) <= \<const0>\;
  AXI_22_BVALID <= \<const0>\;
  AXI_22_DFI_AW_AERR_N(1) <= \<const0>\;
  AXI_22_DFI_AW_AERR_N(0) <= \<const0>\;
  AXI_22_DFI_CLK_BUF <= \<const0>\;
  AXI_22_DFI_DBI_BYTE_DISABLE(7) <= \<const0>\;
  AXI_22_DFI_DBI_BYTE_DISABLE(6) <= \<const0>\;
  AXI_22_DFI_DBI_BYTE_DISABLE(5) <= \<const0>\;
  AXI_22_DFI_DBI_BYTE_DISABLE(4) <= \<const0>\;
  AXI_22_DFI_DBI_BYTE_DISABLE(3) <= \<const0>\;
  AXI_22_DFI_DBI_BYTE_DISABLE(2) <= \<const0>\;
  AXI_22_DFI_DBI_BYTE_DISABLE(1) <= \<const0>\;
  AXI_22_DFI_DBI_BYTE_DISABLE(0) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DBI(20) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DBI(19) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DBI(18) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DBI(17) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DBI(16) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DBI(15) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DBI(14) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DBI(13) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DBI(12) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DBI(11) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DBI(10) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DBI(9) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DBI(8) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DBI(7) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DBI(6) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DBI(5) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DBI(4) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DBI(3) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DBI(2) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DBI(1) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DBI(0) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DERR(7) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DERR(6) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DERR(5) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DERR(4) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DERR(3) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DERR(2) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DERR(1) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_DERR(0) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_VALID(1) <= \<const0>\;
  AXI_22_DFI_DW_RDDATA_VALID(0) <= \<const0>\;
  AXI_22_DFI_INIT_COMPLETE <= \<const0>\;
  AXI_22_DFI_PHYUPD_REQ <= \<const0>\;
  AXI_22_DFI_PHY_LP_STATE <= \<const0>\;
  AXI_22_DFI_RST_N_BUF <= \<const0>\;
  AXI_22_MC_STATUS(5) <= \<const0>\;
  AXI_22_MC_STATUS(4) <= \<const0>\;
  AXI_22_MC_STATUS(3) <= \<const0>\;
  AXI_22_MC_STATUS(2) <= \<const0>\;
  AXI_22_MC_STATUS(1) <= \<const0>\;
  AXI_22_MC_STATUS(0) <= \<const0>\;
  AXI_22_PHY_STATUS(7) <= \<const0>\;
  AXI_22_PHY_STATUS(6) <= \<const0>\;
  AXI_22_PHY_STATUS(5) <= \<const0>\;
  AXI_22_PHY_STATUS(4) <= \<const0>\;
  AXI_22_PHY_STATUS(3) <= \<const0>\;
  AXI_22_PHY_STATUS(2) <= \<const0>\;
  AXI_22_PHY_STATUS(1) <= \<const0>\;
  AXI_22_PHY_STATUS(0) <= \<const0>\;
  AXI_22_RDATA(255) <= \<const0>\;
  AXI_22_RDATA(254) <= \<const0>\;
  AXI_22_RDATA(253) <= \<const0>\;
  AXI_22_RDATA(252) <= \<const0>\;
  AXI_22_RDATA(251) <= \<const0>\;
  AXI_22_RDATA(250) <= \<const0>\;
  AXI_22_RDATA(249) <= \<const0>\;
  AXI_22_RDATA(248) <= \<const0>\;
  AXI_22_RDATA(247) <= \<const0>\;
  AXI_22_RDATA(246) <= \<const0>\;
  AXI_22_RDATA(245) <= \<const0>\;
  AXI_22_RDATA(244) <= \<const0>\;
  AXI_22_RDATA(243) <= \<const0>\;
  AXI_22_RDATA(242) <= \<const0>\;
  AXI_22_RDATA(241) <= \<const0>\;
  AXI_22_RDATA(240) <= \<const0>\;
  AXI_22_RDATA(239) <= \<const0>\;
  AXI_22_RDATA(238) <= \<const0>\;
  AXI_22_RDATA(237) <= \<const0>\;
  AXI_22_RDATA(236) <= \<const0>\;
  AXI_22_RDATA(235) <= \<const0>\;
  AXI_22_RDATA(234) <= \<const0>\;
  AXI_22_RDATA(233) <= \<const0>\;
  AXI_22_RDATA(232) <= \<const0>\;
  AXI_22_RDATA(231) <= \<const0>\;
  AXI_22_RDATA(230) <= \<const0>\;
  AXI_22_RDATA(229) <= \<const0>\;
  AXI_22_RDATA(228) <= \<const0>\;
  AXI_22_RDATA(227) <= \<const0>\;
  AXI_22_RDATA(226) <= \<const0>\;
  AXI_22_RDATA(225) <= \<const0>\;
  AXI_22_RDATA(224) <= \<const0>\;
  AXI_22_RDATA(223) <= \<const0>\;
  AXI_22_RDATA(222) <= \<const0>\;
  AXI_22_RDATA(221) <= \<const0>\;
  AXI_22_RDATA(220) <= \<const0>\;
  AXI_22_RDATA(219) <= \<const0>\;
  AXI_22_RDATA(218) <= \<const0>\;
  AXI_22_RDATA(217) <= \<const0>\;
  AXI_22_RDATA(216) <= \<const0>\;
  AXI_22_RDATA(215) <= \<const0>\;
  AXI_22_RDATA(214) <= \<const0>\;
  AXI_22_RDATA(213) <= \<const0>\;
  AXI_22_RDATA(212) <= \<const0>\;
  AXI_22_RDATA(211) <= \<const0>\;
  AXI_22_RDATA(210) <= \<const0>\;
  AXI_22_RDATA(209) <= \<const0>\;
  AXI_22_RDATA(208) <= \<const0>\;
  AXI_22_RDATA(207) <= \<const0>\;
  AXI_22_RDATA(206) <= \<const0>\;
  AXI_22_RDATA(205) <= \<const0>\;
  AXI_22_RDATA(204) <= \<const0>\;
  AXI_22_RDATA(203) <= \<const0>\;
  AXI_22_RDATA(202) <= \<const0>\;
  AXI_22_RDATA(201) <= \<const0>\;
  AXI_22_RDATA(200) <= \<const0>\;
  AXI_22_RDATA(199) <= \<const0>\;
  AXI_22_RDATA(198) <= \<const0>\;
  AXI_22_RDATA(197) <= \<const0>\;
  AXI_22_RDATA(196) <= \<const0>\;
  AXI_22_RDATA(195) <= \<const0>\;
  AXI_22_RDATA(194) <= \<const0>\;
  AXI_22_RDATA(193) <= \<const0>\;
  AXI_22_RDATA(192) <= \<const0>\;
  AXI_22_RDATA(191) <= \<const0>\;
  AXI_22_RDATA(190) <= \<const0>\;
  AXI_22_RDATA(189) <= \<const0>\;
  AXI_22_RDATA(188) <= \<const0>\;
  AXI_22_RDATA(187) <= \<const0>\;
  AXI_22_RDATA(186) <= \<const0>\;
  AXI_22_RDATA(185) <= \<const0>\;
  AXI_22_RDATA(184) <= \<const0>\;
  AXI_22_RDATA(183) <= \<const0>\;
  AXI_22_RDATA(182) <= \<const0>\;
  AXI_22_RDATA(181) <= \<const0>\;
  AXI_22_RDATA(180) <= \<const0>\;
  AXI_22_RDATA(179) <= \<const0>\;
  AXI_22_RDATA(178) <= \<const0>\;
  AXI_22_RDATA(177) <= \<const0>\;
  AXI_22_RDATA(176) <= \<const0>\;
  AXI_22_RDATA(175) <= \<const0>\;
  AXI_22_RDATA(174) <= \<const0>\;
  AXI_22_RDATA(173) <= \<const0>\;
  AXI_22_RDATA(172) <= \<const0>\;
  AXI_22_RDATA(171) <= \<const0>\;
  AXI_22_RDATA(170) <= \<const0>\;
  AXI_22_RDATA(169) <= \<const0>\;
  AXI_22_RDATA(168) <= \<const0>\;
  AXI_22_RDATA(167) <= \<const0>\;
  AXI_22_RDATA(166) <= \<const0>\;
  AXI_22_RDATA(165) <= \<const0>\;
  AXI_22_RDATA(164) <= \<const0>\;
  AXI_22_RDATA(163) <= \<const0>\;
  AXI_22_RDATA(162) <= \<const0>\;
  AXI_22_RDATA(161) <= \<const0>\;
  AXI_22_RDATA(160) <= \<const0>\;
  AXI_22_RDATA(159) <= \<const0>\;
  AXI_22_RDATA(158) <= \<const0>\;
  AXI_22_RDATA(157) <= \<const0>\;
  AXI_22_RDATA(156) <= \<const0>\;
  AXI_22_RDATA(155) <= \<const0>\;
  AXI_22_RDATA(154) <= \<const0>\;
  AXI_22_RDATA(153) <= \<const0>\;
  AXI_22_RDATA(152) <= \<const0>\;
  AXI_22_RDATA(151) <= \<const0>\;
  AXI_22_RDATA(150) <= \<const0>\;
  AXI_22_RDATA(149) <= \<const0>\;
  AXI_22_RDATA(148) <= \<const0>\;
  AXI_22_RDATA(147) <= \<const0>\;
  AXI_22_RDATA(146) <= \<const0>\;
  AXI_22_RDATA(145) <= \<const0>\;
  AXI_22_RDATA(144) <= \<const0>\;
  AXI_22_RDATA(143) <= \<const0>\;
  AXI_22_RDATA(142) <= \<const0>\;
  AXI_22_RDATA(141) <= \<const0>\;
  AXI_22_RDATA(140) <= \<const0>\;
  AXI_22_RDATA(139) <= \<const0>\;
  AXI_22_RDATA(138) <= \<const0>\;
  AXI_22_RDATA(137) <= \<const0>\;
  AXI_22_RDATA(136) <= \<const0>\;
  AXI_22_RDATA(135) <= \<const0>\;
  AXI_22_RDATA(134) <= \<const0>\;
  AXI_22_RDATA(133) <= \<const0>\;
  AXI_22_RDATA(132) <= \<const0>\;
  AXI_22_RDATA(131) <= \<const0>\;
  AXI_22_RDATA(130) <= \<const0>\;
  AXI_22_RDATA(129) <= \<const0>\;
  AXI_22_RDATA(128) <= \<const0>\;
  AXI_22_RDATA(127) <= \<const0>\;
  AXI_22_RDATA(126) <= \<const0>\;
  AXI_22_RDATA(125) <= \<const0>\;
  AXI_22_RDATA(124) <= \<const0>\;
  AXI_22_RDATA(123) <= \<const0>\;
  AXI_22_RDATA(122) <= \<const0>\;
  AXI_22_RDATA(121) <= \<const0>\;
  AXI_22_RDATA(120) <= \<const0>\;
  AXI_22_RDATA(119) <= \<const0>\;
  AXI_22_RDATA(118) <= \<const0>\;
  AXI_22_RDATA(117) <= \<const0>\;
  AXI_22_RDATA(116) <= \<const0>\;
  AXI_22_RDATA(115) <= \<const0>\;
  AXI_22_RDATA(114) <= \<const0>\;
  AXI_22_RDATA(113) <= \<const0>\;
  AXI_22_RDATA(112) <= \<const0>\;
  AXI_22_RDATA(111) <= \<const0>\;
  AXI_22_RDATA(110) <= \<const0>\;
  AXI_22_RDATA(109) <= \<const0>\;
  AXI_22_RDATA(108) <= \<const0>\;
  AXI_22_RDATA(107) <= \<const0>\;
  AXI_22_RDATA(106) <= \<const0>\;
  AXI_22_RDATA(105) <= \<const0>\;
  AXI_22_RDATA(104) <= \<const0>\;
  AXI_22_RDATA(103) <= \<const0>\;
  AXI_22_RDATA(102) <= \<const0>\;
  AXI_22_RDATA(101) <= \<const0>\;
  AXI_22_RDATA(100) <= \<const0>\;
  AXI_22_RDATA(99) <= \<const0>\;
  AXI_22_RDATA(98) <= \<const0>\;
  AXI_22_RDATA(97) <= \<const0>\;
  AXI_22_RDATA(96) <= \<const0>\;
  AXI_22_RDATA(95) <= \<const0>\;
  AXI_22_RDATA(94) <= \<const0>\;
  AXI_22_RDATA(93) <= \<const0>\;
  AXI_22_RDATA(92) <= \<const0>\;
  AXI_22_RDATA(91) <= \<const0>\;
  AXI_22_RDATA(90) <= \<const0>\;
  AXI_22_RDATA(89) <= \<const0>\;
  AXI_22_RDATA(88) <= \<const0>\;
  AXI_22_RDATA(87) <= \<const0>\;
  AXI_22_RDATA(86) <= \<const0>\;
  AXI_22_RDATA(85) <= \<const0>\;
  AXI_22_RDATA(84) <= \<const0>\;
  AXI_22_RDATA(83) <= \<const0>\;
  AXI_22_RDATA(82) <= \<const0>\;
  AXI_22_RDATA(81) <= \<const0>\;
  AXI_22_RDATA(80) <= \<const0>\;
  AXI_22_RDATA(79) <= \<const0>\;
  AXI_22_RDATA(78) <= \<const0>\;
  AXI_22_RDATA(77) <= \<const0>\;
  AXI_22_RDATA(76) <= \<const0>\;
  AXI_22_RDATA(75) <= \<const0>\;
  AXI_22_RDATA(74) <= \<const0>\;
  AXI_22_RDATA(73) <= \<const0>\;
  AXI_22_RDATA(72) <= \<const0>\;
  AXI_22_RDATA(71) <= \<const0>\;
  AXI_22_RDATA(70) <= \<const0>\;
  AXI_22_RDATA(69) <= \<const0>\;
  AXI_22_RDATA(68) <= \<const0>\;
  AXI_22_RDATA(67) <= \<const0>\;
  AXI_22_RDATA(66) <= \<const0>\;
  AXI_22_RDATA(65) <= \<const0>\;
  AXI_22_RDATA(64) <= \<const0>\;
  AXI_22_RDATA(63) <= \<const0>\;
  AXI_22_RDATA(62) <= \<const0>\;
  AXI_22_RDATA(61) <= \<const0>\;
  AXI_22_RDATA(60) <= \<const0>\;
  AXI_22_RDATA(59) <= \<const0>\;
  AXI_22_RDATA(58) <= \<const0>\;
  AXI_22_RDATA(57) <= \<const0>\;
  AXI_22_RDATA(56) <= \<const0>\;
  AXI_22_RDATA(55) <= \<const0>\;
  AXI_22_RDATA(54) <= \<const0>\;
  AXI_22_RDATA(53) <= \<const0>\;
  AXI_22_RDATA(52) <= \<const0>\;
  AXI_22_RDATA(51) <= \<const0>\;
  AXI_22_RDATA(50) <= \<const0>\;
  AXI_22_RDATA(49) <= \<const0>\;
  AXI_22_RDATA(48) <= \<const0>\;
  AXI_22_RDATA(47) <= \<const0>\;
  AXI_22_RDATA(46) <= \<const0>\;
  AXI_22_RDATA(45) <= \<const0>\;
  AXI_22_RDATA(44) <= \<const0>\;
  AXI_22_RDATA(43) <= \<const0>\;
  AXI_22_RDATA(42) <= \<const0>\;
  AXI_22_RDATA(41) <= \<const0>\;
  AXI_22_RDATA(40) <= \<const0>\;
  AXI_22_RDATA(39) <= \<const0>\;
  AXI_22_RDATA(38) <= \<const0>\;
  AXI_22_RDATA(37) <= \<const0>\;
  AXI_22_RDATA(36) <= \<const0>\;
  AXI_22_RDATA(35) <= \<const0>\;
  AXI_22_RDATA(34) <= \<const0>\;
  AXI_22_RDATA(33) <= \<const0>\;
  AXI_22_RDATA(32) <= \<const0>\;
  AXI_22_RDATA(31) <= \<const0>\;
  AXI_22_RDATA(30) <= \<const0>\;
  AXI_22_RDATA(29) <= \<const0>\;
  AXI_22_RDATA(28) <= \<const0>\;
  AXI_22_RDATA(27) <= \<const0>\;
  AXI_22_RDATA(26) <= \<const0>\;
  AXI_22_RDATA(25) <= \<const0>\;
  AXI_22_RDATA(24) <= \<const0>\;
  AXI_22_RDATA(23) <= \<const0>\;
  AXI_22_RDATA(22) <= \<const0>\;
  AXI_22_RDATA(21) <= \<const0>\;
  AXI_22_RDATA(20) <= \<const0>\;
  AXI_22_RDATA(19) <= \<const0>\;
  AXI_22_RDATA(18) <= \<const0>\;
  AXI_22_RDATA(17) <= \<const0>\;
  AXI_22_RDATA(16) <= \<const0>\;
  AXI_22_RDATA(15) <= \<const0>\;
  AXI_22_RDATA(14) <= \<const0>\;
  AXI_22_RDATA(13) <= \<const0>\;
  AXI_22_RDATA(12) <= \<const0>\;
  AXI_22_RDATA(11) <= \<const0>\;
  AXI_22_RDATA(10) <= \<const0>\;
  AXI_22_RDATA(9) <= \<const0>\;
  AXI_22_RDATA(8) <= \<const0>\;
  AXI_22_RDATA(7) <= \<const0>\;
  AXI_22_RDATA(6) <= \<const0>\;
  AXI_22_RDATA(5) <= \<const0>\;
  AXI_22_RDATA(4) <= \<const0>\;
  AXI_22_RDATA(3) <= \<const0>\;
  AXI_22_RDATA(2) <= \<const0>\;
  AXI_22_RDATA(1) <= \<const0>\;
  AXI_22_RDATA(0) <= \<const0>\;
  AXI_22_RDATA_PARITY(31) <= \<const0>\;
  AXI_22_RDATA_PARITY(30) <= \<const0>\;
  AXI_22_RDATA_PARITY(29) <= \<const0>\;
  AXI_22_RDATA_PARITY(28) <= \<const0>\;
  AXI_22_RDATA_PARITY(27) <= \<const0>\;
  AXI_22_RDATA_PARITY(26) <= \<const0>\;
  AXI_22_RDATA_PARITY(25) <= \<const0>\;
  AXI_22_RDATA_PARITY(24) <= \<const0>\;
  AXI_22_RDATA_PARITY(23) <= \<const0>\;
  AXI_22_RDATA_PARITY(22) <= \<const0>\;
  AXI_22_RDATA_PARITY(21) <= \<const0>\;
  AXI_22_RDATA_PARITY(20) <= \<const0>\;
  AXI_22_RDATA_PARITY(19) <= \<const0>\;
  AXI_22_RDATA_PARITY(18) <= \<const0>\;
  AXI_22_RDATA_PARITY(17) <= \<const0>\;
  AXI_22_RDATA_PARITY(16) <= \<const0>\;
  AXI_22_RDATA_PARITY(15) <= \<const0>\;
  AXI_22_RDATA_PARITY(14) <= \<const0>\;
  AXI_22_RDATA_PARITY(13) <= \<const0>\;
  AXI_22_RDATA_PARITY(12) <= \<const0>\;
  AXI_22_RDATA_PARITY(11) <= \<const0>\;
  AXI_22_RDATA_PARITY(10) <= \<const0>\;
  AXI_22_RDATA_PARITY(9) <= \<const0>\;
  AXI_22_RDATA_PARITY(8) <= \<const0>\;
  AXI_22_RDATA_PARITY(7) <= \<const0>\;
  AXI_22_RDATA_PARITY(6) <= \<const0>\;
  AXI_22_RDATA_PARITY(5) <= \<const0>\;
  AXI_22_RDATA_PARITY(4) <= \<const0>\;
  AXI_22_RDATA_PARITY(3) <= \<const0>\;
  AXI_22_RDATA_PARITY(2) <= \<const0>\;
  AXI_22_RDATA_PARITY(1) <= \<const0>\;
  AXI_22_RDATA_PARITY(0) <= \<const0>\;
  AXI_22_RID(5) <= \<const0>\;
  AXI_22_RID(4) <= \<const0>\;
  AXI_22_RID(3) <= \<const0>\;
  AXI_22_RID(2) <= \<const0>\;
  AXI_22_RID(1) <= \<const0>\;
  AXI_22_RID(0) <= \<const0>\;
  AXI_22_RLAST <= \<const0>\;
  AXI_22_RRESP(1) <= \<const0>\;
  AXI_22_RRESP(0) <= \<const0>\;
  AXI_22_RVALID <= \<const0>\;
  AXI_22_WREADY <= \<const0>\;
  AXI_23_ARREADY <= \<const0>\;
  AXI_23_AWREADY <= \<const0>\;
  AXI_23_BID(5) <= \<const0>\;
  AXI_23_BID(4) <= \<const0>\;
  AXI_23_BID(3) <= \<const0>\;
  AXI_23_BID(2) <= \<const0>\;
  AXI_23_BID(1) <= \<const0>\;
  AXI_23_BID(0) <= \<const0>\;
  AXI_23_BRESP(1) <= \<const0>\;
  AXI_23_BRESP(0) <= \<const0>\;
  AXI_23_BVALID <= \<const0>\;
  AXI_23_DFI_AW_AERR_N(1) <= \<const0>\;
  AXI_23_DFI_AW_AERR_N(0) <= \<const0>\;
  AXI_23_DFI_CLK_BUF <= \<const0>\;
  AXI_23_DFI_DBI_BYTE_DISABLE(7) <= \<const0>\;
  AXI_23_DFI_DBI_BYTE_DISABLE(6) <= \<const0>\;
  AXI_23_DFI_DBI_BYTE_DISABLE(5) <= \<const0>\;
  AXI_23_DFI_DBI_BYTE_DISABLE(4) <= \<const0>\;
  AXI_23_DFI_DBI_BYTE_DISABLE(3) <= \<const0>\;
  AXI_23_DFI_DBI_BYTE_DISABLE(2) <= \<const0>\;
  AXI_23_DFI_DBI_BYTE_DISABLE(1) <= \<const0>\;
  AXI_23_DFI_DBI_BYTE_DISABLE(0) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DBI(20) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DBI(19) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DBI(18) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DBI(17) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DBI(16) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DBI(15) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DBI(14) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DBI(13) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DBI(12) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DBI(11) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DBI(10) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DBI(9) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DBI(8) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DBI(7) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DBI(6) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DBI(5) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DBI(4) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DBI(3) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DBI(2) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DBI(1) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DBI(0) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DERR(7) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DERR(6) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DERR(5) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DERR(4) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DERR(3) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DERR(2) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DERR(1) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_DERR(0) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_VALID(1) <= \<const0>\;
  AXI_23_DFI_DW_RDDATA_VALID(0) <= \<const0>\;
  AXI_23_DFI_INIT_COMPLETE <= \<const0>\;
  AXI_23_DFI_PHYUPD_REQ <= \<const0>\;
  AXI_23_DFI_PHY_LP_STATE <= \<const0>\;
  AXI_23_DFI_RST_N_BUF <= \<const0>\;
  AXI_23_RDATA(255) <= \<const0>\;
  AXI_23_RDATA(254) <= \<const0>\;
  AXI_23_RDATA(253) <= \<const0>\;
  AXI_23_RDATA(252) <= \<const0>\;
  AXI_23_RDATA(251) <= \<const0>\;
  AXI_23_RDATA(250) <= \<const0>\;
  AXI_23_RDATA(249) <= \<const0>\;
  AXI_23_RDATA(248) <= \<const0>\;
  AXI_23_RDATA(247) <= \<const0>\;
  AXI_23_RDATA(246) <= \<const0>\;
  AXI_23_RDATA(245) <= \<const0>\;
  AXI_23_RDATA(244) <= \<const0>\;
  AXI_23_RDATA(243) <= \<const0>\;
  AXI_23_RDATA(242) <= \<const0>\;
  AXI_23_RDATA(241) <= \<const0>\;
  AXI_23_RDATA(240) <= \<const0>\;
  AXI_23_RDATA(239) <= \<const0>\;
  AXI_23_RDATA(238) <= \<const0>\;
  AXI_23_RDATA(237) <= \<const0>\;
  AXI_23_RDATA(236) <= \<const0>\;
  AXI_23_RDATA(235) <= \<const0>\;
  AXI_23_RDATA(234) <= \<const0>\;
  AXI_23_RDATA(233) <= \<const0>\;
  AXI_23_RDATA(232) <= \<const0>\;
  AXI_23_RDATA(231) <= \<const0>\;
  AXI_23_RDATA(230) <= \<const0>\;
  AXI_23_RDATA(229) <= \<const0>\;
  AXI_23_RDATA(228) <= \<const0>\;
  AXI_23_RDATA(227) <= \<const0>\;
  AXI_23_RDATA(226) <= \<const0>\;
  AXI_23_RDATA(225) <= \<const0>\;
  AXI_23_RDATA(224) <= \<const0>\;
  AXI_23_RDATA(223) <= \<const0>\;
  AXI_23_RDATA(222) <= \<const0>\;
  AXI_23_RDATA(221) <= \<const0>\;
  AXI_23_RDATA(220) <= \<const0>\;
  AXI_23_RDATA(219) <= \<const0>\;
  AXI_23_RDATA(218) <= \<const0>\;
  AXI_23_RDATA(217) <= \<const0>\;
  AXI_23_RDATA(216) <= \<const0>\;
  AXI_23_RDATA(215) <= \<const0>\;
  AXI_23_RDATA(214) <= \<const0>\;
  AXI_23_RDATA(213) <= \<const0>\;
  AXI_23_RDATA(212) <= \<const0>\;
  AXI_23_RDATA(211) <= \<const0>\;
  AXI_23_RDATA(210) <= \<const0>\;
  AXI_23_RDATA(209) <= \<const0>\;
  AXI_23_RDATA(208) <= \<const0>\;
  AXI_23_RDATA(207) <= \<const0>\;
  AXI_23_RDATA(206) <= \<const0>\;
  AXI_23_RDATA(205) <= \<const0>\;
  AXI_23_RDATA(204) <= \<const0>\;
  AXI_23_RDATA(203) <= \<const0>\;
  AXI_23_RDATA(202) <= \<const0>\;
  AXI_23_RDATA(201) <= \<const0>\;
  AXI_23_RDATA(200) <= \<const0>\;
  AXI_23_RDATA(199) <= \<const0>\;
  AXI_23_RDATA(198) <= \<const0>\;
  AXI_23_RDATA(197) <= \<const0>\;
  AXI_23_RDATA(196) <= \<const0>\;
  AXI_23_RDATA(195) <= \<const0>\;
  AXI_23_RDATA(194) <= \<const0>\;
  AXI_23_RDATA(193) <= \<const0>\;
  AXI_23_RDATA(192) <= \<const0>\;
  AXI_23_RDATA(191) <= \<const0>\;
  AXI_23_RDATA(190) <= \<const0>\;
  AXI_23_RDATA(189) <= \<const0>\;
  AXI_23_RDATA(188) <= \<const0>\;
  AXI_23_RDATA(187) <= \<const0>\;
  AXI_23_RDATA(186) <= \<const0>\;
  AXI_23_RDATA(185) <= \<const0>\;
  AXI_23_RDATA(184) <= \<const0>\;
  AXI_23_RDATA(183) <= \<const0>\;
  AXI_23_RDATA(182) <= \<const0>\;
  AXI_23_RDATA(181) <= \<const0>\;
  AXI_23_RDATA(180) <= \<const0>\;
  AXI_23_RDATA(179) <= \<const0>\;
  AXI_23_RDATA(178) <= \<const0>\;
  AXI_23_RDATA(177) <= \<const0>\;
  AXI_23_RDATA(176) <= \<const0>\;
  AXI_23_RDATA(175) <= \<const0>\;
  AXI_23_RDATA(174) <= \<const0>\;
  AXI_23_RDATA(173) <= \<const0>\;
  AXI_23_RDATA(172) <= \<const0>\;
  AXI_23_RDATA(171) <= \<const0>\;
  AXI_23_RDATA(170) <= \<const0>\;
  AXI_23_RDATA(169) <= \<const0>\;
  AXI_23_RDATA(168) <= \<const0>\;
  AXI_23_RDATA(167) <= \<const0>\;
  AXI_23_RDATA(166) <= \<const0>\;
  AXI_23_RDATA(165) <= \<const0>\;
  AXI_23_RDATA(164) <= \<const0>\;
  AXI_23_RDATA(163) <= \<const0>\;
  AXI_23_RDATA(162) <= \<const0>\;
  AXI_23_RDATA(161) <= \<const0>\;
  AXI_23_RDATA(160) <= \<const0>\;
  AXI_23_RDATA(159) <= \<const0>\;
  AXI_23_RDATA(158) <= \<const0>\;
  AXI_23_RDATA(157) <= \<const0>\;
  AXI_23_RDATA(156) <= \<const0>\;
  AXI_23_RDATA(155) <= \<const0>\;
  AXI_23_RDATA(154) <= \<const0>\;
  AXI_23_RDATA(153) <= \<const0>\;
  AXI_23_RDATA(152) <= \<const0>\;
  AXI_23_RDATA(151) <= \<const0>\;
  AXI_23_RDATA(150) <= \<const0>\;
  AXI_23_RDATA(149) <= \<const0>\;
  AXI_23_RDATA(148) <= \<const0>\;
  AXI_23_RDATA(147) <= \<const0>\;
  AXI_23_RDATA(146) <= \<const0>\;
  AXI_23_RDATA(145) <= \<const0>\;
  AXI_23_RDATA(144) <= \<const0>\;
  AXI_23_RDATA(143) <= \<const0>\;
  AXI_23_RDATA(142) <= \<const0>\;
  AXI_23_RDATA(141) <= \<const0>\;
  AXI_23_RDATA(140) <= \<const0>\;
  AXI_23_RDATA(139) <= \<const0>\;
  AXI_23_RDATA(138) <= \<const0>\;
  AXI_23_RDATA(137) <= \<const0>\;
  AXI_23_RDATA(136) <= \<const0>\;
  AXI_23_RDATA(135) <= \<const0>\;
  AXI_23_RDATA(134) <= \<const0>\;
  AXI_23_RDATA(133) <= \<const0>\;
  AXI_23_RDATA(132) <= \<const0>\;
  AXI_23_RDATA(131) <= \<const0>\;
  AXI_23_RDATA(130) <= \<const0>\;
  AXI_23_RDATA(129) <= \<const0>\;
  AXI_23_RDATA(128) <= \<const0>\;
  AXI_23_RDATA(127) <= \<const0>\;
  AXI_23_RDATA(126) <= \<const0>\;
  AXI_23_RDATA(125) <= \<const0>\;
  AXI_23_RDATA(124) <= \<const0>\;
  AXI_23_RDATA(123) <= \<const0>\;
  AXI_23_RDATA(122) <= \<const0>\;
  AXI_23_RDATA(121) <= \<const0>\;
  AXI_23_RDATA(120) <= \<const0>\;
  AXI_23_RDATA(119) <= \<const0>\;
  AXI_23_RDATA(118) <= \<const0>\;
  AXI_23_RDATA(117) <= \<const0>\;
  AXI_23_RDATA(116) <= \<const0>\;
  AXI_23_RDATA(115) <= \<const0>\;
  AXI_23_RDATA(114) <= \<const0>\;
  AXI_23_RDATA(113) <= \<const0>\;
  AXI_23_RDATA(112) <= \<const0>\;
  AXI_23_RDATA(111) <= \<const0>\;
  AXI_23_RDATA(110) <= \<const0>\;
  AXI_23_RDATA(109) <= \<const0>\;
  AXI_23_RDATA(108) <= \<const0>\;
  AXI_23_RDATA(107) <= \<const0>\;
  AXI_23_RDATA(106) <= \<const0>\;
  AXI_23_RDATA(105) <= \<const0>\;
  AXI_23_RDATA(104) <= \<const0>\;
  AXI_23_RDATA(103) <= \<const0>\;
  AXI_23_RDATA(102) <= \<const0>\;
  AXI_23_RDATA(101) <= \<const0>\;
  AXI_23_RDATA(100) <= \<const0>\;
  AXI_23_RDATA(99) <= \<const0>\;
  AXI_23_RDATA(98) <= \<const0>\;
  AXI_23_RDATA(97) <= \<const0>\;
  AXI_23_RDATA(96) <= \<const0>\;
  AXI_23_RDATA(95) <= \<const0>\;
  AXI_23_RDATA(94) <= \<const0>\;
  AXI_23_RDATA(93) <= \<const0>\;
  AXI_23_RDATA(92) <= \<const0>\;
  AXI_23_RDATA(91) <= \<const0>\;
  AXI_23_RDATA(90) <= \<const0>\;
  AXI_23_RDATA(89) <= \<const0>\;
  AXI_23_RDATA(88) <= \<const0>\;
  AXI_23_RDATA(87) <= \<const0>\;
  AXI_23_RDATA(86) <= \<const0>\;
  AXI_23_RDATA(85) <= \<const0>\;
  AXI_23_RDATA(84) <= \<const0>\;
  AXI_23_RDATA(83) <= \<const0>\;
  AXI_23_RDATA(82) <= \<const0>\;
  AXI_23_RDATA(81) <= \<const0>\;
  AXI_23_RDATA(80) <= \<const0>\;
  AXI_23_RDATA(79) <= \<const0>\;
  AXI_23_RDATA(78) <= \<const0>\;
  AXI_23_RDATA(77) <= \<const0>\;
  AXI_23_RDATA(76) <= \<const0>\;
  AXI_23_RDATA(75) <= \<const0>\;
  AXI_23_RDATA(74) <= \<const0>\;
  AXI_23_RDATA(73) <= \<const0>\;
  AXI_23_RDATA(72) <= \<const0>\;
  AXI_23_RDATA(71) <= \<const0>\;
  AXI_23_RDATA(70) <= \<const0>\;
  AXI_23_RDATA(69) <= \<const0>\;
  AXI_23_RDATA(68) <= \<const0>\;
  AXI_23_RDATA(67) <= \<const0>\;
  AXI_23_RDATA(66) <= \<const0>\;
  AXI_23_RDATA(65) <= \<const0>\;
  AXI_23_RDATA(64) <= \<const0>\;
  AXI_23_RDATA(63) <= \<const0>\;
  AXI_23_RDATA(62) <= \<const0>\;
  AXI_23_RDATA(61) <= \<const0>\;
  AXI_23_RDATA(60) <= \<const0>\;
  AXI_23_RDATA(59) <= \<const0>\;
  AXI_23_RDATA(58) <= \<const0>\;
  AXI_23_RDATA(57) <= \<const0>\;
  AXI_23_RDATA(56) <= \<const0>\;
  AXI_23_RDATA(55) <= \<const0>\;
  AXI_23_RDATA(54) <= \<const0>\;
  AXI_23_RDATA(53) <= \<const0>\;
  AXI_23_RDATA(52) <= \<const0>\;
  AXI_23_RDATA(51) <= \<const0>\;
  AXI_23_RDATA(50) <= \<const0>\;
  AXI_23_RDATA(49) <= \<const0>\;
  AXI_23_RDATA(48) <= \<const0>\;
  AXI_23_RDATA(47) <= \<const0>\;
  AXI_23_RDATA(46) <= \<const0>\;
  AXI_23_RDATA(45) <= \<const0>\;
  AXI_23_RDATA(44) <= \<const0>\;
  AXI_23_RDATA(43) <= \<const0>\;
  AXI_23_RDATA(42) <= \<const0>\;
  AXI_23_RDATA(41) <= \<const0>\;
  AXI_23_RDATA(40) <= \<const0>\;
  AXI_23_RDATA(39) <= \<const0>\;
  AXI_23_RDATA(38) <= \<const0>\;
  AXI_23_RDATA(37) <= \<const0>\;
  AXI_23_RDATA(36) <= \<const0>\;
  AXI_23_RDATA(35) <= \<const0>\;
  AXI_23_RDATA(34) <= \<const0>\;
  AXI_23_RDATA(33) <= \<const0>\;
  AXI_23_RDATA(32) <= \<const0>\;
  AXI_23_RDATA(31) <= \<const0>\;
  AXI_23_RDATA(30) <= \<const0>\;
  AXI_23_RDATA(29) <= \<const0>\;
  AXI_23_RDATA(28) <= \<const0>\;
  AXI_23_RDATA(27) <= \<const0>\;
  AXI_23_RDATA(26) <= \<const0>\;
  AXI_23_RDATA(25) <= \<const0>\;
  AXI_23_RDATA(24) <= \<const0>\;
  AXI_23_RDATA(23) <= \<const0>\;
  AXI_23_RDATA(22) <= \<const0>\;
  AXI_23_RDATA(21) <= \<const0>\;
  AXI_23_RDATA(20) <= \<const0>\;
  AXI_23_RDATA(19) <= \<const0>\;
  AXI_23_RDATA(18) <= \<const0>\;
  AXI_23_RDATA(17) <= \<const0>\;
  AXI_23_RDATA(16) <= \<const0>\;
  AXI_23_RDATA(15) <= \<const0>\;
  AXI_23_RDATA(14) <= \<const0>\;
  AXI_23_RDATA(13) <= \<const0>\;
  AXI_23_RDATA(12) <= \<const0>\;
  AXI_23_RDATA(11) <= \<const0>\;
  AXI_23_RDATA(10) <= \<const0>\;
  AXI_23_RDATA(9) <= \<const0>\;
  AXI_23_RDATA(8) <= \<const0>\;
  AXI_23_RDATA(7) <= \<const0>\;
  AXI_23_RDATA(6) <= \<const0>\;
  AXI_23_RDATA(5) <= \<const0>\;
  AXI_23_RDATA(4) <= \<const0>\;
  AXI_23_RDATA(3) <= \<const0>\;
  AXI_23_RDATA(2) <= \<const0>\;
  AXI_23_RDATA(1) <= \<const0>\;
  AXI_23_RDATA(0) <= \<const0>\;
  AXI_23_RDATA_PARITY(31) <= \<const0>\;
  AXI_23_RDATA_PARITY(30) <= \<const0>\;
  AXI_23_RDATA_PARITY(29) <= \<const0>\;
  AXI_23_RDATA_PARITY(28) <= \<const0>\;
  AXI_23_RDATA_PARITY(27) <= \<const0>\;
  AXI_23_RDATA_PARITY(26) <= \<const0>\;
  AXI_23_RDATA_PARITY(25) <= \<const0>\;
  AXI_23_RDATA_PARITY(24) <= \<const0>\;
  AXI_23_RDATA_PARITY(23) <= \<const0>\;
  AXI_23_RDATA_PARITY(22) <= \<const0>\;
  AXI_23_RDATA_PARITY(21) <= \<const0>\;
  AXI_23_RDATA_PARITY(20) <= \<const0>\;
  AXI_23_RDATA_PARITY(19) <= \<const0>\;
  AXI_23_RDATA_PARITY(18) <= \<const0>\;
  AXI_23_RDATA_PARITY(17) <= \<const0>\;
  AXI_23_RDATA_PARITY(16) <= \<const0>\;
  AXI_23_RDATA_PARITY(15) <= \<const0>\;
  AXI_23_RDATA_PARITY(14) <= \<const0>\;
  AXI_23_RDATA_PARITY(13) <= \<const0>\;
  AXI_23_RDATA_PARITY(12) <= \<const0>\;
  AXI_23_RDATA_PARITY(11) <= \<const0>\;
  AXI_23_RDATA_PARITY(10) <= \<const0>\;
  AXI_23_RDATA_PARITY(9) <= \<const0>\;
  AXI_23_RDATA_PARITY(8) <= \<const0>\;
  AXI_23_RDATA_PARITY(7) <= \<const0>\;
  AXI_23_RDATA_PARITY(6) <= \<const0>\;
  AXI_23_RDATA_PARITY(5) <= \<const0>\;
  AXI_23_RDATA_PARITY(4) <= \<const0>\;
  AXI_23_RDATA_PARITY(3) <= \<const0>\;
  AXI_23_RDATA_PARITY(2) <= \<const0>\;
  AXI_23_RDATA_PARITY(1) <= \<const0>\;
  AXI_23_RDATA_PARITY(0) <= \<const0>\;
  AXI_23_RID(5) <= \<const0>\;
  AXI_23_RID(4) <= \<const0>\;
  AXI_23_RID(3) <= \<const0>\;
  AXI_23_RID(2) <= \<const0>\;
  AXI_23_RID(1) <= \<const0>\;
  AXI_23_RID(0) <= \<const0>\;
  AXI_23_RLAST <= \<const0>\;
  AXI_23_RRESP(1) <= \<const0>\;
  AXI_23_RRESP(0) <= \<const0>\;
  AXI_23_RVALID <= \<const0>\;
  AXI_23_WREADY <= \<const0>\;
  AXI_24_ARREADY <= \<const0>\;
  AXI_24_AWREADY <= \<const0>\;
  AXI_24_BID(5) <= \<const0>\;
  AXI_24_BID(4) <= \<const0>\;
  AXI_24_BID(3) <= \<const0>\;
  AXI_24_BID(2) <= \<const0>\;
  AXI_24_BID(1) <= \<const0>\;
  AXI_24_BID(0) <= \<const0>\;
  AXI_24_BRESP(1) <= \<const0>\;
  AXI_24_BRESP(0) <= \<const0>\;
  AXI_24_BVALID <= \<const0>\;
  AXI_24_DFI_AW_AERR_N(1) <= \<const0>\;
  AXI_24_DFI_AW_AERR_N(0) <= \<const0>\;
  AXI_24_DFI_CLK_BUF <= \<const0>\;
  AXI_24_DFI_DBI_BYTE_DISABLE(7) <= \<const0>\;
  AXI_24_DFI_DBI_BYTE_DISABLE(6) <= \<const0>\;
  AXI_24_DFI_DBI_BYTE_DISABLE(5) <= \<const0>\;
  AXI_24_DFI_DBI_BYTE_DISABLE(4) <= \<const0>\;
  AXI_24_DFI_DBI_BYTE_DISABLE(3) <= \<const0>\;
  AXI_24_DFI_DBI_BYTE_DISABLE(2) <= \<const0>\;
  AXI_24_DFI_DBI_BYTE_DISABLE(1) <= \<const0>\;
  AXI_24_DFI_DBI_BYTE_DISABLE(0) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DBI(20) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DBI(19) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DBI(18) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DBI(17) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DBI(16) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DBI(15) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DBI(14) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DBI(13) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DBI(12) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DBI(11) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DBI(10) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DBI(9) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DBI(8) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DBI(7) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DBI(6) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DBI(5) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DBI(4) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DBI(3) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DBI(2) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DBI(1) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DBI(0) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DERR(7) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DERR(6) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DERR(5) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DERR(4) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DERR(3) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DERR(2) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DERR(1) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_DERR(0) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_VALID(1) <= \<const0>\;
  AXI_24_DFI_DW_RDDATA_VALID(0) <= \<const0>\;
  AXI_24_DFI_INIT_COMPLETE <= \<const0>\;
  AXI_24_DFI_PHYUPD_REQ <= \<const0>\;
  AXI_24_DFI_PHY_LP_STATE <= \<const0>\;
  AXI_24_DFI_RST_N_BUF <= \<const0>\;
  AXI_24_MC_STATUS(5) <= \<const0>\;
  AXI_24_MC_STATUS(4) <= \<const0>\;
  AXI_24_MC_STATUS(3) <= \<const0>\;
  AXI_24_MC_STATUS(2) <= \<const0>\;
  AXI_24_MC_STATUS(1) <= \<const0>\;
  AXI_24_MC_STATUS(0) <= \<const0>\;
  AXI_24_PHY_STATUS(7) <= \<const0>\;
  AXI_24_PHY_STATUS(6) <= \<const0>\;
  AXI_24_PHY_STATUS(5) <= \<const0>\;
  AXI_24_PHY_STATUS(4) <= \<const0>\;
  AXI_24_PHY_STATUS(3) <= \<const0>\;
  AXI_24_PHY_STATUS(2) <= \<const0>\;
  AXI_24_PHY_STATUS(1) <= \<const0>\;
  AXI_24_PHY_STATUS(0) <= \<const0>\;
  AXI_24_RDATA(255) <= \<const0>\;
  AXI_24_RDATA(254) <= \<const0>\;
  AXI_24_RDATA(253) <= \<const0>\;
  AXI_24_RDATA(252) <= \<const0>\;
  AXI_24_RDATA(251) <= \<const0>\;
  AXI_24_RDATA(250) <= \<const0>\;
  AXI_24_RDATA(249) <= \<const0>\;
  AXI_24_RDATA(248) <= \<const0>\;
  AXI_24_RDATA(247) <= \<const0>\;
  AXI_24_RDATA(246) <= \<const0>\;
  AXI_24_RDATA(245) <= \<const0>\;
  AXI_24_RDATA(244) <= \<const0>\;
  AXI_24_RDATA(243) <= \<const0>\;
  AXI_24_RDATA(242) <= \<const0>\;
  AXI_24_RDATA(241) <= \<const0>\;
  AXI_24_RDATA(240) <= \<const0>\;
  AXI_24_RDATA(239) <= \<const0>\;
  AXI_24_RDATA(238) <= \<const0>\;
  AXI_24_RDATA(237) <= \<const0>\;
  AXI_24_RDATA(236) <= \<const0>\;
  AXI_24_RDATA(235) <= \<const0>\;
  AXI_24_RDATA(234) <= \<const0>\;
  AXI_24_RDATA(233) <= \<const0>\;
  AXI_24_RDATA(232) <= \<const0>\;
  AXI_24_RDATA(231) <= \<const0>\;
  AXI_24_RDATA(230) <= \<const0>\;
  AXI_24_RDATA(229) <= \<const0>\;
  AXI_24_RDATA(228) <= \<const0>\;
  AXI_24_RDATA(227) <= \<const0>\;
  AXI_24_RDATA(226) <= \<const0>\;
  AXI_24_RDATA(225) <= \<const0>\;
  AXI_24_RDATA(224) <= \<const0>\;
  AXI_24_RDATA(223) <= \<const0>\;
  AXI_24_RDATA(222) <= \<const0>\;
  AXI_24_RDATA(221) <= \<const0>\;
  AXI_24_RDATA(220) <= \<const0>\;
  AXI_24_RDATA(219) <= \<const0>\;
  AXI_24_RDATA(218) <= \<const0>\;
  AXI_24_RDATA(217) <= \<const0>\;
  AXI_24_RDATA(216) <= \<const0>\;
  AXI_24_RDATA(215) <= \<const0>\;
  AXI_24_RDATA(214) <= \<const0>\;
  AXI_24_RDATA(213) <= \<const0>\;
  AXI_24_RDATA(212) <= \<const0>\;
  AXI_24_RDATA(211) <= \<const0>\;
  AXI_24_RDATA(210) <= \<const0>\;
  AXI_24_RDATA(209) <= \<const0>\;
  AXI_24_RDATA(208) <= \<const0>\;
  AXI_24_RDATA(207) <= \<const0>\;
  AXI_24_RDATA(206) <= \<const0>\;
  AXI_24_RDATA(205) <= \<const0>\;
  AXI_24_RDATA(204) <= \<const0>\;
  AXI_24_RDATA(203) <= \<const0>\;
  AXI_24_RDATA(202) <= \<const0>\;
  AXI_24_RDATA(201) <= \<const0>\;
  AXI_24_RDATA(200) <= \<const0>\;
  AXI_24_RDATA(199) <= \<const0>\;
  AXI_24_RDATA(198) <= \<const0>\;
  AXI_24_RDATA(197) <= \<const0>\;
  AXI_24_RDATA(196) <= \<const0>\;
  AXI_24_RDATA(195) <= \<const0>\;
  AXI_24_RDATA(194) <= \<const0>\;
  AXI_24_RDATA(193) <= \<const0>\;
  AXI_24_RDATA(192) <= \<const0>\;
  AXI_24_RDATA(191) <= \<const0>\;
  AXI_24_RDATA(190) <= \<const0>\;
  AXI_24_RDATA(189) <= \<const0>\;
  AXI_24_RDATA(188) <= \<const0>\;
  AXI_24_RDATA(187) <= \<const0>\;
  AXI_24_RDATA(186) <= \<const0>\;
  AXI_24_RDATA(185) <= \<const0>\;
  AXI_24_RDATA(184) <= \<const0>\;
  AXI_24_RDATA(183) <= \<const0>\;
  AXI_24_RDATA(182) <= \<const0>\;
  AXI_24_RDATA(181) <= \<const0>\;
  AXI_24_RDATA(180) <= \<const0>\;
  AXI_24_RDATA(179) <= \<const0>\;
  AXI_24_RDATA(178) <= \<const0>\;
  AXI_24_RDATA(177) <= \<const0>\;
  AXI_24_RDATA(176) <= \<const0>\;
  AXI_24_RDATA(175) <= \<const0>\;
  AXI_24_RDATA(174) <= \<const0>\;
  AXI_24_RDATA(173) <= \<const0>\;
  AXI_24_RDATA(172) <= \<const0>\;
  AXI_24_RDATA(171) <= \<const0>\;
  AXI_24_RDATA(170) <= \<const0>\;
  AXI_24_RDATA(169) <= \<const0>\;
  AXI_24_RDATA(168) <= \<const0>\;
  AXI_24_RDATA(167) <= \<const0>\;
  AXI_24_RDATA(166) <= \<const0>\;
  AXI_24_RDATA(165) <= \<const0>\;
  AXI_24_RDATA(164) <= \<const0>\;
  AXI_24_RDATA(163) <= \<const0>\;
  AXI_24_RDATA(162) <= \<const0>\;
  AXI_24_RDATA(161) <= \<const0>\;
  AXI_24_RDATA(160) <= \<const0>\;
  AXI_24_RDATA(159) <= \<const0>\;
  AXI_24_RDATA(158) <= \<const0>\;
  AXI_24_RDATA(157) <= \<const0>\;
  AXI_24_RDATA(156) <= \<const0>\;
  AXI_24_RDATA(155) <= \<const0>\;
  AXI_24_RDATA(154) <= \<const0>\;
  AXI_24_RDATA(153) <= \<const0>\;
  AXI_24_RDATA(152) <= \<const0>\;
  AXI_24_RDATA(151) <= \<const0>\;
  AXI_24_RDATA(150) <= \<const0>\;
  AXI_24_RDATA(149) <= \<const0>\;
  AXI_24_RDATA(148) <= \<const0>\;
  AXI_24_RDATA(147) <= \<const0>\;
  AXI_24_RDATA(146) <= \<const0>\;
  AXI_24_RDATA(145) <= \<const0>\;
  AXI_24_RDATA(144) <= \<const0>\;
  AXI_24_RDATA(143) <= \<const0>\;
  AXI_24_RDATA(142) <= \<const0>\;
  AXI_24_RDATA(141) <= \<const0>\;
  AXI_24_RDATA(140) <= \<const0>\;
  AXI_24_RDATA(139) <= \<const0>\;
  AXI_24_RDATA(138) <= \<const0>\;
  AXI_24_RDATA(137) <= \<const0>\;
  AXI_24_RDATA(136) <= \<const0>\;
  AXI_24_RDATA(135) <= \<const0>\;
  AXI_24_RDATA(134) <= \<const0>\;
  AXI_24_RDATA(133) <= \<const0>\;
  AXI_24_RDATA(132) <= \<const0>\;
  AXI_24_RDATA(131) <= \<const0>\;
  AXI_24_RDATA(130) <= \<const0>\;
  AXI_24_RDATA(129) <= \<const0>\;
  AXI_24_RDATA(128) <= \<const0>\;
  AXI_24_RDATA(127) <= \<const0>\;
  AXI_24_RDATA(126) <= \<const0>\;
  AXI_24_RDATA(125) <= \<const0>\;
  AXI_24_RDATA(124) <= \<const0>\;
  AXI_24_RDATA(123) <= \<const0>\;
  AXI_24_RDATA(122) <= \<const0>\;
  AXI_24_RDATA(121) <= \<const0>\;
  AXI_24_RDATA(120) <= \<const0>\;
  AXI_24_RDATA(119) <= \<const0>\;
  AXI_24_RDATA(118) <= \<const0>\;
  AXI_24_RDATA(117) <= \<const0>\;
  AXI_24_RDATA(116) <= \<const0>\;
  AXI_24_RDATA(115) <= \<const0>\;
  AXI_24_RDATA(114) <= \<const0>\;
  AXI_24_RDATA(113) <= \<const0>\;
  AXI_24_RDATA(112) <= \<const0>\;
  AXI_24_RDATA(111) <= \<const0>\;
  AXI_24_RDATA(110) <= \<const0>\;
  AXI_24_RDATA(109) <= \<const0>\;
  AXI_24_RDATA(108) <= \<const0>\;
  AXI_24_RDATA(107) <= \<const0>\;
  AXI_24_RDATA(106) <= \<const0>\;
  AXI_24_RDATA(105) <= \<const0>\;
  AXI_24_RDATA(104) <= \<const0>\;
  AXI_24_RDATA(103) <= \<const0>\;
  AXI_24_RDATA(102) <= \<const0>\;
  AXI_24_RDATA(101) <= \<const0>\;
  AXI_24_RDATA(100) <= \<const0>\;
  AXI_24_RDATA(99) <= \<const0>\;
  AXI_24_RDATA(98) <= \<const0>\;
  AXI_24_RDATA(97) <= \<const0>\;
  AXI_24_RDATA(96) <= \<const0>\;
  AXI_24_RDATA(95) <= \<const0>\;
  AXI_24_RDATA(94) <= \<const0>\;
  AXI_24_RDATA(93) <= \<const0>\;
  AXI_24_RDATA(92) <= \<const0>\;
  AXI_24_RDATA(91) <= \<const0>\;
  AXI_24_RDATA(90) <= \<const0>\;
  AXI_24_RDATA(89) <= \<const0>\;
  AXI_24_RDATA(88) <= \<const0>\;
  AXI_24_RDATA(87) <= \<const0>\;
  AXI_24_RDATA(86) <= \<const0>\;
  AXI_24_RDATA(85) <= \<const0>\;
  AXI_24_RDATA(84) <= \<const0>\;
  AXI_24_RDATA(83) <= \<const0>\;
  AXI_24_RDATA(82) <= \<const0>\;
  AXI_24_RDATA(81) <= \<const0>\;
  AXI_24_RDATA(80) <= \<const0>\;
  AXI_24_RDATA(79) <= \<const0>\;
  AXI_24_RDATA(78) <= \<const0>\;
  AXI_24_RDATA(77) <= \<const0>\;
  AXI_24_RDATA(76) <= \<const0>\;
  AXI_24_RDATA(75) <= \<const0>\;
  AXI_24_RDATA(74) <= \<const0>\;
  AXI_24_RDATA(73) <= \<const0>\;
  AXI_24_RDATA(72) <= \<const0>\;
  AXI_24_RDATA(71) <= \<const0>\;
  AXI_24_RDATA(70) <= \<const0>\;
  AXI_24_RDATA(69) <= \<const0>\;
  AXI_24_RDATA(68) <= \<const0>\;
  AXI_24_RDATA(67) <= \<const0>\;
  AXI_24_RDATA(66) <= \<const0>\;
  AXI_24_RDATA(65) <= \<const0>\;
  AXI_24_RDATA(64) <= \<const0>\;
  AXI_24_RDATA(63) <= \<const0>\;
  AXI_24_RDATA(62) <= \<const0>\;
  AXI_24_RDATA(61) <= \<const0>\;
  AXI_24_RDATA(60) <= \<const0>\;
  AXI_24_RDATA(59) <= \<const0>\;
  AXI_24_RDATA(58) <= \<const0>\;
  AXI_24_RDATA(57) <= \<const0>\;
  AXI_24_RDATA(56) <= \<const0>\;
  AXI_24_RDATA(55) <= \<const0>\;
  AXI_24_RDATA(54) <= \<const0>\;
  AXI_24_RDATA(53) <= \<const0>\;
  AXI_24_RDATA(52) <= \<const0>\;
  AXI_24_RDATA(51) <= \<const0>\;
  AXI_24_RDATA(50) <= \<const0>\;
  AXI_24_RDATA(49) <= \<const0>\;
  AXI_24_RDATA(48) <= \<const0>\;
  AXI_24_RDATA(47) <= \<const0>\;
  AXI_24_RDATA(46) <= \<const0>\;
  AXI_24_RDATA(45) <= \<const0>\;
  AXI_24_RDATA(44) <= \<const0>\;
  AXI_24_RDATA(43) <= \<const0>\;
  AXI_24_RDATA(42) <= \<const0>\;
  AXI_24_RDATA(41) <= \<const0>\;
  AXI_24_RDATA(40) <= \<const0>\;
  AXI_24_RDATA(39) <= \<const0>\;
  AXI_24_RDATA(38) <= \<const0>\;
  AXI_24_RDATA(37) <= \<const0>\;
  AXI_24_RDATA(36) <= \<const0>\;
  AXI_24_RDATA(35) <= \<const0>\;
  AXI_24_RDATA(34) <= \<const0>\;
  AXI_24_RDATA(33) <= \<const0>\;
  AXI_24_RDATA(32) <= \<const0>\;
  AXI_24_RDATA(31) <= \<const0>\;
  AXI_24_RDATA(30) <= \<const0>\;
  AXI_24_RDATA(29) <= \<const0>\;
  AXI_24_RDATA(28) <= \<const0>\;
  AXI_24_RDATA(27) <= \<const0>\;
  AXI_24_RDATA(26) <= \<const0>\;
  AXI_24_RDATA(25) <= \<const0>\;
  AXI_24_RDATA(24) <= \<const0>\;
  AXI_24_RDATA(23) <= \<const0>\;
  AXI_24_RDATA(22) <= \<const0>\;
  AXI_24_RDATA(21) <= \<const0>\;
  AXI_24_RDATA(20) <= \<const0>\;
  AXI_24_RDATA(19) <= \<const0>\;
  AXI_24_RDATA(18) <= \<const0>\;
  AXI_24_RDATA(17) <= \<const0>\;
  AXI_24_RDATA(16) <= \<const0>\;
  AXI_24_RDATA(15) <= \<const0>\;
  AXI_24_RDATA(14) <= \<const0>\;
  AXI_24_RDATA(13) <= \<const0>\;
  AXI_24_RDATA(12) <= \<const0>\;
  AXI_24_RDATA(11) <= \<const0>\;
  AXI_24_RDATA(10) <= \<const0>\;
  AXI_24_RDATA(9) <= \<const0>\;
  AXI_24_RDATA(8) <= \<const0>\;
  AXI_24_RDATA(7) <= \<const0>\;
  AXI_24_RDATA(6) <= \<const0>\;
  AXI_24_RDATA(5) <= \<const0>\;
  AXI_24_RDATA(4) <= \<const0>\;
  AXI_24_RDATA(3) <= \<const0>\;
  AXI_24_RDATA(2) <= \<const0>\;
  AXI_24_RDATA(1) <= \<const0>\;
  AXI_24_RDATA(0) <= \<const0>\;
  AXI_24_RDATA_PARITY(31) <= \<const0>\;
  AXI_24_RDATA_PARITY(30) <= \<const0>\;
  AXI_24_RDATA_PARITY(29) <= \<const0>\;
  AXI_24_RDATA_PARITY(28) <= \<const0>\;
  AXI_24_RDATA_PARITY(27) <= \<const0>\;
  AXI_24_RDATA_PARITY(26) <= \<const0>\;
  AXI_24_RDATA_PARITY(25) <= \<const0>\;
  AXI_24_RDATA_PARITY(24) <= \<const0>\;
  AXI_24_RDATA_PARITY(23) <= \<const0>\;
  AXI_24_RDATA_PARITY(22) <= \<const0>\;
  AXI_24_RDATA_PARITY(21) <= \<const0>\;
  AXI_24_RDATA_PARITY(20) <= \<const0>\;
  AXI_24_RDATA_PARITY(19) <= \<const0>\;
  AXI_24_RDATA_PARITY(18) <= \<const0>\;
  AXI_24_RDATA_PARITY(17) <= \<const0>\;
  AXI_24_RDATA_PARITY(16) <= \<const0>\;
  AXI_24_RDATA_PARITY(15) <= \<const0>\;
  AXI_24_RDATA_PARITY(14) <= \<const0>\;
  AXI_24_RDATA_PARITY(13) <= \<const0>\;
  AXI_24_RDATA_PARITY(12) <= \<const0>\;
  AXI_24_RDATA_PARITY(11) <= \<const0>\;
  AXI_24_RDATA_PARITY(10) <= \<const0>\;
  AXI_24_RDATA_PARITY(9) <= \<const0>\;
  AXI_24_RDATA_PARITY(8) <= \<const0>\;
  AXI_24_RDATA_PARITY(7) <= \<const0>\;
  AXI_24_RDATA_PARITY(6) <= \<const0>\;
  AXI_24_RDATA_PARITY(5) <= \<const0>\;
  AXI_24_RDATA_PARITY(4) <= \<const0>\;
  AXI_24_RDATA_PARITY(3) <= \<const0>\;
  AXI_24_RDATA_PARITY(2) <= \<const0>\;
  AXI_24_RDATA_PARITY(1) <= \<const0>\;
  AXI_24_RDATA_PARITY(0) <= \<const0>\;
  AXI_24_RID(5) <= \<const0>\;
  AXI_24_RID(4) <= \<const0>\;
  AXI_24_RID(3) <= \<const0>\;
  AXI_24_RID(2) <= \<const0>\;
  AXI_24_RID(1) <= \<const0>\;
  AXI_24_RID(0) <= \<const0>\;
  AXI_24_RLAST <= \<const0>\;
  AXI_24_RRESP(1) <= \<const0>\;
  AXI_24_RRESP(0) <= \<const0>\;
  AXI_24_RVALID <= \<const0>\;
  AXI_24_WREADY <= \<const0>\;
  AXI_25_ARREADY <= \<const0>\;
  AXI_25_AWREADY <= \<const0>\;
  AXI_25_BID(5) <= \<const0>\;
  AXI_25_BID(4) <= \<const0>\;
  AXI_25_BID(3) <= \<const0>\;
  AXI_25_BID(2) <= \<const0>\;
  AXI_25_BID(1) <= \<const0>\;
  AXI_25_BID(0) <= \<const0>\;
  AXI_25_BRESP(1) <= \<const0>\;
  AXI_25_BRESP(0) <= \<const0>\;
  AXI_25_BVALID <= \<const0>\;
  AXI_25_DFI_AW_AERR_N(1) <= \<const0>\;
  AXI_25_DFI_AW_AERR_N(0) <= \<const0>\;
  AXI_25_DFI_CLK_BUF <= \<const0>\;
  AXI_25_DFI_DBI_BYTE_DISABLE(7) <= \<const0>\;
  AXI_25_DFI_DBI_BYTE_DISABLE(6) <= \<const0>\;
  AXI_25_DFI_DBI_BYTE_DISABLE(5) <= \<const0>\;
  AXI_25_DFI_DBI_BYTE_DISABLE(4) <= \<const0>\;
  AXI_25_DFI_DBI_BYTE_DISABLE(3) <= \<const0>\;
  AXI_25_DFI_DBI_BYTE_DISABLE(2) <= \<const0>\;
  AXI_25_DFI_DBI_BYTE_DISABLE(1) <= \<const0>\;
  AXI_25_DFI_DBI_BYTE_DISABLE(0) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DBI(20) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DBI(19) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DBI(18) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DBI(17) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DBI(16) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DBI(15) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DBI(14) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DBI(13) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DBI(12) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DBI(11) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DBI(10) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DBI(9) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DBI(8) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DBI(7) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DBI(6) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DBI(5) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DBI(4) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DBI(3) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DBI(2) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DBI(1) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DBI(0) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DERR(7) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DERR(6) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DERR(5) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DERR(4) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DERR(3) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DERR(2) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DERR(1) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_DERR(0) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_VALID(1) <= \<const0>\;
  AXI_25_DFI_DW_RDDATA_VALID(0) <= \<const0>\;
  AXI_25_DFI_INIT_COMPLETE <= \<const0>\;
  AXI_25_DFI_PHYUPD_REQ <= \<const0>\;
  AXI_25_DFI_PHY_LP_STATE <= \<const0>\;
  AXI_25_DFI_RST_N_BUF <= \<const0>\;
  AXI_25_RDATA(255) <= \<const0>\;
  AXI_25_RDATA(254) <= \<const0>\;
  AXI_25_RDATA(253) <= \<const0>\;
  AXI_25_RDATA(252) <= \<const0>\;
  AXI_25_RDATA(251) <= \<const0>\;
  AXI_25_RDATA(250) <= \<const0>\;
  AXI_25_RDATA(249) <= \<const0>\;
  AXI_25_RDATA(248) <= \<const0>\;
  AXI_25_RDATA(247) <= \<const0>\;
  AXI_25_RDATA(246) <= \<const0>\;
  AXI_25_RDATA(245) <= \<const0>\;
  AXI_25_RDATA(244) <= \<const0>\;
  AXI_25_RDATA(243) <= \<const0>\;
  AXI_25_RDATA(242) <= \<const0>\;
  AXI_25_RDATA(241) <= \<const0>\;
  AXI_25_RDATA(240) <= \<const0>\;
  AXI_25_RDATA(239) <= \<const0>\;
  AXI_25_RDATA(238) <= \<const0>\;
  AXI_25_RDATA(237) <= \<const0>\;
  AXI_25_RDATA(236) <= \<const0>\;
  AXI_25_RDATA(235) <= \<const0>\;
  AXI_25_RDATA(234) <= \<const0>\;
  AXI_25_RDATA(233) <= \<const0>\;
  AXI_25_RDATA(232) <= \<const0>\;
  AXI_25_RDATA(231) <= \<const0>\;
  AXI_25_RDATA(230) <= \<const0>\;
  AXI_25_RDATA(229) <= \<const0>\;
  AXI_25_RDATA(228) <= \<const0>\;
  AXI_25_RDATA(227) <= \<const0>\;
  AXI_25_RDATA(226) <= \<const0>\;
  AXI_25_RDATA(225) <= \<const0>\;
  AXI_25_RDATA(224) <= \<const0>\;
  AXI_25_RDATA(223) <= \<const0>\;
  AXI_25_RDATA(222) <= \<const0>\;
  AXI_25_RDATA(221) <= \<const0>\;
  AXI_25_RDATA(220) <= \<const0>\;
  AXI_25_RDATA(219) <= \<const0>\;
  AXI_25_RDATA(218) <= \<const0>\;
  AXI_25_RDATA(217) <= \<const0>\;
  AXI_25_RDATA(216) <= \<const0>\;
  AXI_25_RDATA(215) <= \<const0>\;
  AXI_25_RDATA(214) <= \<const0>\;
  AXI_25_RDATA(213) <= \<const0>\;
  AXI_25_RDATA(212) <= \<const0>\;
  AXI_25_RDATA(211) <= \<const0>\;
  AXI_25_RDATA(210) <= \<const0>\;
  AXI_25_RDATA(209) <= \<const0>\;
  AXI_25_RDATA(208) <= \<const0>\;
  AXI_25_RDATA(207) <= \<const0>\;
  AXI_25_RDATA(206) <= \<const0>\;
  AXI_25_RDATA(205) <= \<const0>\;
  AXI_25_RDATA(204) <= \<const0>\;
  AXI_25_RDATA(203) <= \<const0>\;
  AXI_25_RDATA(202) <= \<const0>\;
  AXI_25_RDATA(201) <= \<const0>\;
  AXI_25_RDATA(200) <= \<const0>\;
  AXI_25_RDATA(199) <= \<const0>\;
  AXI_25_RDATA(198) <= \<const0>\;
  AXI_25_RDATA(197) <= \<const0>\;
  AXI_25_RDATA(196) <= \<const0>\;
  AXI_25_RDATA(195) <= \<const0>\;
  AXI_25_RDATA(194) <= \<const0>\;
  AXI_25_RDATA(193) <= \<const0>\;
  AXI_25_RDATA(192) <= \<const0>\;
  AXI_25_RDATA(191) <= \<const0>\;
  AXI_25_RDATA(190) <= \<const0>\;
  AXI_25_RDATA(189) <= \<const0>\;
  AXI_25_RDATA(188) <= \<const0>\;
  AXI_25_RDATA(187) <= \<const0>\;
  AXI_25_RDATA(186) <= \<const0>\;
  AXI_25_RDATA(185) <= \<const0>\;
  AXI_25_RDATA(184) <= \<const0>\;
  AXI_25_RDATA(183) <= \<const0>\;
  AXI_25_RDATA(182) <= \<const0>\;
  AXI_25_RDATA(181) <= \<const0>\;
  AXI_25_RDATA(180) <= \<const0>\;
  AXI_25_RDATA(179) <= \<const0>\;
  AXI_25_RDATA(178) <= \<const0>\;
  AXI_25_RDATA(177) <= \<const0>\;
  AXI_25_RDATA(176) <= \<const0>\;
  AXI_25_RDATA(175) <= \<const0>\;
  AXI_25_RDATA(174) <= \<const0>\;
  AXI_25_RDATA(173) <= \<const0>\;
  AXI_25_RDATA(172) <= \<const0>\;
  AXI_25_RDATA(171) <= \<const0>\;
  AXI_25_RDATA(170) <= \<const0>\;
  AXI_25_RDATA(169) <= \<const0>\;
  AXI_25_RDATA(168) <= \<const0>\;
  AXI_25_RDATA(167) <= \<const0>\;
  AXI_25_RDATA(166) <= \<const0>\;
  AXI_25_RDATA(165) <= \<const0>\;
  AXI_25_RDATA(164) <= \<const0>\;
  AXI_25_RDATA(163) <= \<const0>\;
  AXI_25_RDATA(162) <= \<const0>\;
  AXI_25_RDATA(161) <= \<const0>\;
  AXI_25_RDATA(160) <= \<const0>\;
  AXI_25_RDATA(159) <= \<const0>\;
  AXI_25_RDATA(158) <= \<const0>\;
  AXI_25_RDATA(157) <= \<const0>\;
  AXI_25_RDATA(156) <= \<const0>\;
  AXI_25_RDATA(155) <= \<const0>\;
  AXI_25_RDATA(154) <= \<const0>\;
  AXI_25_RDATA(153) <= \<const0>\;
  AXI_25_RDATA(152) <= \<const0>\;
  AXI_25_RDATA(151) <= \<const0>\;
  AXI_25_RDATA(150) <= \<const0>\;
  AXI_25_RDATA(149) <= \<const0>\;
  AXI_25_RDATA(148) <= \<const0>\;
  AXI_25_RDATA(147) <= \<const0>\;
  AXI_25_RDATA(146) <= \<const0>\;
  AXI_25_RDATA(145) <= \<const0>\;
  AXI_25_RDATA(144) <= \<const0>\;
  AXI_25_RDATA(143) <= \<const0>\;
  AXI_25_RDATA(142) <= \<const0>\;
  AXI_25_RDATA(141) <= \<const0>\;
  AXI_25_RDATA(140) <= \<const0>\;
  AXI_25_RDATA(139) <= \<const0>\;
  AXI_25_RDATA(138) <= \<const0>\;
  AXI_25_RDATA(137) <= \<const0>\;
  AXI_25_RDATA(136) <= \<const0>\;
  AXI_25_RDATA(135) <= \<const0>\;
  AXI_25_RDATA(134) <= \<const0>\;
  AXI_25_RDATA(133) <= \<const0>\;
  AXI_25_RDATA(132) <= \<const0>\;
  AXI_25_RDATA(131) <= \<const0>\;
  AXI_25_RDATA(130) <= \<const0>\;
  AXI_25_RDATA(129) <= \<const0>\;
  AXI_25_RDATA(128) <= \<const0>\;
  AXI_25_RDATA(127) <= \<const0>\;
  AXI_25_RDATA(126) <= \<const0>\;
  AXI_25_RDATA(125) <= \<const0>\;
  AXI_25_RDATA(124) <= \<const0>\;
  AXI_25_RDATA(123) <= \<const0>\;
  AXI_25_RDATA(122) <= \<const0>\;
  AXI_25_RDATA(121) <= \<const0>\;
  AXI_25_RDATA(120) <= \<const0>\;
  AXI_25_RDATA(119) <= \<const0>\;
  AXI_25_RDATA(118) <= \<const0>\;
  AXI_25_RDATA(117) <= \<const0>\;
  AXI_25_RDATA(116) <= \<const0>\;
  AXI_25_RDATA(115) <= \<const0>\;
  AXI_25_RDATA(114) <= \<const0>\;
  AXI_25_RDATA(113) <= \<const0>\;
  AXI_25_RDATA(112) <= \<const0>\;
  AXI_25_RDATA(111) <= \<const0>\;
  AXI_25_RDATA(110) <= \<const0>\;
  AXI_25_RDATA(109) <= \<const0>\;
  AXI_25_RDATA(108) <= \<const0>\;
  AXI_25_RDATA(107) <= \<const0>\;
  AXI_25_RDATA(106) <= \<const0>\;
  AXI_25_RDATA(105) <= \<const0>\;
  AXI_25_RDATA(104) <= \<const0>\;
  AXI_25_RDATA(103) <= \<const0>\;
  AXI_25_RDATA(102) <= \<const0>\;
  AXI_25_RDATA(101) <= \<const0>\;
  AXI_25_RDATA(100) <= \<const0>\;
  AXI_25_RDATA(99) <= \<const0>\;
  AXI_25_RDATA(98) <= \<const0>\;
  AXI_25_RDATA(97) <= \<const0>\;
  AXI_25_RDATA(96) <= \<const0>\;
  AXI_25_RDATA(95) <= \<const0>\;
  AXI_25_RDATA(94) <= \<const0>\;
  AXI_25_RDATA(93) <= \<const0>\;
  AXI_25_RDATA(92) <= \<const0>\;
  AXI_25_RDATA(91) <= \<const0>\;
  AXI_25_RDATA(90) <= \<const0>\;
  AXI_25_RDATA(89) <= \<const0>\;
  AXI_25_RDATA(88) <= \<const0>\;
  AXI_25_RDATA(87) <= \<const0>\;
  AXI_25_RDATA(86) <= \<const0>\;
  AXI_25_RDATA(85) <= \<const0>\;
  AXI_25_RDATA(84) <= \<const0>\;
  AXI_25_RDATA(83) <= \<const0>\;
  AXI_25_RDATA(82) <= \<const0>\;
  AXI_25_RDATA(81) <= \<const0>\;
  AXI_25_RDATA(80) <= \<const0>\;
  AXI_25_RDATA(79) <= \<const0>\;
  AXI_25_RDATA(78) <= \<const0>\;
  AXI_25_RDATA(77) <= \<const0>\;
  AXI_25_RDATA(76) <= \<const0>\;
  AXI_25_RDATA(75) <= \<const0>\;
  AXI_25_RDATA(74) <= \<const0>\;
  AXI_25_RDATA(73) <= \<const0>\;
  AXI_25_RDATA(72) <= \<const0>\;
  AXI_25_RDATA(71) <= \<const0>\;
  AXI_25_RDATA(70) <= \<const0>\;
  AXI_25_RDATA(69) <= \<const0>\;
  AXI_25_RDATA(68) <= \<const0>\;
  AXI_25_RDATA(67) <= \<const0>\;
  AXI_25_RDATA(66) <= \<const0>\;
  AXI_25_RDATA(65) <= \<const0>\;
  AXI_25_RDATA(64) <= \<const0>\;
  AXI_25_RDATA(63) <= \<const0>\;
  AXI_25_RDATA(62) <= \<const0>\;
  AXI_25_RDATA(61) <= \<const0>\;
  AXI_25_RDATA(60) <= \<const0>\;
  AXI_25_RDATA(59) <= \<const0>\;
  AXI_25_RDATA(58) <= \<const0>\;
  AXI_25_RDATA(57) <= \<const0>\;
  AXI_25_RDATA(56) <= \<const0>\;
  AXI_25_RDATA(55) <= \<const0>\;
  AXI_25_RDATA(54) <= \<const0>\;
  AXI_25_RDATA(53) <= \<const0>\;
  AXI_25_RDATA(52) <= \<const0>\;
  AXI_25_RDATA(51) <= \<const0>\;
  AXI_25_RDATA(50) <= \<const0>\;
  AXI_25_RDATA(49) <= \<const0>\;
  AXI_25_RDATA(48) <= \<const0>\;
  AXI_25_RDATA(47) <= \<const0>\;
  AXI_25_RDATA(46) <= \<const0>\;
  AXI_25_RDATA(45) <= \<const0>\;
  AXI_25_RDATA(44) <= \<const0>\;
  AXI_25_RDATA(43) <= \<const0>\;
  AXI_25_RDATA(42) <= \<const0>\;
  AXI_25_RDATA(41) <= \<const0>\;
  AXI_25_RDATA(40) <= \<const0>\;
  AXI_25_RDATA(39) <= \<const0>\;
  AXI_25_RDATA(38) <= \<const0>\;
  AXI_25_RDATA(37) <= \<const0>\;
  AXI_25_RDATA(36) <= \<const0>\;
  AXI_25_RDATA(35) <= \<const0>\;
  AXI_25_RDATA(34) <= \<const0>\;
  AXI_25_RDATA(33) <= \<const0>\;
  AXI_25_RDATA(32) <= \<const0>\;
  AXI_25_RDATA(31) <= \<const0>\;
  AXI_25_RDATA(30) <= \<const0>\;
  AXI_25_RDATA(29) <= \<const0>\;
  AXI_25_RDATA(28) <= \<const0>\;
  AXI_25_RDATA(27) <= \<const0>\;
  AXI_25_RDATA(26) <= \<const0>\;
  AXI_25_RDATA(25) <= \<const0>\;
  AXI_25_RDATA(24) <= \<const0>\;
  AXI_25_RDATA(23) <= \<const0>\;
  AXI_25_RDATA(22) <= \<const0>\;
  AXI_25_RDATA(21) <= \<const0>\;
  AXI_25_RDATA(20) <= \<const0>\;
  AXI_25_RDATA(19) <= \<const0>\;
  AXI_25_RDATA(18) <= \<const0>\;
  AXI_25_RDATA(17) <= \<const0>\;
  AXI_25_RDATA(16) <= \<const0>\;
  AXI_25_RDATA(15) <= \<const0>\;
  AXI_25_RDATA(14) <= \<const0>\;
  AXI_25_RDATA(13) <= \<const0>\;
  AXI_25_RDATA(12) <= \<const0>\;
  AXI_25_RDATA(11) <= \<const0>\;
  AXI_25_RDATA(10) <= \<const0>\;
  AXI_25_RDATA(9) <= \<const0>\;
  AXI_25_RDATA(8) <= \<const0>\;
  AXI_25_RDATA(7) <= \<const0>\;
  AXI_25_RDATA(6) <= \<const0>\;
  AXI_25_RDATA(5) <= \<const0>\;
  AXI_25_RDATA(4) <= \<const0>\;
  AXI_25_RDATA(3) <= \<const0>\;
  AXI_25_RDATA(2) <= \<const0>\;
  AXI_25_RDATA(1) <= \<const0>\;
  AXI_25_RDATA(0) <= \<const0>\;
  AXI_25_RDATA_PARITY(31) <= \<const0>\;
  AXI_25_RDATA_PARITY(30) <= \<const0>\;
  AXI_25_RDATA_PARITY(29) <= \<const0>\;
  AXI_25_RDATA_PARITY(28) <= \<const0>\;
  AXI_25_RDATA_PARITY(27) <= \<const0>\;
  AXI_25_RDATA_PARITY(26) <= \<const0>\;
  AXI_25_RDATA_PARITY(25) <= \<const0>\;
  AXI_25_RDATA_PARITY(24) <= \<const0>\;
  AXI_25_RDATA_PARITY(23) <= \<const0>\;
  AXI_25_RDATA_PARITY(22) <= \<const0>\;
  AXI_25_RDATA_PARITY(21) <= \<const0>\;
  AXI_25_RDATA_PARITY(20) <= \<const0>\;
  AXI_25_RDATA_PARITY(19) <= \<const0>\;
  AXI_25_RDATA_PARITY(18) <= \<const0>\;
  AXI_25_RDATA_PARITY(17) <= \<const0>\;
  AXI_25_RDATA_PARITY(16) <= \<const0>\;
  AXI_25_RDATA_PARITY(15) <= \<const0>\;
  AXI_25_RDATA_PARITY(14) <= \<const0>\;
  AXI_25_RDATA_PARITY(13) <= \<const0>\;
  AXI_25_RDATA_PARITY(12) <= \<const0>\;
  AXI_25_RDATA_PARITY(11) <= \<const0>\;
  AXI_25_RDATA_PARITY(10) <= \<const0>\;
  AXI_25_RDATA_PARITY(9) <= \<const0>\;
  AXI_25_RDATA_PARITY(8) <= \<const0>\;
  AXI_25_RDATA_PARITY(7) <= \<const0>\;
  AXI_25_RDATA_PARITY(6) <= \<const0>\;
  AXI_25_RDATA_PARITY(5) <= \<const0>\;
  AXI_25_RDATA_PARITY(4) <= \<const0>\;
  AXI_25_RDATA_PARITY(3) <= \<const0>\;
  AXI_25_RDATA_PARITY(2) <= \<const0>\;
  AXI_25_RDATA_PARITY(1) <= \<const0>\;
  AXI_25_RDATA_PARITY(0) <= \<const0>\;
  AXI_25_RID(5) <= \<const0>\;
  AXI_25_RID(4) <= \<const0>\;
  AXI_25_RID(3) <= \<const0>\;
  AXI_25_RID(2) <= \<const0>\;
  AXI_25_RID(1) <= \<const0>\;
  AXI_25_RID(0) <= \<const0>\;
  AXI_25_RLAST <= \<const0>\;
  AXI_25_RRESP(1) <= \<const0>\;
  AXI_25_RRESP(0) <= \<const0>\;
  AXI_25_RVALID <= \<const0>\;
  AXI_25_WREADY <= \<const0>\;
  AXI_26_ARREADY <= \<const0>\;
  AXI_26_AWREADY <= \<const0>\;
  AXI_26_BID(5) <= \<const0>\;
  AXI_26_BID(4) <= \<const0>\;
  AXI_26_BID(3) <= \<const0>\;
  AXI_26_BID(2) <= \<const0>\;
  AXI_26_BID(1) <= \<const0>\;
  AXI_26_BID(0) <= \<const0>\;
  AXI_26_BRESP(1) <= \<const0>\;
  AXI_26_BRESP(0) <= \<const0>\;
  AXI_26_BVALID <= \<const0>\;
  AXI_26_DFI_AW_AERR_N(1) <= \<const0>\;
  AXI_26_DFI_AW_AERR_N(0) <= \<const0>\;
  AXI_26_DFI_CLK_BUF <= \<const0>\;
  AXI_26_DFI_DBI_BYTE_DISABLE(7) <= \<const0>\;
  AXI_26_DFI_DBI_BYTE_DISABLE(6) <= \<const0>\;
  AXI_26_DFI_DBI_BYTE_DISABLE(5) <= \<const0>\;
  AXI_26_DFI_DBI_BYTE_DISABLE(4) <= \<const0>\;
  AXI_26_DFI_DBI_BYTE_DISABLE(3) <= \<const0>\;
  AXI_26_DFI_DBI_BYTE_DISABLE(2) <= \<const0>\;
  AXI_26_DFI_DBI_BYTE_DISABLE(1) <= \<const0>\;
  AXI_26_DFI_DBI_BYTE_DISABLE(0) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DBI(20) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DBI(19) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DBI(18) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DBI(17) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DBI(16) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DBI(15) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DBI(14) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DBI(13) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DBI(12) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DBI(11) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DBI(10) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DBI(9) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DBI(8) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DBI(7) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DBI(6) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DBI(5) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DBI(4) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DBI(3) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DBI(2) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DBI(1) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DBI(0) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DERR(7) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DERR(6) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DERR(5) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DERR(4) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DERR(3) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DERR(2) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DERR(1) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_DERR(0) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_VALID(1) <= \<const0>\;
  AXI_26_DFI_DW_RDDATA_VALID(0) <= \<const0>\;
  AXI_26_DFI_INIT_COMPLETE <= \<const0>\;
  AXI_26_DFI_PHYUPD_REQ <= \<const0>\;
  AXI_26_DFI_PHY_LP_STATE <= \<const0>\;
  AXI_26_DFI_RST_N_BUF <= \<const0>\;
  AXI_26_MC_STATUS(5) <= \<const0>\;
  AXI_26_MC_STATUS(4) <= \<const0>\;
  AXI_26_MC_STATUS(3) <= \<const0>\;
  AXI_26_MC_STATUS(2) <= \<const0>\;
  AXI_26_MC_STATUS(1) <= \<const0>\;
  AXI_26_MC_STATUS(0) <= \<const0>\;
  AXI_26_PHY_STATUS(7) <= \<const0>\;
  AXI_26_PHY_STATUS(6) <= \<const0>\;
  AXI_26_PHY_STATUS(5) <= \<const0>\;
  AXI_26_PHY_STATUS(4) <= \<const0>\;
  AXI_26_PHY_STATUS(3) <= \<const0>\;
  AXI_26_PHY_STATUS(2) <= \<const0>\;
  AXI_26_PHY_STATUS(1) <= \<const0>\;
  AXI_26_PHY_STATUS(0) <= \<const0>\;
  AXI_26_RDATA(255) <= \<const0>\;
  AXI_26_RDATA(254) <= \<const0>\;
  AXI_26_RDATA(253) <= \<const0>\;
  AXI_26_RDATA(252) <= \<const0>\;
  AXI_26_RDATA(251) <= \<const0>\;
  AXI_26_RDATA(250) <= \<const0>\;
  AXI_26_RDATA(249) <= \<const0>\;
  AXI_26_RDATA(248) <= \<const0>\;
  AXI_26_RDATA(247) <= \<const0>\;
  AXI_26_RDATA(246) <= \<const0>\;
  AXI_26_RDATA(245) <= \<const0>\;
  AXI_26_RDATA(244) <= \<const0>\;
  AXI_26_RDATA(243) <= \<const0>\;
  AXI_26_RDATA(242) <= \<const0>\;
  AXI_26_RDATA(241) <= \<const0>\;
  AXI_26_RDATA(240) <= \<const0>\;
  AXI_26_RDATA(239) <= \<const0>\;
  AXI_26_RDATA(238) <= \<const0>\;
  AXI_26_RDATA(237) <= \<const0>\;
  AXI_26_RDATA(236) <= \<const0>\;
  AXI_26_RDATA(235) <= \<const0>\;
  AXI_26_RDATA(234) <= \<const0>\;
  AXI_26_RDATA(233) <= \<const0>\;
  AXI_26_RDATA(232) <= \<const0>\;
  AXI_26_RDATA(231) <= \<const0>\;
  AXI_26_RDATA(230) <= \<const0>\;
  AXI_26_RDATA(229) <= \<const0>\;
  AXI_26_RDATA(228) <= \<const0>\;
  AXI_26_RDATA(227) <= \<const0>\;
  AXI_26_RDATA(226) <= \<const0>\;
  AXI_26_RDATA(225) <= \<const0>\;
  AXI_26_RDATA(224) <= \<const0>\;
  AXI_26_RDATA(223) <= \<const0>\;
  AXI_26_RDATA(222) <= \<const0>\;
  AXI_26_RDATA(221) <= \<const0>\;
  AXI_26_RDATA(220) <= \<const0>\;
  AXI_26_RDATA(219) <= \<const0>\;
  AXI_26_RDATA(218) <= \<const0>\;
  AXI_26_RDATA(217) <= \<const0>\;
  AXI_26_RDATA(216) <= \<const0>\;
  AXI_26_RDATA(215) <= \<const0>\;
  AXI_26_RDATA(214) <= \<const0>\;
  AXI_26_RDATA(213) <= \<const0>\;
  AXI_26_RDATA(212) <= \<const0>\;
  AXI_26_RDATA(211) <= \<const0>\;
  AXI_26_RDATA(210) <= \<const0>\;
  AXI_26_RDATA(209) <= \<const0>\;
  AXI_26_RDATA(208) <= \<const0>\;
  AXI_26_RDATA(207) <= \<const0>\;
  AXI_26_RDATA(206) <= \<const0>\;
  AXI_26_RDATA(205) <= \<const0>\;
  AXI_26_RDATA(204) <= \<const0>\;
  AXI_26_RDATA(203) <= \<const0>\;
  AXI_26_RDATA(202) <= \<const0>\;
  AXI_26_RDATA(201) <= \<const0>\;
  AXI_26_RDATA(200) <= \<const0>\;
  AXI_26_RDATA(199) <= \<const0>\;
  AXI_26_RDATA(198) <= \<const0>\;
  AXI_26_RDATA(197) <= \<const0>\;
  AXI_26_RDATA(196) <= \<const0>\;
  AXI_26_RDATA(195) <= \<const0>\;
  AXI_26_RDATA(194) <= \<const0>\;
  AXI_26_RDATA(193) <= \<const0>\;
  AXI_26_RDATA(192) <= \<const0>\;
  AXI_26_RDATA(191) <= \<const0>\;
  AXI_26_RDATA(190) <= \<const0>\;
  AXI_26_RDATA(189) <= \<const0>\;
  AXI_26_RDATA(188) <= \<const0>\;
  AXI_26_RDATA(187) <= \<const0>\;
  AXI_26_RDATA(186) <= \<const0>\;
  AXI_26_RDATA(185) <= \<const0>\;
  AXI_26_RDATA(184) <= \<const0>\;
  AXI_26_RDATA(183) <= \<const0>\;
  AXI_26_RDATA(182) <= \<const0>\;
  AXI_26_RDATA(181) <= \<const0>\;
  AXI_26_RDATA(180) <= \<const0>\;
  AXI_26_RDATA(179) <= \<const0>\;
  AXI_26_RDATA(178) <= \<const0>\;
  AXI_26_RDATA(177) <= \<const0>\;
  AXI_26_RDATA(176) <= \<const0>\;
  AXI_26_RDATA(175) <= \<const0>\;
  AXI_26_RDATA(174) <= \<const0>\;
  AXI_26_RDATA(173) <= \<const0>\;
  AXI_26_RDATA(172) <= \<const0>\;
  AXI_26_RDATA(171) <= \<const0>\;
  AXI_26_RDATA(170) <= \<const0>\;
  AXI_26_RDATA(169) <= \<const0>\;
  AXI_26_RDATA(168) <= \<const0>\;
  AXI_26_RDATA(167) <= \<const0>\;
  AXI_26_RDATA(166) <= \<const0>\;
  AXI_26_RDATA(165) <= \<const0>\;
  AXI_26_RDATA(164) <= \<const0>\;
  AXI_26_RDATA(163) <= \<const0>\;
  AXI_26_RDATA(162) <= \<const0>\;
  AXI_26_RDATA(161) <= \<const0>\;
  AXI_26_RDATA(160) <= \<const0>\;
  AXI_26_RDATA(159) <= \<const0>\;
  AXI_26_RDATA(158) <= \<const0>\;
  AXI_26_RDATA(157) <= \<const0>\;
  AXI_26_RDATA(156) <= \<const0>\;
  AXI_26_RDATA(155) <= \<const0>\;
  AXI_26_RDATA(154) <= \<const0>\;
  AXI_26_RDATA(153) <= \<const0>\;
  AXI_26_RDATA(152) <= \<const0>\;
  AXI_26_RDATA(151) <= \<const0>\;
  AXI_26_RDATA(150) <= \<const0>\;
  AXI_26_RDATA(149) <= \<const0>\;
  AXI_26_RDATA(148) <= \<const0>\;
  AXI_26_RDATA(147) <= \<const0>\;
  AXI_26_RDATA(146) <= \<const0>\;
  AXI_26_RDATA(145) <= \<const0>\;
  AXI_26_RDATA(144) <= \<const0>\;
  AXI_26_RDATA(143) <= \<const0>\;
  AXI_26_RDATA(142) <= \<const0>\;
  AXI_26_RDATA(141) <= \<const0>\;
  AXI_26_RDATA(140) <= \<const0>\;
  AXI_26_RDATA(139) <= \<const0>\;
  AXI_26_RDATA(138) <= \<const0>\;
  AXI_26_RDATA(137) <= \<const0>\;
  AXI_26_RDATA(136) <= \<const0>\;
  AXI_26_RDATA(135) <= \<const0>\;
  AXI_26_RDATA(134) <= \<const0>\;
  AXI_26_RDATA(133) <= \<const0>\;
  AXI_26_RDATA(132) <= \<const0>\;
  AXI_26_RDATA(131) <= \<const0>\;
  AXI_26_RDATA(130) <= \<const0>\;
  AXI_26_RDATA(129) <= \<const0>\;
  AXI_26_RDATA(128) <= \<const0>\;
  AXI_26_RDATA(127) <= \<const0>\;
  AXI_26_RDATA(126) <= \<const0>\;
  AXI_26_RDATA(125) <= \<const0>\;
  AXI_26_RDATA(124) <= \<const0>\;
  AXI_26_RDATA(123) <= \<const0>\;
  AXI_26_RDATA(122) <= \<const0>\;
  AXI_26_RDATA(121) <= \<const0>\;
  AXI_26_RDATA(120) <= \<const0>\;
  AXI_26_RDATA(119) <= \<const0>\;
  AXI_26_RDATA(118) <= \<const0>\;
  AXI_26_RDATA(117) <= \<const0>\;
  AXI_26_RDATA(116) <= \<const0>\;
  AXI_26_RDATA(115) <= \<const0>\;
  AXI_26_RDATA(114) <= \<const0>\;
  AXI_26_RDATA(113) <= \<const0>\;
  AXI_26_RDATA(112) <= \<const0>\;
  AXI_26_RDATA(111) <= \<const0>\;
  AXI_26_RDATA(110) <= \<const0>\;
  AXI_26_RDATA(109) <= \<const0>\;
  AXI_26_RDATA(108) <= \<const0>\;
  AXI_26_RDATA(107) <= \<const0>\;
  AXI_26_RDATA(106) <= \<const0>\;
  AXI_26_RDATA(105) <= \<const0>\;
  AXI_26_RDATA(104) <= \<const0>\;
  AXI_26_RDATA(103) <= \<const0>\;
  AXI_26_RDATA(102) <= \<const0>\;
  AXI_26_RDATA(101) <= \<const0>\;
  AXI_26_RDATA(100) <= \<const0>\;
  AXI_26_RDATA(99) <= \<const0>\;
  AXI_26_RDATA(98) <= \<const0>\;
  AXI_26_RDATA(97) <= \<const0>\;
  AXI_26_RDATA(96) <= \<const0>\;
  AXI_26_RDATA(95) <= \<const0>\;
  AXI_26_RDATA(94) <= \<const0>\;
  AXI_26_RDATA(93) <= \<const0>\;
  AXI_26_RDATA(92) <= \<const0>\;
  AXI_26_RDATA(91) <= \<const0>\;
  AXI_26_RDATA(90) <= \<const0>\;
  AXI_26_RDATA(89) <= \<const0>\;
  AXI_26_RDATA(88) <= \<const0>\;
  AXI_26_RDATA(87) <= \<const0>\;
  AXI_26_RDATA(86) <= \<const0>\;
  AXI_26_RDATA(85) <= \<const0>\;
  AXI_26_RDATA(84) <= \<const0>\;
  AXI_26_RDATA(83) <= \<const0>\;
  AXI_26_RDATA(82) <= \<const0>\;
  AXI_26_RDATA(81) <= \<const0>\;
  AXI_26_RDATA(80) <= \<const0>\;
  AXI_26_RDATA(79) <= \<const0>\;
  AXI_26_RDATA(78) <= \<const0>\;
  AXI_26_RDATA(77) <= \<const0>\;
  AXI_26_RDATA(76) <= \<const0>\;
  AXI_26_RDATA(75) <= \<const0>\;
  AXI_26_RDATA(74) <= \<const0>\;
  AXI_26_RDATA(73) <= \<const0>\;
  AXI_26_RDATA(72) <= \<const0>\;
  AXI_26_RDATA(71) <= \<const0>\;
  AXI_26_RDATA(70) <= \<const0>\;
  AXI_26_RDATA(69) <= \<const0>\;
  AXI_26_RDATA(68) <= \<const0>\;
  AXI_26_RDATA(67) <= \<const0>\;
  AXI_26_RDATA(66) <= \<const0>\;
  AXI_26_RDATA(65) <= \<const0>\;
  AXI_26_RDATA(64) <= \<const0>\;
  AXI_26_RDATA(63) <= \<const0>\;
  AXI_26_RDATA(62) <= \<const0>\;
  AXI_26_RDATA(61) <= \<const0>\;
  AXI_26_RDATA(60) <= \<const0>\;
  AXI_26_RDATA(59) <= \<const0>\;
  AXI_26_RDATA(58) <= \<const0>\;
  AXI_26_RDATA(57) <= \<const0>\;
  AXI_26_RDATA(56) <= \<const0>\;
  AXI_26_RDATA(55) <= \<const0>\;
  AXI_26_RDATA(54) <= \<const0>\;
  AXI_26_RDATA(53) <= \<const0>\;
  AXI_26_RDATA(52) <= \<const0>\;
  AXI_26_RDATA(51) <= \<const0>\;
  AXI_26_RDATA(50) <= \<const0>\;
  AXI_26_RDATA(49) <= \<const0>\;
  AXI_26_RDATA(48) <= \<const0>\;
  AXI_26_RDATA(47) <= \<const0>\;
  AXI_26_RDATA(46) <= \<const0>\;
  AXI_26_RDATA(45) <= \<const0>\;
  AXI_26_RDATA(44) <= \<const0>\;
  AXI_26_RDATA(43) <= \<const0>\;
  AXI_26_RDATA(42) <= \<const0>\;
  AXI_26_RDATA(41) <= \<const0>\;
  AXI_26_RDATA(40) <= \<const0>\;
  AXI_26_RDATA(39) <= \<const0>\;
  AXI_26_RDATA(38) <= \<const0>\;
  AXI_26_RDATA(37) <= \<const0>\;
  AXI_26_RDATA(36) <= \<const0>\;
  AXI_26_RDATA(35) <= \<const0>\;
  AXI_26_RDATA(34) <= \<const0>\;
  AXI_26_RDATA(33) <= \<const0>\;
  AXI_26_RDATA(32) <= \<const0>\;
  AXI_26_RDATA(31) <= \<const0>\;
  AXI_26_RDATA(30) <= \<const0>\;
  AXI_26_RDATA(29) <= \<const0>\;
  AXI_26_RDATA(28) <= \<const0>\;
  AXI_26_RDATA(27) <= \<const0>\;
  AXI_26_RDATA(26) <= \<const0>\;
  AXI_26_RDATA(25) <= \<const0>\;
  AXI_26_RDATA(24) <= \<const0>\;
  AXI_26_RDATA(23) <= \<const0>\;
  AXI_26_RDATA(22) <= \<const0>\;
  AXI_26_RDATA(21) <= \<const0>\;
  AXI_26_RDATA(20) <= \<const0>\;
  AXI_26_RDATA(19) <= \<const0>\;
  AXI_26_RDATA(18) <= \<const0>\;
  AXI_26_RDATA(17) <= \<const0>\;
  AXI_26_RDATA(16) <= \<const0>\;
  AXI_26_RDATA(15) <= \<const0>\;
  AXI_26_RDATA(14) <= \<const0>\;
  AXI_26_RDATA(13) <= \<const0>\;
  AXI_26_RDATA(12) <= \<const0>\;
  AXI_26_RDATA(11) <= \<const0>\;
  AXI_26_RDATA(10) <= \<const0>\;
  AXI_26_RDATA(9) <= \<const0>\;
  AXI_26_RDATA(8) <= \<const0>\;
  AXI_26_RDATA(7) <= \<const0>\;
  AXI_26_RDATA(6) <= \<const0>\;
  AXI_26_RDATA(5) <= \<const0>\;
  AXI_26_RDATA(4) <= \<const0>\;
  AXI_26_RDATA(3) <= \<const0>\;
  AXI_26_RDATA(2) <= \<const0>\;
  AXI_26_RDATA(1) <= \<const0>\;
  AXI_26_RDATA(0) <= \<const0>\;
  AXI_26_RDATA_PARITY(31) <= \<const0>\;
  AXI_26_RDATA_PARITY(30) <= \<const0>\;
  AXI_26_RDATA_PARITY(29) <= \<const0>\;
  AXI_26_RDATA_PARITY(28) <= \<const0>\;
  AXI_26_RDATA_PARITY(27) <= \<const0>\;
  AXI_26_RDATA_PARITY(26) <= \<const0>\;
  AXI_26_RDATA_PARITY(25) <= \<const0>\;
  AXI_26_RDATA_PARITY(24) <= \<const0>\;
  AXI_26_RDATA_PARITY(23) <= \<const0>\;
  AXI_26_RDATA_PARITY(22) <= \<const0>\;
  AXI_26_RDATA_PARITY(21) <= \<const0>\;
  AXI_26_RDATA_PARITY(20) <= \<const0>\;
  AXI_26_RDATA_PARITY(19) <= \<const0>\;
  AXI_26_RDATA_PARITY(18) <= \<const0>\;
  AXI_26_RDATA_PARITY(17) <= \<const0>\;
  AXI_26_RDATA_PARITY(16) <= \<const0>\;
  AXI_26_RDATA_PARITY(15) <= \<const0>\;
  AXI_26_RDATA_PARITY(14) <= \<const0>\;
  AXI_26_RDATA_PARITY(13) <= \<const0>\;
  AXI_26_RDATA_PARITY(12) <= \<const0>\;
  AXI_26_RDATA_PARITY(11) <= \<const0>\;
  AXI_26_RDATA_PARITY(10) <= \<const0>\;
  AXI_26_RDATA_PARITY(9) <= \<const0>\;
  AXI_26_RDATA_PARITY(8) <= \<const0>\;
  AXI_26_RDATA_PARITY(7) <= \<const0>\;
  AXI_26_RDATA_PARITY(6) <= \<const0>\;
  AXI_26_RDATA_PARITY(5) <= \<const0>\;
  AXI_26_RDATA_PARITY(4) <= \<const0>\;
  AXI_26_RDATA_PARITY(3) <= \<const0>\;
  AXI_26_RDATA_PARITY(2) <= \<const0>\;
  AXI_26_RDATA_PARITY(1) <= \<const0>\;
  AXI_26_RDATA_PARITY(0) <= \<const0>\;
  AXI_26_RID(5) <= \<const0>\;
  AXI_26_RID(4) <= \<const0>\;
  AXI_26_RID(3) <= \<const0>\;
  AXI_26_RID(2) <= \<const0>\;
  AXI_26_RID(1) <= \<const0>\;
  AXI_26_RID(0) <= \<const0>\;
  AXI_26_RLAST <= \<const0>\;
  AXI_26_RRESP(1) <= \<const0>\;
  AXI_26_RRESP(0) <= \<const0>\;
  AXI_26_RVALID <= \<const0>\;
  AXI_26_WREADY <= \<const0>\;
  AXI_27_ARREADY <= \<const0>\;
  AXI_27_AWREADY <= \<const0>\;
  AXI_27_BID(5) <= \<const0>\;
  AXI_27_BID(4) <= \<const0>\;
  AXI_27_BID(3) <= \<const0>\;
  AXI_27_BID(2) <= \<const0>\;
  AXI_27_BID(1) <= \<const0>\;
  AXI_27_BID(0) <= \<const0>\;
  AXI_27_BRESP(1) <= \<const0>\;
  AXI_27_BRESP(0) <= \<const0>\;
  AXI_27_BVALID <= \<const0>\;
  AXI_27_DFI_AW_AERR_N(1) <= \<const0>\;
  AXI_27_DFI_AW_AERR_N(0) <= \<const0>\;
  AXI_27_DFI_CLK_BUF <= \<const0>\;
  AXI_27_DFI_DBI_BYTE_DISABLE(7) <= \<const0>\;
  AXI_27_DFI_DBI_BYTE_DISABLE(6) <= \<const0>\;
  AXI_27_DFI_DBI_BYTE_DISABLE(5) <= \<const0>\;
  AXI_27_DFI_DBI_BYTE_DISABLE(4) <= \<const0>\;
  AXI_27_DFI_DBI_BYTE_DISABLE(3) <= \<const0>\;
  AXI_27_DFI_DBI_BYTE_DISABLE(2) <= \<const0>\;
  AXI_27_DFI_DBI_BYTE_DISABLE(1) <= \<const0>\;
  AXI_27_DFI_DBI_BYTE_DISABLE(0) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DBI(20) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DBI(19) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DBI(18) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DBI(17) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DBI(16) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DBI(15) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DBI(14) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DBI(13) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DBI(12) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DBI(11) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DBI(10) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DBI(9) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DBI(8) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DBI(7) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DBI(6) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DBI(5) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DBI(4) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DBI(3) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DBI(2) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DBI(1) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DBI(0) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DERR(7) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DERR(6) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DERR(5) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DERR(4) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DERR(3) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DERR(2) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DERR(1) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_DERR(0) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_VALID(1) <= \<const0>\;
  AXI_27_DFI_DW_RDDATA_VALID(0) <= \<const0>\;
  AXI_27_DFI_INIT_COMPLETE <= \<const0>\;
  AXI_27_DFI_PHYUPD_REQ <= \<const0>\;
  AXI_27_DFI_PHY_LP_STATE <= \<const0>\;
  AXI_27_DFI_RST_N_BUF <= \<const0>\;
  AXI_27_RDATA(255) <= \<const0>\;
  AXI_27_RDATA(254) <= \<const0>\;
  AXI_27_RDATA(253) <= \<const0>\;
  AXI_27_RDATA(252) <= \<const0>\;
  AXI_27_RDATA(251) <= \<const0>\;
  AXI_27_RDATA(250) <= \<const0>\;
  AXI_27_RDATA(249) <= \<const0>\;
  AXI_27_RDATA(248) <= \<const0>\;
  AXI_27_RDATA(247) <= \<const0>\;
  AXI_27_RDATA(246) <= \<const0>\;
  AXI_27_RDATA(245) <= \<const0>\;
  AXI_27_RDATA(244) <= \<const0>\;
  AXI_27_RDATA(243) <= \<const0>\;
  AXI_27_RDATA(242) <= \<const0>\;
  AXI_27_RDATA(241) <= \<const0>\;
  AXI_27_RDATA(240) <= \<const0>\;
  AXI_27_RDATA(239) <= \<const0>\;
  AXI_27_RDATA(238) <= \<const0>\;
  AXI_27_RDATA(237) <= \<const0>\;
  AXI_27_RDATA(236) <= \<const0>\;
  AXI_27_RDATA(235) <= \<const0>\;
  AXI_27_RDATA(234) <= \<const0>\;
  AXI_27_RDATA(233) <= \<const0>\;
  AXI_27_RDATA(232) <= \<const0>\;
  AXI_27_RDATA(231) <= \<const0>\;
  AXI_27_RDATA(230) <= \<const0>\;
  AXI_27_RDATA(229) <= \<const0>\;
  AXI_27_RDATA(228) <= \<const0>\;
  AXI_27_RDATA(227) <= \<const0>\;
  AXI_27_RDATA(226) <= \<const0>\;
  AXI_27_RDATA(225) <= \<const0>\;
  AXI_27_RDATA(224) <= \<const0>\;
  AXI_27_RDATA(223) <= \<const0>\;
  AXI_27_RDATA(222) <= \<const0>\;
  AXI_27_RDATA(221) <= \<const0>\;
  AXI_27_RDATA(220) <= \<const0>\;
  AXI_27_RDATA(219) <= \<const0>\;
  AXI_27_RDATA(218) <= \<const0>\;
  AXI_27_RDATA(217) <= \<const0>\;
  AXI_27_RDATA(216) <= \<const0>\;
  AXI_27_RDATA(215) <= \<const0>\;
  AXI_27_RDATA(214) <= \<const0>\;
  AXI_27_RDATA(213) <= \<const0>\;
  AXI_27_RDATA(212) <= \<const0>\;
  AXI_27_RDATA(211) <= \<const0>\;
  AXI_27_RDATA(210) <= \<const0>\;
  AXI_27_RDATA(209) <= \<const0>\;
  AXI_27_RDATA(208) <= \<const0>\;
  AXI_27_RDATA(207) <= \<const0>\;
  AXI_27_RDATA(206) <= \<const0>\;
  AXI_27_RDATA(205) <= \<const0>\;
  AXI_27_RDATA(204) <= \<const0>\;
  AXI_27_RDATA(203) <= \<const0>\;
  AXI_27_RDATA(202) <= \<const0>\;
  AXI_27_RDATA(201) <= \<const0>\;
  AXI_27_RDATA(200) <= \<const0>\;
  AXI_27_RDATA(199) <= \<const0>\;
  AXI_27_RDATA(198) <= \<const0>\;
  AXI_27_RDATA(197) <= \<const0>\;
  AXI_27_RDATA(196) <= \<const0>\;
  AXI_27_RDATA(195) <= \<const0>\;
  AXI_27_RDATA(194) <= \<const0>\;
  AXI_27_RDATA(193) <= \<const0>\;
  AXI_27_RDATA(192) <= \<const0>\;
  AXI_27_RDATA(191) <= \<const0>\;
  AXI_27_RDATA(190) <= \<const0>\;
  AXI_27_RDATA(189) <= \<const0>\;
  AXI_27_RDATA(188) <= \<const0>\;
  AXI_27_RDATA(187) <= \<const0>\;
  AXI_27_RDATA(186) <= \<const0>\;
  AXI_27_RDATA(185) <= \<const0>\;
  AXI_27_RDATA(184) <= \<const0>\;
  AXI_27_RDATA(183) <= \<const0>\;
  AXI_27_RDATA(182) <= \<const0>\;
  AXI_27_RDATA(181) <= \<const0>\;
  AXI_27_RDATA(180) <= \<const0>\;
  AXI_27_RDATA(179) <= \<const0>\;
  AXI_27_RDATA(178) <= \<const0>\;
  AXI_27_RDATA(177) <= \<const0>\;
  AXI_27_RDATA(176) <= \<const0>\;
  AXI_27_RDATA(175) <= \<const0>\;
  AXI_27_RDATA(174) <= \<const0>\;
  AXI_27_RDATA(173) <= \<const0>\;
  AXI_27_RDATA(172) <= \<const0>\;
  AXI_27_RDATA(171) <= \<const0>\;
  AXI_27_RDATA(170) <= \<const0>\;
  AXI_27_RDATA(169) <= \<const0>\;
  AXI_27_RDATA(168) <= \<const0>\;
  AXI_27_RDATA(167) <= \<const0>\;
  AXI_27_RDATA(166) <= \<const0>\;
  AXI_27_RDATA(165) <= \<const0>\;
  AXI_27_RDATA(164) <= \<const0>\;
  AXI_27_RDATA(163) <= \<const0>\;
  AXI_27_RDATA(162) <= \<const0>\;
  AXI_27_RDATA(161) <= \<const0>\;
  AXI_27_RDATA(160) <= \<const0>\;
  AXI_27_RDATA(159) <= \<const0>\;
  AXI_27_RDATA(158) <= \<const0>\;
  AXI_27_RDATA(157) <= \<const0>\;
  AXI_27_RDATA(156) <= \<const0>\;
  AXI_27_RDATA(155) <= \<const0>\;
  AXI_27_RDATA(154) <= \<const0>\;
  AXI_27_RDATA(153) <= \<const0>\;
  AXI_27_RDATA(152) <= \<const0>\;
  AXI_27_RDATA(151) <= \<const0>\;
  AXI_27_RDATA(150) <= \<const0>\;
  AXI_27_RDATA(149) <= \<const0>\;
  AXI_27_RDATA(148) <= \<const0>\;
  AXI_27_RDATA(147) <= \<const0>\;
  AXI_27_RDATA(146) <= \<const0>\;
  AXI_27_RDATA(145) <= \<const0>\;
  AXI_27_RDATA(144) <= \<const0>\;
  AXI_27_RDATA(143) <= \<const0>\;
  AXI_27_RDATA(142) <= \<const0>\;
  AXI_27_RDATA(141) <= \<const0>\;
  AXI_27_RDATA(140) <= \<const0>\;
  AXI_27_RDATA(139) <= \<const0>\;
  AXI_27_RDATA(138) <= \<const0>\;
  AXI_27_RDATA(137) <= \<const0>\;
  AXI_27_RDATA(136) <= \<const0>\;
  AXI_27_RDATA(135) <= \<const0>\;
  AXI_27_RDATA(134) <= \<const0>\;
  AXI_27_RDATA(133) <= \<const0>\;
  AXI_27_RDATA(132) <= \<const0>\;
  AXI_27_RDATA(131) <= \<const0>\;
  AXI_27_RDATA(130) <= \<const0>\;
  AXI_27_RDATA(129) <= \<const0>\;
  AXI_27_RDATA(128) <= \<const0>\;
  AXI_27_RDATA(127) <= \<const0>\;
  AXI_27_RDATA(126) <= \<const0>\;
  AXI_27_RDATA(125) <= \<const0>\;
  AXI_27_RDATA(124) <= \<const0>\;
  AXI_27_RDATA(123) <= \<const0>\;
  AXI_27_RDATA(122) <= \<const0>\;
  AXI_27_RDATA(121) <= \<const0>\;
  AXI_27_RDATA(120) <= \<const0>\;
  AXI_27_RDATA(119) <= \<const0>\;
  AXI_27_RDATA(118) <= \<const0>\;
  AXI_27_RDATA(117) <= \<const0>\;
  AXI_27_RDATA(116) <= \<const0>\;
  AXI_27_RDATA(115) <= \<const0>\;
  AXI_27_RDATA(114) <= \<const0>\;
  AXI_27_RDATA(113) <= \<const0>\;
  AXI_27_RDATA(112) <= \<const0>\;
  AXI_27_RDATA(111) <= \<const0>\;
  AXI_27_RDATA(110) <= \<const0>\;
  AXI_27_RDATA(109) <= \<const0>\;
  AXI_27_RDATA(108) <= \<const0>\;
  AXI_27_RDATA(107) <= \<const0>\;
  AXI_27_RDATA(106) <= \<const0>\;
  AXI_27_RDATA(105) <= \<const0>\;
  AXI_27_RDATA(104) <= \<const0>\;
  AXI_27_RDATA(103) <= \<const0>\;
  AXI_27_RDATA(102) <= \<const0>\;
  AXI_27_RDATA(101) <= \<const0>\;
  AXI_27_RDATA(100) <= \<const0>\;
  AXI_27_RDATA(99) <= \<const0>\;
  AXI_27_RDATA(98) <= \<const0>\;
  AXI_27_RDATA(97) <= \<const0>\;
  AXI_27_RDATA(96) <= \<const0>\;
  AXI_27_RDATA(95) <= \<const0>\;
  AXI_27_RDATA(94) <= \<const0>\;
  AXI_27_RDATA(93) <= \<const0>\;
  AXI_27_RDATA(92) <= \<const0>\;
  AXI_27_RDATA(91) <= \<const0>\;
  AXI_27_RDATA(90) <= \<const0>\;
  AXI_27_RDATA(89) <= \<const0>\;
  AXI_27_RDATA(88) <= \<const0>\;
  AXI_27_RDATA(87) <= \<const0>\;
  AXI_27_RDATA(86) <= \<const0>\;
  AXI_27_RDATA(85) <= \<const0>\;
  AXI_27_RDATA(84) <= \<const0>\;
  AXI_27_RDATA(83) <= \<const0>\;
  AXI_27_RDATA(82) <= \<const0>\;
  AXI_27_RDATA(81) <= \<const0>\;
  AXI_27_RDATA(80) <= \<const0>\;
  AXI_27_RDATA(79) <= \<const0>\;
  AXI_27_RDATA(78) <= \<const0>\;
  AXI_27_RDATA(77) <= \<const0>\;
  AXI_27_RDATA(76) <= \<const0>\;
  AXI_27_RDATA(75) <= \<const0>\;
  AXI_27_RDATA(74) <= \<const0>\;
  AXI_27_RDATA(73) <= \<const0>\;
  AXI_27_RDATA(72) <= \<const0>\;
  AXI_27_RDATA(71) <= \<const0>\;
  AXI_27_RDATA(70) <= \<const0>\;
  AXI_27_RDATA(69) <= \<const0>\;
  AXI_27_RDATA(68) <= \<const0>\;
  AXI_27_RDATA(67) <= \<const0>\;
  AXI_27_RDATA(66) <= \<const0>\;
  AXI_27_RDATA(65) <= \<const0>\;
  AXI_27_RDATA(64) <= \<const0>\;
  AXI_27_RDATA(63) <= \<const0>\;
  AXI_27_RDATA(62) <= \<const0>\;
  AXI_27_RDATA(61) <= \<const0>\;
  AXI_27_RDATA(60) <= \<const0>\;
  AXI_27_RDATA(59) <= \<const0>\;
  AXI_27_RDATA(58) <= \<const0>\;
  AXI_27_RDATA(57) <= \<const0>\;
  AXI_27_RDATA(56) <= \<const0>\;
  AXI_27_RDATA(55) <= \<const0>\;
  AXI_27_RDATA(54) <= \<const0>\;
  AXI_27_RDATA(53) <= \<const0>\;
  AXI_27_RDATA(52) <= \<const0>\;
  AXI_27_RDATA(51) <= \<const0>\;
  AXI_27_RDATA(50) <= \<const0>\;
  AXI_27_RDATA(49) <= \<const0>\;
  AXI_27_RDATA(48) <= \<const0>\;
  AXI_27_RDATA(47) <= \<const0>\;
  AXI_27_RDATA(46) <= \<const0>\;
  AXI_27_RDATA(45) <= \<const0>\;
  AXI_27_RDATA(44) <= \<const0>\;
  AXI_27_RDATA(43) <= \<const0>\;
  AXI_27_RDATA(42) <= \<const0>\;
  AXI_27_RDATA(41) <= \<const0>\;
  AXI_27_RDATA(40) <= \<const0>\;
  AXI_27_RDATA(39) <= \<const0>\;
  AXI_27_RDATA(38) <= \<const0>\;
  AXI_27_RDATA(37) <= \<const0>\;
  AXI_27_RDATA(36) <= \<const0>\;
  AXI_27_RDATA(35) <= \<const0>\;
  AXI_27_RDATA(34) <= \<const0>\;
  AXI_27_RDATA(33) <= \<const0>\;
  AXI_27_RDATA(32) <= \<const0>\;
  AXI_27_RDATA(31) <= \<const0>\;
  AXI_27_RDATA(30) <= \<const0>\;
  AXI_27_RDATA(29) <= \<const0>\;
  AXI_27_RDATA(28) <= \<const0>\;
  AXI_27_RDATA(27) <= \<const0>\;
  AXI_27_RDATA(26) <= \<const0>\;
  AXI_27_RDATA(25) <= \<const0>\;
  AXI_27_RDATA(24) <= \<const0>\;
  AXI_27_RDATA(23) <= \<const0>\;
  AXI_27_RDATA(22) <= \<const0>\;
  AXI_27_RDATA(21) <= \<const0>\;
  AXI_27_RDATA(20) <= \<const0>\;
  AXI_27_RDATA(19) <= \<const0>\;
  AXI_27_RDATA(18) <= \<const0>\;
  AXI_27_RDATA(17) <= \<const0>\;
  AXI_27_RDATA(16) <= \<const0>\;
  AXI_27_RDATA(15) <= \<const0>\;
  AXI_27_RDATA(14) <= \<const0>\;
  AXI_27_RDATA(13) <= \<const0>\;
  AXI_27_RDATA(12) <= \<const0>\;
  AXI_27_RDATA(11) <= \<const0>\;
  AXI_27_RDATA(10) <= \<const0>\;
  AXI_27_RDATA(9) <= \<const0>\;
  AXI_27_RDATA(8) <= \<const0>\;
  AXI_27_RDATA(7) <= \<const0>\;
  AXI_27_RDATA(6) <= \<const0>\;
  AXI_27_RDATA(5) <= \<const0>\;
  AXI_27_RDATA(4) <= \<const0>\;
  AXI_27_RDATA(3) <= \<const0>\;
  AXI_27_RDATA(2) <= \<const0>\;
  AXI_27_RDATA(1) <= \<const0>\;
  AXI_27_RDATA(0) <= \<const0>\;
  AXI_27_RDATA_PARITY(31) <= \<const0>\;
  AXI_27_RDATA_PARITY(30) <= \<const0>\;
  AXI_27_RDATA_PARITY(29) <= \<const0>\;
  AXI_27_RDATA_PARITY(28) <= \<const0>\;
  AXI_27_RDATA_PARITY(27) <= \<const0>\;
  AXI_27_RDATA_PARITY(26) <= \<const0>\;
  AXI_27_RDATA_PARITY(25) <= \<const0>\;
  AXI_27_RDATA_PARITY(24) <= \<const0>\;
  AXI_27_RDATA_PARITY(23) <= \<const0>\;
  AXI_27_RDATA_PARITY(22) <= \<const0>\;
  AXI_27_RDATA_PARITY(21) <= \<const0>\;
  AXI_27_RDATA_PARITY(20) <= \<const0>\;
  AXI_27_RDATA_PARITY(19) <= \<const0>\;
  AXI_27_RDATA_PARITY(18) <= \<const0>\;
  AXI_27_RDATA_PARITY(17) <= \<const0>\;
  AXI_27_RDATA_PARITY(16) <= \<const0>\;
  AXI_27_RDATA_PARITY(15) <= \<const0>\;
  AXI_27_RDATA_PARITY(14) <= \<const0>\;
  AXI_27_RDATA_PARITY(13) <= \<const0>\;
  AXI_27_RDATA_PARITY(12) <= \<const0>\;
  AXI_27_RDATA_PARITY(11) <= \<const0>\;
  AXI_27_RDATA_PARITY(10) <= \<const0>\;
  AXI_27_RDATA_PARITY(9) <= \<const0>\;
  AXI_27_RDATA_PARITY(8) <= \<const0>\;
  AXI_27_RDATA_PARITY(7) <= \<const0>\;
  AXI_27_RDATA_PARITY(6) <= \<const0>\;
  AXI_27_RDATA_PARITY(5) <= \<const0>\;
  AXI_27_RDATA_PARITY(4) <= \<const0>\;
  AXI_27_RDATA_PARITY(3) <= \<const0>\;
  AXI_27_RDATA_PARITY(2) <= \<const0>\;
  AXI_27_RDATA_PARITY(1) <= \<const0>\;
  AXI_27_RDATA_PARITY(0) <= \<const0>\;
  AXI_27_RID(5) <= \<const0>\;
  AXI_27_RID(4) <= \<const0>\;
  AXI_27_RID(3) <= \<const0>\;
  AXI_27_RID(2) <= \<const0>\;
  AXI_27_RID(1) <= \<const0>\;
  AXI_27_RID(0) <= \<const0>\;
  AXI_27_RLAST <= \<const0>\;
  AXI_27_RRESP(1) <= \<const0>\;
  AXI_27_RRESP(0) <= \<const0>\;
  AXI_27_RVALID <= \<const0>\;
  AXI_27_WREADY <= \<const0>\;
  AXI_28_ARREADY <= \<const0>\;
  AXI_28_AWREADY <= \<const0>\;
  AXI_28_BID(5) <= \<const0>\;
  AXI_28_BID(4) <= \<const0>\;
  AXI_28_BID(3) <= \<const0>\;
  AXI_28_BID(2) <= \<const0>\;
  AXI_28_BID(1) <= \<const0>\;
  AXI_28_BID(0) <= \<const0>\;
  AXI_28_BRESP(1) <= \<const0>\;
  AXI_28_BRESP(0) <= \<const0>\;
  AXI_28_BVALID <= \<const0>\;
  AXI_28_DFI_AW_AERR_N(1) <= \<const0>\;
  AXI_28_DFI_AW_AERR_N(0) <= \<const0>\;
  AXI_28_DFI_CLK_BUF <= \<const0>\;
  AXI_28_DFI_DBI_BYTE_DISABLE(7) <= \<const0>\;
  AXI_28_DFI_DBI_BYTE_DISABLE(6) <= \<const0>\;
  AXI_28_DFI_DBI_BYTE_DISABLE(5) <= \<const0>\;
  AXI_28_DFI_DBI_BYTE_DISABLE(4) <= \<const0>\;
  AXI_28_DFI_DBI_BYTE_DISABLE(3) <= \<const0>\;
  AXI_28_DFI_DBI_BYTE_DISABLE(2) <= \<const0>\;
  AXI_28_DFI_DBI_BYTE_DISABLE(1) <= \<const0>\;
  AXI_28_DFI_DBI_BYTE_DISABLE(0) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DBI(20) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DBI(19) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DBI(18) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DBI(17) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DBI(16) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DBI(15) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DBI(14) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DBI(13) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DBI(12) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DBI(11) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DBI(10) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DBI(9) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DBI(8) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DBI(7) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DBI(6) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DBI(5) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DBI(4) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DBI(3) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DBI(2) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DBI(1) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DBI(0) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DERR(7) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DERR(6) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DERR(5) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DERR(4) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DERR(3) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DERR(2) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DERR(1) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_DERR(0) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_VALID(1) <= \<const0>\;
  AXI_28_DFI_DW_RDDATA_VALID(0) <= \<const0>\;
  AXI_28_DFI_INIT_COMPLETE <= \<const0>\;
  AXI_28_DFI_PHYUPD_REQ <= \<const0>\;
  AXI_28_DFI_PHY_LP_STATE <= \<const0>\;
  AXI_28_DFI_RST_N_BUF <= \<const0>\;
  AXI_28_MC_STATUS(5) <= \<const0>\;
  AXI_28_MC_STATUS(4) <= \<const0>\;
  AXI_28_MC_STATUS(3) <= \<const0>\;
  AXI_28_MC_STATUS(2) <= \<const0>\;
  AXI_28_MC_STATUS(1) <= \<const0>\;
  AXI_28_MC_STATUS(0) <= \<const0>\;
  AXI_28_PHY_STATUS(7) <= \<const0>\;
  AXI_28_PHY_STATUS(6) <= \<const0>\;
  AXI_28_PHY_STATUS(5) <= \<const0>\;
  AXI_28_PHY_STATUS(4) <= \<const0>\;
  AXI_28_PHY_STATUS(3) <= \<const0>\;
  AXI_28_PHY_STATUS(2) <= \<const0>\;
  AXI_28_PHY_STATUS(1) <= \<const0>\;
  AXI_28_PHY_STATUS(0) <= \<const0>\;
  AXI_28_RDATA(255) <= \<const0>\;
  AXI_28_RDATA(254) <= \<const0>\;
  AXI_28_RDATA(253) <= \<const0>\;
  AXI_28_RDATA(252) <= \<const0>\;
  AXI_28_RDATA(251) <= \<const0>\;
  AXI_28_RDATA(250) <= \<const0>\;
  AXI_28_RDATA(249) <= \<const0>\;
  AXI_28_RDATA(248) <= \<const0>\;
  AXI_28_RDATA(247) <= \<const0>\;
  AXI_28_RDATA(246) <= \<const0>\;
  AXI_28_RDATA(245) <= \<const0>\;
  AXI_28_RDATA(244) <= \<const0>\;
  AXI_28_RDATA(243) <= \<const0>\;
  AXI_28_RDATA(242) <= \<const0>\;
  AXI_28_RDATA(241) <= \<const0>\;
  AXI_28_RDATA(240) <= \<const0>\;
  AXI_28_RDATA(239) <= \<const0>\;
  AXI_28_RDATA(238) <= \<const0>\;
  AXI_28_RDATA(237) <= \<const0>\;
  AXI_28_RDATA(236) <= \<const0>\;
  AXI_28_RDATA(235) <= \<const0>\;
  AXI_28_RDATA(234) <= \<const0>\;
  AXI_28_RDATA(233) <= \<const0>\;
  AXI_28_RDATA(232) <= \<const0>\;
  AXI_28_RDATA(231) <= \<const0>\;
  AXI_28_RDATA(230) <= \<const0>\;
  AXI_28_RDATA(229) <= \<const0>\;
  AXI_28_RDATA(228) <= \<const0>\;
  AXI_28_RDATA(227) <= \<const0>\;
  AXI_28_RDATA(226) <= \<const0>\;
  AXI_28_RDATA(225) <= \<const0>\;
  AXI_28_RDATA(224) <= \<const0>\;
  AXI_28_RDATA(223) <= \<const0>\;
  AXI_28_RDATA(222) <= \<const0>\;
  AXI_28_RDATA(221) <= \<const0>\;
  AXI_28_RDATA(220) <= \<const0>\;
  AXI_28_RDATA(219) <= \<const0>\;
  AXI_28_RDATA(218) <= \<const0>\;
  AXI_28_RDATA(217) <= \<const0>\;
  AXI_28_RDATA(216) <= \<const0>\;
  AXI_28_RDATA(215) <= \<const0>\;
  AXI_28_RDATA(214) <= \<const0>\;
  AXI_28_RDATA(213) <= \<const0>\;
  AXI_28_RDATA(212) <= \<const0>\;
  AXI_28_RDATA(211) <= \<const0>\;
  AXI_28_RDATA(210) <= \<const0>\;
  AXI_28_RDATA(209) <= \<const0>\;
  AXI_28_RDATA(208) <= \<const0>\;
  AXI_28_RDATA(207) <= \<const0>\;
  AXI_28_RDATA(206) <= \<const0>\;
  AXI_28_RDATA(205) <= \<const0>\;
  AXI_28_RDATA(204) <= \<const0>\;
  AXI_28_RDATA(203) <= \<const0>\;
  AXI_28_RDATA(202) <= \<const0>\;
  AXI_28_RDATA(201) <= \<const0>\;
  AXI_28_RDATA(200) <= \<const0>\;
  AXI_28_RDATA(199) <= \<const0>\;
  AXI_28_RDATA(198) <= \<const0>\;
  AXI_28_RDATA(197) <= \<const0>\;
  AXI_28_RDATA(196) <= \<const0>\;
  AXI_28_RDATA(195) <= \<const0>\;
  AXI_28_RDATA(194) <= \<const0>\;
  AXI_28_RDATA(193) <= \<const0>\;
  AXI_28_RDATA(192) <= \<const0>\;
  AXI_28_RDATA(191) <= \<const0>\;
  AXI_28_RDATA(190) <= \<const0>\;
  AXI_28_RDATA(189) <= \<const0>\;
  AXI_28_RDATA(188) <= \<const0>\;
  AXI_28_RDATA(187) <= \<const0>\;
  AXI_28_RDATA(186) <= \<const0>\;
  AXI_28_RDATA(185) <= \<const0>\;
  AXI_28_RDATA(184) <= \<const0>\;
  AXI_28_RDATA(183) <= \<const0>\;
  AXI_28_RDATA(182) <= \<const0>\;
  AXI_28_RDATA(181) <= \<const0>\;
  AXI_28_RDATA(180) <= \<const0>\;
  AXI_28_RDATA(179) <= \<const0>\;
  AXI_28_RDATA(178) <= \<const0>\;
  AXI_28_RDATA(177) <= \<const0>\;
  AXI_28_RDATA(176) <= \<const0>\;
  AXI_28_RDATA(175) <= \<const0>\;
  AXI_28_RDATA(174) <= \<const0>\;
  AXI_28_RDATA(173) <= \<const0>\;
  AXI_28_RDATA(172) <= \<const0>\;
  AXI_28_RDATA(171) <= \<const0>\;
  AXI_28_RDATA(170) <= \<const0>\;
  AXI_28_RDATA(169) <= \<const0>\;
  AXI_28_RDATA(168) <= \<const0>\;
  AXI_28_RDATA(167) <= \<const0>\;
  AXI_28_RDATA(166) <= \<const0>\;
  AXI_28_RDATA(165) <= \<const0>\;
  AXI_28_RDATA(164) <= \<const0>\;
  AXI_28_RDATA(163) <= \<const0>\;
  AXI_28_RDATA(162) <= \<const0>\;
  AXI_28_RDATA(161) <= \<const0>\;
  AXI_28_RDATA(160) <= \<const0>\;
  AXI_28_RDATA(159) <= \<const0>\;
  AXI_28_RDATA(158) <= \<const0>\;
  AXI_28_RDATA(157) <= \<const0>\;
  AXI_28_RDATA(156) <= \<const0>\;
  AXI_28_RDATA(155) <= \<const0>\;
  AXI_28_RDATA(154) <= \<const0>\;
  AXI_28_RDATA(153) <= \<const0>\;
  AXI_28_RDATA(152) <= \<const0>\;
  AXI_28_RDATA(151) <= \<const0>\;
  AXI_28_RDATA(150) <= \<const0>\;
  AXI_28_RDATA(149) <= \<const0>\;
  AXI_28_RDATA(148) <= \<const0>\;
  AXI_28_RDATA(147) <= \<const0>\;
  AXI_28_RDATA(146) <= \<const0>\;
  AXI_28_RDATA(145) <= \<const0>\;
  AXI_28_RDATA(144) <= \<const0>\;
  AXI_28_RDATA(143) <= \<const0>\;
  AXI_28_RDATA(142) <= \<const0>\;
  AXI_28_RDATA(141) <= \<const0>\;
  AXI_28_RDATA(140) <= \<const0>\;
  AXI_28_RDATA(139) <= \<const0>\;
  AXI_28_RDATA(138) <= \<const0>\;
  AXI_28_RDATA(137) <= \<const0>\;
  AXI_28_RDATA(136) <= \<const0>\;
  AXI_28_RDATA(135) <= \<const0>\;
  AXI_28_RDATA(134) <= \<const0>\;
  AXI_28_RDATA(133) <= \<const0>\;
  AXI_28_RDATA(132) <= \<const0>\;
  AXI_28_RDATA(131) <= \<const0>\;
  AXI_28_RDATA(130) <= \<const0>\;
  AXI_28_RDATA(129) <= \<const0>\;
  AXI_28_RDATA(128) <= \<const0>\;
  AXI_28_RDATA(127) <= \<const0>\;
  AXI_28_RDATA(126) <= \<const0>\;
  AXI_28_RDATA(125) <= \<const0>\;
  AXI_28_RDATA(124) <= \<const0>\;
  AXI_28_RDATA(123) <= \<const0>\;
  AXI_28_RDATA(122) <= \<const0>\;
  AXI_28_RDATA(121) <= \<const0>\;
  AXI_28_RDATA(120) <= \<const0>\;
  AXI_28_RDATA(119) <= \<const0>\;
  AXI_28_RDATA(118) <= \<const0>\;
  AXI_28_RDATA(117) <= \<const0>\;
  AXI_28_RDATA(116) <= \<const0>\;
  AXI_28_RDATA(115) <= \<const0>\;
  AXI_28_RDATA(114) <= \<const0>\;
  AXI_28_RDATA(113) <= \<const0>\;
  AXI_28_RDATA(112) <= \<const0>\;
  AXI_28_RDATA(111) <= \<const0>\;
  AXI_28_RDATA(110) <= \<const0>\;
  AXI_28_RDATA(109) <= \<const0>\;
  AXI_28_RDATA(108) <= \<const0>\;
  AXI_28_RDATA(107) <= \<const0>\;
  AXI_28_RDATA(106) <= \<const0>\;
  AXI_28_RDATA(105) <= \<const0>\;
  AXI_28_RDATA(104) <= \<const0>\;
  AXI_28_RDATA(103) <= \<const0>\;
  AXI_28_RDATA(102) <= \<const0>\;
  AXI_28_RDATA(101) <= \<const0>\;
  AXI_28_RDATA(100) <= \<const0>\;
  AXI_28_RDATA(99) <= \<const0>\;
  AXI_28_RDATA(98) <= \<const0>\;
  AXI_28_RDATA(97) <= \<const0>\;
  AXI_28_RDATA(96) <= \<const0>\;
  AXI_28_RDATA(95) <= \<const0>\;
  AXI_28_RDATA(94) <= \<const0>\;
  AXI_28_RDATA(93) <= \<const0>\;
  AXI_28_RDATA(92) <= \<const0>\;
  AXI_28_RDATA(91) <= \<const0>\;
  AXI_28_RDATA(90) <= \<const0>\;
  AXI_28_RDATA(89) <= \<const0>\;
  AXI_28_RDATA(88) <= \<const0>\;
  AXI_28_RDATA(87) <= \<const0>\;
  AXI_28_RDATA(86) <= \<const0>\;
  AXI_28_RDATA(85) <= \<const0>\;
  AXI_28_RDATA(84) <= \<const0>\;
  AXI_28_RDATA(83) <= \<const0>\;
  AXI_28_RDATA(82) <= \<const0>\;
  AXI_28_RDATA(81) <= \<const0>\;
  AXI_28_RDATA(80) <= \<const0>\;
  AXI_28_RDATA(79) <= \<const0>\;
  AXI_28_RDATA(78) <= \<const0>\;
  AXI_28_RDATA(77) <= \<const0>\;
  AXI_28_RDATA(76) <= \<const0>\;
  AXI_28_RDATA(75) <= \<const0>\;
  AXI_28_RDATA(74) <= \<const0>\;
  AXI_28_RDATA(73) <= \<const0>\;
  AXI_28_RDATA(72) <= \<const0>\;
  AXI_28_RDATA(71) <= \<const0>\;
  AXI_28_RDATA(70) <= \<const0>\;
  AXI_28_RDATA(69) <= \<const0>\;
  AXI_28_RDATA(68) <= \<const0>\;
  AXI_28_RDATA(67) <= \<const0>\;
  AXI_28_RDATA(66) <= \<const0>\;
  AXI_28_RDATA(65) <= \<const0>\;
  AXI_28_RDATA(64) <= \<const0>\;
  AXI_28_RDATA(63) <= \<const0>\;
  AXI_28_RDATA(62) <= \<const0>\;
  AXI_28_RDATA(61) <= \<const0>\;
  AXI_28_RDATA(60) <= \<const0>\;
  AXI_28_RDATA(59) <= \<const0>\;
  AXI_28_RDATA(58) <= \<const0>\;
  AXI_28_RDATA(57) <= \<const0>\;
  AXI_28_RDATA(56) <= \<const0>\;
  AXI_28_RDATA(55) <= \<const0>\;
  AXI_28_RDATA(54) <= \<const0>\;
  AXI_28_RDATA(53) <= \<const0>\;
  AXI_28_RDATA(52) <= \<const0>\;
  AXI_28_RDATA(51) <= \<const0>\;
  AXI_28_RDATA(50) <= \<const0>\;
  AXI_28_RDATA(49) <= \<const0>\;
  AXI_28_RDATA(48) <= \<const0>\;
  AXI_28_RDATA(47) <= \<const0>\;
  AXI_28_RDATA(46) <= \<const0>\;
  AXI_28_RDATA(45) <= \<const0>\;
  AXI_28_RDATA(44) <= \<const0>\;
  AXI_28_RDATA(43) <= \<const0>\;
  AXI_28_RDATA(42) <= \<const0>\;
  AXI_28_RDATA(41) <= \<const0>\;
  AXI_28_RDATA(40) <= \<const0>\;
  AXI_28_RDATA(39) <= \<const0>\;
  AXI_28_RDATA(38) <= \<const0>\;
  AXI_28_RDATA(37) <= \<const0>\;
  AXI_28_RDATA(36) <= \<const0>\;
  AXI_28_RDATA(35) <= \<const0>\;
  AXI_28_RDATA(34) <= \<const0>\;
  AXI_28_RDATA(33) <= \<const0>\;
  AXI_28_RDATA(32) <= \<const0>\;
  AXI_28_RDATA(31) <= \<const0>\;
  AXI_28_RDATA(30) <= \<const0>\;
  AXI_28_RDATA(29) <= \<const0>\;
  AXI_28_RDATA(28) <= \<const0>\;
  AXI_28_RDATA(27) <= \<const0>\;
  AXI_28_RDATA(26) <= \<const0>\;
  AXI_28_RDATA(25) <= \<const0>\;
  AXI_28_RDATA(24) <= \<const0>\;
  AXI_28_RDATA(23) <= \<const0>\;
  AXI_28_RDATA(22) <= \<const0>\;
  AXI_28_RDATA(21) <= \<const0>\;
  AXI_28_RDATA(20) <= \<const0>\;
  AXI_28_RDATA(19) <= \<const0>\;
  AXI_28_RDATA(18) <= \<const0>\;
  AXI_28_RDATA(17) <= \<const0>\;
  AXI_28_RDATA(16) <= \<const0>\;
  AXI_28_RDATA(15) <= \<const0>\;
  AXI_28_RDATA(14) <= \<const0>\;
  AXI_28_RDATA(13) <= \<const0>\;
  AXI_28_RDATA(12) <= \<const0>\;
  AXI_28_RDATA(11) <= \<const0>\;
  AXI_28_RDATA(10) <= \<const0>\;
  AXI_28_RDATA(9) <= \<const0>\;
  AXI_28_RDATA(8) <= \<const0>\;
  AXI_28_RDATA(7) <= \<const0>\;
  AXI_28_RDATA(6) <= \<const0>\;
  AXI_28_RDATA(5) <= \<const0>\;
  AXI_28_RDATA(4) <= \<const0>\;
  AXI_28_RDATA(3) <= \<const0>\;
  AXI_28_RDATA(2) <= \<const0>\;
  AXI_28_RDATA(1) <= \<const0>\;
  AXI_28_RDATA(0) <= \<const0>\;
  AXI_28_RDATA_PARITY(31) <= \<const0>\;
  AXI_28_RDATA_PARITY(30) <= \<const0>\;
  AXI_28_RDATA_PARITY(29) <= \<const0>\;
  AXI_28_RDATA_PARITY(28) <= \<const0>\;
  AXI_28_RDATA_PARITY(27) <= \<const0>\;
  AXI_28_RDATA_PARITY(26) <= \<const0>\;
  AXI_28_RDATA_PARITY(25) <= \<const0>\;
  AXI_28_RDATA_PARITY(24) <= \<const0>\;
  AXI_28_RDATA_PARITY(23) <= \<const0>\;
  AXI_28_RDATA_PARITY(22) <= \<const0>\;
  AXI_28_RDATA_PARITY(21) <= \<const0>\;
  AXI_28_RDATA_PARITY(20) <= \<const0>\;
  AXI_28_RDATA_PARITY(19) <= \<const0>\;
  AXI_28_RDATA_PARITY(18) <= \<const0>\;
  AXI_28_RDATA_PARITY(17) <= \<const0>\;
  AXI_28_RDATA_PARITY(16) <= \<const0>\;
  AXI_28_RDATA_PARITY(15) <= \<const0>\;
  AXI_28_RDATA_PARITY(14) <= \<const0>\;
  AXI_28_RDATA_PARITY(13) <= \<const0>\;
  AXI_28_RDATA_PARITY(12) <= \<const0>\;
  AXI_28_RDATA_PARITY(11) <= \<const0>\;
  AXI_28_RDATA_PARITY(10) <= \<const0>\;
  AXI_28_RDATA_PARITY(9) <= \<const0>\;
  AXI_28_RDATA_PARITY(8) <= \<const0>\;
  AXI_28_RDATA_PARITY(7) <= \<const0>\;
  AXI_28_RDATA_PARITY(6) <= \<const0>\;
  AXI_28_RDATA_PARITY(5) <= \<const0>\;
  AXI_28_RDATA_PARITY(4) <= \<const0>\;
  AXI_28_RDATA_PARITY(3) <= \<const0>\;
  AXI_28_RDATA_PARITY(2) <= \<const0>\;
  AXI_28_RDATA_PARITY(1) <= \<const0>\;
  AXI_28_RDATA_PARITY(0) <= \<const0>\;
  AXI_28_RID(5) <= \<const0>\;
  AXI_28_RID(4) <= \<const0>\;
  AXI_28_RID(3) <= \<const0>\;
  AXI_28_RID(2) <= \<const0>\;
  AXI_28_RID(1) <= \<const0>\;
  AXI_28_RID(0) <= \<const0>\;
  AXI_28_RLAST <= \<const0>\;
  AXI_28_RRESP(1) <= \<const0>\;
  AXI_28_RRESP(0) <= \<const0>\;
  AXI_28_RVALID <= \<const0>\;
  AXI_28_WREADY <= \<const0>\;
  AXI_29_ARREADY <= \<const0>\;
  AXI_29_AWREADY <= \<const0>\;
  AXI_29_BID(5) <= \<const0>\;
  AXI_29_BID(4) <= \<const0>\;
  AXI_29_BID(3) <= \<const0>\;
  AXI_29_BID(2) <= \<const0>\;
  AXI_29_BID(1) <= \<const0>\;
  AXI_29_BID(0) <= \<const0>\;
  AXI_29_BRESP(1) <= \<const0>\;
  AXI_29_BRESP(0) <= \<const0>\;
  AXI_29_BVALID <= \<const0>\;
  AXI_29_DFI_AW_AERR_N(1) <= \<const0>\;
  AXI_29_DFI_AW_AERR_N(0) <= \<const0>\;
  AXI_29_DFI_CLK_BUF <= \<const0>\;
  AXI_29_DFI_DBI_BYTE_DISABLE(7) <= \<const0>\;
  AXI_29_DFI_DBI_BYTE_DISABLE(6) <= \<const0>\;
  AXI_29_DFI_DBI_BYTE_DISABLE(5) <= \<const0>\;
  AXI_29_DFI_DBI_BYTE_DISABLE(4) <= \<const0>\;
  AXI_29_DFI_DBI_BYTE_DISABLE(3) <= \<const0>\;
  AXI_29_DFI_DBI_BYTE_DISABLE(2) <= \<const0>\;
  AXI_29_DFI_DBI_BYTE_DISABLE(1) <= \<const0>\;
  AXI_29_DFI_DBI_BYTE_DISABLE(0) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DBI(20) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DBI(19) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DBI(18) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DBI(17) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DBI(16) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DBI(15) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DBI(14) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DBI(13) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DBI(12) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DBI(11) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DBI(10) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DBI(9) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DBI(8) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DBI(7) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DBI(6) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DBI(5) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DBI(4) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DBI(3) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DBI(2) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DBI(1) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DBI(0) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DERR(7) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DERR(6) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DERR(5) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DERR(4) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DERR(3) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DERR(2) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DERR(1) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_DERR(0) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_VALID(1) <= \<const0>\;
  AXI_29_DFI_DW_RDDATA_VALID(0) <= \<const0>\;
  AXI_29_DFI_INIT_COMPLETE <= \<const0>\;
  AXI_29_DFI_PHYUPD_REQ <= \<const0>\;
  AXI_29_DFI_PHY_LP_STATE <= \<const0>\;
  AXI_29_DFI_RST_N_BUF <= \<const0>\;
  AXI_29_RDATA(255) <= \<const0>\;
  AXI_29_RDATA(254) <= \<const0>\;
  AXI_29_RDATA(253) <= \<const0>\;
  AXI_29_RDATA(252) <= \<const0>\;
  AXI_29_RDATA(251) <= \<const0>\;
  AXI_29_RDATA(250) <= \<const0>\;
  AXI_29_RDATA(249) <= \<const0>\;
  AXI_29_RDATA(248) <= \<const0>\;
  AXI_29_RDATA(247) <= \<const0>\;
  AXI_29_RDATA(246) <= \<const0>\;
  AXI_29_RDATA(245) <= \<const0>\;
  AXI_29_RDATA(244) <= \<const0>\;
  AXI_29_RDATA(243) <= \<const0>\;
  AXI_29_RDATA(242) <= \<const0>\;
  AXI_29_RDATA(241) <= \<const0>\;
  AXI_29_RDATA(240) <= \<const0>\;
  AXI_29_RDATA(239) <= \<const0>\;
  AXI_29_RDATA(238) <= \<const0>\;
  AXI_29_RDATA(237) <= \<const0>\;
  AXI_29_RDATA(236) <= \<const0>\;
  AXI_29_RDATA(235) <= \<const0>\;
  AXI_29_RDATA(234) <= \<const0>\;
  AXI_29_RDATA(233) <= \<const0>\;
  AXI_29_RDATA(232) <= \<const0>\;
  AXI_29_RDATA(231) <= \<const0>\;
  AXI_29_RDATA(230) <= \<const0>\;
  AXI_29_RDATA(229) <= \<const0>\;
  AXI_29_RDATA(228) <= \<const0>\;
  AXI_29_RDATA(227) <= \<const0>\;
  AXI_29_RDATA(226) <= \<const0>\;
  AXI_29_RDATA(225) <= \<const0>\;
  AXI_29_RDATA(224) <= \<const0>\;
  AXI_29_RDATA(223) <= \<const0>\;
  AXI_29_RDATA(222) <= \<const0>\;
  AXI_29_RDATA(221) <= \<const0>\;
  AXI_29_RDATA(220) <= \<const0>\;
  AXI_29_RDATA(219) <= \<const0>\;
  AXI_29_RDATA(218) <= \<const0>\;
  AXI_29_RDATA(217) <= \<const0>\;
  AXI_29_RDATA(216) <= \<const0>\;
  AXI_29_RDATA(215) <= \<const0>\;
  AXI_29_RDATA(214) <= \<const0>\;
  AXI_29_RDATA(213) <= \<const0>\;
  AXI_29_RDATA(212) <= \<const0>\;
  AXI_29_RDATA(211) <= \<const0>\;
  AXI_29_RDATA(210) <= \<const0>\;
  AXI_29_RDATA(209) <= \<const0>\;
  AXI_29_RDATA(208) <= \<const0>\;
  AXI_29_RDATA(207) <= \<const0>\;
  AXI_29_RDATA(206) <= \<const0>\;
  AXI_29_RDATA(205) <= \<const0>\;
  AXI_29_RDATA(204) <= \<const0>\;
  AXI_29_RDATA(203) <= \<const0>\;
  AXI_29_RDATA(202) <= \<const0>\;
  AXI_29_RDATA(201) <= \<const0>\;
  AXI_29_RDATA(200) <= \<const0>\;
  AXI_29_RDATA(199) <= \<const0>\;
  AXI_29_RDATA(198) <= \<const0>\;
  AXI_29_RDATA(197) <= \<const0>\;
  AXI_29_RDATA(196) <= \<const0>\;
  AXI_29_RDATA(195) <= \<const0>\;
  AXI_29_RDATA(194) <= \<const0>\;
  AXI_29_RDATA(193) <= \<const0>\;
  AXI_29_RDATA(192) <= \<const0>\;
  AXI_29_RDATA(191) <= \<const0>\;
  AXI_29_RDATA(190) <= \<const0>\;
  AXI_29_RDATA(189) <= \<const0>\;
  AXI_29_RDATA(188) <= \<const0>\;
  AXI_29_RDATA(187) <= \<const0>\;
  AXI_29_RDATA(186) <= \<const0>\;
  AXI_29_RDATA(185) <= \<const0>\;
  AXI_29_RDATA(184) <= \<const0>\;
  AXI_29_RDATA(183) <= \<const0>\;
  AXI_29_RDATA(182) <= \<const0>\;
  AXI_29_RDATA(181) <= \<const0>\;
  AXI_29_RDATA(180) <= \<const0>\;
  AXI_29_RDATA(179) <= \<const0>\;
  AXI_29_RDATA(178) <= \<const0>\;
  AXI_29_RDATA(177) <= \<const0>\;
  AXI_29_RDATA(176) <= \<const0>\;
  AXI_29_RDATA(175) <= \<const0>\;
  AXI_29_RDATA(174) <= \<const0>\;
  AXI_29_RDATA(173) <= \<const0>\;
  AXI_29_RDATA(172) <= \<const0>\;
  AXI_29_RDATA(171) <= \<const0>\;
  AXI_29_RDATA(170) <= \<const0>\;
  AXI_29_RDATA(169) <= \<const0>\;
  AXI_29_RDATA(168) <= \<const0>\;
  AXI_29_RDATA(167) <= \<const0>\;
  AXI_29_RDATA(166) <= \<const0>\;
  AXI_29_RDATA(165) <= \<const0>\;
  AXI_29_RDATA(164) <= \<const0>\;
  AXI_29_RDATA(163) <= \<const0>\;
  AXI_29_RDATA(162) <= \<const0>\;
  AXI_29_RDATA(161) <= \<const0>\;
  AXI_29_RDATA(160) <= \<const0>\;
  AXI_29_RDATA(159) <= \<const0>\;
  AXI_29_RDATA(158) <= \<const0>\;
  AXI_29_RDATA(157) <= \<const0>\;
  AXI_29_RDATA(156) <= \<const0>\;
  AXI_29_RDATA(155) <= \<const0>\;
  AXI_29_RDATA(154) <= \<const0>\;
  AXI_29_RDATA(153) <= \<const0>\;
  AXI_29_RDATA(152) <= \<const0>\;
  AXI_29_RDATA(151) <= \<const0>\;
  AXI_29_RDATA(150) <= \<const0>\;
  AXI_29_RDATA(149) <= \<const0>\;
  AXI_29_RDATA(148) <= \<const0>\;
  AXI_29_RDATA(147) <= \<const0>\;
  AXI_29_RDATA(146) <= \<const0>\;
  AXI_29_RDATA(145) <= \<const0>\;
  AXI_29_RDATA(144) <= \<const0>\;
  AXI_29_RDATA(143) <= \<const0>\;
  AXI_29_RDATA(142) <= \<const0>\;
  AXI_29_RDATA(141) <= \<const0>\;
  AXI_29_RDATA(140) <= \<const0>\;
  AXI_29_RDATA(139) <= \<const0>\;
  AXI_29_RDATA(138) <= \<const0>\;
  AXI_29_RDATA(137) <= \<const0>\;
  AXI_29_RDATA(136) <= \<const0>\;
  AXI_29_RDATA(135) <= \<const0>\;
  AXI_29_RDATA(134) <= \<const0>\;
  AXI_29_RDATA(133) <= \<const0>\;
  AXI_29_RDATA(132) <= \<const0>\;
  AXI_29_RDATA(131) <= \<const0>\;
  AXI_29_RDATA(130) <= \<const0>\;
  AXI_29_RDATA(129) <= \<const0>\;
  AXI_29_RDATA(128) <= \<const0>\;
  AXI_29_RDATA(127) <= \<const0>\;
  AXI_29_RDATA(126) <= \<const0>\;
  AXI_29_RDATA(125) <= \<const0>\;
  AXI_29_RDATA(124) <= \<const0>\;
  AXI_29_RDATA(123) <= \<const0>\;
  AXI_29_RDATA(122) <= \<const0>\;
  AXI_29_RDATA(121) <= \<const0>\;
  AXI_29_RDATA(120) <= \<const0>\;
  AXI_29_RDATA(119) <= \<const0>\;
  AXI_29_RDATA(118) <= \<const0>\;
  AXI_29_RDATA(117) <= \<const0>\;
  AXI_29_RDATA(116) <= \<const0>\;
  AXI_29_RDATA(115) <= \<const0>\;
  AXI_29_RDATA(114) <= \<const0>\;
  AXI_29_RDATA(113) <= \<const0>\;
  AXI_29_RDATA(112) <= \<const0>\;
  AXI_29_RDATA(111) <= \<const0>\;
  AXI_29_RDATA(110) <= \<const0>\;
  AXI_29_RDATA(109) <= \<const0>\;
  AXI_29_RDATA(108) <= \<const0>\;
  AXI_29_RDATA(107) <= \<const0>\;
  AXI_29_RDATA(106) <= \<const0>\;
  AXI_29_RDATA(105) <= \<const0>\;
  AXI_29_RDATA(104) <= \<const0>\;
  AXI_29_RDATA(103) <= \<const0>\;
  AXI_29_RDATA(102) <= \<const0>\;
  AXI_29_RDATA(101) <= \<const0>\;
  AXI_29_RDATA(100) <= \<const0>\;
  AXI_29_RDATA(99) <= \<const0>\;
  AXI_29_RDATA(98) <= \<const0>\;
  AXI_29_RDATA(97) <= \<const0>\;
  AXI_29_RDATA(96) <= \<const0>\;
  AXI_29_RDATA(95) <= \<const0>\;
  AXI_29_RDATA(94) <= \<const0>\;
  AXI_29_RDATA(93) <= \<const0>\;
  AXI_29_RDATA(92) <= \<const0>\;
  AXI_29_RDATA(91) <= \<const0>\;
  AXI_29_RDATA(90) <= \<const0>\;
  AXI_29_RDATA(89) <= \<const0>\;
  AXI_29_RDATA(88) <= \<const0>\;
  AXI_29_RDATA(87) <= \<const0>\;
  AXI_29_RDATA(86) <= \<const0>\;
  AXI_29_RDATA(85) <= \<const0>\;
  AXI_29_RDATA(84) <= \<const0>\;
  AXI_29_RDATA(83) <= \<const0>\;
  AXI_29_RDATA(82) <= \<const0>\;
  AXI_29_RDATA(81) <= \<const0>\;
  AXI_29_RDATA(80) <= \<const0>\;
  AXI_29_RDATA(79) <= \<const0>\;
  AXI_29_RDATA(78) <= \<const0>\;
  AXI_29_RDATA(77) <= \<const0>\;
  AXI_29_RDATA(76) <= \<const0>\;
  AXI_29_RDATA(75) <= \<const0>\;
  AXI_29_RDATA(74) <= \<const0>\;
  AXI_29_RDATA(73) <= \<const0>\;
  AXI_29_RDATA(72) <= \<const0>\;
  AXI_29_RDATA(71) <= \<const0>\;
  AXI_29_RDATA(70) <= \<const0>\;
  AXI_29_RDATA(69) <= \<const0>\;
  AXI_29_RDATA(68) <= \<const0>\;
  AXI_29_RDATA(67) <= \<const0>\;
  AXI_29_RDATA(66) <= \<const0>\;
  AXI_29_RDATA(65) <= \<const0>\;
  AXI_29_RDATA(64) <= \<const0>\;
  AXI_29_RDATA(63) <= \<const0>\;
  AXI_29_RDATA(62) <= \<const0>\;
  AXI_29_RDATA(61) <= \<const0>\;
  AXI_29_RDATA(60) <= \<const0>\;
  AXI_29_RDATA(59) <= \<const0>\;
  AXI_29_RDATA(58) <= \<const0>\;
  AXI_29_RDATA(57) <= \<const0>\;
  AXI_29_RDATA(56) <= \<const0>\;
  AXI_29_RDATA(55) <= \<const0>\;
  AXI_29_RDATA(54) <= \<const0>\;
  AXI_29_RDATA(53) <= \<const0>\;
  AXI_29_RDATA(52) <= \<const0>\;
  AXI_29_RDATA(51) <= \<const0>\;
  AXI_29_RDATA(50) <= \<const0>\;
  AXI_29_RDATA(49) <= \<const0>\;
  AXI_29_RDATA(48) <= \<const0>\;
  AXI_29_RDATA(47) <= \<const0>\;
  AXI_29_RDATA(46) <= \<const0>\;
  AXI_29_RDATA(45) <= \<const0>\;
  AXI_29_RDATA(44) <= \<const0>\;
  AXI_29_RDATA(43) <= \<const0>\;
  AXI_29_RDATA(42) <= \<const0>\;
  AXI_29_RDATA(41) <= \<const0>\;
  AXI_29_RDATA(40) <= \<const0>\;
  AXI_29_RDATA(39) <= \<const0>\;
  AXI_29_RDATA(38) <= \<const0>\;
  AXI_29_RDATA(37) <= \<const0>\;
  AXI_29_RDATA(36) <= \<const0>\;
  AXI_29_RDATA(35) <= \<const0>\;
  AXI_29_RDATA(34) <= \<const0>\;
  AXI_29_RDATA(33) <= \<const0>\;
  AXI_29_RDATA(32) <= \<const0>\;
  AXI_29_RDATA(31) <= \<const0>\;
  AXI_29_RDATA(30) <= \<const0>\;
  AXI_29_RDATA(29) <= \<const0>\;
  AXI_29_RDATA(28) <= \<const0>\;
  AXI_29_RDATA(27) <= \<const0>\;
  AXI_29_RDATA(26) <= \<const0>\;
  AXI_29_RDATA(25) <= \<const0>\;
  AXI_29_RDATA(24) <= \<const0>\;
  AXI_29_RDATA(23) <= \<const0>\;
  AXI_29_RDATA(22) <= \<const0>\;
  AXI_29_RDATA(21) <= \<const0>\;
  AXI_29_RDATA(20) <= \<const0>\;
  AXI_29_RDATA(19) <= \<const0>\;
  AXI_29_RDATA(18) <= \<const0>\;
  AXI_29_RDATA(17) <= \<const0>\;
  AXI_29_RDATA(16) <= \<const0>\;
  AXI_29_RDATA(15) <= \<const0>\;
  AXI_29_RDATA(14) <= \<const0>\;
  AXI_29_RDATA(13) <= \<const0>\;
  AXI_29_RDATA(12) <= \<const0>\;
  AXI_29_RDATA(11) <= \<const0>\;
  AXI_29_RDATA(10) <= \<const0>\;
  AXI_29_RDATA(9) <= \<const0>\;
  AXI_29_RDATA(8) <= \<const0>\;
  AXI_29_RDATA(7) <= \<const0>\;
  AXI_29_RDATA(6) <= \<const0>\;
  AXI_29_RDATA(5) <= \<const0>\;
  AXI_29_RDATA(4) <= \<const0>\;
  AXI_29_RDATA(3) <= \<const0>\;
  AXI_29_RDATA(2) <= \<const0>\;
  AXI_29_RDATA(1) <= \<const0>\;
  AXI_29_RDATA(0) <= \<const0>\;
  AXI_29_RDATA_PARITY(31) <= \<const0>\;
  AXI_29_RDATA_PARITY(30) <= \<const0>\;
  AXI_29_RDATA_PARITY(29) <= \<const0>\;
  AXI_29_RDATA_PARITY(28) <= \<const0>\;
  AXI_29_RDATA_PARITY(27) <= \<const0>\;
  AXI_29_RDATA_PARITY(26) <= \<const0>\;
  AXI_29_RDATA_PARITY(25) <= \<const0>\;
  AXI_29_RDATA_PARITY(24) <= \<const0>\;
  AXI_29_RDATA_PARITY(23) <= \<const0>\;
  AXI_29_RDATA_PARITY(22) <= \<const0>\;
  AXI_29_RDATA_PARITY(21) <= \<const0>\;
  AXI_29_RDATA_PARITY(20) <= \<const0>\;
  AXI_29_RDATA_PARITY(19) <= \<const0>\;
  AXI_29_RDATA_PARITY(18) <= \<const0>\;
  AXI_29_RDATA_PARITY(17) <= \<const0>\;
  AXI_29_RDATA_PARITY(16) <= \<const0>\;
  AXI_29_RDATA_PARITY(15) <= \<const0>\;
  AXI_29_RDATA_PARITY(14) <= \<const0>\;
  AXI_29_RDATA_PARITY(13) <= \<const0>\;
  AXI_29_RDATA_PARITY(12) <= \<const0>\;
  AXI_29_RDATA_PARITY(11) <= \<const0>\;
  AXI_29_RDATA_PARITY(10) <= \<const0>\;
  AXI_29_RDATA_PARITY(9) <= \<const0>\;
  AXI_29_RDATA_PARITY(8) <= \<const0>\;
  AXI_29_RDATA_PARITY(7) <= \<const0>\;
  AXI_29_RDATA_PARITY(6) <= \<const0>\;
  AXI_29_RDATA_PARITY(5) <= \<const0>\;
  AXI_29_RDATA_PARITY(4) <= \<const0>\;
  AXI_29_RDATA_PARITY(3) <= \<const0>\;
  AXI_29_RDATA_PARITY(2) <= \<const0>\;
  AXI_29_RDATA_PARITY(1) <= \<const0>\;
  AXI_29_RDATA_PARITY(0) <= \<const0>\;
  AXI_29_RID(5) <= \<const0>\;
  AXI_29_RID(4) <= \<const0>\;
  AXI_29_RID(3) <= \<const0>\;
  AXI_29_RID(2) <= \<const0>\;
  AXI_29_RID(1) <= \<const0>\;
  AXI_29_RID(0) <= \<const0>\;
  AXI_29_RLAST <= \<const0>\;
  AXI_29_RRESP(1) <= \<const0>\;
  AXI_29_RRESP(0) <= \<const0>\;
  AXI_29_RVALID <= \<const0>\;
  AXI_29_WREADY <= \<const0>\;
  AXI_30_ARREADY <= \<const0>\;
  AXI_30_AWREADY <= \<const0>\;
  AXI_30_BID(5) <= \<const0>\;
  AXI_30_BID(4) <= \<const0>\;
  AXI_30_BID(3) <= \<const0>\;
  AXI_30_BID(2) <= \<const0>\;
  AXI_30_BID(1) <= \<const0>\;
  AXI_30_BID(0) <= \<const0>\;
  AXI_30_BRESP(1) <= \<const0>\;
  AXI_30_BRESP(0) <= \<const0>\;
  AXI_30_BVALID <= \<const0>\;
  AXI_30_DFI_AW_AERR_N(1) <= \<const0>\;
  AXI_30_DFI_AW_AERR_N(0) <= \<const0>\;
  AXI_30_DFI_CLK_BUF <= \<const0>\;
  AXI_30_DFI_DBI_BYTE_DISABLE(7) <= \<const0>\;
  AXI_30_DFI_DBI_BYTE_DISABLE(6) <= \<const0>\;
  AXI_30_DFI_DBI_BYTE_DISABLE(5) <= \<const0>\;
  AXI_30_DFI_DBI_BYTE_DISABLE(4) <= \<const0>\;
  AXI_30_DFI_DBI_BYTE_DISABLE(3) <= \<const0>\;
  AXI_30_DFI_DBI_BYTE_DISABLE(2) <= \<const0>\;
  AXI_30_DFI_DBI_BYTE_DISABLE(1) <= \<const0>\;
  AXI_30_DFI_DBI_BYTE_DISABLE(0) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DBI(20) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DBI(19) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DBI(18) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DBI(17) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DBI(16) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DBI(15) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DBI(14) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DBI(13) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DBI(12) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DBI(11) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DBI(10) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DBI(9) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DBI(8) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DBI(7) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DBI(6) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DBI(5) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DBI(4) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DBI(3) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DBI(2) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DBI(1) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DBI(0) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DERR(7) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DERR(6) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DERR(5) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DERR(4) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DERR(3) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DERR(2) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DERR(1) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_DERR(0) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_VALID(1) <= \<const0>\;
  AXI_30_DFI_DW_RDDATA_VALID(0) <= \<const0>\;
  AXI_30_DFI_INIT_COMPLETE <= \<const0>\;
  AXI_30_DFI_PHYUPD_REQ <= \<const0>\;
  AXI_30_DFI_PHY_LP_STATE <= \<const0>\;
  AXI_30_DFI_RST_N_BUF <= \<const0>\;
  AXI_30_MC_STATUS(5) <= \<const0>\;
  AXI_30_MC_STATUS(4) <= \<const0>\;
  AXI_30_MC_STATUS(3) <= \<const0>\;
  AXI_30_MC_STATUS(2) <= \<const0>\;
  AXI_30_MC_STATUS(1) <= \<const0>\;
  AXI_30_MC_STATUS(0) <= \<const0>\;
  AXI_30_PHY_STATUS(7) <= \<const0>\;
  AXI_30_PHY_STATUS(6) <= \<const0>\;
  AXI_30_PHY_STATUS(5) <= \<const0>\;
  AXI_30_PHY_STATUS(4) <= \<const0>\;
  AXI_30_PHY_STATUS(3) <= \<const0>\;
  AXI_30_PHY_STATUS(2) <= \<const0>\;
  AXI_30_PHY_STATUS(1) <= \<const0>\;
  AXI_30_PHY_STATUS(0) <= \<const0>\;
  AXI_30_RDATA(255) <= \<const0>\;
  AXI_30_RDATA(254) <= \<const0>\;
  AXI_30_RDATA(253) <= \<const0>\;
  AXI_30_RDATA(252) <= \<const0>\;
  AXI_30_RDATA(251) <= \<const0>\;
  AXI_30_RDATA(250) <= \<const0>\;
  AXI_30_RDATA(249) <= \<const0>\;
  AXI_30_RDATA(248) <= \<const0>\;
  AXI_30_RDATA(247) <= \<const0>\;
  AXI_30_RDATA(246) <= \<const0>\;
  AXI_30_RDATA(245) <= \<const0>\;
  AXI_30_RDATA(244) <= \<const0>\;
  AXI_30_RDATA(243) <= \<const0>\;
  AXI_30_RDATA(242) <= \<const0>\;
  AXI_30_RDATA(241) <= \<const0>\;
  AXI_30_RDATA(240) <= \<const0>\;
  AXI_30_RDATA(239) <= \<const0>\;
  AXI_30_RDATA(238) <= \<const0>\;
  AXI_30_RDATA(237) <= \<const0>\;
  AXI_30_RDATA(236) <= \<const0>\;
  AXI_30_RDATA(235) <= \<const0>\;
  AXI_30_RDATA(234) <= \<const0>\;
  AXI_30_RDATA(233) <= \<const0>\;
  AXI_30_RDATA(232) <= \<const0>\;
  AXI_30_RDATA(231) <= \<const0>\;
  AXI_30_RDATA(230) <= \<const0>\;
  AXI_30_RDATA(229) <= \<const0>\;
  AXI_30_RDATA(228) <= \<const0>\;
  AXI_30_RDATA(227) <= \<const0>\;
  AXI_30_RDATA(226) <= \<const0>\;
  AXI_30_RDATA(225) <= \<const0>\;
  AXI_30_RDATA(224) <= \<const0>\;
  AXI_30_RDATA(223) <= \<const0>\;
  AXI_30_RDATA(222) <= \<const0>\;
  AXI_30_RDATA(221) <= \<const0>\;
  AXI_30_RDATA(220) <= \<const0>\;
  AXI_30_RDATA(219) <= \<const0>\;
  AXI_30_RDATA(218) <= \<const0>\;
  AXI_30_RDATA(217) <= \<const0>\;
  AXI_30_RDATA(216) <= \<const0>\;
  AXI_30_RDATA(215) <= \<const0>\;
  AXI_30_RDATA(214) <= \<const0>\;
  AXI_30_RDATA(213) <= \<const0>\;
  AXI_30_RDATA(212) <= \<const0>\;
  AXI_30_RDATA(211) <= \<const0>\;
  AXI_30_RDATA(210) <= \<const0>\;
  AXI_30_RDATA(209) <= \<const0>\;
  AXI_30_RDATA(208) <= \<const0>\;
  AXI_30_RDATA(207) <= \<const0>\;
  AXI_30_RDATA(206) <= \<const0>\;
  AXI_30_RDATA(205) <= \<const0>\;
  AXI_30_RDATA(204) <= \<const0>\;
  AXI_30_RDATA(203) <= \<const0>\;
  AXI_30_RDATA(202) <= \<const0>\;
  AXI_30_RDATA(201) <= \<const0>\;
  AXI_30_RDATA(200) <= \<const0>\;
  AXI_30_RDATA(199) <= \<const0>\;
  AXI_30_RDATA(198) <= \<const0>\;
  AXI_30_RDATA(197) <= \<const0>\;
  AXI_30_RDATA(196) <= \<const0>\;
  AXI_30_RDATA(195) <= \<const0>\;
  AXI_30_RDATA(194) <= \<const0>\;
  AXI_30_RDATA(193) <= \<const0>\;
  AXI_30_RDATA(192) <= \<const0>\;
  AXI_30_RDATA(191) <= \<const0>\;
  AXI_30_RDATA(190) <= \<const0>\;
  AXI_30_RDATA(189) <= \<const0>\;
  AXI_30_RDATA(188) <= \<const0>\;
  AXI_30_RDATA(187) <= \<const0>\;
  AXI_30_RDATA(186) <= \<const0>\;
  AXI_30_RDATA(185) <= \<const0>\;
  AXI_30_RDATA(184) <= \<const0>\;
  AXI_30_RDATA(183) <= \<const0>\;
  AXI_30_RDATA(182) <= \<const0>\;
  AXI_30_RDATA(181) <= \<const0>\;
  AXI_30_RDATA(180) <= \<const0>\;
  AXI_30_RDATA(179) <= \<const0>\;
  AXI_30_RDATA(178) <= \<const0>\;
  AXI_30_RDATA(177) <= \<const0>\;
  AXI_30_RDATA(176) <= \<const0>\;
  AXI_30_RDATA(175) <= \<const0>\;
  AXI_30_RDATA(174) <= \<const0>\;
  AXI_30_RDATA(173) <= \<const0>\;
  AXI_30_RDATA(172) <= \<const0>\;
  AXI_30_RDATA(171) <= \<const0>\;
  AXI_30_RDATA(170) <= \<const0>\;
  AXI_30_RDATA(169) <= \<const0>\;
  AXI_30_RDATA(168) <= \<const0>\;
  AXI_30_RDATA(167) <= \<const0>\;
  AXI_30_RDATA(166) <= \<const0>\;
  AXI_30_RDATA(165) <= \<const0>\;
  AXI_30_RDATA(164) <= \<const0>\;
  AXI_30_RDATA(163) <= \<const0>\;
  AXI_30_RDATA(162) <= \<const0>\;
  AXI_30_RDATA(161) <= \<const0>\;
  AXI_30_RDATA(160) <= \<const0>\;
  AXI_30_RDATA(159) <= \<const0>\;
  AXI_30_RDATA(158) <= \<const0>\;
  AXI_30_RDATA(157) <= \<const0>\;
  AXI_30_RDATA(156) <= \<const0>\;
  AXI_30_RDATA(155) <= \<const0>\;
  AXI_30_RDATA(154) <= \<const0>\;
  AXI_30_RDATA(153) <= \<const0>\;
  AXI_30_RDATA(152) <= \<const0>\;
  AXI_30_RDATA(151) <= \<const0>\;
  AXI_30_RDATA(150) <= \<const0>\;
  AXI_30_RDATA(149) <= \<const0>\;
  AXI_30_RDATA(148) <= \<const0>\;
  AXI_30_RDATA(147) <= \<const0>\;
  AXI_30_RDATA(146) <= \<const0>\;
  AXI_30_RDATA(145) <= \<const0>\;
  AXI_30_RDATA(144) <= \<const0>\;
  AXI_30_RDATA(143) <= \<const0>\;
  AXI_30_RDATA(142) <= \<const0>\;
  AXI_30_RDATA(141) <= \<const0>\;
  AXI_30_RDATA(140) <= \<const0>\;
  AXI_30_RDATA(139) <= \<const0>\;
  AXI_30_RDATA(138) <= \<const0>\;
  AXI_30_RDATA(137) <= \<const0>\;
  AXI_30_RDATA(136) <= \<const0>\;
  AXI_30_RDATA(135) <= \<const0>\;
  AXI_30_RDATA(134) <= \<const0>\;
  AXI_30_RDATA(133) <= \<const0>\;
  AXI_30_RDATA(132) <= \<const0>\;
  AXI_30_RDATA(131) <= \<const0>\;
  AXI_30_RDATA(130) <= \<const0>\;
  AXI_30_RDATA(129) <= \<const0>\;
  AXI_30_RDATA(128) <= \<const0>\;
  AXI_30_RDATA(127) <= \<const0>\;
  AXI_30_RDATA(126) <= \<const0>\;
  AXI_30_RDATA(125) <= \<const0>\;
  AXI_30_RDATA(124) <= \<const0>\;
  AXI_30_RDATA(123) <= \<const0>\;
  AXI_30_RDATA(122) <= \<const0>\;
  AXI_30_RDATA(121) <= \<const0>\;
  AXI_30_RDATA(120) <= \<const0>\;
  AXI_30_RDATA(119) <= \<const0>\;
  AXI_30_RDATA(118) <= \<const0>\;
  AXI_30_RDATA(117) <= \<const0>\;
  AXI_30_RDATA(116) <= \<const0>\;
  AXI_30_RDATA(115) <= \<const0>\;
  AXI_30_RDATA(114) <= \<const0>\;
  AXI_30_RDATA(113) <= \<const0>\;
  AXI_30_RDATA(112) <= \<const0>\;
  AXI_30_RDATA(111) <= \<const0>\;
  AXI_30_RDATA(110) <= \<const0>\;
  AXI_30_RDATA(109) <= \<const0>\;
  AXI_30_RDATA(108) <= \<const0>\;
  AXI_30_RDATA(107) <= \<const0>\;
  AXI_30_RDATA(106) <= \<const0>\;
  AXI_30_RDATA(105) <= \<const0>\;
  AXI_30_RDATA(104) <= \<const0>\;
  AXI_30_RDATA(103) <= \<const0>\;
  AXI_30_RDATA(102) <= \<const0>\;
  AXI_30_RDATA(101) <= \<const0>\;
  AXI_30_RDATA(100) <= \<const0>\;
  AXI_30_RDATA(99) <= \<const0>\;
  AXI_30_RDATA(98) <= \<const0>\;
  AXI_30_RDATA(97) <= \<const0>\;
  AXI_30_RDATA(96) <= \<const0>\;
  AXI_30_RDATA(95) <= \<const0>\;
  AXI_30_RDATA(94) <= \<const0>\;
  AXI_30_RDATA(93) <= \<const0>\;
  AXI_30_RDATA(92) <= \<const0>\;
  AXI_30_RDATA(91) <= \<const0>\;
  AXI_30_RDATA(90) <= \<const0>\;
  AXI_30_RDATA(89) <= \<const0>\;
  AXI_30_RDATA(88) <= \<const0>\;
  AXI_30_RDATA(87) <= \<const0>\;
  AXI_30_RDATA(86) <= \<const0>\;
  AXI_30_RDATA(85) <= \<const0>\;
  AXI_30_RDATA(84) <= \<const0>\;
  AXI_30_RDATA(83) <= \<const0>\;
  AXI_30_RDATA(82) <= \<const0>\;
  AXI_30_RDATA(81) <= \<const0>\;
  AXI_30_RDATA(80) <= \<const0>\;
  AXI_30_RDATA(79) <= \<const0>\;
  AXI_30_RDATA(78) <= \<const0>\;
  AXI_30_RDATA(77) <= \<const0>\;
  AXI_30_RDATA(76) <= \<const0>\;
  AXI_30_RDATA(75) <= \<const0>\;
  AXI_30_RDATA(74) <= \<const0>\;
  AXI_30_RDATA(73) <= \<const0>\;
  AXI_30_RDATA(72) <= \<const0>\;
  AXI_30_RDATA(71) <= \<const0>\;
  AXI_30_RDATA(70) <= \<const0>\;
  AXI_30_RDATA(69) <= \<const0>\;
  AXI_30_RDATA(68) <= \<const0>\;
  AXI_30_RDATA(67) <= \<const0>\;
  AXI_30_RDATA(66) <= \<const0>\;
  AXI_30_RDATA(65) <= \<const0>\;
  AXI_30_RDATA(64) <= \<const0>\;
  AXI_30_RDATA(63) <= \<const0>\;
  AXI_30_RDATA(62) <= \<const0>\;
  AXI_30_RDATA(61) <= \<const0>\;
  AXI_30_RDATA(60) <= \<const0>\;
  AXI_30_RDATA(59) <= \<const0>\;
  AXI_30_RDATA(58) <= \<const0>\;
  AXI_30_RDATA(57) <= \<const0>\;
  AXI_30_RDATA(56) <= \<const0>\;
  AXI_30_RDATA(55) <= \<const0>\;
  AXI_30_RDATA(54) <= \<const0>\;
  AXI_30_RDATA(53) <= \<const0>\;
  AXI_30_RDATA(52) <= \<const0>\;
  AXI_30_RDATA(51) <= \<const0>\;
  AXI_30_RDATA(50) <= \<const0>\;
  AXI_30_RDATA(49) <= \<const0>\;
  AXI_30_RDATA(48) <= \<const0>\;
  AXI_30_RDATA(47) <= \<const0>\;
  AXI_30_RDATA(46) <= \<const0>\;
  AXI_30_RDATA(45) <= \<const0>\;
  AXI_30_RDATA(44) <= \<const0>\;
  AXI_30_RDATA(43) <= \<const0>\;
  AXI_30_RDATA(42) <= \<const0>\;
  AXI_30_RDATA(41) <= \<const0>\;
  AXI_30_RDATA(40) <= \<const0>\;
  AXI_30_RDATA(39) <= \<const0>\;
  AXI_30_RDATA(38) <= \<const0>\;
  AXI_30_RDATA(37) <= \<const0>\;
  AXI_30_RDATA(36) <= \<const0>\;
  AXI_30_RDATA(35) <= \<const0>\;
  AXI_30_RDATA(34) <= \<const0>\;
  AXI_30_RDATA(33) <= \<const0>\;
  AXI_30_RDATA(32) <= \<const0>\;
  AXI_30_RDATA(31) <= \<const0>\;
  AXI_30_RDATA(30) <= \<const0>\;
  AXI_30_RDATA(29) <= \<const0>\;
  AXI_30_RDATA(28) <= \<const0>\;
  AXI_30_RDATA(27) <= \<const0>\;
  AXI_30_RDATA(26) <= \<const0>\;
  AXI_30_RDATA(25) <= \<const0>\;
  AXI_30_RDATA(24) <= \<const0>\;
  AXI_30_RDATA(23) <= \<const0>\;
  AXI_30_RDATA(22) <= \<const0>\;
  AXI_30_RDATA(21) <= \<const0>\;
  AXI_30_RDATA(20) <= \<const0>\;
  AXI_30_RDATA(19) <= \<const0>\;
  AXI_30_RDATA(18) <= \<const0>\;
  AXI_30_RDATA(17) <= \<const0>\;
  AXI_30_RDATA(16) <= \<const0>\;
  AXI_30_RDATA(15) <= \<const0>\;
  AXI_30_RDATA(14) <= \<const0>\;
  AXI_30_RDATA(13) <= \<const0>\;
  AXI_30_RDATA(12) <= \<const0>\;
  AXI_30_RDATA(11) <= \<const0>\;
  AXI_30_RDATA(10) <= \<const0>\;
  AXI_30_RDATA(9) <= \<const0>\;
  AXI_30_RDATA(8) <= \<const0>\;
  AXI_30_RDATA(7) <= \<const0>\;
  AXI_30_RDATA(6) <= \<const0>\;
  AXI_30_RDATA(5) <= \<const0>\;
  AXI_30_RDATA(4) <= \<const0>\;
  AXI_30_RDATA(3) <= \<const0>\;
  AXI_30_RDATA(2) <= \<const0>\;
  AXI_30_RDATA(1) <= \<const0>\;
  AXI_30_RDATA(0) <= \<const0>\;
  AXI_30_RDATA_PARITY(31) <= \<const0>\;
  AXI_30_RDATA_PARITY(30) <= \<const0>\;
  AXI_30_RDATA_PARITY(29) <= \<const0>\;
  AXI_30_RDATA_PARITY(28) <= \<const0>\;
  AXI_30_RDATA_PARITY(27) <= \<const0>\;
  AXI_30_RDATA_PARITY(26) <= \<const0>\;
  AXI_30_RDATA_PARITY(25) <= \<const0>\;
  AXI_30_RDATA_PARITY(24) <= \<const0>\;
  AXI_30_RDATA_PARITY(23) <= \<const0>\;
  AXI_30_RDATA_PARITY(22) <= \<const0>\;
  AXI_30_RDATA_PARITY(21) <= \<const0>\;
  AXI_30_RDATA_PARITY(20) <= \<const0>\;
  AXI_30_RDATA_PARITY(19) <= \<const0>\;
  AXI_30_RDATA_PARITY(18) <= \<const0>\;
  AXI_30_RDATA_PARITY(17) <= \<const0>\;
  AXI_30_RDATA_PARITY(16) <= \<const0>\;
  AXI_30_RDATA_PARITY(15) <= \<const0>\;
  AXI_30_RDATA_PARITY(14) <= \<const0>\;
  AXI_30_RDATA_PARITY(13) <= \<const0>\;
  AXI_30_RDATA_PARITY(12) <= \<const0>\;
  AXI_30_RDATA_PARITY(11) <= \<const0>\;
  AXI_30_RDATA_PARITY(10) <= \<const0>\;
  AXI_30_RDATA_PARITY(9) <= \<const0>\;
  AXI_30_RDATA_PARITY(8) <= \<const0>\;
  AXI_30_RDATA_PARITY(7) <= \<const0>\;
  AXI_30_RDATA_PARITY(6) <= \<const0>\;
  AXI_30_RDATA_PARITY(5) <= \<const0>\;
  AXI_30_RDATA_PARITY(4) <= \<const0>\;
  AXI_30_RDATA_PARITY(3) <= \<const0>\;
  AXI_30_RDATA_PARITY(2) <= \<const0>\;
  AXI_30_RDATA_PARITY(1) <= \<const0>\;
  AXI_30_RDATA_PARITY(0) <= \<const0>\;
  AXI_30_RID(5) <= \<const0>\;
  AXI_30_RID(4) <= \<const0>\;
  AXI_30_RID(3) <= \<const0>\;
  AXI_30_RID(2) <= \<const0>\;
  AXI_30_RID(1) <= \<const0>\;
  AXI_30_RID(0) <= \<const0>\;
  AXI_30_RLAST <= \<const0>\;
  AXI_30_RRESP(1) <= \<const0>\;
  AXI_30_RRESP(0) <= \<const0>\;
  AXI_30_RVALID <= \<const0>\;
  AXI_30_WREADY <= \<const0>\;
  AXI_31_ARREADY <= \<const0>\;
  AXI_31_AWREADY <= \<const0>\;
  AXI_31_BID(5) <= \<const0>\;
  AXI_31_BID(4) <= \<const0>\;
  AXI_31_BID(3) <= \<const0>\;
  AXI_31_BID(2) <= \<const0>\;
  AXI_31_BID(1) <= \<const0>\;
  AXI_31_BID(0) <= \<const0>\;
  AXI_31_BRESP(1) <= \<const0>\;
  AXI_31_BRESP(0) <= \<const0>\;
  AXI_31_BVALID <= \<const0>\;
  AXI_31_DFI_AW_AERR_N(1) <= \<const0>\;
  AXI_31_DFI_AW_AERR_N(0) <= \<const0>\;
  AXI_31_DFI_CLK_BUF <= \<const0>\;
  AXI_31_DFI_DBI_BYTE_DISABLE(7) <= \<const0>\;
  AXI_31_DFI_DBI_BYTE_DISABLE(6) <= \<const0>\;
  AXI_31_DFI_DBI_BYTE_DISABLE(5) <= \<const0>\;
  AXI_31_DFI_DBI_BYTE_DISABLE(4) <= \<const0>\;
  AXI_31_DFI_DBI_BYTE_DISABLE(3) <= \<const0>\;
  AXI_31_DFI_DBI_BYTE_DISABLE(2) <= \<const0>\;
  AXI_31_DFI_DBI_BYTE_DISABLE(1) <= \<const0>\;
  AXI_31_DFI_DBI_BYTE_DISABLE(0) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DBI(20) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DBI(19) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DBI(18) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DBI(17) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DBI(16) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DBI(15) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DBI(14) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DBI(13) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DBI(12) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DBI(11) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DBI(10) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DBI(9) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DBI(8) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DBI(7) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DBI(6) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DBI(5) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DBI(4) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DBI(3) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DBI(2) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DBI(1) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DBI(0) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DERR(7) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DERR(6) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DERR(5) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DERR(4) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DERR(3) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DERR(2) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DERR(1) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_DERR(0) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_VALID(1) <= \<const0>\;
  AXI_31_DFI_DW_RDDATA_VALID(0) <= \<const0>\;
  AXI_31_DFI_INIT_COMPLETE <= \<const0>\;
  AXI_31_DFI_PHYUPD_REQ <= \<const0>\;
  AXI_31_DFI_PHY_LP_STATE <= \<const0>\;
  AXI_31_DFI_RST_N_BUF <= \<const0>\;
  AXI_31_RDATA(255) <= \<const0>\;
  AXI_31_RDATA(254) <= \<const0>\;
  AXI_31_RDATA(253) <= \<const0>\;
  AXI_31_RDATA(252) <= \<const0>\;
  AXI_31_RDATA(251) <= \<const0>\;
  AXI_31_RDATA(250) <= \<const0>\;
  AXI_31_RDATA(249) <= \<const0>\;
  AXI_31_RDATA(248) <= \<const0>\;
  AXI_31_RDATA(247) <= \<const0>\;
  AXI_31_RDATA(246) <= \<const0>\;
  AXI_31_RDATA(245) <= \<const0>\;
  AXI_31_RDATA(244) <= \<const0>\;
  AXI_31_RDATA(243) <= \<const0>\;
  AXI_31_RDATA(242) <= \<const0>\;
  AXI_31_RDATA(241) <= \<const0>\;
  AXI_31_RDATA(240) <= \<const0>\;
  AXI_31_RDATA(239) <= \<const0>\;
  AXI_31_RDATA(238) <= \<const0>\;
  AXI_31_RDATA(237) <= \<const0>\;
  AXI_31_RDATA(236) <= \<const0>\;
  AXI_31_RDATA(235) <= \<const0>\;
  AXI_31_RDATA(234) <= \<const0>\;
  AXI_31_RDATA(233) <= \<const0>\;
  AXI_31_RDATA(232) <= \<const0>\;
  AXI_31_RDATA(231) <= \<const0>\;
  AXI_31_RDATA(230) <= \<const0>\;
  AXI_31_RDATA(229) <= \<const0>\;
  AXI_31_RDATA(228) <= \<const0>\;
  AXI_31_RDATA(227) <= \<const0>\;
  AXI_31_RDATA(226) <= \<const0>\;
  AXI_31_RDATA(225) <= \<const0>\;
  AXI_31_RDATA(224) <= \<const0>\;
  AXI_31_RDATA(223) <= \<const0>\;
  AXI_31_RDATA(222) <= \<const0>\;
  AXI_31_RDATA(221) <= \<const0>\;
  AXI_31_RDATA(220) <= \<const0>\;
  AXI_31_RDATA(219) <= \<const0>\;
  AXI_31_RDATA(218) <= \<const0>\;
  AXI_31_RDATA(217) <= \<const0>\;
  AXI_31_RDATA(216) <= \<const0>\;
  AXI_31_RDATA(215) <= \<const0>\;
  AXI_31_RDATA(214) <= \<const0>\;
  AXI_31_RDATA(213) <= \<const0>\;
  AXI_31_RDATA(212) <= \<const0>\;
  AXI_31_RDATA(211) <= \<const0>\;
  AXI_31_RDATA(210) <= \<const0>\;
  AXI_31_RDATA(209) <= \<const0>\;
  AXI_31_RDATA(208) <= \<const0>\;
  AXI_31_RDATA(207) <= \<const0>\;
  AXI_31_RDATA(206) <= \<const0>\;
  AXI_31_RDATA(205) <= \<const0>\;
  AXI_31_RDATA(204) <= \<const0>\;
  AXI_31_RDATA(203) <= \<const0>\;
  AXI_31_RDATA(202) <= \<const0>\;
  AXI_31_RDATA(201) <= \<const0>\;
  AXI_31_RDATA(200) <= \<const0>\;
  AXI_31_RDATA(199) <= \<const0>\;
  AXI_31_RDATA(198) <= \<const0>\;
  AXI_31_RDATA(197) <= \<const0>\;
  AXI_31_RDATA(196) <= \<const0>\;
  AXI_31_RDATA(195) <= \<const0>\;
  AXI_31_RDATA(194) <= \<const0>\;
  AXI_31_RDATA(193) <= \<const0>\;
  AXI_31_RDATA(192) <= \<const0>\;
  AXI_31_RDATA(191) <= \<const0>\;
  AXI_31_RDATA(190) <= \<const0>\;
  AXI_31_RDATA(189) <= \<const0>\;
  AXI_31_RDATA(188) <= \<const0>\;
  AXI_31_RDATA(187) <= \<const0>\;
  AXI_31_RDATA(186) <= \<const0>\;
  AXI_31_RDATA(185) <= \<const0>\;
  AXI_31_RDATA(184) <= \<const0>\;
  AXI_31_RDATA(183) <= \<const0>\;
  AXI_31_RDATA(182) <= \<const0>\;
  AXI_31_RDATA(181) <= \<const0>\;
  AXI_31_RDATA(180) <= \<const0>\;
  AXI_31_RDATA(179) <= \<const0>\;
  AXI_31_RDATA(178) <= \<const0>\;
  AXI_31_RDATA(177) <= \<const0>\;
  AXI_31_RDATA(176) <= \<const0>\;
  AXI_31_RDATA(175) <= \<const0>\;
  AXI_31_RDATA(174) <= \<const0>\;
  AXI_31_RDATA(173) <= \<const0>\;
  AXI_31_RDATA(172) <= \<const0>\;
  AXI_31_RDATA(171) <= \<const0>\;
  AXI_31_RDATA(170) <= \<const0>\;
  AXI_31_RDATA(169) <= \<const0>\;
  AXI_31_RDATA(168) <= \<const0>\;
  AXI_31_RDATA(167) <= \<const0>\;
  AXI_31_RDATA(166) <= \<const0>\;
  AXI_31_RDATA(165) <= \<const0>\;
  AXI_31_RDATA(164) <= \<const0>\;
  AXI_31_RDATA(163) <= \<const0>\;
  AXI_31_RDATA(162) <= \<const0>\;
  AXI_31_RDATA(161) <= \<const0>\;
  AXI_31_RDATA(160) <= \<const0>\;
  AXI_31_RDATA(159) <= \<const0>\;
  AXI_31_RDATA(158) <= \<const0>\;
  AXI_31_RDATA(157) <= \<const0>\;
  AXI_31_RDATA(156) <= \<const0>\;
  AXI_31_RDATA(155) <= \<const0>\;
  AXI_31_RDATA(154) <= \<const0>\;
  AXI_31_RDATA(153) <= \<const0>\;
  AXI_31_RDATA(152) <= \<const0>\;
  AXI_31_RDATA(151) <= \<const0>\;
  AXI_31_RDATA(150) <= \<const0>\;
  AXI_31_RDATA(149) <= \<const0>\;
  AXI_31_RDATA(148) <= \<const0>\;
  AXI_31_RDATA(147) <= \<const0>\;
  AXI_31_RDATA(146) <= \<const0>\;
  AXI_31_RDATA(145) <= \<const0>\;
  AXI_31_RDATA(144) <= \<const0>\;
  AXI_31_RDATA(143) <= \<const0>\;
  AXI_31_RDATA(142) <= \<const0>\;
  AXI_31_RDATA(141) <= \<const0>\;
  AXI_31_RDATA(140) <= \<const0>\;
  AXI_31_RDATA(139) <= \<const0>\;
  AXI_31_RDATA(138) <= \<const0>\;
  AXI_31_RDATA(137) <= \<const0>\;
  AXI_31_RDATA(136) <= \<const0>\;
  AXI_31_RDATA(135) <= \<const0>\;
  AXI_31_RDATA(134) <= \<const0>\;
  AXI_31_RDATA(133) <= \<const0>\;
  AXI_31_RDATA(132) <= \<const0>\;
  AXI_31_RDATA(131) <= \<const0>\;
  AXI_31_RDATA(130) <= \<const0>\;
  AXI_31_RDATA(129) <= \<const0>\;
  AXI_31_RDATA(128) <= \<const0>\;
  AXI_31_RDATA(127) <= \<const0>\;
  AXI_31_RDATA(126) <= \<const0>\;
  AXI_31_RDATA(125) <= \<const0>\;
  AXI_31_RDATA(124) <= \<const0>\;
  AXI_31_RDATA(123) <= \<const0>\;
  AXI_31_RDATA(122) <= \<const0>\;
  AXI_31_RDATA(121) <= \<const0>\;
  AXI_31_RDATA(120) <= \<const0>\;
  AXI_31_RDATA(119) <= \<const0>\;
  AXI_31_RDATA(118) <= \<const0>\;
  AXI_31_RDATA(117) <= \<const0>\;
  AXI_31_RDATA(116) <= \<const0>\;
  AXI_31_RDATA(115) <= \<const0>\;
  AXI_31_RDATA(114) <= \<const0>\;
  AXI_31_RDATA(113) <= \<const0>\;
  AXI_31_RDATA(112) <= \<const0>\;
  AXI_31_RDATA(111) <= \<const0>\;
  AXI_31_RDATA(110) <= \<const0>\;
  AXI_31_RDATA(109) <= \<const0>\;
  AXI_31_RDATA(108) <= \<const0>\;
  AXI_31_RDATA(107) <= \<const0>\;
  AXI_31_RDATA(106) <= \<const0>\;
  AXI_31_RDATA(105) <= \<const0>\;
  AXI_31_RDATA(104) <= \<const0>\;
  AXI_31_RDATA(103) <= \<const0>\;
  AXI_31_RDATA(102) <= \<const0>\;
  AXI_31_RDATA(101) <= \<const0>\;
  AXI_31_RDATA(100) <= \<const0>\;
  AXI_31_RDATA(99) <= \<const0>\;
  AXI_31_RDATA(98) <= \<const0>\;
  AXI_31_RDATA(97) <= \<const0>\;
  AXI_31_RDATA(96) <= \<const0>\;
  AXI_31_RDATA(95) <= \<const0>\;
  AXI_31_RDATA(94) <= \<const0>\;
  AXI_31_RDATA(93) <= \<const0>\;
  AXI_31_RDATA(92) <= \<const0>\;
  AXI_31_RDATA(91) <= \<const0>\;
  AXI_31_RDATA(90) <= \<const0>\;
  AXI_31_RDATA(89) <= \<const0>\;
  AXI_31_RDATA(88) <= \<const0>\;
  AXI_31_RDATA(87) <= \<const0>\;
  AXI_31_RDATA(86) <= \<const0>\;
  AXI_31_RDATA(85) <= \<const0>\;
  AXI_31_RDATA(84) <= \<const0>\;
  AXI_31_RDATA(83) <= \<const0>\;
  AXI_31_RDATA(82) <= \<const0>\;
  AXI_31_RDATA(81) <= \<const0>\;
  AXI_31_RDATA(80) <= \<const0>\;
  AXI_31_RDATA(79) <= \<const0>\;
  AXI_31_RDATA(78) <= \<const0>\;
  AXI_31_RDATA(77) <= \<const0>\;
  AXI_31_RDATA(76) <= \<const0>\;
  AXI_31_RDATA(75) <= \<const0>\;
  AXI_31_RDATA(74) <= \<const0>\;
  AXI_31_RDATA(73) <= \<const0>\;
  AXI_31_RDATA(72) <= \<const0>\;
  AXI_31_RDATA(71) <= \<const0>\;
  AXI_31_RDATA(70) <= \<const0>\;
  AXI_31_RDATA(69) <= \<const0>\;
  AXI_31_RDATA(68) <= \<const0>\;
  AXI_31_RDATA(67) <= \<const0>\;
  AXI_31_RDATA(66) <= \<const0>\;
  AXI_31_RDATA(65) <= \<const0>\;
  AXI_31_RDATA(64) <= \<const0>\;
  AXI_31_RDATA(63) <= \<const0>\;
  AXI_31_RDATA(62) <= \<const0>\;
  AXI_31_RDATA(61) <= \<const0>\;
  AXI_31_RDATA(60) <= \<const0>\;
  AXI_31_RDATA(59) <= \<const0>\;
  AXI_31_RDATA(58) <= \<const0>\;
  AXI_31_RDATA(57) <= \<const0>\;
  AXI_31_RDATA(56) <= \<const0>\;
  AXI_31_RDATA(55) <= \<const0>\;
  AXI_31_RDATA(54) <= \<const0>\;
  AXI_31_RDATA(53) <= \<const0>\;
  AXI_31_RDATA(52) <= \<const0>\;
  AXI_31_RDATA(51) <= \<const0>\;
  AXI_31_RDATA(50) <= \<const0>\;
  AXI_31_RDATA(49) <= \<const0>\;
  AXI_31_RDATA(48) <= \<const0>\;
  AXI_31_RDATA(47) <= \<const0>\;
  AXI_31_RDATA(46) <= \<const0>\;
  AXI_31_RDATA(45) <= \<const0>\;
  AXI_31_RDATA(44) <= \<const0>\;
  AXI_31_RDATA(43) <= \<const0>\;
  AXI_31_RDATA(42) <= \<const0>\;
  AXI_31_RDATA(41) <= \<const0>\;
  AXI_31_RDATA(40) <= \<const0>\;
  AXI_31_RDATA(39) <= \<const0>\;
  AXI_31_RDATA(38) <= \<const0>\;
  AXI_31_RDATA(37) <= \<const0>\;
  AXI_31_RDATA(36) <= \<const0>\;
  AXI_31_RDATA(35) <= \<const0>\;
  AXI_31_RDATA(34) <= \<const0>\;
  AXI_31_RDATA(33) <= \<const0>\;
  AXI_31_RDATA(32) <= \<const0>\;
  AXI_31_RDATA(31) <= \<const0>\;
  AXI_31_RDATA(30) <= \<const0>\;
  AXI_31_RDATA(29) <= \<const0>\;
  AXI_31_RDATA(28) <= \<const0>\;
  AXI_31_RDATA(27) <= \<const0>\;
  AXI_31_RDATA(26) <= \<const0>\;
  AXI_31_RDATA(25) <= \<const0>\;
  AXI_31_RDATA(24) <= \<const0>\;
  AXI_31_RDATA(23) <= \<const0>\;
  AXI_31_RDATA(22) <= \<const0>\;
  AXI_31_RDATA(21) <= \<const0>\;
  AXI_31_RDATA(20) <= \<const0>\;
  AXI_31_RDATA(19) <= \<const0>\;
  AXI_31_RDATA(18) <= \<const0>\;
  AXI_31_RDATA(17) <= \<const0>\;
  AXI_31_RDATA(16) <= \<const0>\;
  AXI_31_RDATA(15) <= \<const0>\;
  AXI_31_RDATA(14) <= \<const0>\;
  AXI_31_RDATA(13) <= \<const0>\;
  AXI_31_RDATA(12) <= \<const0>\;
  AXI_31_RDATA(11) <= \<const0>\;
  AXI_31_RDATA(10) <= \<const0>\;
  AXI_31_RDATA(9) <= \<const0>\;
  AXI_31_RDATA(8) <= \<const0>\;
  AXI_31_RDATA(7) <= \<const0>\;
  AXI_31_RDATA(6) <= \<const0>\;
  AXI_31_RDATA(5) <= \<const0>\;
  AXI_31_RDATA(4) <= \<const0>\;
  AXI_31_RDATA(3) <= \<const0>\;
  AXI_31_RDATA(2) <= \<const0>\;
  AXI_31_RDATA(1) <= \<const0>\;
  AXI_31_RDATA(0) <= \<const0>\;
  AXI_31_RDATA_PARITY(31) <= \<const0>\;
  AXI_31_RDATA_PARITY(30) <= \<const0>\;
  AXI_31_RDATA_PARITY(29) <= \<const0>\;
  AXI_31_RDATA_PARITY(28) <= \<const0>\;
  AXI_31_RDATA_PARITY(27) <= \<const0>\;
  AXI_31_RDATA_PARITY(26) <= \<const0>\;
  AXI_31_RDATA_PARITY(25) <= \<const0>\;
  AXI_31_RDATA_PARITY(24) <= \<const0>\;
  AXI_31_RDATA_PARITY(23) <= \<const0>\;
  AXI_31_RDATA_PARITY(22) <= \<const0>\;
  AXI_31_RDATA_PARITY(21) <= \<const0>\;
  AXI_31_RDATA_PARITY(20) <= \<const0>\;
  AXI_31_RDATA_PARITY(19) <= \<const0>\;
  AXI_31_RDATA_PARITY(18) <= \<const0>\;
  AXI_31_RDATA_PARITY(17) <= \<const0>\;
  AXI_31_RDATA_PARITY(16) <= \<const0>\;
  AXI_31_RDATA_PARITY(15) <= \<const0>\;
  AXI_31_RDATA_PARITY(14) <= \<const0>\;
  AXI_31_RDATA_PARITY(13) <= \<const0>\;
  AXI_31_RDATA_PARITY(12) <= \<const0>\;
  AXI_31_RDATA_PARITY(11) <= \<const0>\;
  AXI_31_RDATA_PARITY(10) <= \<const0>\;
  AXI_31_RDATA_PARITY(9) <= \<const0>\;
  AXI_31_RDATA_PARITY(8) <= \<const0>\;
  AXI_31_RDATA_PARITY(7) <= \<const0>\;
  AXI_31_RDATA_PARITY(6) <= \<const0>\;
  AXI_31_RDATA_PARITY(5) <= \<const0>\;
  AXI_31_RDATA_PARITY(4) <= \<const0>\;
  AXI_31_RDATA_PARITY(3) <= \<const0>\;
  AXI_31_RDATA_PARITY(2) <= \<const0>\;
  AXI_31_RDATA_PARITY(1) <= \<const0>\;
  AXI_31_RDATA_PARITY(0) <= \<const0>\;
  AXI_31_RID(5) <= \<const0>\;
  AXI_31_RID(4) <= \<const0>\;
  AXI_31_RID(3) <= \<const0>\;
  AXI_31_RID(2) <= \<const0>\;
  AXI_31_RID(1) <= \<const0>\;
  AXI_31_RID(0) <= \<const0>\;
  AXI_31_RLAST <= \<const0>\;
  AXI_31_RRESP(1) <= \<const0>\;
  AXI_31_RRESP(0) <= \<const0>\;
  AXI_31_RVALID <= \<const0>\;
  AXI_31_WREADY <= \<const0>\;
  DRAM_0_STAT_TEMP(6 downto 0) <= \^dram_1_stat_temp\(6 downto 0);
  DRAM_1_STAT_CATTRIP <= \<const0>\;
  DRAM_1_STAT_TEMP(6 downto 0) <= \^dram_1_stat_temp\(6 downto 0);
  apb_complete_0 <= \^apb_complete_1\;
  apb_complete_1 <= \^apb_complete_1\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\ONE_STACK.u_HBM_REF_CLK_BUFG_0\: unisim.vcomponents.BUFGCE
    generic map(
      CE_TYPE => "ASYNC",
      SIM_DEVICE => "ULTRASCALE_PLUS"
    )
        port map (
      CE => '1',
      I => HBM_REF_CLK_0_ibuf,
      O => HBM_REF_CLK_0_bufg
    );
\ONE_STACK.u_HBM_REF_CLK_IBUF_0\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => HBM_REF_CLK_0,
      O => HBM_REF_CLK_0_ibuf
    );
\ONE_STACK.u_hbm_top\: entity work.hbm_0_hbm_top
     port map (
      APB_0_PADDR(21 downto 0) => APB_0_PADDR(21 downto 0),
      APB_0_PCLK => APB_0_PCLK,
      APB_0_PENABLE => APB_0_PENABLE,
      APB_0_PRDATA(31 downto 0) => APB_0_PRDATA(31 downto 0),
      APB_0_PREADY => APB_0_PREADY,
      APB_0_PRESET_N => APB_0_PRESET_N,
      APB_0_PSEL => APB_0_PSEL,
      APB_0_PSLVERR => APB_0_PSLVERR,
      APB_0_PWDATA(31 downto 0) => APB_0_PWDATA(31 downto 0),
      APB_0_PWRITE => APB_0_PWRITE,
      AXI_00_ACLK => AXI_00_ACLK,
      AXI_00_ARADDR(32 downto 0) => AXI_00_ARADDR(32 downto 0),
      AXI_00_ARBURST(1 downto 0) => AXI_00_ARBURST(1 downto 0),
      AXI_00_ARESET_N => AXI_00_ARESET_N,
      AXI_00_ARID(5 downto 0) => AXI_00_ARID(5 downto 0),
      AXI_00_ARLEN(3 downto 0) => AXI_00_ARLEN(3 downto 0),
      AXI_00_ARREADY => AXI_00_ARREADY,
      AXI_00_ARSIZE(2 downto 0) => AXI_00_ARSIZE(2 downto 0),
      AXI_00_ARVALID => AXI_00_ARVALID,
      AXI_00_AWADDR(32 downto 0) => AXI_00_AWADDR(32 downto 0),
      AXI_00_AWBURST(1 downto 0) => AXI_00_AWBURST(1 downto 0),
      AXI_00_AWID(5 downto 0) => AXI_00_AWID(5 downto 0),
      AXI_00_AWLEN(3 downto 0) => AXI_00_AWLEN(3 downto 0),
      AXI_00_AWREADY => AXI_00_AWREADY,
      AXI_00_AWSIZE(2 downto 0) => AXI_00_AWSIZE(2 downto 0),
      AXI_00_AWVALID => AXI_00_AWVALID,
      AXI_00_BID(5 downto 0) => AXI_00_BID(5 downto 0),
      AXI_00_BREADY => AXI_00_BREADY,
      AXI_00_BRESP(1 downto 0) => AXI_00_BRESP(1 downto 0),
      AXI_00_BVALID => AXI_00_BVALID,
      AXI_00_DFI_AW_AERR_N(1 downto 0) => AXI_00_DFI_AW_AERR_N(1 downto 0),
      AXI_00_DFI_CLK_BUF => AXI_00_DFI_CLK_BUF,
      AXI_00_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_00_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_00_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_00_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_00_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_00_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_00_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_00_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_00_DFI_INIT_COMPLETE => AXI_00_DFI_INIT_COMPLETE,
      AXI_00_DFI_PHYUPD_REQ => AXI_00_DFI_PHYUPD_REQ,
      AXI_00_DFI_PHY_LP_STATE => AXI_00_DFI_PHY_LP_STATE,
      AXI_00_DFI_RST_N_BUF => AXI_00_DFI_RST_N_BUF,
      AXI_00_MC_STATUS(5 downto 0) => AXI_00_MC_STATUS(5 downto 0),
      AXI_00_PHY_STATUS(7 downto 0) => AXI_00_PHY_STATUS(7 downto 0),
      AXI_00_RDATA(255 downto 0) => AXI_00_RDATA(255 downto 0),
      AXI_00_RDATA_PARITY(31 downto 0) => AXI_00_RDATA_PARITY(31 downto 0),
      AXI_00_RID(5 downto 0) => AXI_00_RID(5 downto 0),
      AXI_00_RLAST => AXI_00_RLAST,
      AXI_00_RREADY => AXI_00_RREADY,
      AXI_00_RRESP(1 downto 0) => AXI_00_RRESP(1 downto 0),
      AXI_00_RVALID => AXI_00_RVALID,
      AXI_00_WDATA(255 downto 0) => AXI_00_WDATA(255 downto 0),
      AXI_00_WDATA_PARITY(31 downto 0) => AXI_00_WDATA_PARITY(31 downto 0),
      AXI_00_WLAST => AXI_00_WLAST,
      AXI_00_WREADY => AXI_00_WREADY,
      AXI_00_WSTRB(31 downto 0) => AXI_00_WSTRB(31 downto 0),
      AXI_00_WVALID => AXI_00_WVALID,
      AXI_01_ACLK => AXI_01_ACLK,
      AXI_01_ARADDR(32 downto 0) => AXI_01_ARADDR(32 downto 0),
      AXI_01_ARBURST(1 downto 0) => AXI_01_ARBURST(1 downto 0),
      AXI_01_ARESET_N => AXI_01_ARESET_N,
      AXI_01_ARID(5 downto 0) => AXI_01_ARID(5 downto 0),
      AXI_01_ARLEN(3 downto 0) => AXI_01_ARLEN(3 downto 0),
      AXI_01_ARREADY => AXI_01_ARREADY,
      AXI_01_ARSIZE(2 downto 0) => AXI_01_ARSIZE(2 downto 0),
      AXI_01_ARVALID => AXI_01_ARVALID,
      AXI_01_AWADDR(32 downto 0) => AXI_01_AWADDR(32 downto 0),
      AXI_01_AWBURST(1 downto 0) => AXI_01_AWBURST(1 downto 0),
      AXI_01_AWID(5 downto 0) => AXI_01_AWID(5 downto 0),
      AXI_01_AWLEN(3 downto 0) => AXI_01_AWLEN(3 downto 0),
      AXI_01_AWREADY => AXI_01_AWREADY,
      AXI_01_AWSIZE(2 downto 0) => AXI_01_AWSIZE(2 downto 0),
      AXI_01_AWVALID => AXI_01_AWVALID,
      AXI_01_BID(5 downto 0) => AXI_01_BID(5 downto 0),
      AXI_01_BREADY => AXI_01_BREADY,
      AXI_01_BRESP(1 downto 0) => AXI_01_BRESP(1 downto 0),
      AXI_01_BVALID => AXI_01_BVALID,
      AXI_01_DFI_AW_AERR_N(1 downto 0) => AXI_01_DFI_AW_AERR_N(1 downto 0),
      AXI_01_DFI_CLK_BUF => AXI_01_DFI_CLK_BUF,
      AXI_01_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_01_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_01_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_01_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_01_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_01_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_01_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_01_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_01_DFI_INIT_COMPLETE => AXI_01_DFI_INIT_COMPLETE,
      AXI_01_DFI_PHYUPD_REQ => AXI_01_DFI_PHYUPD_REQ,
      AXI_01_DFI_PHY_LP_STATE => AXI_01_DFI_PHY_LP_STATE,
      AXI_01_DFI_RST_N_BUF => AXI_01_DFI_RST_N_BUF,
      AXI_01_RDATA(255 downto 0) => AXI_01_RDATA(255 downto 0),
      AXI_01_RDATA_PARITY(31 downto 0) => AXI_01_RDATA_PARITY(31 downto 0),
      AXI_01_RID(5 downto 0) => AXI_01_RID(5 downto 0),
      AXI_01_RLAST => AXI_01_RLAST,
      AXI_01_RREADY => AXI_01_RREADY,
      AXI_01_RRESP(1 downto 0) => AXI_01_RRESP(1 downto 0),
      AXI_01_RVALID => AXI_01_RVALID,
      AXI_01_WDATA(255 downto 0) => AXI_01_WDATA(255 downto 0),
      AXI_01_WDATA_PARITY(31 downto 0) => AXI_01_WDATA_PARITY(31 downto 0),
      AXI_01_WLAST => AXI_01_WLAST,
      AXI_01_WREADY => AXI_01_WREADY,
      AXI_01_WSTRB(31 downto 0) => AXI_01_WSTRB(31 downto 0),
      AXI_01_WVALID => AXI_01_WVALID,
      AXI_02_ACLK => AXI_02_ACLK,
      AXI_02_ARADDR(32 downto 0) => AXI_02_ARADDR(32 downto 0),
      AXI_02_ARBURST(1 downto 0) => AXI_02_ARBURST(1 downto 0),
      AXI_02_ARESET_N => AXI_02_ARESET_N,
      AXI_02_ARID(5 downto 0) => AXI_02_ARID(5 downto 0),
      AXI_02_ARLEN(3 downto 0) => AXI_02_ARLEN(3 downto 0),
      AXI_02_ARREADY => AXI_02_ARREADY,
      AXI_02_ARSIZE(2 downto 0) => AXI_02_ARSIZE(2 downto 0),
      AXI_02_ARVALID => AXI_02_ARVALID,
      AXI_02_AWADDR(32 downto 0) => AXI_02_AWADDR(32 downto 0),
      AXI_02_AWBURST(1 downto 0) => AXI_02_AWBURST(1 downto 0),
      AXI_02_AWID(5 downto 0) => AXI_02_AWID(5 downto 0),
      AXI_02_AWLEN(3 downto 0) => AXI_02_AWLEN(3 downto 0),
      AXI_02_AWREADY => AXI_02_AWREADY,
      AXI_02_AWSIZE(2 downto 0) => AXI_02_AWSIZE(2 downto 0),
      AXI_02_AWVALID => AXI_02_AWVALID,
      AXI_02_BID(5 downto 0) => AXI_02_BID(5 downto 0),
      AXI_02_BREADY => AXI_02_BREADY,
      AXI_02_BRESP(1 downto 0) => AXI_02_BRESP(1 downto 0),
      AXI_02_BVALID => AXI_02_BVALID,
      AXI_02_DFI_AW_AERR_N(1 downto 0) => AXI_02_DFI_AW_AERR_N(1 downto 0),
      AXI_02_DFI_CLK_BUF => AXI_02_DFI_CLK_BUF,
      AXI_02_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_02_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_02_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_02_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_02_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_02_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_02_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_02_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_02_DFI_INIT_COMPLETE => AXI_02_DFI_INIT_COMPLETE,
      AXI_02_DFI_PHYUPD_REQ => AXI_02_DFI_PHYUPD_REQ,
      AXI_02_DFI_PHY_LP_STATE => AXI_02_DFI_PHY_LP_STATE,
      AXI_02_DFI_RST_N_BUF => AXI_02_DFI_RST_N_BUF,
      AXI_02_MC_STATUS(5 downto 0) => AXI_02_MC_STATUS(5 downto 0),
      AXI_02_PHY_STATUS(7 downto 0) => AXI_02_PHY_STATUS(7 downto 0),
      AXI_02_RDATA(255 downto 0) => AXI_02_RDATA(255 downto 0),
      AXI_02_RDATA_PARITY(31 downto 0) => AXI_02_RDATA_PARITY(31 downto 0),
      AXI_02_RID(5 downto 0) => AXI_02_RID(5 downto 0),
      AXI_02_RLAST => AXI_02_RLAST,
      AXI_02_RREADY => AXI_02_RREADY,
      AXI_02_RRESP(1 downto 0) => AXI_02_RRESP(1 downto 0),
      AXI_02_RVALID => AXI_02_RVALID,
      AXI_02_WDATA(255 downto 0) => AXI_02_WDATA(255 downto 0),
      AXI_02_WDATA_PARITY(31 downto 0) => AXI_02_WDATA_PARITY(31 downto 0),
      AXI_02_WLAST => AXI_02_WLAST,
      AXI_02_WREADY => AXI_02_WREADY,
      AXI_02_WSTRB(31 downto 0) => AXI_02_WSTRB(31 downto 0),
      AXI_02_WVALID => AXI_02_WVALID,
      AXI_03_ACLK => AXI_03_ACLK,
      AXI_03_ARADDR(32 downto 0) => AXI_03_ARADDR(32 downto 0),
      AXI_03_ARBURST(1 downto 0) => AXI_03_ARBURST(1 downto 0),
      AXI_03_ARESET_N => AXI_03_ARESET_N,
      AXI_03_ARID(5 downto 0) => AXI_03_ARID(5 downto 0),
      AXI_03_ARLEN(3 downto 0) => AXI_03_ARLEN(3 downto 0),
      AXI_03_ARREADY => AXI_03_ARREADY,
      AXI_03_ARSIZE(2 downto 0) => AXI_03_ARSIZE(2 downto 0),
      AXI_03_ARVALID => AXI_03_ARVALID,
      AXI_03_AWADDR(32 downto 0) => AXI_03_AWADDR(32 downto 0),
      AXI_03_AWBURST(1 downto 0) => AXI_03_AWBURST(1 downto 0),
      AXI_03_AWID(5 downto 0) => AXI_03_AWID(5 downto 0),
      AXI_03_AWLEN(3 downto 0) => AXI_03_AWLEN(3 downto 0),
      AXI_03_AWREADY => AXI_03_AWREADY,
      AXI_03_AWSIZE(2 downto 0) => AXI_03_AWSIZE(2 downto 0),
      AXI_03_AWVALID => AXI_03_AWVALID,
      AXI_03_BID(5 downto 0) => AXI_03_BID(5 downto 0),
      AXI_03_BREADY => AXI_03_BREADY,
      AXI_03_BRESP(1 downto 0) => AXI_03_BRESP(1 downto 0),
      AXI_03_BVALID => AXI_03_BVALID,
      AXI_03_DFI_AW_AERR_N(1 downto 0) => AXI_03_DFI_AW_AERR_N(1 downto 0),
      AXI_03_DFI_CLK_BUF => AXI_03_DFI_CLK_BUF,
      AXI_03_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_03_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_03_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_03_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_03_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_03_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_03_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_03_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_03_DFI_INIT_COMPLETE => AXI_03_DFI_INIT_COMPLETE,
      AXI_03_DFI_PHYUPD_REQ => AXI_03_DFI_PHYUPD_REQ,
      AXI_03_DFI_PHY_LP_STATE => AXI_03_DFI_PHY_LP_STATE,
      AXI_03_DFI_RST_N_BUF => AXI_03_DFI_RST_N_BUF,
      AXI_03_RDATA(255 downto 0) => AXI_03_RDATA(255 downto 0),
      AXI_03_RDATA_PARITY(31 downto 0) => AXI_03_RDATA_PARITY(31 downto 0),
      AXI_03_RID(5 downto 0) => AXI_03_RID(5 downto 0),
      AXI_03_RLAST => AXI_03_RLAST,
      AXI_03_RREADY => AXI_03_RREADY,
      AXI_03_RRESP(1 downto 0) => AXI_03_RRESP(1 downto 0),
      AXI_03_RVALID => AXI_03_RVALID,
      AXI_03_WDATA(255 downto 0) => AXI_03_WDATA(255 downto 0),
      AXI_03_WDATA_PARITY(31 downto 0) => AXI_03_WDATA_PARITY(31 downto 0),
      AXI_03_WLAST => AXI_03_WLAST,
      AXI_03_WREADY => AXI_03_WREADY,
      AXI_03_WSTRB(31 downto 0) => AXI_03_WSTRB(31 downto 0),
      AXI_03_WVALID => AXI_03_WVALID,
      AXI_04_ACLK => AXI_04_ACLK,
      AXI_04_ARADDR(32 downto 0) => AXI_04_ARADDR(32 downto 0),
      AXI_04_ARBURST(1 downto 0) => AXI_04_ARBURST(1 downto 0),
      AXI_04_ARESET_N => AXI_04_ARESET_N,
      AXI_04_ARID(5 downto 0) => AXI_04_ARID(5 downto 0),
      AXI_04_ARLEN(3 downto 0) => AXI_04_ARLEN(3 downto 0),
      AXI_04_ARREADY => AXI_04_ARREADY,
      AXI_04_ARSIZE(2 downto 0) => AXI_04_ARSIZE(2 downto 0),
      AXI_04_ARVALID => AXI_04_ARVALID,
      AXI_04_AWADDR(32 downto 0) => AXI_04_AWADDR(32 downto 0),
      AXI_04_AWBURST(1 downto 0) => AXI_04_AWBURST(1 downto 0),
      AXI_04_AWID(5 downto 0) => AXI_04_AWID(5 downto 0),
      AXI_04_AWLEN(3 downto 0) => AXI_04_AWLEN(3 downto 0),
      AXI_04_AWREADY => AXI_04_AWREADY,
      AXI_04_AWSIZE(2 downto 0) => AXI_04_AWSIZE(2 downto 0),
      AXI_04_AWVALID => AXI_04_AWVALID,
      AXI_04_BID(5 downto 0) => AXI_04_BID(5 downto 0),
      AXI_04_BREADY => AXI_04_BREADY,
      AXI_04_BRESP(1 downto 0) => AXI_04_BRESP(1 downto 0),
      AXI_04_BVALID => AXI_04_BVALID,
      AXI_04_DFI_AW_AERR_N(1 downto 0) => AXI_04_DFI_AW_AERR_N(1 downto 0),
      AXI_04_DFI_CLK_BUF => AXI_04_DFI_CLK_BUF,
      AXI_04_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_04_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_04_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_04_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_04_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_04_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_04_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_04_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_04_DFI_INIT_COMPLETE => AXI_04_DFI_INIT_COMPLETE,
      AXI_04_DFI_PHYUPD_REQ => AXI_04_DFI_PHYUPD_REQ,
      AXI_04_DFI_PHY_LP_STATE => AXI_04_DFI_PHY_LP_STATE,
      AXI_04_DFI_RST_N_BUF => AXI_04_DFI_RST_N_BUF,
      AXI_04_MC_STATUS(5 downto 0) => AXI_04_MC_STATUS(5 downto 0),
      AXI_04_PHY_STATUS(7 downto 0) => AXI_04_PHY_STATUS(7 downto 0),
      AXI_04_RDATA(255 downto 0) => AXI_04_RDATA(255 downto 0),
      AXI_04_RDATA_PARITY(31 downto 0) => AXI_04_RDATA_PARITY(31 downto 0),
      AXI_04_RID(5 downto 0) => AXI_04_RID(5 downto 0),
      AXI_04_RLAST => AXI_04_RLAST,
      AXI_04_RREADY => AXI_04_RREADY,
      AXI_04_RRESP(1 downto 0) => AXI_04_RRESP(1 downto 0),
      AXI_04_RVALID => AXI_04_RVALID,
      AXI_04_WDATA(255 downto 0) => AXI_04_WDATA(255 downto 0),
      AXI_04_WDATA_PARITY(31 downto 0) => AXI_04_WDATA_PARITY(31 downto 0),
      AXI_04_WLAST => AXI_04_WLAST,
      AXI_04_WREADY => AXI_04_WREADY,
      AXI_04_WSTRB(31 downto 0) => AXI_04_WSTRB(31 downto 0),
      AXI_04_WVALID => AXI_04_WVALID,
      AXI_05_ACLK => AXI_05_ACLK,
      AXI_05_ARADDR(32 downto 0) => AXI_05_ARADDR(32 downto 0),
      AXI_05_ARBURST(1 downto 0) => AXI_05_ARBURST(1 downto 0),
      AXI_05_ARESET_N => AXI_05_ARESET_N,
      AXI_05_ARID(5 downto 0) => AXI_05_ARID(5 downto 0),
      AXI_05_ARLEN(3 downto 0) => AXI_05_ARLEN(3 downto 0),
      AXI_05_ARREADY => AXI_05_ARREADY,
      AXI_05_ARSIZE(2 downto 0) => AXI_05_ARSIZE(2 downto 0),
      AXI_05_ARVALID => AXI_05_ARVALID,
      AXI_05_AWADDR(32 downto 0) => AXI_05_AWADDR(32 downto 0),
      AXI_05_AWBURST(1 downto 0) => AXI_05_AWBURST(1 downto 0),
      AXI_05_AWID(5 downto 0) => AXI_05_AWID(5 downto 0),
      AXI_05_AWLEN(3 downto 0) => AXI_05_AWLEN(3 downto 0),
      AXI_05_AWREADY => AXI_05_AWREADY,
      AXI_05_AWSIZE(2 downto 0) => AXI_05_AWSIZE(2 downto 0),
      AXI_05_AWVALID => AXI_05_AWVALID,
      AXI_05_BID(5 downto 0) => AXI_05_BID(5 downto 0),
      AXI_05_BREADY => AXI_05_BREADY,
      AXI_05_BRESP(1 downto 0) => AXI_05_BRESP(1 downto 0),
      AXI_05_BVALID => AXI_05_BVALID,
      AXI_05_DFI_AW_AERR_N(1 downto 0) => AXI_05_DFI_AW_AERR_N(1 downto 0),
      AXI_05_DFI_CLK_BUF => AXI_05_DFI_CLK_BUF,
      AXI_05_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_05_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_05_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_05_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_05_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_05_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_05_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_05_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_05_DFI_INIT_COMPLETE => AXI_05_DFI_INIT_COMPLETE,
      AXI_05_DFI_PHYUPD_REQ => AXI_05_DFI_PHYUPD_REQ,
      AXI_05_DFI_PHY_LP_STATE => AXI_05_DFI_PHY_LP_STATE,
      AXI_05_DFI_RST_N_BUF => AXI_05_DFI_RST_N_BUF,
      AXI_05_RDATA(255 downto 0) => AXI_05_RDATA(255 downto 0),
      AXI_05_RDATA_PARITY(31 downto 0) => AXI_05_RDATA_PARITY(31 downto 0),
      AXI_05_RID(5 downto 0) => AXI_05_RID(5 downto 0),
      AXI_05_RLAST => AXI_05_RLAST,
      AXI_05_RREADY => AXI_05_RREADY,
      AXI_05_RRESP(1 downto 0) => AXI_05_RRESP(1 downto 0),
      AXI_05_RVALID => AXI_05_RVALID,
      AXI_05_WDATA(255 downto 0) => AXI_05_WDATA(255 downto 0),
      AXI_05_WDATA_PARITY(31 downto 0) => AXI_05_WDATA_PARITY(31 downto 0),
      AXI_05_WLAST => AXI_05_WLAST,
      AXI_05_WREADY => AXI_05_WREADY,
      AXI_05_WSTRB(31 downto 0) => AXI_05_WSTRB(31 downto 0),
      AXI_05_WVALID => AXI_05_WVALID,
      AXI_06_ACLK => AXI_06_ACLK,
      AXI_06_ARADDR(32 downto 0) => AXI_06_ARADDR(32 downto 0),
      AXI_06_ARBURST(1 downto 0) => AXI_06_ARBURST(1 downto 0),
      AXI_06_ARESET_N => AXI_06_ARESET_N,
      AXI_06_ARID(5 downto 0) => AXI_06_ARID(5 downto 0),
      AXI_06_ARLEN(3 downto 0) => AXI_06_ARLEN(3 downto 0),
      AXI_06_ARREADY => AXI_06_ARREADY,
      AXI_06_ARSIZE(2 downto 0) => AXI_06_ARSIZE(2 downto 0),
      AXI_06_ARVALID => AXI_06_ARVALID,
      AXI_06_AWADDR(32 downto 0) => AXI_06_AWADDR(32 downto 0),
      AXI_06_AWBURST(1 downto 0) => AXI_06_AWBURST(1 downto 0),
      AXI_06_AWID(5 downto 0) => AXI_06_AWID(5 downto 0),
      AXI_06_AWLEN(3 downto 0) => AXI_06_AWLEN(3 downto 0),
      AXI_06_AWREADY => AXI_06_AWREADY,
      AXI_06_AWSIZE(2 downto 0) => AXI_06_AWSIZE(2 downto 0),
      AXI_06_AWVALID => AXI_06_AWVALID,
      AXI_06_BID(5 downto 0) => AXI_06_BID(5 downto 0),
      AXI_06_BREADY => AXI_06_BREADY,
      AXI_06_BRESP(1 downto 0) => AXI_06_BRESP(1 downto 0),
      AXI_06_BVALID => AXI_06_BVALID,
      AXI_06_DFI_AW_AERR_N(1 downto 0) => AXI_06_DFI_AW_AERR_N(1 downto 0),
      AXI_06_DFI_CLK_BUF => AXI_06_DFI_CLK_BUF,
      AXI_06_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_06_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_06_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_06_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_06_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_06_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_06_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_06_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_06_DFI_INIT_COMPLETE => AXI_06_DFI_INIT_COMPLETE,
      AXI_06_DFI_PHYUPD_REQ => AXI_06_DFI_PHYUPD_REQ,
      AXI_06_DFI_PHY_LP_STATE => AXI_06_DFI_PHY_LP_STATE,
      AXI_06_DFI_RST_N_BUF => AXI_06_DFI_RST_N_BUF,
      AXI_06_MC_STATUS(5 downto 0) => AXI_06_MC_STATUS(5 downto 0),
      AXI_06_PHY_STATUS(7 downto 0) => AXI_06_PHY_STATUS(7 downto 0),
      AXI_06_RDATA(255 downto 0) => AXI_06_RDATA(255 downto 0),
      AXI_06_RDATA_PARITY(31 downto 0) => AXI_06_RDATA_PARITY(31 downto 0),
      AXI_06_RID(5 downto 0) => AXI_06_RID(5 downto 0),
      AXI_06_RLAST => AXI_06_RLAST,
      AXI_06_RREADY => AXI_06_RREADY,
      AXI_06_RRESP(1 downto 0) => AXI_06_RRESP(1 downto 0),
      AXI_06_RVALID => AXI_06_RVALID,
      AXI_06_WDATA(255 downto 0) => AXI_06_WDATA(255 downto 0),
      AXI_06_WDATA_PARITY(31 downto 0) => AXI_06_WDATA_PARITY(31 downto 0),
      AXI_06_WLAST => AXI_06_WLAST,
      AXI_06_WREADY => AXI_06_WREADY,
      AXI_06_WSTRB(31 downto 0) => AXI_06_WSTRB(31 downto 0),
      AXI_06_WVALID => AXI_06_WVALID,
      AXI_07_ACLK => AXI_07_ACLK,
      AXI_07_ARADDR(32 downto 0) => AXI_07_ARADDR(32 downto 0),
      AXI_07_ARBURST(1 downto 0) => AXI_07_ARBURST(1 downto 0),
      AXI_07_ARESET_N => AXI_07_ARESET_N,
      AXI_07_ARID(5 downto 0) => AXI_07_ARID(5 downto 0),
      AXI_07_ARLEN(3 downto 0) => AXI_07_ARLEN(3 downto 0),
      AXI_07_ARREADY => AXI_07_ARREADY,
      AXI_07_ARSIZE(2 downto 0) => AXI_07_ARSIZE(2 downto 0),
      AXI_07_ARVALID => AXI_07_ARVALID,
      AXI_07_AWADDR(32 downto 0) => AXI_07_AWADDR(32 downto 0),
      AXI_07_AWBURST(1 downto 0) => AXI_07_AWBURST(1 downto 0),
      AXI_07_AWID(5 downto 0) => AXI_07_AWID(5 downto 0),
      AXI_07_AWLEN(3 downto 0) => AXI_07_AWLEN(3 downto 0),
      AXI_07_AWREADY => AXI_07_AWREADY,
      AXI_07_AWSIZE(2 downto 0) => AXI_07_AWSIZE(2 downto 0),
      AXI_07_AWVALID => AXI_07_AWVALID,
      AXI_07_BID(5 downto 0) => AXI_07_BID(5 downto 0),
      AXI_07_BREADY => AXI_07_BREADY,
      AXI_07_BRESP(1 downto 0) => AXI_07_BRESP(1 downto 0),
      AXI_07_BVALID => AXI_07_BVALID,
      AXI_07_DFI_AW_AERR_N(1 downto 0) => AXI_07_DFI_AW_AERR_N(1 downto 0),
      AXI_07_DFI_CLK_BUF => AXI_07_DFI_CLK_BUF,
      AXI_07_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_07_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_07_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_07_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_07_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_07_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_07_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_07_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_07_DFI_INIT_COMPLETE => AXI_07_DFI_INIT_COMPLETE,
      AXI_07_DFI_PHYUPD_REQ => AXI_07_DFI_PHYUPD_REQ,
      AXI_07_DFI_PHY_LP_STATE => AXI_07_DFI_PHY_LP_STATE,
      AXI_07_DFI_RST_N_BUF => AXI_07_DFI_RST_N_BUF,
      AXI_07_RDATA(255 downto 0) => AXI_07_RDATA(255 downto 0),
      AXI_07_RDATA_PARITY(31 downto 0) => AXI_07_RDATA_PARITY(31 downto 0),
      AXI_07_RID(5 downto 0) => AXI_07_RID(5 downto 0),
      AXI_07_RLAST => AXI_07_RLAST,
      AXI_07_RREADY => AXI_07_RREADY,
      AXI_07_RRESP(1 downto 0) => AXI_07_RRESP(1 downto 0),
      AXI_07_RVALID => AXI_07_RVALID,
      AXI_07_WDATA(255 downto 0) => AXI_07_WDATA(255 downto 0),
      AXI_07_WDATA_PARITY(31 downto 0) => AXI_07_WDATA_PARITY(31 downto 0),
      AXI_07_WLAST => AXI_07_WLAST,
      AXI_07_WREADY => AXI_07_WREADY,
      AXI_07_WSTRB(31 downto 0) => AXI_07_WSTRB(31 downto 0),
      AXI_07_WVALID => AXI_07_WVALID,
      AXI_08_ACLK => AXI_08_ACLK,
      AXI_08_ARADDR(32 downto 0) => AXI_08_ARADDR(32 downto 0),
      AXI_08_ARBURST(1 downto 0) => AXI_08_ARBURST(1 downto 0),
      AXI_08_ARESET_N => AXI_08_ARESET_N,
      AXI_08_ARID(5 downto 0) => AXI_08_ARID(5 downto 0),
      AXI_08_ARLEN(3 downto 0) => AXI_08_ARLEN(3 downto 0),
      AXI_08_ARREADY => AXI_08_ARREADY,
      AXI_08_ARSIZE(2 downto 0) => AXI_08_ARSIZE(2 downto 0),
      AXI_08_ARVALID => AXI_08_ARVALID,
      AXI_08_AWADDR(32 downto 0) => AXI_08_AWADDR(32 downto 0),
      AXI_08_AWBURST(1 downto 0) => AXI_08_AWBURST(1 downto 0),
      AXI_08_AWID(5 downto 0) => AXI_08_AWID(5 downto 0),
      AXI_08_AWLEN(3 downto 0) => AXI_08_AWLEN(3 downto 0),
      AXI_08_AWREADY => AXI_08_AWREADY,
      AXI_08_AWSIZE(2 downto 0) => AXI_08_AWSIZE(2 downto 0),
      AXI_08_AWVALID => AXI_08_AWVALID,
      AXI_08_BID(5 downto 0) => AXI_08_BID(5 downto 0),
      AXI_08_BREADY => AXI_08_BREADY,
      AXI_08_BRESP(1 downto 0) => AXI_08_BRESP(1 downto 0),
      AXI_08_BVALID => AXI_08_BVALID,
      AXI_08_DFI_AW_AERR_N(1 downto 0) => AXI_08_DFI_AW_AERR_N(1 downto 0),
      AXI_08_DFI_CLK_BUF => AXI_08_DFI_CLK_BUF,
      AXI_08_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_08_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_08_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_08_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_08_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_08_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_08_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_08_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_08_DFI_INIT_COMPLETE => AXI_08_DFI_INIT_COMPLETE,
      AXI_08_DFI_PHYUPD_REQ => AXI_08_DFI_PHYUPD_REQ,
      AXI_08_DFI_PHY_LP_STATE => AXI_08_DFI_PHY_LP_STATE,
      AXI_08_DFI_RST_N_BUF => AXI_08_DFI_RST_N_BUF,
      AXI_08_MC_STATUS(5 downto 0) => AXI_08_MC_STATUS(5 downto 0),
      AXI_08_PHY_STATUS(7 downto 0) => AXI_08_PHY_STATUS(7 downto 0),
      AXI_08_RDATA(255 downto 0) => AXI_08_RDATA(255 downto 0),
      AXI_08_RDATA_PARITY(31 downto 0) => AXI_08_RDATA_PARITY(31 downto 0),
      AXI_08_RID(5 downto 0) => AXI_08_RID(5 downto 0),
      AXI_08_RLAST => AXI_08_RLAST,
      AXI_08_RREADY => AXI_08_RREADY,
      AXI_08_RRESP(1 downto 0) => AXI_08_RRESP(1 downto 0),
      AXI_08_RVALID => AXI_08_RVALID,
      AXI_08_WDATA(255 downto 0) => AXI_08_WDATA(255 downto 0),
      AXI_08_WDATA_PARITY(31 downto 0) => AXI_08_WDATA_PARITY(31 downto 0),
      AXI_08_WLAST => AXI_08_WLAST,
      AXI_08_WREADY => AXI_08_WREADY,
      AXI_08_WSTRB(31 downto 0) => AXI_08_WSTRB(31 downto 0),
      AXI_08_WVALID => AXI_08_WVALID,
      AXI_09_ACLK => AXI_09_ACLK,
      AXI_09_ARADDR(32 downto 0) => AXI_09_ARADDR(32 downto 0),
      AXI_09_ARBURST(1 downto 0) => AXI_09_ARBURST(1 downto 0),
      AXI_09_ARESET_N => AXI_09_ARESET_N,
      AXI_09_ARID(5 downto 0) => AXI_09_ARID(5 downto 0),
      AXI_09_ARLEN(3 downto 0) => AXI_09_ARLEN(3 downto 0),
      AXI_09_ARREADY => AXI_09_ARREADY,
      AXI_09_ARSIZE(2 downto 0) => AXI_09_ARSIZE(2 downto 0),
      AXI_09_ARVALID => AXI_09_ARVALID,
      AXI_09_AWADDR(32 downto 0) => AXI_09_AWADDR(32 downto 0),
      AXI_09_AWBURST(1 downto 0) => AXI_09_AWBURST(1 downto 0),
      AXI_09_AWID(5 downto 0) => AXI_09_AWID(5 downto 0),
      AXI_09_AWLEN(3 downto 0) => AXI_09_AWLEN(3 downto 0),
      AXI_09_AWREADY => AXI_09_AWREADY,
      AXI_09_AWSIZE(2 downto 0) => AXI_09_AWSIZE(2 downto 0),
      AXI_09_AWVALID => AXI_09_AWVALID,
      AXI_09_BID(5 downto 0) => AXI_09_BID(5 downto 0),
      AXI_09_BREADY => AXI_09_BREADY,
      AXI_09_BRESP(1 downto 0) => AXI_09_BRESP(1 downto 0),
      AXI_09_BVALID => AXI_09_BVALID,
      AXI_09_DFI_AW_AERR_N(1 downto 0) => AXI_09_DFI_AW_AERR_N(1 downto 0),
      AXI_09_DFI_CLK_BUF => AXI_09_DFI_CLK_BUF,
      AXI_09_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_09_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_09_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_09_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_09_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_09_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_09_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_09_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_09_DFI_INIT_COMPLETE => AXI_09_DFI_INIT_COMPLETE,
      AXI_09_DFI_PHYUPD_REQ => AXI_09_DFI_PHYUPD_REQ,
      AXI_09_DFI_PHY_LP_STATE => AXI_09_DFI_PHY_LP_STATE,
      AXI_09_DFI_RST_N_BUF => AXI_09_DFI_RST_N_BUF,
      AXI_09_RDATA(255 downto 0) => AXI_09_RDATA(255 downto 0),
      AXI_09_RDATA_PARITY(31 downto 0) => AXI_09_RDATA_PARITY(31 downto 0),
      AXI_09_RID(5 downto 0) => AXI_09_RID(5 downto 0),
      AXI_09_RLAST => AXI_09_RLAST,
      AXI_09_RREADY => AXI_09_RREADY,
      AXI_09_RRESP(1 downto 0) => AXI_09_RRESP(1 downto 0),
      AXI_09_RVALID => AXI_09_RVALID,
      AXI_09_WDATA(255 downto 0) => AXI_09_WDATA(255 downto 0),
      AXI_09_WDATA_PARITY(31 downto 0) => AXI_09_WDATA_PARITY(31 downto 0),
      AXI_09_WLAST => AXI_09_WLAST,
      AXI_09_WREADY => AXI_09_WREADY,
      AXI_09_WSTRB(31 downto 0) => AXI_09_WSTRB(31 downto 0),
      AXI_09_WVALID => AXI_09_WVALID,
      AXI_10_ACLK => AXI_10_ACLK,
      AXI_10_ARADDR(32 downto 0) => AXI_10_ARADDR(32 downto 0),
      AXI_10_ARBURST(1 downto 0) => AXI_10_ARBURST(1 downto 0),
      AXI_10_ARESET_N => AXI_10_ARESET_N,
      AXI_10_ARID(5 downto 0) => AXI_10_ARID(5 downto 0),
      AXI_10_ARLEN(3 downto 0) => AXI_10_ARLEN(3 downto 0),
      AXI_10_ARREADY => AXI_10_ARREADY,
      AXI_10_ARSIZE(2 downto 0) => AXI_10_ARSIZE(2 downto 0),
      AXI_10_ARVALID => AXI_10_ARVALID,
      AXI_10_AWADDR(32 downto 0) => AXI_10_AWADDR(32 downto 0),
      AXI_10_AWBURST(1 downto 0) => AXI_10_AWBURST(1 downto 0),
      AXI_10_AWID(5 downto 0) => AXI_10_AWID(5 downto 0),
      AXI_10_AWLEN(3 downto 0) => AXI_10_AWLEN(3 downto 0),
      AXI_10_AWREADY => AXI_10_AWREADY,
      AXI_10_AWSIZE(2 downto 0) => AXI_10_AWSIZE(2 downto 0),
      AXI_10_AWVALID => AXI_10_AWVALID,
      AXI_10_BID(5 downto 0) => AXI_10_BID(5 downto 0),
      AXI_10_BREADY => AXI_10_BREADY,
      AXI_10_BRESP(1 downto 0) => AXI_10_BRESP(1 downto 0),
      AXI_10_BVALID => AXI_10_BVALID,
      AXI_10_DFI_AW_AERR_N(1 downto 0) => AXI_10_DFI_AW_AERR_N(1 downto 0),
      AXI_10_DFI_CLK_BUF => AXI_10_DFI_CLK_BUF,
      AXI_10_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_10_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_10_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_10_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_10_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_10_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_10_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_10_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_10_DFI_INIT_COMPLETE => AXI_10_DFI_INIT_COMPLETE,
      AXI_10_DFI_PHYUPD_REQ => AXI_10_DFI_PHYUPD_REQ,
      AXI_10_DFI_PHY_LP_STATE => AXI_10_DFI_PHY_LP_STATE,
      AXI_10_DFI_RST_N_BUF => AXI_10_DFI_RST_N_BUF,
      AXI_10_MC_STATUS(5 downto 0) => AXI_10_MC_STATUS(5 downto 0),
      AXI_10_PHY_STATUS(7 downto 0) => AXI_10_PHY_STATUS(7 downto 0),
      AXI_10_RDATA(255 downto 0) => AXI_10_RDATA(255 downto 0),
      AXI_10_RDATA_PARITY(31 downto 0) => AXI_10_RDATA_PARITY(31 downto 0),
      AXI_10_RID(5 downto 0) => AXI_10_RID(5 downto 0),
      AXI_10_RLAST => AXI_10_RLAST,
      AXI_10_RREADY => AXI_10_RREADY,
      AXI_10_RRESP(1 downto 0) => AXI_10_RRESP(1 downto 0),
      AXI_10_RVALID => AXI_10_RVALID,
      AXI_10_WDATA(255 downto 0) => AXI_10_WDATA(255 downto 0),
      AXI_10_WDATA_PARITY(31 downto 0) => AXI_10_WDATA_PARITY(31 downto 0),
      AXI_10_WLAST => AXI_10_WLAST,
      AXI_10_WREADY => AXI_10_WREADY,
      AXI_10_WSTRB(31 downto 0) => AXI_10_WSTRB(31 downto 0),
      AXI_10_WVALID => AXI_10_WVALID,
      AXI_11_ACLK => AXI_11_ACLK,
      AXI_11_ARADDR(32 downto 0) => AXI_11_ARADDR(32 downto 0),
      AXI_11_ARBURST(1 downto 0) => AXI_11_ARBURST(1 downto 0),
      AXI_11_ARESET_N => AXI_11_ARESET_N,
      AXI_11_ARID(5 downto 0) => AXI_11_ARID(5 downto 0),
      AXI_11_ARLEN(3 downto 0) => AXI_11_ARLEN(3 downto 0),
      AXI_11_ARREADY => AXI_11_ARREADY,
      AXI_11_ARSIZE(2 downto 0) => AXI_11_ARSIZE(2 downto 0),
      AXI_11_ARVALID => AXI_11_ARVALID,
      AXI_11_AWADDR(32 downto 0) => AXI_11_AWADDR(32 downto 0),
      AXI_11_AWBURST(1 downto 0) => AXI_11_AWBURST(1 downto 0),
      AXI_11_AWID(5 downto 0) => AXI_11_AWID(5 downto 0),
      AXI_11_AWLEN(3 downto 0) => AXI_11_AWLEN(3 downto 0),
      AXI_11_AWREADY => AXI_11_AWREADY,
      AXI_11_AWSIZE(2 downto 0) => AXI_11_AWSIZE(2 downto 0),
      AXI_11_AWVALID => AXI_11_AWVALID,
      AXI_11_BID(5 downto 0) => AXI_11_BID(5 downto 0),
      AXI_11_BREADY => AXI_11_BREADY,
      AXI_11_BRESP(1 downto 0) => AXI_11_BRESP(1 downto 0),
      AXI_11_BVALID => AXI_11_BVALID,
      AXI_11_DFI_AW_AERR_N(1 downto 0) => AXI_11_DFI_AW_AERR_N(1 downto 0),
      AXI_11_DFI_CLK_BUF => AXI_11_DFI_CLK_BUF,
      AXI_11_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_11_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_11_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_11_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_11_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_11_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_11_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_11_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_11_DFI_INIT_COMPLETE => AXI_11_DFI_INIT_COMPLETE,
      AXI_11_DFI_PHYUPD_REQ => AXI_11_DFI_PHYUPD_REQ,
      AXI_11_DFI_PHY_LP_STATE => AXI_11_DFI_PHY_LP_STATE,
      AXI_11_DFI_RST_N_BUF => AXI_11_DFI_RST_N_BUF,
      AXI_11_RDATA(255 downto 0) => AXI_11_RDATA(255 downto 0),
      AXI_11_RDATA_PARITY(31 downto 0) => AXI_11_RDATA_PARITY(31 downto 0),
      AXI_11_RID(5 downto 0) => AXI_11_RID(5 downto 0),
      AXI_11_RLAST => AXI_11_RLAST,
      AXI_11_RREADY => AXI_11_RREADY,
      AXI_11_RRESP(1 downto 0) => AXI_11_RRESP(1 downto 0),
      AXI_11_RVALID => AXI_11_RVALID,
      AXI_11_WDATA(255 downto 0) => AXI_11_WDATA(255 downto 0),
      AXI_11_WDATA_PARITY(31 downto 0) => AXI_11_WDATA_PARITY(31 downto 0),
      AXI_11_WLAST => AXI_11_WLAST,
      AXI_11_WREADY => AXI_11_WREADY,
      AXI_11_WSTRB(31 downto 0) => AXI_11_WSTRB(31 downto 0),
      AXI_11_WVALID => AXI_11_WVALID,
      AXI_12_ACLK => AXI_12_ACLK,
      AXI_12_ARADDR(32 downto 0) => AXI_12_ARADDR(32 downto 0),
      AXI_12_ARBURST(1 downto 0) => AXI_12_ARBURST(1 downto 0),
      AXI_12_ARESET_N => AXI_12_ARESET_N,
      AXI_12_ARID(5 downto 0) => AXI_12_ARID(5 downto 0),
      AXI_12_ARLEN(3 downto 0) => AXI_12_ARLEN(3 downto 0),
      AXI_12_ARREADY => AXI_12_ARREADY,
      AXI_12_ARSIZE(2 downto 0) => AXI_12_ARSIZE(2 downto 0),
      AXI_12_ARVALID => AXI_12_ARVALID,
      AXI_12_AWADDR(32 downto 0) => AXI_12_AWADDR(32 downto 0),
      AXI_12_AWBURST(1 downto 0) => AXI_12_AWBURST(1 downto 0),
      AXI_12_AWID(5 downto 0) => AXI_12_AWID(5 downto 0),
      AXI_12_AWLEN(3 downto 0) => AXI_12_AWLEN(3 downto 0),
      AXI_12_AWREADY => AXI_12_AWREADY,
      AXI_12_AWSIZE(2 downto 0) => AXI_12_AWSIZE(2 downto 0),
      AXI_12_AWVALID => AXI_12_AWVALID,
      AXI_12_BID(5 downto 0) => AXI_12_BID(5 downto 0),
      AXI_12_BREADY => AXI_12_BREADY,
      AXI_12_BRESP(1 downto 0) => AXI_12_BRESP(1 downto 0),
      AXI_12_BVALID => AXI_12_BVALID,
      AXI_12_DFI_AW_AERR_N(1 downto 0) => AXI_12_DFI_AW_AERR_N(1 downto 0),
      AXI_12_DFI_CLK_BUF => AXI_12_DFI_CLK_BUF,
      AXI_12_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_12_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_12_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_12_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_12_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_12_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_12_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_12_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_12_DFI_INIT_COMPLETE => AXI_12_DFI_INIT_COMPLETE,
      AXI_12_DFI_PHYUPD_REQ => AXI_12_DFI_PHYUPD_REQ,
      AXI_12_DFI_PHY_LP_STATE => AXI_12_DFI_PHY_LP_STATE,
      AXI_12_DFI_RST_N_BUF => AXI_12_DFI_RST_N_BUF,
      AXI_12_MC_STATUS(5 downto 0) => AXI_12_MC_STATUS(5 downto 0),
      AXI_12_PHY_STATUS(7 downto 0) => AXI_12_PHY_STATUS(7 downto 0),
      AXI_12_RDATA(255 downto 0) => AXI_12_RDATA(255 downto 0),
      AXI_12_RDATA_PARITY(31 downto 0) => AXI_12_RDATA_PARITY(31 downto 0),
      AXI_12_RID(5 downto 0) => AXI_12_RID(5 downto 0),
      AXI_12_RLAST => AXI_12_RLAST,
      AXI_12_RREADY => AXI_12_RREADY,
      AXI_12_RRESP(1 downto 0) => AXI_12_RRESP(1 downto 0),
      AXI_12_RVALID => AXI_12_RVALID,
      AXI_12_WDATA(255 downto 0) => AXI_12_WDATA(255 downto 0),
      AXI_12_WDATA_PARITY(31 downto 0) => AXI_12_WDATA_PARITY(31 downto 0),
      AXI_12_WLAST => AXI_12_WLAST,
      AXI_12_WREADY => AXI_12_WREADY,
      AXI_12_WSTRB(31 downto 0) => AXI_12_WSTRB(31 downto 0),
      AXI_12_WVALID => AXI_12_WVALID,
      AXI_13_ACLK => AXI_13_ACLK,
      AXI_13_ARADDR(32 downto 0) => AXI_13_ARADDR(32 downto 0),
      AXI_13_ARBURST(1 downto 0) => AXI_13_ARBURST(1 downto 0),
      AXI_13_ARESET_N => AXI_13_ARESET_N,
      AXI_13_ARID(5 downto 0) => AXI_13_ARID(5 downto 0),
      AXI_13_ARLEN(3 downto 0) => AXI_13_ARLEN(3 downto 0),
      AXI_13_ARREADY => AXI_13_ARREADY,
      AXI_13_ARSIZE(2 downto 0) => AXI_13_ARSIZE(2 downto 0),
      AXI_13_ARVALID => AXI_13_ARVALID,
      AXI_13_AWADDR(32 downto 0) => AXI_13_AWADDR(32 downto 0),
      AXI_13_AWBURST(1 downto 0) => AXI_13_AWBURST(1 downto 0),
      AXI_13_AWID(5 downto 0) => AXI_13_AWID(5 downto 0),
      AXI_13_AWLEN(3 downto 0) => AXI_13_AWLEN(3 downto 0),
      AXI_13_AWREADY => AXI_13_AWREADY,
      AXI_13_AWSIZE(2 downto 0) => AXI_13_AWSIZE(2 downto 0),
      AXI_13_AWVALID => AXI_13_AWVALID,
      AXI_13_BID(5 downto 0) => AXI_13_BID(5 downto 0),
      AXI_13_BREADY => AXI_13_BREADY,
      AXI_13_BRESP(1 downto 0) => AXI_13_BRESP(1 downto 0),
      AXI_13_BVALID => AXI_13_BVALID,
      AXI_13_DFI_AW_AERR_N(1 downto 0) => AXI_13_DFI_AW_AERR_N(1 downto 0),
      AXI_13_DFI_CLK_BUF => AXI_13_DFI_CLK_BUF,
      AXI_13_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_13_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_13_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_13_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_13_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_13_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_13_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_13_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_13_DFI_INIT_COMPLETE => AXI_13_DFI_INIT_COMPLETE,
      AXI_13_DFI_PHYUPD_REQ => AXI_13_DFI_PHYUPD_REQ,
      AXI_13_DFI_PHY_LP_STATE => AXI_13_DFI_PHY_LP_STATE,
      AXI_13_DFI_RST_N_BUF => AXI_13_DFI_RST_N_BUF,
      AXI_13_RDATA(255 downto 0) => AXI_13_RDATA(255 downto 0),
      AXI_13_RDATA_PARITY(31 downto 0) => AXI_13_RDATA_PARITY(31 downto 0),
      AXI_13_RID(5 downto 0) => AXI_13_RID(5 downto 0),
      AXI_13_RLAST => AXI_13_RLAST,
      AXI_13_RREADY => AXI_13_RREADY,
      AXI_13_RRESP(1 downto 0) => AXI_13_RRESP(1 downto 0),
      AXI_13_RVALID => AXI_13_RVALID,
      AXI_13_WDATA(255 downto 0) => AXI_13_WDATA(255 downto 0),
      AXI_13_WDATA_PARITY(31 downto 0) => AXI_13_WDATA_PARITY(31 downto 0),
      AXI_13_WLAST => AXI_13_WLAST,
      AXI_13_WREADY => AXI_13_WREADY,
      AXI_13_WSTRB(31 downto 0) => AXI_13_WSTRB(31 downto 0),
      AXI_13_WVALID => AXI_13_WVALID,
      AXI_14_ACLK => AXI_14_ACLK,
      AXI_14_ARADDR(32 downto 0) => AXI_14_ARADDR(32 downto 0),
      AXI_14_ARBURST(1 downto 0) => AXI_14_ARBURST(1 downto 0),
      AXI_14_ARESET_N => AXI_14_ARESET_N,
      AXI_14_ARID(5 downto 0) => AXI_14_ARID(5 downto 0),
      AXI_14_ARLEN(3 downto 0) => AXI_14_ARLEN(3 downto 0),
      AXI_14_ARREADY => AXI_14_ARREADY,
      AXI_14_ARSIZE(2 downto 0) => AXI_14_ARSIZE(2 downto 0),
      AXI_14_ARVALID => AXI_14_ARVALID,
      AXI_14_AWADDR(32 downto 0) => AXI_14_AWADDR(32 downto 0),
      AXI_14_AWBURST(1 downto 0) => AXI_14_AWBURST(1 downto 0),
      AXI_14_AWID(5 downto 0) => AXI_14_AWID(5 downto 0),
      AXI_14_AWLEN(3 downto 0) => AXI_14_AWLEN(3 downto 0),
      AXI_14_AWREADY => AXI_14_AWREADY,
      AXI_14_AWSIZE(2 downto 0) => AXI_14_AWSIZE(2 downto 0),
      AXI_14_AWVALID => AXI_14_AWVALID,
      AXI_14_BID(5 downto 0) => AXI_14_BID(5 downto 0),
      AXI_14_BREADY => AXI_14_BREADY,
      AXI_14_BRESP(1 downto 0) => AXI_14_BRESP(1 downto 0),
      AXI_14_BVALID => AXI_14_BVALID,
      AXI_14_DFI_AW_AERR_N(1 downto 0) => AXI_14_DFI_AW_AERR_N(1 downto 0),
      AXI_14_DFI_CLK_BUF => AXI_14_DFI_CLK_BUF,
      AXI_14_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_14_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_14_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_14_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_14_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_14_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_14_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_14_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_14_DFI_INIT_COMPLETE => AXI_14_DFI_INIT_COMPLETE,
      AXI_14_DFI_PHYUPD_REQ => AXI_14_DFI_PHYUPD_REQ,
      AXI_14_DFI_PHY_LP_STATE => AXI_14_DFI_PHY_LP_STATE,
      AXI_14_DFI_RST_N_BUF => AXI_14_DFI_RST_N_BUF,
      AXI_14_MC_STATUS(5 downto 0) => AXI_14_MC_STATUS(5 downto 0),
      AXI_14_PHY_STATUS(7 downto 0) => AXI_14_PHY_STATUS(7 downto 0),
      AXI_14_RDATA(255 downto 0) => AXI_14_RDATA(255 downto 0),
      AXI_14_RDATA_PARITY(31 downto 0) => AXI_14_RDATA_PARITY(31 downto 0),
      AXI_14_RID(5 downto 0) => AXI_14_RID(5 downto 0),
      AXI_14_RLAST => AXI_14_RLAST,
      AXI_14_RREADY => AXI_14_RREADY,
      AXI_14_RRESP(1 downto 0) => AXI_14_RRESP(1 downto 0),
      AXI_14_RVALID => AXI_14_RVALID,
      AXI_14_WDATA(255 downto 0) => AXI_14_WDATA(255 downto 0),
      AXI_14_WDATA_PARITY(31 downto 0) => AXI_14_WDATA_PARITY(31 downto 0),
      AXI_14_WLAST => AXI_14_WLAST,
      AXI_14_WREADY => AXI_14_WREADY,
      AXI_14_WSTRB(31 downto 0) => AXI_14_WSTRB(31 downto 0),
      AXI_14_WVALID => AXI_14_WVALID,
      AXI_15_ACLK => AXI_15_ACLK,
      AXI_15_ARADDR(32 downto 0) => AXI_15_ARADDR(32 downto 0),
      AXI_15_ARBURST(1 downto 0) => AXI_15_ARBURST(1 downto 0),
      AXI_15_ARESET_N => AXI_15_ARESET_N,
      AXI_15_ARID(5 downto 0) => AXI_15_ARID(5 downto 0),
      AXI_15_ARLEN(3 downto 0) => AXI_15_ARLEN(3 downto 0),
      AXI_15_ARREADY => AXI_15_ARREADY,
      AXI_15_ARSIZE(2 downto 0) => AXI_15_ARSIZE(2 downto 0),
      AXI_15_ARVALID => AXI_15_ARVALID,
      AXI_15_AWADDR(32 downto 0) => AXI_15_AWADDR(32 downto 0),
      AXI_15_AWBURST(1 downto 0) => AXI_15_AWBURST(1 downto 0),
      AXI_15_AWID(5 downto 0) => AXI_15_AWID(5 downto 0),
      AXI_15_AWLEN(3 downto 0) => AXI_15_AWLEN(3 downto 0),
      AXI_15_AWREADY => AXI_15_AWREADY,
      AXI_15_AWSIZE(2 downto 0) => AXI_15_AWSIZE(2 downto 0),
      AXI_15_AWVALID => AXI_15_AWVALID,
      AXI_15_BID(5 downto 0) => AXI_15_BID(5 downto 0),
      AXI_15_BREADY => AXI_15_BREADY,
      AXI_15_BRESP(1 downto 0) => AXI_15_BRESP(1 downto 0),
      AXI_15_BVALID => AXI_15_BVALID,
      AXI_15_DFI_AW_AERR_N(1 downto 0) => AXI_15_DFI_AW_AERR_N(1 downto 0),
      AXI_15_DFI_CLK_BUF => AXI_15_DFI_CLK_BUF,
      AXI_15_DFI_DBI_BYTE_DISABLE(7 downto 0) => AXI_15_DFI_DBI_BYTE_DISABLE(7 downto 0),
      AXI_15_DFI_DW_RDDATA_DBI(20 downto 0) => AXI_15_DFI_DW_RDDATA_DBI(20 downto 0),
      AXI_15_DFI_DW_RDDATA_DERR(7 downto 0) => AXI_15_DFI_DW_RDDATA_DERR(7 downto 0),
      AXI_15_DFI_DW_RDDATA_VALID(1 downto 0) => AXI_15_DFI_DW_RDDATA_VALID(1 downto 0),
      AXI_15_DFI_INIT_COMPLETE => AXI_15_DFI_INIT_COMPLETE,
      AXI_15_DFI_PHYUPD_REQ => AXI_15_DFI_PHYUPD_REQ,
      AXI_15_DFI_PHY_LP_STATE => AXI_15_DFI_PHY_LP_STATE,
      AXI_15_DFI_RST_N_BUF => AXI_15_DFI_RST_N_BUF,
      AXI_15_RDATA(255 downto 0) => AXI_15_RDATA(255 downto 0),
      AXI_15_RDATA_PARITY(31 downto 0) => AXI_15_RDATA_PARITY(31 downto 0),
      AXI_15_RID(5 downto 0) => AXI_15_RID(5 downto 0),
      AXI_15_RLAST => AXI_15_RLAST,
      AXI_15_RREADY => AXI_15_RREADY,
      AXI_15_RRESP(1 downto 0) => AXI_15_RRESP(1 downto 0),
      AXI_15_RVALID => AXI_15_RVALID,
      AXI_15_WDATA(255 downto 0) => AXI_15_WDATA(255 downto 0),
      AXI_15_WDATA_PARITY(31 downto 0) => AXI_15_WDATA_PARITY(31 downto 0),
      AXI_15_WLAST => AXI_15_WLAST,
      AXI_15_WREADY => AXI_15_WREADY,
      AXI_15_WSTRB(31 downto 0) => AXI_15_WSTRB(31 downto 0),
      AXI_15_WVALID => AXI_15_WVALID,
      DRAM_0_STAT_CATTRIP => DRAM_0_STAT_CATTRIP,
      DRAM_1_STAT_TEMP(6 downto 0) => \^dram_1_stat_temp\(6 downto 0),
      HBM_REF_CLK_0 => HBM_REF_CLK_0_bufg,
      apb_complete_0 => \^apb_complete_1\,
      sl_iport0(36 downto 0) => sl_iport0(36 downto 0),
      sl_iport1(36 downto 0) => sl_iport1(36 downto 0),
      sl_oport0(16 downto 0) => sl_oport0(16 downto 0),
      sl_oport1(16 downto 0) => sl_oport1(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hbm_0 is
  port (
    HBM_REF_CLK_0 : in STD_LOGIC;
    AXI_00_ACLK : in STD_LOGIC;
    AXI_00_ARESET_N : in STD_LOGIC;
    AXI_00_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_00_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_00_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_00_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_00_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_00_ARVALID : in STD_LOGIC;
    AXI_00_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_00_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_00_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_00_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_00_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_00_AWVALID : in STD_LOGIC;
    AXI_00_RREADY : in STD_LOGIC;
    AXI_00_BREADY : in STD_LOGIC;
    AXI_00_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_00_WLAST : in STD_LOGIC;
    AXI_00_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_00_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_00_WVALID : in STD_LOGIC;
    AXI_01_ACLK : in STD_LOGIC;
    AXI_01_ARESET_N : in STD_LOGIC;
    AXI_01_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_01_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_01_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_01_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_01_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_01_ARVALID : in STD_LOGIC;
    AXI_01_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_01_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_01_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_01_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_01_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_01_AWVALID : in STD_LOGIC;
    AXI_01_RREADY : in STD_LOGIC;
    AXI_01_BREADY : in STD_LOGIC;
    AXI_01_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_01_WLAST : in STD_LOGIC;
    AXI_01_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_01_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_01_WVALID : in STD_LOGIC;
    AXI_02_ACLK : in STD_LOGIC;
    AXI_02_ARESET_N : in STD_LOGIC;
    AXI_02_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_02_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_02_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_02_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_02_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_02_ARVALID : in STD_LOGIC;
    AXI_02_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_02_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_02_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_02_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_02_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_02_AWVALID : in STD_LOGIC;
    AXI_02_RREADY : in STD_LOGIC;
    AXI_02_BREADY : in STD_LOGIC;
    AXI_02_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_02_WLAST : in STD_LOGIC;
    AXI_02_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_02_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_02_WVALID : in STD_LOGIC;
    AXI_03_ACLK : in STD_LOGIC;
    AXI_03_ARESET_N : in STD_LOGIC;
    AXI_03_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_03_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_03_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_03_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_03_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_03_ARVALID : in STD_LOGIC;
    AXI_03_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_03_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_03_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_03_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_03_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_03_AWVALID : in STD_LOGIC;
    AXI_03_RREADY : in STD_LOGIC;
    AXI_03_BREADY : in STD_LOGIC;
    AXI_03_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_03_WLAST : in STD_LOGIC;
    AXI_03_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_03_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_03_WVALID : in STD_LOGIC;
    AXI_04_ACLK : in STD_LOGIC;
    AXI_04_ARESET_N : in STD_LOGIC;
    AXI_04_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_04_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_04_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_04_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_04_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_04_ARVALID : in STD_LOGIC;
    AXI_04_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_04_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_04_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_04_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_04_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_04_AWVALID : in STD_LOGIC;
    AXI_04_RREADY : in STD_LOGIC;
    AXI_04_BREADY : in STD_LOGIC;
    AXI_04_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_04_WLAST : in STD_LOGIC;
    AXI_04_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_04_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_04_WVALID : in STD_LOGIC;
    AXI_05_ACLK : in STD_LOGIC;
    AXI_05_ARESET_N : in STD_LOGIC;
    AXI_05_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_05_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_05_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_05_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_05_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_05_ARVALID : in STD_LOGIC;
    AXI_05_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_05_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_05_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_05_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_05_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_05_AWVALID : in STD_LOGIC;
    AXI_05_RREADY : in STD_LOGIC;
    AXI_05_BREADY : in STD_LOGIC;
    AXI_05_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_05_WLAST : in STD_LOGIC;
    AXI_05_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_05_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_05_WVALID : in STD_LOGIC;
    AXI_06_ACLK : in STD_LOGIC;
    AXI_06_ARESET_N : in STD_LOGIC;
    AXI_06_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_06_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_06_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_06_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_06_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_06_ARVALID : in STD_LOGIC;
    AXI_06_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_06_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_06_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_06_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_06_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_06_AWVALID : in STD_LOGIC;
    AXI_06_RREADY : in STD_LOGIC;
    AXI_06_BREADY : in STD_LOGIC;
    AXI_06_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_06_WLAST : in STD_LOGIC;
    AXI_06_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_06_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_06_WVALID : in STD_LOGIC;
    AXI_07_ACLK : in STD_LOGIC;
    AXI_07_ARESET_N : in STD_LOGIC;
    AXI_07_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_07_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_07_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_07_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_07_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_07_ARVALID : in STD_LOGIC;
    AXI_07_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_07_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_07_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_07_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_07_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_07_AWVALID : in STD_LOGIC;
    AXI_07_RREADY : in STD_LOGIC;
    AXI_07_BREADY : in STD_LOGIC;
    AXI_07_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_07_WLAST : in STD_LOGIC;
    AXI_07_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_07_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_07_WVALID : in STD_LOGIC;
    AXI_08_ACLK : in STD_LOGIC;
    AXI_08_ARESET_N : in STD_LOGIC;
    AXI_08_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_08_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_08_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_08_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_08_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_08_ARVALID : in STD_LOGIC;
    AXI_08_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_08_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_08_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_08_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_08_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_08_AWVALID : in STD_LOGIC;
    AXI_08_RREADY : in STD_LOGIC;
    AXI_08_BREADY : in STD_LOGIC;
    AXI_08_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_08_WLAST : in STD_LOGIC;
    AXI_08_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_08_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_08_WVALID : in STD_LOGIC;
    AXI_09_ACLK : in STD_LOGIC;
    AXI_09_ARESET_N : in STD_LOGIC;
    AXI_09_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_09_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_09_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_09_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_09_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_09_ARVALID : in STD_LOGIC;
    AXI_09_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_09_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_09_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_09_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_09_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_09_AWVALID : in STD_LOGIC;
    AXI_09_RREADY : in STD_LOGIC;
    AXI_09_BREADY : in STD_LOGIC;
    AXI_09_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_09_WLAST : in STD_LOGIC;
    AXI_09_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_09_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_09_WVALID : in STD_LOGIC;
    AXI_10_ACLK : in STD_LOGIC;
    AXI_10_ARESET_N : in STD_LOGIC;
    AXI_10_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_10_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_10_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_10_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_10_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_10_ARVALID : in STD_LOGIC;
    AXI_10_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_10_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_10_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_10_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_10_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_10_AWVALID : in STD_LOGIC;
    AXI_10_RREADY : in STD_LOGIC;
    AXI_10_BREADY : in STD_LOGIC;
    AXI_10_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_10_WLAST : in STD_LOGIC;
    AXI_10_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_10_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_10_WVALID : in STD_LOGIC;
    AXI_11_ACLK : in STD_LOGIC;
    AXI_11_ARESET_N : in STD_LOGIC;
    AXI_11_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_11_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_11_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_11_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_11_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_11_ARVALID : in STD_LOGIC;
    AXI_11_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_11_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_11_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_11_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_11_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_11_AWVALID : in STD_LOGIC;
    AXI_11_RREADY : in STD_LOGIC;
    AXI_11_BREADY : in STD_LOGIC;
    AXI_11_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_11_WLAST : in STD_LOGIC;
    AXI_11_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_11_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_11_WVALID : in STD_LOGIC;
    AXI_12_ACLK : in STD_LOGIC;
    AXI_12_ARESET_N : in STD_LOGIC;
    AXI_12_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_12_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_12_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_12_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_12_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_12_ARVALID : in STD_LOGIC;
    AXI_12_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_12_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_12_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_12_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_12_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_12_AWVALID : in STD_LOGIC;
    AXI_12_RREADY : in STD_LOGIC;
    AXI_12_BREADY : in STD_LOGIC;
    AXI_12_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_12_WLAST : in STD_LOGIC;
    AXI_12_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_12_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_12_WVALID : in STD_LOGIC;
    AXI_13_ACLK : in STD_LOGIC;
    AXI_13_ARESET_N : in STD_LOGIC;
    AXI_13_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_13_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_13_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_13_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_13_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_13_ARVALID : in STD_LOGIC;
    AXI_13_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_13_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_13_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_13_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_13_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_13_AWVALID : in STD_LOGIC;
    AXI_13_RREADY : in STD_LOGIC;
    AXI_13_BREADY : in STD_LOGIC;
    AXI_13_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_13_WLAST : in STD_LOGIC;
    AXI_13_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_13_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_13_WVALID : in STD_LOGIC;
    AXI_14_ACLK : in STD_LOGIC;
    AXI_14_ARESET_N : in STD_LOGIC;
    AXI_14_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_14_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_14_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_14_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_14_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_14_ARVALID : in STD_LOGIC;
    AXI_14_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_14_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_14_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_14_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_14_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_14_AWVALID : in STD_LOGIC;
    AXI_14_RREADY : in STD_LOGIC;
    AXI_14_BREADY : in STD_LOGIC;
    AXI_14_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_14_WLAST : in STD_LOGIC;
    AXI_14_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_14_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_14_WVALID : in STD_LOGIC;
    AXI_15_ACLK : in STD_LOGIC;
    AXI_15_ARESET_N : in STD_LOGIC;
    AXI_15_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_15_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_15_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_15_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_15_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_15_ARVALID : in STD_LOGIC;
    AXI_15_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_15_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_15_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_15_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_15_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_15_AWVALID : in STD_LOGIC;
    AXI_15_RREADY : in STD_LOGIC;
    AXI_15_BREADY : in STD_LOGIC;
    AXI_15_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_15_WLAST : in STD_LOGIC;
    AXI_15_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_15_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_15_WVALID : in STD_LOGIC;
    APB_0_PWDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    APB_0_PADDR : in STD_LOGIC_VECTOR ( 21 downto 0 );
    APB_0_PCLK : in STD_LOGIC;
    APB_0_PENABLE : in STD_LOGIC;
    APB_0_PRESET_N : in STD_LOGIC;
    APB_0_PSEL : in STD_LOGIC;
    APB_0_PWRITE : in STD_LOGIC;
    AXI_00_ARREADY : out STD_LOGIC;
    AXI_00_AWREADY : out STD_LOGIC;
    AXI_00_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_00_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_00_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_00_RLAST : out STD_LOGIC;
    AXI_00_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_00_RVALID : out STD_LOGIC;
    AXI_00_WREADY : out STD_LOGIC;
    AXI_00_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_00_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_00_BVALID : out STD_LOGIC;
    AXI_01_ARREADY : out STD_LOGIC;
    AXI_01_AWREADY : out STD_LOGIC;
    AXI_01_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_01_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_01_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_01_RLAST : out STD_LOGIC;
    AXI_01_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_01_RVALID : out STD_LOGIC;
    AXI_01_WREADY : out STD_LOGIC;
    AXI_01_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_01_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_01_BVALID : out STD_LOGIC;
    AXI_02_ARREADY : out STD_LOGIC;
    AXI_02_AWREADY : out STD_LOGIC;
    AXI_02_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_02_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_02_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_02_RLAST : out STD_LOGIC;
    AXI_02_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_02_RVALID : out STD_LOGIC;
    AXI_02_WREADY : out STD_LOGIC;
    AXI_02_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_02_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_02_BVALID : out STD_LOGIC;
    AXI_03_ARREADY : out STD_LOGIC;
    AXI_03_AWREADY : out STD_LOGIC;
    AXI_03_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_03_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_03_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_03_RLAST : out STD_LOGIC;
    AXI_03_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_03_RVALID : out STD_LOGIC;
    AXI_03_WREADY : out STD_LOGIC;
    AXI_03_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_03_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_03_BVALID : out STD_LOGIC;
    AXI_04_ARREADY : out STD_LOGIC;
    AXI_04_AWREADY : out STD_LOGIC;
    AXI_04_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_04_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_04_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_04_RLAST : out STD_LOGIC;
    AXI_04_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_04_RVALID : out STD_LOGIC;
    AXI_04_WREADY : out STD_LOGIC;
    AXI_04_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_04_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_04_BVALID : out STD_LOGIC;
    AXI_05_ARREADY : out STD_LOGIC;
    AXI_05_AWREADY : out STD_LOGIC;
    AXI_05_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_05_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_05_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_05_RLAST : out STD_LOGIC;
    AXI_05_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_05_RVALID : out STD_LOGIC;
    AXI_05_WREADY : out STD_LOGIC;
    AXI_05_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_05_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_05_BVALID : out STD_LOGIC;
    AXI_06_ARREADY : out STD_LOGIC;
    AXI_06_AWREADY : out STD_LOGIC;
    AXI_06_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_06_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_06_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_06_RLAST : out STD_LOGIC;
    AXI_06_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_06_RVALID : out STD_LOGIC;
    AXI_06_WREADY : out STD_LOGIC;
    AXI_06_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_06_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_06_BVALID : out STD_LOGIC;
    AXI_07_ARREADY : out STD_LOGIC;
    AXI_07_AWREADY : out STD_LOGIC;
    AXI_07_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_07_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_07_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_07_RLAST : out STD_LOGIC;
    AXI_07_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_07_RVALID : out STD_LOGIC;
    AXI_07_WREADY : out STD_LOGIC;
    AXI_07_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_07_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_07_BVALID : out STD_LOGIC;
    AXI_08_ARREADY : out STD_LOGIC;
    AXI_08_AWREADY : out STD_LOGIC;
    AXI_08_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_08_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_08_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_08_RLAST : out STD_LOGIC;
    AXI_08_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_08_RVALID : out STD_LOGIC;
    AXI_08_WREADY : out STD_LOGIC;
    AXI_08_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_08_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_08_BVALID : out STD_LOGIC;
    AXI_09_ARREADY : out STD_LOGIC;
    AXI_09_AWREADY : out STD_LOGIC;
    AXI_09_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_09_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_09_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_09_RLAST : out STD_LOGIC;
    AXI_09_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_09_RVALID : out STD_LOGIC;
    AXI_09_WREADY : out STD_LOGIC;
    AXI_09_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_09_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_09_BVALID : out STD_LOGIC;
    AXI_10_ARREADY : out STD_LOGIC;
    AXI_10_AWREADY : out STD_LOGIC;
    AXI_10_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_10_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_10_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_10_RLAST : out STD_LOGIC;
    AXI_10_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_10_RVALID : out STD_LOGIC;
    AXI_10_WREADY : out STD_LOGIC;
    AXI_10_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_10_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_10_BVALID : out STD_LOGIC;
    AXI_11_ARREADY : out STD_LOGIC;
    AXI_11_AWREADY : out STD_LOGIC;
    AXI_11_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_11_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_11_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_11_RLAST : out STD_LOGIC;
    AXI_11_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_11_RVALID : out STD_LOGIC;
    AXI_11_WREADY : out STD_LOGIC;
    AXI_11_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_11_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_11_BVALID : out STD_LOGIC;
    AXI_12_ARREADY : out STD_LOGIC;
    AXI_12_AWREADY : out STD_LOGIC;
    AXI_12_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_12_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_12_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_12_RLAST : out STD_LOGIC;
    AXI_12_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_12_RVALID : out STD_LOGIC;
    AXI_12_WREADY : out STD_LOGIC;
    AXI_12_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_12_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_12_BVALID : out STD_LOGIC;
    AXI_13_ARREADY : out STD_LOGIC;
    AXI_13_AWREADY : out STD_LOGIC;
    AXI_13_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_13_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_13_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_13_RLAST : out STD_LOGIC;
    AXI_13_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_13_RVALID : out STD_LOGIC;
    AXI_13_WREADY : out STD_LOGIC;
    AXI_13_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_13_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_13_BVALID : out STD_LOGIC;
    AXI_14_ARREADY : out STD_LOGIC;
    AXI_14_AWREADY : out STD_LOGIC;
    AXI_14_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_14_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_14_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_14_RLAST : out STD_LOGIC;
    AXI_14_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_14_RVALID : out STD_LOGIC;
    AXI_14_WREADY : out STD_LOGIC;
    AXI_14_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_14_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_14_BVALID : out STD_LOGIC;
    AXI_15_ARREADY : out STD_LOGIC;
    AXI_15_AWREADY : out STD_LOGIC;
    AXI_15_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_15_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_15_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_15_RLAST : out STD_LOGIC;
    AXI_15_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_15_RVALID : out STD_LOGIC;
    AXI_15_WREADY : out STD_LOGIC;
    AXI_15_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_15_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_15_BVALID : out STD_LOGIC;
    APB_0_PRDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    APB_0_PREADY : out STD_LOGIC;
    APB_0_PSLVERR : out STD_LOGIC;
    apb_complete_0 : out STD_LOGIC;
    DRAM_0_STAT_CATTRIP : out STD_LOGIC;
    DRAM_0_STAT_TEMP : out STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of hbm_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of hbm_0 : entity is "hbm_0,hbm_v1_0_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of hbm_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of hbm_0 : entity is "hbm_v1_0_3,Vivado 2019.1";
end hbm_0;

architecture STRUCTURE of hbm_0 is
  signal NLW_inst_APB_1_PREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_APB_1_PSLVERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_00_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_00_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_00_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_00_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_00_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_01_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_01_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_01_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_01_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_01_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_02_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_02_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_02_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_02_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_02_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_03_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_03_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_03_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_03_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_03_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_04_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_04_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_04_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_04_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_04_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_05_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_05_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_05_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_05_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_05_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_06_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_06_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_06_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_06_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_06_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_07_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_07_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_07_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_07_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_07_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_08_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_08_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_08_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_08_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_08_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_09_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_09_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_09_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_09_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_09_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_10_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_10_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_10_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_10_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_10_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_11_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_11_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_11_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_11_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_11_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_12_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_12_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_12_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_12_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_12_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_13_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_13_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_13_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_13_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_13_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_14_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_14_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_14_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_14_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_14_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_15_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_15_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_15_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_15_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_15_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_16_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_16_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_16_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_16_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_16_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_16_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_16_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_16_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_16_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_16_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_16_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_17_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_17_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_17_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_17_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_17_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_17_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_17_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_17_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_17_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_17_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_17_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_18_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_18_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_18_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_18_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_18_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_18_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_18_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_18_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_18_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_18_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_18_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_19_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_19_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_19_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_19_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_19_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_19_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_19_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_19_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_19_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_19_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_19_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_20_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_20_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_20_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_20_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_20_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_20_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_20_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_20_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_20_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_20_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_20_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_21_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_21_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_21_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_21_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_21_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_21_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_21_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_21_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_21_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_21_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_21_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_22_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_22_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_22_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_22_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_22_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_22_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_22_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_22_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_22_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_22_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_22_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_23_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_23_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_23_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_23_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_23_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_23_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_23_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_23_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_23_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_23_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_23_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_24_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_24_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_24_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_24_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_24_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_24_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_24_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_24_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_24_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_24_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_24_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_25_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_25_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_25_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_25_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_25_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_25_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_25_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_25_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_25_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_25_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_25_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_26_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_26_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_26_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_26_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_26_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_26_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_26_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_26_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_26_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_26_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_26_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_27_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_27_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_27_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_27_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_27_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_27_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_27_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_27_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_27_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_27_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_27_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_28_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_28_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_28_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_28_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_28_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_28_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_28_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_28_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_28_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_28_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_28_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_29_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_29_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_29_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_29_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_29_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_29_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_29_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_29_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_29_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_29_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_29_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_30_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_30_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_30_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_30_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_30_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_30_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_30_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_30_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_30_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_30_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_30_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_31_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_31_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_31_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_31_DFI_CLK_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_31_DFI_INIT_COMPLETE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_31_DFI_PHYUPD_REQ_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_31_DFI_PHY_LP_STATE_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_31_DFI_RST_N_BUF_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_31_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_31_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_AXI_31_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_DRAM_1_STAT_CATTRIP_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_apb_complete_1_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_APB_1_PRDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_AXI_00_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_00_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_00_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_00_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_00_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_00_MC_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_00_PHY_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_01_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_01_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_01_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_01_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_01_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_02_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_02_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_02_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_02_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_02_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_02_MC_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_02_PHY_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_03_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_03_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_03_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_03_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_03_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_04_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_04_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_04_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_04_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_04_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_04_MC_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_04_PHY_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_05_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_05_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_05_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_05_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_05_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_06_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_06_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_06_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_06_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_06_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_06_MC_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_06_PHY_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_07_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_07_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_07_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_07_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_07_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_08_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_08_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_08_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_08_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_08_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_08_MC_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_08_PHY_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_09_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_09_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_09_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_09_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_09_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_10_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_10_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_10_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_10_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_10_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_10_MC_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_10_PHY_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_11_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_11_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_11_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_11_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_11_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_12_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_12_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_12_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_12_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_12_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_12_MC_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_12_PHY_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_13_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_13_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_13_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_13_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_13_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_14_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_14_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_14_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_14_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_14_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_14_MC_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_14_PHY_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_15_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_15_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_15_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_15_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_15_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_16_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_16_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_16_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_16_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_16_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_16_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_16_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_16_MC_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_16_PHY_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_16_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal NLW_inst_AXI_16_RDATA_PARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_AXI_16_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_16_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_17_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_17_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_17_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_17_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_17_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_17_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_17_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_17_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal NLW_inst_AXI_17_RDATA_PARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_AXI_17_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_17_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_18_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_18_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_18_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_18_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_18_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_18_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_18_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_18_MC_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_18_PHY_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_18_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal NLW_inst_AXI_18_RDATA_PARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_AXI_18_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_18_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_19_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_19_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_19_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_19_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_19_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_19_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_19_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_19_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal NLW_inst_AXI_19_RDATA_PARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_AXI_19_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_19_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_20_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_20_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_20_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_20_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_20_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_20_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_20_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_20_MC_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_20_PHY_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_20_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal NLW_inst_AXI_20_RDATA_PARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_AXI_20_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_20_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_21_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_21_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_21_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_21_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_21_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_21_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_21_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_21_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal NLW_inst_AXI_21_RDATA_PARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_AXI_21_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_21_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_22_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_22_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_22_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_22_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_22_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_22_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_22_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_22_MC_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_22_PHY_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_22_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal NLW_inst_AXI_22_RDATA_PARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_AXI_22_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_22_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_23_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_23_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_23_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_23_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_23_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_23_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_23_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_23_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal NLW_inst_AXI_23_RDATA_PARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_AXI_23_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_23_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_24_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_24_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_24_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_24_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_24_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_24_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_24_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_24_MC_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_24_PHY_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_24_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal NLW_inst_AXI_24_RDATA_PARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_AXI_24_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_24_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_25_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_25_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_25_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_25_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_25_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_25_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_25_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_25_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal NLW_inst_AXI_25_RDATA_PARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_AXI_25_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_25_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_26_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_26_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_26_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_26_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_26_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_26_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_26_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_26_MC_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_26_PHY_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_26_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal NLW_inst_AXI_26_RDATA_PARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_AXI_26_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_26_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_27_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_27_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_27_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_27_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_27_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_27_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_27_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_27_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal NLW_inst_AXI_27_RDATA_PARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_AXI_27_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_27_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_28_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_28_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_28_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_28_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_28_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_28_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_28_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_28_MC_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_28_PHY_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_28_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal NLW_inst_AXI_28_RDATA_PARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_AXI_28_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_28_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_29_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_29_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_29_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_29_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_29_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_29_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_29_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_29_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal NLW_inst_AXI_29_RDATA_PARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_AXI_29_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_29_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_30_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_30_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_30_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_30_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_30_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_30_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_30_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_30_MC_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_30_PHY_STATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_30_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal NLW_inst_AXI_30_RDATA_PARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_AXI_30_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_30_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_31_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_31_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_31_DFI_AW_AERR_N_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_31_DFI_DBI_BYTE_DISABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_31_DFI_DW_RDDATA_DBI_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_inst_AXI_31_DFI_DW_RDDATA_DERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_AXI_31_DFI_DW_RDDATA_VALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_AXI_31_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal NLW_inst_AXI_31_RDATA_PARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_AXI_31_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_AXI_31_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_DRAM_1_STAT_TEMP_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_sl_oport0_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_inst_sl_oport1_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  attribute AXI_CLK1_FREQ : string;
  attribute AXI_CLK1_FREQ of inst : label is "16'b0000000111000010";
  attribute AXI_CLK_FREQ : string;
  attribute AXI_CLK_FREQ of inst : label is "16'b0000000111000010";
  attribute AXI_RST_ASSERT_WIDTH : integer;
  attribute AXI_RST_ASSERT_WIDTH of inst : label is 16;
  attribute AXI_RST_DEASSERT_WIDTH : integer;
  attribute AXI_RST_DEASSERT_WIDTH of inst : label is 2;
  attribute CLK_SEL_00 : string;
  attribute CLK_SEL_00 of inst : label is "FALSE";
  attribute CLK_SEL_01 : string;
  attribute CLK_SEL_01 of inst : label is "FALSE";
  attribute CLK_SEL_02 : string;
  attribute CLK_SEL_02 of inst : label is "FALSE";
  attribute CLK_SEL_03 : string;
  attribute CLK_SEL_03 of inst : label is "FALSE";
  attribute CLK_SEL_04 : string;
  attribute CLK_SEL_04 of inst : label is "FALSE";
  attribute CLK_SEL_05 : string;
  attribute CLK_SEL_05 of inst : label is "FALSE";
  attribute CLK_SEL_06 : string;
  attribute CLK_SEL_06 of inst : label is "FALSE";
  attribute CLK_SEL_07 : string;
  attribute CLK_SEL_07 of inst : label is "TRUE";
  attribute CLK_SEL_08 : string;
  attribute CLK_SEL_08 of inst : label is "FALSE";
  attribute CLK_SEL_09 : string;
  attribute CLK_SEL_09 of inst : label is "FALSE";
  attribute CLK_SEL_10 : string;
  attribute CLK_SEL_10 of inst : label is "FALSE";
  attribute CLK_SEL_11 : string;
  attribute CLK_SEL_11 of inst : label is "FALSE";
  attribute CLK_SEL_12 : string;
  attribute CLK_SEL_12 of inst : label is "FALSE";
  attribute CLK_SEL_13 : string;
  attribute CLK_SEL_13 of inst : label is "FALSE";
  attribute CLK_SEL_14 : string;
  attribute CLK_SEL_14 of inst : label is "FALSE";
  attribute CLK_SEL_15 : string;
  attribute CLK_SEL_15 of inst : label is "FALSE";
  attribute CLK_SEL_16 : string;
  attribute CLK_SEL_16 of inst : label is "FALSE";
  attribute CLK_SEL_17 : string;
  attribute CLK_SEL_17 of inst : label is "FALSE";
  attribute CLK_SEL_18 : string;
  attribute CLK_SEL_18 of inst : label is "FALSE";
  attribute CLK_SEL_19 : string;
  attribute CLK_SEL_19 of inst : label is "FALSE";
  attribute CLK_SEL_20 : string;
  attribute CLK_SEL_20 of inst : label is "FALSE";
  attribute CLK_SEL_21 : string;
  attribute CLK_SEL_21 of inst : label is "FALSE";
  attribute CLK_SEL_22 : string;
  attribute CLK_SEL_22 of inst : label is "FALSE";
  attribute CLK_SEL_23 : string;
  attribute CLK_SEL_23 of inst : label is "FALSE";
  attribute CLK_SEL_24 : string;
  attribute CLK_SEL_24 of inst : label is "FALSE";
  attribute CLK_SEL_25 : string;
  attribute CLK_SEL_25 of inst : label is "FALSE";
  attribute CLK_SEL_26 : string;
  attribute CLK_SEL_26 of inst : label is "FALSE";
  attribute CLK_SEL_27 : string;
  attribute CLK_SEL_27 of inst : label is "FALSE";
  attribute CLK_SEL_28 : string;
  attribute CLK_SEL_28 of inst : label is "FALSE";
  attribute CLK_SEL_29 : string;
  attribute CLK_SEL_29 of inst : label is "FALSE";
  attribute CLK_SEL_30 : string;
  attribute CLK_SEL_30 of inst : label is "FALSE";
  attribute CLK_SEL_31 : string;
  attribute CLK_SEL_31 of inst : label is "FALSE";
  attribute DATARATE_STACK_0 : integer;
  attribute DATARATE_STACK_0 of inst : label is 1800;
  attribute DATARATE_STACK_1 : integer;
  attribute DATARATE_STACK_1 of inst : label is 1800;
  attribute HBM_CLK_FREQ_0 : string;
  attribute HBM_CLK_FREQ_0 of inst : label is "16'b0000001110000100";
  attribute HBM_CLK_FREQ_1 : string;
  attribute HBM_CLK_FREQ_1 of inst : label is "16'b0000001110000100";
  attribute HBM_REF_CLK_FREQ_0 : string;
  attribute HBM_REF_CLK_FREQ_0 of inst : label is "16'b0000000001100100";
  attribute HBM_REF_CLK_FREQ_1 : string;
  attribute HBM_REF_CLK_FREQ_1 of inst : label is "16'b0000000001100100";
  attribute HBM_STACK : integer;
  attribute HBM_STACK of inst : label is 1;
  attribute HBM_STACK_NUM : string;
  attribute HBM_STACK_NUM of inst : label is "16'b0000000000000000";
  attribute INIT_BYPASS : string;
  attribute INIT_BYPASS of inst : label is "FALSE";
  attribute MC_ENABLE_00 : string;
  attribute MC_ENABLE_00 of inst : label is "TRUE";
  attribute MC_ENABLE_01 : string;
  attribute MC_ENABLE_01 of inst : label is "TRUE";
  attribute MC_ENABLE_02 : string;
  attribute MC_ENABLE_02 of inst : label is "TRUE";
  attribute MC_ENABLE_03 : string;
  attribute MC_ENABLE_03 of inst : label is "TRUE";
  attribute MC_ENABLE_04 : string;
  attribute MC_ENABLE_04 of inst : label is "TRUE";
  attribute MC_ENABLE_05 : string;
  attribute MC_ENABLE_05 of inst : label is "TRUE";
  attribute MC_ENABLE_06 : string;
  attribute MC_ENABLE_06 of inst : label is "TRUE";
  attribute MC_ENABLE_07 : string;
  attribute MC_ENABLE_07 of inst : label is "TRUE";
  attribute MC_ENABLE_08 : string;
  attribute MC_ENABLE_08 of inst : label is "FALSE";
  attribute MC_ENABLE_09 : string;
  attribute MC_ENABLE_09 of inst : label is "FALSE";
  attribute MC_ENABLE_10 : string;
  attribute MC_ENABLE_10 of inst : label is "FALSE";
  attribute MC_ENABLE_11 : string;
  attribute MC_ENABLE_11 of inst : label is "FALSE";
  attribute MC_ENABLE_12 : string;
  attribute MC_ENABLE_12 of inst : label is "FALSE";
  attribute MC_ENABLE_13 : string;
  attribute MC_ENABLE_13 of inst : label is "FALSE";
  attribute MC_ENABLE_14 : string;
  attribute MC_ENABLE_14 of inst : label is "FALSE";
  attribute MC_ENABLE_15 : string;
  attribute MC_ENABLE_15 of inst : label is "FALSE";
  attribute MC_ENABLE_APB_00 : string;
  attribute MC_ENABLE_APB_00 of inst : label is "TRUE";
  attribute MC_ENABLE_APB_01 : string;
  attribute MC_ENABLE_APB_01 of inst : label is "FALSE";
  attribute PAGEHIT_PERCENT_00 : integer;
  attribute PAGEHIT_PERCENT_00 of inst : label is 75;
  attribute PAGEHIT_PERCENT_01 : integer;
  attribute PAGEHIT_PERCENT_01 of inst : label is 75;
  attribute PHY_ENABLE_00 : string;
  attribute PHY_ENABLE_00 of inst : label is "TRUE";
  attribute PHY_ENABLE_01 : string;
  attribute PHY_ENABLE_01 of inst : label is "TRUE";
  attribute PHY_ENABLE_02 : string;
  attribute PHY_ENABLE_02 of inst : label is "TRUE";
  attribute PHY_ENABLE_03 : string;
  attribute PHY_ENABLE_03 of inst : label is "TRUE";
  attribute PHY_ENABLE_04 : string;
  attribute PHY_ENABLE_04 of inst : label is "TRUE";
  attribute PHY_ENABLE_05 : string;
  attribute PHY_ENABLE_05 of inst : label is "TRUE";
  attribute PHY_ENABLE_06 : string;
  attribute PHY_ENABLE_06 of inst : label is "TRUE";
  attribute PHY_ENABLE_07 : string;
  attribute PHY_ENABLE_07 of inst : label is "TRUE";
  attribute PHY_ENABLE_08 : string;
  attribute PHY_ENABLE_08 of inst : label is "TRUE";
  attribute PHY_ENABLE_09 : string;
  attribute PHY_ENABLE_09 of inst : label is "TRUE";
  attribute PHY_ENABLE_10 : string;
  attribute PHY_ENABLE_10 of inst : label is "TRUE";
  attribute PHY_ENABLE_11 : string;
  attribute PHY_ENABLE_11 of inst : label is "TRUE";
  attribute PHY_ENABLE_12 : string;
  attribute PHY_ENABLE_12 of inst : label is "TRUE";
  attribute PHY_ENABLE_13 : string;
  attribute PHY_ENABLE_13 of inst : label is "TRUE";
  attribute PHY_ENABLE_14 : string;
  attribute PHY_ENABLE_14 of inst : label is "TRUE";
  attribute PHY_ENABLE_15 : string;
  attribute PHY_ENABLE_15 of inst : label is "TRUE";
  attribute PHY_ENABLE_16 : string;
  attribute PHY_ENABLE_16 of inst : label is "FALSE";
  attribute PHY_ENABLE_17 : string;
  attribute PHY_ENABLE_17 of inst : label is "FALSE";
  attribute PHY_ENABLE_18 : string;
  attribute PHY_ENABLE_18 of inst : label is "FALSE";
  attribute PHY_ENABLE_19 : string;
  attribute PHY_ENABLE_19 of inst : label is "FALSE";
  attribute PHY_ENABLE_20 : string;
  attribute PHY_ENABLE_20 of inst : label is "FALSE";
  attribute PHY_ENABLE_21 : string;
  attribute PHY_ENABLE_21 of inst : label is "FALSE";
  attribute PHY_ENABLE_22 : string;
  attribute PHY_ENABLE_22 of inst : label is "FALSE";
  attribute PHY_ENABLE_23 : string;
  attribute PHY_ENABLE_23 of inst : label is "FALSE";
  attribute PHY_ENABLE_24 : string;
  attribute PHY_ENABLE_24 of inst : label is "FALSE";
  attribute PHY_ENABLE_25 : string;
  attribute PHY_ENABLE_25 of inst : label is "FALSE";
  attribute PHY_ENABLE_26 : string;
  attribute PHY_ENABLE_26 of inst : label is "FALSE";
  attribute PHY_ENABLE_27 : string;
  attribute PHY_ENABLE_27 of inst : label is "FALSE";
  attribute PHY_ENABLE_28 : string;
  attribute PHY_ENABLE_28 of inst : label is "FALSE";
  attribute PHY_ENABLE_29 : string;
  attribute PHY_ENABLE_29 of inst : label is "FALSE";
  attribute PHY_ENABLE_30 : string;
  attribute PHY_ENABLE_30 of inst : label is "FALSE";
  attribute PHY_ENABLE_31 : string;
  attribute PHY_ENABLE_31 of inst : label is "FALSE";
  attribute PHY_ENABLE_APB_00 : string;
  attribute PHY_ENABLE_APB_00 of inst : label is "TRUE";
  attribute PHY_ENABLE_APB_01 : string;
  attribute PHY_ENABLE_APB_01 of inst : label is "FALSE";
  attribute READ_PERCENT_00 : integer;
  attribute READ_PERCENT_00 of inst : label is 40;
  attribute READ_PERCENT_01 : integer;
  attribute READ_PERCENT_01 of inst : label is 40;
  attribute READ_PERCENT_02 : integer;
  attribute READ_PERCENT_02 of inst : label is 40;
  attribute READ_PERCENT_03 : integer;
  attribute READ_PERCENT_03 of inst : label is 40;
  attribute READ_PERCENT_04 : integer;
  attribute READ_PERCENT_04 of inst : label is 40;
  attribute READ_PERCENT_05 : integer;
  attribute READ_PERCENT_05 of inst : label is 40;
  attribute READ_PERCENT_06 : integer;
  attribute READ_PERCENT_06 of inst : label is 40;
  attribute READ_PERCENT_07 : integer;
  attribute READ_PERCENT_07 of inst : label is 40;
  attribute READ_PERCENT_08 : integer;
  attribute READ_PERCENT_08 of inst : label is 40;
  attribute READ_PERCENT_09 : integer;
  attribute READ_PERCENT_09 of inst : label is 40;
  attribute READ_PERCENT_10 : integer;
  attribute READ_PERCENT_10 of inst : label is 40;
  attribute READ_PERCENT_11 : integer;
  attribute READ_PERCENT_11 of inst : label is 40;
  attribute READ_PERCENT_12 : integer;
  attribute READ_PERCENT_12 of inst : label is 40;
  attribute READ_PERCENT_13 : integer;
  attribute READ_PERCENT_13 of inst : label is 40;
  attribute READ_PERCENT_14 : integer;
  attribute READ_PERCENT_14 of inst : label is 40;
  attribute READ_PERCENT_15 : integer;
  attribute READ_PERCENT_15 of inst : label is 40;
  attribute READ_PERCENT_16 : integer;
  attribute READ_PERCENT_16 of inst : label is 40;
  attribute READ_PERCENT_17 : integer;
  attribute READ_PERCENT_17 of inst : label is 40;
  attribute READ_PERCENT_18 : integer;
  attribute READ_PERCENT_18 of inst : label is 40;
  attribute READ_PERCENT_19 : integer;
  attribute READ_PERCENT_19 of inst : label is 40;
  attribute READ_PERCENT_20 : integer;
  attribute READ_PERCENT_20 of inst : label is 40;
  attribute READ_PERCENT_21 : integer;
  attribute READ_PERCENT_21 of inst : label is 40;
  attribute READ_PERCENT_22 : integer;
  attribute READ_PERCENT_22 of inst : label is 40;
  attribute READ_PERCENT_23 : integer;
  attribute READ_PERCENT_23 of inst : label is 40;
  attribute READ_PERCENT_24 : integer;
  attribute READ_PERCENT_24 of inst : label is 40;
  attribute READ_PERCENT_25 : integer;
  attribute READ_PERCENT_25 of inst : label is 40;
  attribute READ_PERCENT_26 : integer;
  attribute READ_PERCENT_26 of inst : label is 40;
  attribute READ_PERCENT_27 : integer;
  attribute READ_PERCENT_27 of inst : label is 40;
  attribute READ_PERCENT_28 : integer;
  attribute READ_PERCENT_28 of inst : label is 40;
  attribute READ_PERCENT_29 : integer;
  attribute READ_PERCENT_29 of inst : label is 40;
  attribute READ_PERCENT_30 : integer;
  attribute READ_PERCENT_30 of inst : label is 40;
  attribute READ_PERCENT_31 : integer;
  attribute READ_PERCENT_31 of inst : label is 40;
  attribute SWITCH_ENABLE_00 : string;
  attribute SWITCH_ENABLE_00 of inst : label is "TRUE";
  attribute SWITCH_ENABLE_01 : string;
  attribute SWITCH_ENABLE_01 of inst : label is "FALSE";
  attribute SWITCH_EN_0 : string;
  attribute SWITCH_EN_0 of inst : label is "16'b0000000000000001";
  attribute SWITCH_EN_1 : string;
  attribute SWITCH_EN_1 of inst : label is "16'b0000000000000000";
  attribute TEMP_WAIT_PERIOD_0 : integer;
  attribute TEMP_WAIT_PERIOD_0 of inst : label is 100000;
  attribute TEMP_WAIT_PERIOD_1 : integer;
  attribute TEMP_WAIT_PERIOD_1 of inst : label is 100000;
  attribute WRITE_PERCENT_00 : integer;
  attribute WRITE_PERCENT_00 of inst : label is 40;
  attribute WRITE_PERCENT_01 : integer;
  attribute WRITE_PERCENT_01 of inst : label is 40;
  attribute WRITE_PERCENT_02 : integer;
  attribute WRITE_PERCENT_02 of inst : label is 40;
  attribute WRITE_PERCENT_03 : integer;
  attribute WRITE_PERCENT_03 of inst : label is 40;
  attribute WRITE_PERCENT_04 : integer;
  attribute WRITE_PERCENT_04 of inst : label is 40;
  attribute WRITE_PERCENT_05 : integer;
  attribute WRITE_PERCENT_05 of inst : label is 40;
  attribute WRITE_PERCENT_06 : integer;
  attribute WRITE_PERCENT_06 of inst : label is 40;
  attribute WRITE_PERCENT_07 : integer;
  attribute WRITE_PERCENT_07 of inst : label is 40;
  attribute WRITE_PERCENT_08 : integer;
  attribute WRITE_PERCENT_08 of inst : label is 40;
  attribute WRITE_PERCENT_09 : integer;
  attribute WRITE_PERCENT_09 of inst : label is 40;
  attribute WRITE_PERCENT_10 : integer;
  attribute WRITE_PERCENT_10 of inst : label is 40;
  attribute WRITE_PERCENT_11 : integer;
  attribute WRITE_PERCENT_11 of inst : label is 40;
  attribute WRITE_PERCENT_12 : integer;
  attribute WRITE_PERCENT_12 of inst : label is 40;
  attribute WRITE_PERCENT_13 : integer;
  attribute WRITE_PERCENT_13 of inst : label is 40;
  attribute WRITE_PERCENT_14 : integer;
  attribute WRITE_PERCENT_14 of inst : label is 40;
  attribute WRITE_PERCENT_15 : integer;
  attribute WRITE_PERCENT_15 of inst : label is 40;
  attribute WRITE_PERCENT_16 : integer;
  attribute WRITE_PERCENT_16 of inst : label is 40;
  attribute WRITE_PERCENT_17 : integer;
  attribute WRITE_PERCENT_17 of inst : label is 40;
  attribute WRITE_PERCENT_18 : integer;
  attribute WRITE_PERCENT_18 of inst : label is 40;
  attribute WRITE_PERCENT_19 : integer;
  attribute WRITE_PERCENT_19 of inst : label is 40;
  attribute WRITE_PERCENT_20 : integer;
  attribute WRITE_PERCENT_20 of inst : label is 40;
  attribute WRITE_PERCENT_21 : integer;
  attribute WRITE_PERCENT_21 of inst : label is 40;
  attribute WRITE_PERCENT_22 : integer;
  attribute WRITE_PERCENT_22 of inst : label is 40;
  attribute WRITE_PERCENT_23 : integer;
  attribute WRITE_PERCENT_23 of inst : label is 40;
  attribute WRITE_PERCENT_24 : integer;
  attribute WRITE_PERCENT_24 of inst : label is 40;
  attribute WRITE_PERCENT_25 : integer;
  attribute WRITE_PERCENT_25 of inst : label is 40;
  attribute WRITE_PERCENT_26 : integer;
  attribute WRITE_PERCENT_26 of inst : label is 40;
  attribute WRITE_PERCENT_27 : integer;
  attribute WRITE_PERCENT_27 of inst : label is 40;
  attribute WRITE_PERCENT_28 : integer;
  attribute WRITE_PERCENT_28 of inst : label is 40;
  attribute WRITE_PERCENT_29 : integer;
  attribute WRITE_PERCENT_29 of inst : label is 40;
  attribute WRITE_PERCENT_30 : integer;
  attribute WRITE_PERCENT_30 of inst : label is 40;
  attribute WRITE_PERCENT_31 : integer;
  attribute WRITE_PERCENT_31 of inst : label is 40;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of APB_0_PCLK : signal is "xilinx.com:signal:clock:1.0 PCLK_0 CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of APB_0_PCLK : signal is "XIL_INTERFACENAME PCLK_0, ASSOCIATED_BUSIF SAPB_0, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of APB_0_PENABLE : signal is "xilinx.com:interface:apb:1.0 SAPB_0 PENABLE";
  attribute X_INTERFACE_INFO of APB_0_PREADY : signal is "xilinx.com:interface:apb:1.0 SAPB_0 PREADY";
  attribute X_INTERFACE_INFO of APB_0_PRESET_N : signal is "xilinx.com:signal:reset:1.0 PRST_0_N RST";
  attribute X_INTERFACE_PARAMETER of APB_0_PRESET_N : signal is "XIL_INTERFACENAME PRST_0_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of APB_0_PSEL : signal is "xilinx.com:interface:apb:1.0 SAPB_0 PSEL";
  attribute X_INTERFACE_INFO of APB_0_PSLVERR : signal is "xilinx.com:interface:apb:1.0 SAPB_0 PSLVERR";
  attribute X_INTERFACE_INFO of APB_0_PWRITE : signal is "xilinx.com:interface:apb:1.0 SAPB_0 PWRITE";
  attribute X_INTERFACE_INFO of AXI_00_ACLK : signal is "xilinx.com:signal:clock:1.0 ACLK_00 CLK";
  attribute X_INTERFACE_PARAMETER of AXI_00_ACLK : signal is "XIL_INTERFACENAME ACLK_00, ASSOCIATED_BUSIF SAXI_00, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_00_ARESET_N : signal is "xilinx.com:signal:reset:1.0 ARST_00_N RST";
  attribute X_INTERFACE_PARAMETER of AXI_00_ARESET_N : signal is "XIL_INTERFACENAME ARST_00_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_00_ARREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 ARREADY";
  attribute X_INTERFACE_INFO of AXI_00_ARVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 ARVALID";
  attribute X_INTERFACE_INFO of AXI_00_AWREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 AWREADY";
  attribute X_INTERFACE_INFO of AXI_00_AWVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 AWVALID";
  attribute X_INTERFACE_INFO of AXI_00_BREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 BREADY";
  attribute X_INTERFACE_INFO of AXI_00_BVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 BVALID";
  attribute X_INTERFACE_PARAMETER of AXI_00_BVALID : signal is "XIL_INTERFACENAME SAXI_00, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 100000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_00_RLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 RLAST";
  attribute X_INTERFACE_INFO of AXI_00_RREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 RREADY";
  attribute X_INTERFACE_INFO of AXI_00_RVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 RVALID";
  attribute X_INTERFACE_INFO of AXI_00_WLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 WLAST";
  attribute X_INTERFACE_INFO of AXI_00_WREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 WREADY";
  attribute X_INTERFACE_INFO of AXI_00_WVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 WVALID";
  attribute X_INTERFACE_INFO of AXI_01_ACLK : signal is "xilinx.com:signal:clock:1.0 ACLK_01 CLK";
  attribute X_INTERFACE_PARAMETER of AXI_01_ACLK : signal is "XIL_INTERFACENAME ACLK_01, ASSOCIATED_BUSIF SAXI_01, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_01_ARESET_N : signal is "xilinx.com:signal:reset:1.0 ARST_01_N RST";
  attribute X_INTERFACE_PARAMETER of AXI_01_ARESET_N : signal is "XIL_INTERFACENAME ARST_01_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_01_ARREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 ARREADY";
  attribute X_INTERFACE_INFO of AXI_01_ARVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 ARVALID";
  attribute X_INTERFACE_INFO of AXI_01_AWREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 AWREADY";
  attribute X_INTERFACE_INFO of AXI_01_AWVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 AWVALID";
  attribute X_INTERFACE_INFO of AXI_01_BREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 BREADY";
  attribute X_INTERFACE_INFO of AXI_01_BVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 BVALID";
  attribute X_INTERFACE_PARAMETER of AXI_01_BVALID : signal is "XIL_INTERFACENAME SAXI_01, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 100000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_01_RLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 RLAST";
  attribute X_INTERFACE_INFO of AXI_01_RREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 RREADY";
  attribute X_INTERFACE_INFO of AXI_01_RVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 RVALID";
  attribute X_INTERFACE_INFO of AXI_01_WLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 WLAST";
  attribute X_INTERFACE_INFO of AXI_01_WREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 WREADY";
  attribute X_INTERFACE_INFO of AXI_01_WVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 WVALID";
  attribute X_INTERFACE_INFO of AXI_02_ACLK : signal is "xilinx.com:signal:clock:1.0 ACLK_02 CLK";
  attribute X_INTERFACE_PARAMETER of AXI_02_ACLK : signal is "XIL_INTERFACENAME ACLK_02, ASSOCIATED_BUSIF SAXI_02, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_02_ARESET_N : signal is "xilinx.com:signal:reset:1.0 ARST_02_N RST";
  attribute X_INTERFACE_PARAMETER of AXI_02_ARESET_N : signal is "XIL_INTERFACENAME ARST_02_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_02_ARREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 ARREADY";
  attribute X_INTERFACE_INFO of AXI_02_ARVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 ARVALID";
  attribute X_INTERFACE_INFO of AXI_02_AWREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 AWREADY";
  attribute X_INTERFACE_INFO of AXI_02_AWVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 AWVALID";
  attribute X_INTERFACE_INFO of AXI_02_BREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 BREADY";
  attribute X_INTERFACE_INFO of AXI_02_BVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 BVALID";
  attribute X_INTERFACE_PARAMETER of AXI_02_BVALID : signal is "XIL_INTERFACENAME SAXI_02, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 100000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_02_RLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 RLAST";
  attribute X_INTERFACE_INFO of AXI_02_RREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 RREADY";
  attribute X_INTERFACE_INFO of AXI_02_RVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 RVALID";
  attribute X_INTERFACE_INFO of AXI_02_WLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 WLAST";
  attribute X_INTERFACE_INFO of AXI_02_WREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 WREADY";
  attribute X_INTERFACE_INFO of AXI_02_WVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 WVALID";
  attribute X_INTERFACE_INFO of AXI_03_ACLK : signal is "xilinx.com:signal:clock:1.0 ACLK_03 CLK";
  attribute X_INTERFACE_PARAMETER of AXI_03_ACLK : signal is "XIL_INTERFACENAME ACLK_03, ASSOCIATED_BUSIF SAXI_03, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_03_ARESET_N : signal is "xilinx.com:signal:reset:1.0 ARST_03_N RST";
  attribute X_INTERFACE_PARAMETER of AXI_03_ARESET_N : signal is "XIL_INTERFACENAME ARST_03_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_03_ARREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 ARREADY";
  attribute X_INTERFACE_INFO of AXI_03_ARVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 ARVALID";
  attribute X_INTERFACE_INFO of AXI_03_AWREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 AWREADY";
  attribute X_INTERFACE_INFO of AXI_03_AWVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 AWVALID";
  attribute X_INTERFACE_INFO of AXI_03_BREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 BREADY";
  attribute X_INTERFACE_INFO of AXI_03_BVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 BVALID";
  attribute X_INTERFACE_PARAMETER of AXI_03_BVALID : signal is "XIL_INTERFACENAME SAXI_03, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 100000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_03_RLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 RLAST";
  attribute X_INTERFACE_INFO of AXI_03_RREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 RREADY";
  attribute X_INTERFACE_INFO of AXI_03_RVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 RVALID";
  attribute X_INTERFACE_INFO of AXI_03_WLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 WLAST";
  attribute X_INTERFACE_INFO of AXI_03_WREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 WREADY";
  attribute X_INTERFACE_INFO of AXI_03_WVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 WVALID";
  attribute X_INTERFACE_INFO of AXI_04_ACLK : signal is "xilinx.com:signal:clock:1.0 ACLK_04 CLK";
  attribute X_INTERFACE_PARAMETER of AXI_04_ACLK : signal is "XIL_INTERFACENAME ACLK_04, ASSOCIATED_BUSIF SAXI_04, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_04_ARESET_N : signal is "xilinx.com:signal:reset:1.0 ARST_04_N RST";
  attribute X_INTERFACE_PARAMETER of AXI_04_ARESET_N : signal is "XIL_INTERFACENAME ARST_04_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_04_ARREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 ARREADY";
  attribute X_INTERFACE_INFO of AXI_04_ARVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 ARVALID";
  attribute X_INTERFACE_INFO of AXI_04_AWREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 AWREADY";
  attribute X_INTERFACE_INFO of AXI_04_AWVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 AWVALID";
  attribute X_INTERFACE_INFO of AXI_04_BREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 BREADY";
  attribute X_INTERFACE_INFO of AXI_04_BVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 BVALID";
  attribute X_INTERFACE_PARAMETER of AXI_04_BVALID : signal is "XIL_INTERFACENAME SAXI_04, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 100000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_04_RLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 RLAST";
  attribute X_INTERFACE_INFO of AXI_04_RREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 RREADY";
  attribute X_INTERFACE_INFO of AXI_04_RVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 RVALID";
  attribute X_INTERFACE_INFO of AXI_04_WLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 WLAST";
  attribute X_INTERFACE_INFO of AXI_04_WREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 WREADY";
  attribute X_INTERFACE_INFO of AXI_04_WVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 WVALID";
  attribute X_INTERFACE_INFO of AXI_05_ACLK : signal is "xilinx.com:signal:clock:1.0 ACLK_05 CLK";
  attribute X_INTERFACE_PARAMETER of AXI_05_ACLK : signal is "XIL_INTERFACENAME ACLK_05, ASSOCIATED_BUSIF SAXI_05, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_05_ARESET_N : signal is "xilinx.com:signal:reset:1.0 ARST_05_N RST";
  attribute X_INTERFACE_PARAMETER of AXI_05_ARESET_N : signal is "XIL_INTERFACENAME ARST_05_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_05_ARREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 ARREADY";
  attribute X_INTERFACE_INFO of AXI_05_ARVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 ARVALID";
  attribute X_INTERFACE_INFO of AXI_05_AWREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 AWREADY";
  attribute X_INTERFACE_INFO of AXI_05_AWVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 AWVALID";
  attribute X_INTERFACE_INFO of AXI_05_BREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 BREADY";
  attribute X_INTERFACE_INFO of AXI_05_BVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 BVALID";
  attribute X_INTERFACE_PARAMETER of AXI_05_BVALID : signal is "XIL_INTERFACENAME SAXI_05, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 100000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_05_RLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 RLAST";
  attribute X_INTERFACE_INFO of AXI_05_RREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 RREADY";
  attribute X_INTERFACE_INFO of AXI_05_RVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 RVALID";
  attribute X_INTERFACE_INFO of AXI_05_WLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 WLAST";
  attribute X_INTERFACE_INFO of AXI_05_WREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 WREADY";
  attribute X_INTERFACE_INFO of AXI_05_WVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 WVALID";
  attribute X_INTERFACE_INFO of AXI_06_ACLK : signal is "xilinx.com:signal:clock:1.0 ACLK_06 CLK";
  attribute X_INTERFACE_PARAMETER of AXI_06_ACLK : signal is "XIL_INTERFACENAME ACLK_06, ASSOCIATED_BUSIF SAXI_06, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_06_ARESET_N : signal is "xilinx.com:signal:reset:1.0 ARST_06_N RST";
  attribute X_INTERFACE_PARAMETER of AXI_06_ARESET_N : signal is "XIL_INTERFACENAME ARST_06_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_06_ARREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 ARREADY";
  attribute X_INTERFACE_INFO of AXI_06_ARVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 ARVALID";
  attribute X_INTERFACE_INFO of AXI_06_AWREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 AWREADY";
  attribute X_INTERFACE_INFO of AXI_06_AWVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 AWVALID";
  attribute X_INTERFACE_INFO of AXI_06_BREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 BREADY";
  attribute X_INTERFACE_INFO of AXI_06_BVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 BVALID";
  attribute X_INTERFACE_PARAMETER of AXI_06_BVALID : signal is "XIL_INTERFACENAME SAXI_06, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 100000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_06_RLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 RLAST";
  attribute X_INTERFACE_INFO of AXI_06_RREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 RREADY";
  attribute X_INTERFACE_INFO of AXI_06_RVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 RVALID";
  attribute X_INTERFACE_INFO of AXI_06_WLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 WLAST";
  attribute X_INTERFACE_INFO of AXI_06_WREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 WREADY";
  attribute X_INTERFACE_INFO of AXI_06_WVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 WVALID";
  attribute X_INTERFACE_INFO of AXI_07_ACLK : signal is "xilinx.com:signal:clock:1.0 ACLK_07 CLK";
  attribute X_INTERFACE_PARAMETER of AXI_07_ACLK : signal is "XIL_INTERFACENAME ACLK_07, ASSOCIATED_BUSIF SAXI_07, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_07_ARESET_N : signal is "xilinx.com:signal:reset:1.0 ARST_07_N RST";
  attribute X_INTERFACE_PARAMETER of AXI_07_ARESET_N : signal is "XIL_INTERFACENAME ARST_07_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_07_ARREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 ARREADY";
  attribute X_INTERFACE_INFO of AXI_07_ARVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 ARVALID";
  attribute X_INTERFACE_INFO of AXI_07_AWREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 AWREADY";
  attribute X_INTERFACE_INFO of AXI_07_AWVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 AWVALID";
  attribute X_INTERFACE_INFO of AXI_07_BREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 BREADY";
  attribute X_INTERFACE_INFO of AXI_07_BVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 BVALID";
  attribute X_INTERFACE_PARAMETER of AXI_07_BVALID : signal is "XIL_INTERFACENAME SAXI_07, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 100000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_07_RLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 RLAST";
  attribute X_INTERFACE_INFO of AXI_07_RREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 RREADY";
  attribute X_INTERFACE_INFO of AXI_07_RVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 RVALID";
  attribute X_INTERFACE_INFO of AXI_07_WLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 WLAST";
  attribute X_INTERFACE_INFO of AXI_07_WREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 WREADY";
  attribute X_INTERFACE_INFO of AXI_07_WVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 WVALID";
  attribute X_INTERFACE_INFO of AXI_08_ACLK : signal is "xilinx.com:signal:clock:1.0 ACLK_08 CLK";
  attribute X_INTERFACE_PARAMETER of AXI_08_ACLK : signal is "XIL_INTERFACENAME ACLK_08, ASSOCIATED_BUSIF SAXI_08, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_08_ARESET_N : signal is "xilinx.com:signal:reset:1.0 ARST_08_N RST";
  attribute X_INTERFACE_PARAMETER of AXI_08_ARESET_N : signal is "XIL_INTERFACENAME ARST_08_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_08_ARREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 ARREADY";
  attribute X_INTERFACE_INFO of AXI_08_ARVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 ARVALID";
  attribute X_INTERFACE_INFO of AXI_08_AWREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 AWREADY";
  attribute X_INTERFACE_INFO of AXI_08_AWVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 AWVALID";
  attribute X_INTERFACE_INFO of AXI_08_BREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 BREADY";
  attribute X_INTERFACE_INFO of AXI_08_BVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 BVALID";
  attribute X_INTERFACE_PARAMETER of AXI_08_BVALID : signal is "XIL_INTERFACENAME SAXI_08, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 100000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_08_RLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 RLAST";
  attribute X_INTERFACE_INFO of AXI_08_RREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 RREADY";
  attribute X_INTERFACE_INFO of AXI_08_RVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 RVALID";
  attribute X_INTERFACE_INFO of AXI_08_WLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 WLAST";
  attribute X_INTERFACE_INFO of AXI_08_WREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 WREADY";
  attribute X_INTERFACE_INFO of AXI_08_WVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 WVALID";
  attribute X_INTERFACE_INFO of AXI_09_ACLK : signal is "xilinx.com:signal:clock:1.0 ACLK_09 CLK";
  attribute X_INTERFACE_PARAMETER of AXI_09_ACLK : signal is "XIL_INTERFACENAME ACLK_09, ASSOCIATED_BUSIF SAXI_09, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_09_ARESET_N : signal is "xilinx.com:signal:reset:1.0 ARST_09_N RST";
  attribute X_INTERFACE_PARAMETER of AXI_09_ARESET_N : signal is "XIL_INTERFACENAME ARST_09_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_09_ARREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 ARREADY";
  attribute X_INTERFACE_INFO of AXI_09_ARVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 ARVALID";
  attribute X_INTERFACE_INFO of AXI_09_AWREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 AWREADY";
  attribute X_INTERFACE_INFO of AXI_09_AWVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 AWVALID";
  attribute X_INTERFACE_INFO of AXI_09_BREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 BREADY";
  attribute X_INTERFACE_INFO of AXI_09_BVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 BVALID";
  attribute X_INTERFACE_PARAMETER of AXI_09_BVALID : signal is "XIL_INTERFACENAME SAXI_09, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 100000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_09_RLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 RLAST";
  attribute X_INTERFACE_INFO of AXI_09_RREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 RREADY";
  attribute X_INTERFACE_INFO of AXI_09_RVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 RVALID";
  attribute X_INTERFACE_INFO of AXI_09_WLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 WLAST";
  attribute X_INTERFACE_INFO of AXI_09_WREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 WREADY";
  attribute X_INTERFACE_INFO of AXI_09_WVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 WVALID";
  attribute X_INTERFACE_INFO of AXI_10_ACLK : signal is "xilinx.com:signal:clock:1.0 ACLK_10 CLK";
  attribute X_INTERFACE_PARAMETER of AXI_10_ACLK : signal is "XIL_INTERFACENAME ACLK_10, ASSOCIATED_BUSIF SAXI_10, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_10_ARESET_N : signal is "xilinx.com:signal:reset:1.0 ARST_10_N RST";
  attribute X_INTERFACE_PARAMETER of AXI_10_ARESET_N : signal is "XIL_INTERFACENAME ARST_10_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_10_ARREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 ARREADY";
  attribute X_INTERFACE_INFO of AXI_10_ARVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 ARVALID";
  attribute X_INTERFACE_INFO of AXI_10_AWREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 AWREADY";
  attribute X_INTERFACE_INFO of AXI_10_AWVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 AWVALID";
  attribute X_INTERFACE_INFO of AXI_10_BREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 BREADY";
  attribute X_INTERFACE_INFO of AXI_10_BVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 BVALID";
  attribute X_INTERFACE_PARAMETER of AXI_10_BVALID : signal is "XIL_INTERFACENAME SAXI_10, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 100000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_10_RLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 RLAST";
  attribute X_INTERFACE_INFO of AXI_10_RREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 RREADY";
  attribute X_INTERFACE_INFO of AXI_10_RVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 RVALID";
  attribute X_INTERFACE_INFO of AXI_10_WLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 WLAST";
  attribute X_INTERFACE_INFO of AXI_10_WREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 WREADY";
  attribute X_INTERFACE_INFO of AXI_10_WVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 WVALID";
  attribute X_INTERFACE_INFO of AXI_11_ACLK : signal is "xilinx.com:signal:clock:1.0 ACLK_11 CLK";
  attribute X_INTERFACE_PARAMETER of AXI_11_ACLK : signal is "XIL_INTERFACENAME ACLK_11, ASSOCIATED_BUSIF SAXI_11, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_11_ARESET_N : signal is "xilinx.com:signal:reset:1.0 ARST_11_N RST";
  attribute X_INTERFACE_PARAMETER of AXI_11_ARESET_N : signal is "XIL_INTERFACENAME ARST_11_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_11_ARREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 ARREADY";
  attribute X_INTERFACE_INFO of AXI_11_ARVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 ARVALID";
  attribute X_INTERFACE_INFO of AXI_11_AWREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 AWREADY";
  attribute X_INTERFACE_INFO of AXI_11_AWVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 AWVALID";
  attribute X_INTERFACE_INFO of AXI_11_BREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 BREADY";
  attribute X_INTERFACE_INFO of AXI_11_BVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 BVALID";
  attribute X_INTERFACE_PARAMETER of AXI_11_BVALID : signal is "XIL_INTERFACENAME SAXI_11, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 100000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_11_RLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 RLAST";
  attribute X_INTERFACE_INFO of AXI_11_RREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 RREADY";
  attribute X_INTERFACE_INFO of AXI_11_RVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 RVALID";
  attribute X_INTERFACE_INFO of AXI_11_WLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 WLAST";
  attribute X_INTERFACE_INFO of AXI_11_WREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 WREADY";
  attribute X_INTERFACE_INFO of AXI_11_WVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 WVALID";
  attribute X_INTERFACE_INFO of AXI_12_ACLK : signal is "xilinx.com:signal:clock:1.0 ACLK_12 CLK";
  attribute X_INTERFACE_PARAMETER of AXI_12_ACLK : signal is "XIL_INTERFACENAME ACLK_12, ASSOCIATED_BUSIF SAXI_12, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_12_ARESET_N : signal is "xilinx.com:signal:reset:1.0 ARST_12_N RST";
  attribute X_INTERFACE_PARAMETER of AXI_12_ARESET_N : signal is "XIL_INTERFACENAME ARST_12_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_12_ARREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 ARREADY";
  attribute X_INTERFACE_INFO of AXI_12_ARVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 ARVALID";
  attribute X_INTERFACE_INFO of AXI_12_AWREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 AWREADY";
  attribute X_INTERFACE_INFO of AXI_12_AWVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 AWVALID";
  attribute X_INTERFACE_INFO of AXI_12_BREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 BREADY";
  attribute X_INTERFACE_INFO of AXI_12_BVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 BVALID";
  attribute X_INTERFACE_PARAMETER of AXI_12_BVALID : signal is "XIL_INTERFACENAME SAXI_12, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 100000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_12_RLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 RLAST";
  attribute X_INTERFACE_INFO of AXI_12_RREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 RREADY";
  attribute X_INTERFACE_INFO of AXI_12_RVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 RVALID";
  attribute X_INTERFACE_INFO of AXI_12_WLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 WLAST";
  attribute X_INTERFACE_INFO of AXI_12_WREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 WREADY";
  attribute X_INTERFACE_INFO of AXI_12_WVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 WVALID";
  attribute X_INTERFACE_INFO of AXI_13_ACLK : signal is "xilinx.com:signal:clock:1.0 ACLK_13 CLK";
  attribute X_INTERFACE_PARAMETER of AXI_13_ACLK : signal is "XIL_INTERFACENAME ACLK_13, ASSOCIATED_BUSIF SAXI_13, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_13_ARESET_N : signal is "xilinx.com:signal:reset:1.0 ARST_13_N RST";
  attribute X_INTERFACE_PARAMETER of AXI_13_ARESET_N : signal is "XIL_INTERFACENAME ARST_13_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_13_ARREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 ARREADY";
  attribute X_INTERFACE_INFO of AXI_13_ARVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 ARVALID";
  attribute X_INTERFACE_INFO of AXI_13_AWREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 AWREADY";
  attribute X_INTERFACE_INFO of AXI_13_AWVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 AWVALID";
  attribute X_INTERFACE_INFO of AXI_13_BREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 BREADY";
  attribute X_INTERFACE_INFO of AXI_13_BVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 BVALID";
  attribute X_INTERFACE_PARAMETER of AXI_13_BVALID : signal is "XIL_INTERFACENAME SAXI_13, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 100000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_13_RLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 RLAST";
  attribute X_INTERFACE_INFO of AXI_13_RREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 RREADY";
  attribute X_INTERFACE_INFO of AXI_13_RVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 RVALID";
  attribute X_INTERFACE_INFO of AXI_13_WLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 WLAST";
  attribute X_INTERFACE_INFO of AXI_13_WREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 WREADY";
  attribute X_INTERFACE_INFO of AXI_13_WVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 WVALID";
  attribute X_INTERFACE_INFO of AXI_14_ACLK : signal is "xilinx.com:signal:clock:1.0 ACLK_14 CLK";
  attribute X_INTERFACE_PARAMETER of AXI_14_ACLK : signal is "XIL_INTERFACENAME ACLK_14, ASSOCIATED_BUSIF SAXI_14, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_14_ARESET_N : signal is "xilinx.com:signal:reset:1.0 ARST_14_N RST";
  attribute X_INTERFACE_PARAMETER of AXI_14_ARESET_N : signal is "XIL_INTERFACENAME ARST_14_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_14_ARREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 ARREADY";
  attribute X_INTERFACE_INFO of AXI_14_ARVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 ARVALID";
  attribute X_INTERFACE_INFO of AXI_14_AWREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 AWREADY";
  attribute X_INTERFACE_INFO of AXI_14_AWVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 AWVALID";
  attribute X_INTERFACE_INFO of AXI_14_BREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 BREADY";
  attribute X_INTERFACE_INFO of AXI_14_BVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 BVALID";
  attribute X_INTERFACE_PARAMETER of AXI_14_BVALID : signal is "XIL_INTERFACENAME SAXI_14, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 100000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_14_RLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 RLAST";
  attribute X_INTERFACE_INFO of AXI_14_RREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 RREADY";
  attribute X_INTERFACE_INFO of AXI_14_RVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 RVALID";
  attribute X_INTERFACE_INFO of AXI_14_WLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 WLAST";
  attribute X_INTERFACE_INFO of AXI_14_WREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 WREADY";
  attribute X_INTERFACE_INFO of AXI_14_WVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 WVALID";
  attribute X_INTERFACE_INFO of AXI_15_ACLK : signal is "xilinx.com:signal:clock:1.0 ACLK_15 CLK";
  attribute X_INTERFACE_PARAMETER of AXI_15_ACLK : signal is "XIL_INTERFACENAME ACLK_15, ASSOCIATED_BUSIF SAXI_15, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_15_ARESET_N : signal is "xilinx.com:signal:reset:1.0 ARST_15_N RST";
  attribute X_INTERFACE_PARAMETER of AXI_15_ARESET_N : signal is "XIL_INTERFACENAME ARST_15_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_15_ARREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 ARREADY";
  attribute X_INTERFACE_INFO of AXI_15_ARVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 ARVALID";
  attribute X_INTERFACE_INFO of AXI_15_AWREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 AWREADY";
  attribute X_INTERFACE_INFO of AXI_15_AWVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 AWVALID";
  attribute X_INTERFACE_INFO of AXI_15_BREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 BREADY";
  attribute X_INTERFACE_INFO of AXI_15_BVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 BVALID";
  attribute X_INTERFACE_PARAMETER of AXI_15_BVALID : signal is "XIL_INTERFACENAME SAXI_15, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 100000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI_15_RLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 RLAST";
  attribute X_INTERFACE_INFO of AXI_15_RREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 RREADY";
  attribute X_INTERFACE_INFO of AXI_15_RVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 RVALID";
  attribute X_INTERFACE_INFO of AXI_15_WLAST : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 WLAST";
  attribute X_INTERFACE_INFO of AXI_15_WREADY : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 WREADY";
  attribute X_INTERFACE_INFO of AXI_15_WVALID : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 WVALID";
  attribute X_INTERFACE_INFO of HBM_REF_CLK_0 : signal is "xilinx.com:signal:clock:1.0 HBM_REF_CLK_0 CLK";
  attribute X_INTERFACE_PARAMETER of HBM_REF_CLK_0 : signal is "XIL_INTERFACENAME HBM_REF_CLK_0, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of APB_0_PADDR : signal is "xilinx.com:interface:apb:1.0 SAPB_0 PADDR";
  attribute X_INTERFACE_INFO of APB_0_PRDATA : signal is "xilinx.com:interface:apb:1.0 SAPB_0 PRDATA";
  attribute X_INTERFACE_INFO of APB_0_PWDATA : signal is "xilinx.com:interface:apb:1.0 SAPB_0 PWDATA";
  attribute X_INTERFACE_INFO of AXI_00_ARADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 ARADDR";
  attribute X_INTERFACE_INFO of AXI_00_ARBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 ARBURST";
  attribute X_INTERFACE_INFO of AXI_00_ARID : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 ARID";
  attribute X_INTERFACE_INFO of AXI_00_ARLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 ARLEN";
  attribute X_INTERFACE_INFO of AXI_00_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 ARSIZE";
  attribute X_INTERFACE_INFO of AXI_00_AWADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 AWADDR";
  attribute X_INTERFACE_INFO of AXI_00_AWBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 AWBURST";
  attribute X_INTERFACE_INFO of AXI_00_AWID : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 AWID";
  attribute X_INTERFACE_INFO of AXI_00_AWLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 AWLEN";
  attribute X_INTERFACE_INFO of AXI_00_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 AWSIZE";
  attribute X_INTERFACE_INFO of AXI_00_BID : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 BID";
  attribute X_INTERFACE_INFO of AXI_00_BRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 BRESP";
  attribute X_INTERFACE_INFO of AXI_00_RDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 RDATA";
  attribute X_INTERFACE_INFO of AXI_00_RID : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 RID";
  attribute X_INTERFACE_INFO of AXI_00_RRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 RRESP";
  attribute X_INTERFACE_INFO of AXI_00_WDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 WDATA";
  attribute X_INTERFACE_INFO of AXI_00_WSTRB : signal is "xilinx.com:interface:aximm:1.0 SAXI_00 WSTRB";
  attribute X_INTERFACE_INFO of AXI_01_ARADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 ARADDR";
  attribute X_INTERFACE_INFO of AXI_01_ARBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 ARBURST";
  attribute X_INTERFACE_INFO of AXI_01_ARID : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 ARID";
  attribute X_INTERFACE_INFO of AXI_01_ARLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 ARLEN";
  attribute X_INTERFACE_INFO of AXI_01_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 ARSIZE";
  attribute X_INTERFACE_INFO of AXI_01_AWADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 AWADDR";
  attribute X_INTERFACE_INFO of AXI_01_AWBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 AWBURST";
  attribute X_INTERFACE_INFO of AXI_01_AWID : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 AWID";
  attribute X_INTERFACE_INFO of AXI_01_AWLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 AWLEN";
  attribute X_INTERFACE_INFO of AXI_01_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 AWSIZE";
  attribute X_INTERFACE_INFO of AXI_01_BID : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 BID";
  attribute X_INTERFACE_INFO of AXI_01_BRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 BRESP";
  attribute X_INTERFACE_INFO of AXI_01_RDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 RDATA";
  attribute X_INTERFACE_INFO of AXI_01_RID : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 RID";
  attribute X_INTERFACE_INFO of AXI_01_RRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 RRESP";
  attribute X_INTERFACE_INFO of AXI_01_WDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 WDATA";
  attribute X_INTERFACE_INFO of AXI_01_WSTRB : signal is "xilinx.com:interface:aximm:1.0 SAXI_01 WSTRB";
  attribute X_INTERFACE_INFO of AXI_02_ARADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 ARADDR";
  attribute X_INTERFACE_INFO of AXI_02_ARBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 ARBURST";
  attribute X_INTERFACE_INFO of AXI_02_ARID : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 ARID";
  attribute X_INTERFACE_INFO of AXI_02_ARLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 ARLEN";
  attribute X_INTERFACE_INFO of AXI_02_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 ARSIZE";
  attribute X_INTERFACE_INFO of AXI_02_AWADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 AWADDR";
  attribute X_INTERFACE_INFO of AXI_02_AWBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 AWBURST";
  attribute X_INTERFACE_INFO of AXI_02_AWID : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 AWID";
  attribute X_INTERFACE_INFO of AXI_02_AWLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 AWLEN";
  attribute X_INTERFACE_INFO of AXI_02_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 AWSIZE";
  attribute X_INTERFACE_INFO of AXI_02_BID : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 BID";
  attribute X_INTERFACE_INFO of AXI_02_BRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 BRESP";
  attribute X_INTERFACE_INFO of AXI_02_RDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 RDATA";
  attribute X_INTERFACE_INFO of AXI_02_RID : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 RID";
  attribute X_INTERFACE_INFO of AXI_02_RRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 RRESP";
  attribute X_INTERFACE_INFO of AXI_02_WDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 WDATA";
  attribute X_INTERFACE_INFO of AXI_02_WSTRB : signal is "xilinx.com:interface:aximm:1.0 SAXI_02 WSTRB";
  attribute X_INTERFACE_INFO of AXI_03_ARADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 ARADDR";
  attribute X_INTERFACE_INFO of AXI_03_ARBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 ARBURST";
  attribute X_INTERFACE_INFO of AXI_03_ARID : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 ARID";
  attribute X_INTERFACE_INFO of AXI_03_ARLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 ARLEN";
  attribute X_INTERFACE_INFO of AXI_03_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 ARSIZE";
  attribute X_INTERFACE_INFO of AXI_03_AWADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 AWADDR";
  attribute X_INTERFACE_INFO of AXI_03_AWBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 AWBURST";
  attribute X_INTERFACE_INFO of AXI_03_AWID : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 AWID";
  attribute X_INTERFACE_INFO of AXI_03_AWLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 AWLEN";
  attribute X_INTERFACE_INFO of AXI_03_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 AWSIZE";
  attribute X_INTERFACE_INFO of AXI_03_BID : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 BID";
  attribute X_INTERFACE_INFO of AXI_03_BRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 BRESP";
  attribute X_INTERFACE_INFO of AXI_03_RDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 RDATA";
  attribute X_INTERFACE_INFO of AXI_03_RID : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 RID";
  attribute X_INTERFACE_INFO of AXI_03_RRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 RRESP";
  attribute X_INTERFACE_INFO of AXI_03_WDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 WDATA";
  attribute X_INTERFACE_INFO of AXI_03_WSTRB : signal is "xilinx.com:interface:aximm:1.0 SAXI_03 WSTRB";
  attribute X_INTERFACE_INFO of AXI_04_ARADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 ARADDR";
  attribute X_INTERFACE_INFO of AXI_04_ARBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 ARBURST";
  attribute X_INTERFACE_INFO of AXI_04_ARID : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 ARID";
  attribute X_INTERFACE_INFO of AXI_04_ARLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 ARLEN";
  attribute X_INTERFACE_INFO of AXI_04_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 ARSIZE";
  attribute X_INTERFACE_INFO of AXI_04_AWADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 AWADDR";
  attribute X_INTERFACE_INFO of AXI_04_AWBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 AWBURST";
  attribute X_INTERFACE_INFO of AXI_04_AWID : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 AWID";
  attribute X_INTERFACE_INFO of AXI_04_AWLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 AWLEN";
  attribute X_INTERFACE_INFO of AXI_04_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 AWSIZE";
  attribute X_INTERFACE_INFO of AXI_04_BID : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 BID";
  attribute X_INTERFACE_INFO of AXI_04_BRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 BRESP";
  attribute X_INTERFACE_INFO of AXI_04_RDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 RDATA";
  attribute X_INTERFACE_INFO of AXI_04_RID : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 RID";
  attribute X_INTERFACE_INFO of AXI_04_RRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 RRESP";
  attribute X_INTERFACE_INFO of AXI_04_WDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 WDATA";
  attribute X_INTERFACE_INFO of AXI_04_WSTRB : signal is "xilinx.com:interface:aximm:1.0 SAXI_04 WSTRB";
  attribute X_INTERFACE_INFO of AXI_05_ARADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 ARADDR";
  attribute X_INTERFACE_INFO of AXI_05_ARBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 ARBURST";
  attribute X_INTERFACE_INFO of AXI_05_ARID : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 ARID";
  attribute X_INTERFACE_INFO of AXI_05_ARLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 ARLEN";
  attribute X_INTERFACE_INFO of AXI_05_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 ARSIZE";
  attribute X_INTERFACE_INFO of AXI_05_AWADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 AWADDR";
  attribute X_INTERFACE_INFO of AXI_05_AWBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 AWBURST";
  attribute X_INTERFACE_INFO of AXI_05_AWID : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 AWID";
  attribute X_INTERFACE_INFO of AXI_05_AWLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 AWLEN";
  attribute X_INTERFACE_INFO of AXI_05_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 AWSIZE";
  attribute X_INTERFACE_INFO of AXI_05_BID : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 BID";
  attribute X_INTERFACE_INFO of AXI_05_BRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 BRESP";
  attribute X_INTERFACE_INFO of AXI_05_RDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 RDATA";
  attribute X_INTERFACE_INFO of AXI_05_RID : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 RID";
  attribute X_INTERFACE_INFO of AXI_05_RRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 RRESP";
  attribute X_INTERFACE_INFO of AXI_05_WDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 WDATA";
  attribute X_INTERFACE_INFO of AXI_05_WSTRB : signal is "xilinx.com:interface:aximm:1.0 SAXI_05 WSTRB";
  attribute X_INTERFACE_INFO of AXI_06_ARADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 ARADDR";
  attribute X_INTERFACE_INFO of AXI_06_ARBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 ARBURST";
  attribute X_INTERFACE_INFO of AXI_06_ARID : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 ARID";
  attribute X_INTERFACE_INFO of AXI_06_ARLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 ARLEN";
  attribute X_INTERFACE_INFO of AXI_06_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 ARSIZE";
  attribute X_INTERFACE_INFO of AXI_06_AWADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 AWADDR";
  attribute X_INTERFACE_INFO of AXI_06_AWBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 AWBURST";
  attribute X_INTERFACE_INFO of AXI_06_AWID : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 AWID";
  attribute X_INTERFACE_INFO of AXI_06_AWLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 AWLEN";
  attribute X_INTERFACE_INFO of AXI_06_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 AWSIZE";
  attribute X_INTERFACE_INFO of AXI_06_BID : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 BID";
  attribute X_INTERFACE_INFO of AXI_06_BRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 BRESP";
  attribute X_INTERFACE_INFO of AXI_06_RDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 RDATA";
  attribute X_INTERFACE_INFO of AXI_06_RID : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 RID";
  attribute X_INTERFACE_INFO of AXI_06_RRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 RRESP";
  attribute X_INTERFACE_INFO of AXI_06_WDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 WDATA";
  attribute X_INTERFACE_INFO of AXI_06_WSTRB : signal is "xilinx.com:interface:aximm:1.0 SAXI_06 WSTRB";
  attribute X_INTERFACE_INFO of AXI_07_ARADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 ARADDR";
  attribute X_INTERFACE_INFO of AXI_07_ARBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 ARBURST";
  attribute X_INTERFACE_INFO of AXI_07_ARID : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 ARID";
  attribute X_INTERFACE_INFO of AXI_07_ARLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 ARLEN";
  attribute X_INTERFACE_INFO of AXI_07_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 ARSIZE";
  attribute X_INTERFACE_INFO of AXI_07_AWADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 AWADDR";
  attribute X_INTERFACE_INFO of AXI_07_AWBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 AWBURST";
  attribute X_INTERFACE_INFO of AXI_07_AWID : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 AWID";
  attribute X_INTERFACE_INFO of AXI_07_AWLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 AWLEN";
  attribute X_INTERFACE_INFO of AXI_07_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 AWSIZE";
  attribute X_INTERFACE_INFO of AXI_07_BID : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 BID";
  attribute X_INTERFACE_INFO of AXI_07_BRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 BRESP";
  attribute X_INTERFACE_INFO of AXI_07_RDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 RDATA";
  attribute X_INTERFACE_INFO of AXI_07_RID : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 RID";
  attribute X_INTERFACE_INFO of AXI_07_RRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 RRESP";
  attribute X_INTERFACE_INFO of AXI_07_WDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 WDATA";
  attribute X_INTERFACE_INFO of AXI_07_WSTRB : signal is "xilinx.com:interface:aximm:1.0 SAXI_07 WSTRB";
  attribute X_INTERFACE_INFO of AXI_08_ARADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 ARADDR";
  attribute X_INTERFACE_INFO of AXI_08_ARBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 ARBURST";
  attribute X_INTERFACE_INFO of AXI_08_ARID : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 ARID";
  attribute X_INTERFACE_INFO of AXI_08_ARLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 ARLEN";
  attribute X_INTERFACE_INFO of AXI_08_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 ARSIZE";
  attribute X_INTERFACE_INFO of AXI_08_AWADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 AWADDR";
  attribute X_INTERFACE_INFO of AXI_08_AWBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 AWBURST";
  attribute X_INTERFACE_INFO of AXI_08_AWID : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 AWID";
  attribute X_INTERFACE_INFO of AXI_08_AWLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 AWLEN";
  attribute X_INTERFACE_INFO of AXI_08_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 AWSIZE";
  attribute X_INTERFACE_INFO of AXI_08_BID : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 BID";
  attribute X_INTERFACE_INFO of AXI_08_BRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 BRESP";
  attribute X_INTERFACE_INFO of AXI_08_RDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 RDATA";
  attribute X_INTERFACE_INFO of AXI_08_RID : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 RID";
  attribute X_INTERFACE_INFO of AXI_08_RRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 RRESP";
  attribute X_INTERFACE_INFO of AXI_08_WDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 WDATA";
  attribute X_INTERFACE_INFO of AXI_08_WSTRB : signal is "xilinx.com:interface:aximm:1.0 SAXI_08 WSTRB";
  attribute X_INTERFACE_INFO of AXI_09_ARADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 ARADDR";
  attribute X_INTERFACE_INFO of AXI_09_ARBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 ARBURST";
  attribute X_INTERFACE_INFO of AXI_09_ARID : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 ARID";
  attribute X_INTERFACE_INFO of AXI_09_ARLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 ARLEN";
  attribute X_INTERFACE_INFO of AXI_09_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 ARSIZE";
  attribute X_INTERFACE_INFO of AXI_09_AWADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 AWADDR";
  attribute X_INTERFACE_INFO of AXI_09_AWBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 AWBURST";
  attribute X_INTERFACE_INFO of AXI_09_AWID : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 AWID";
  attribute X_INTERFACE_INFO of AXI_09_AWLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 AWLEN";
  attribute X_INTERFACE_INFO of AXI_09_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 AWSIZE";
  attribute X_INTERFACE_INFO of AXI_09_BID : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 BID";
  attribute X_INTERFACE_INFO of AXI_09_BRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 BRESP";
  attribute X_INTERFACE_INFO of AXI_09_RDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 RDATA";
  attribute X_INTERFACE_INFO of AXI_09_RID : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 RID";
  attribute X_INTERFACE_INFO of AXI_09_RRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 RRESP";
  attribute X_INTERFACE_INFO of AXI_09_WDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 WDATA";
  attribute X_INTERFACE_INFO of AXI_09_WSTRB : signal is "xilinx.com:interface:aximm:1.0 SAXI_09 WSTRB";
  attribute X_INTERFACE_INFO of AXI_10_ARADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 ARADDR";
  attribute X_INTERFACE_INFO of AXI_10_ARBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 ARBURST";
  attribute X_INTERFACE_INFO of AXI_10_ARID : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 ARID";
  attribute X_INTERFACE_INFO of AXI_10_ARLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 ARLEN";
  attribute X_INTERFACE_INFO of AXI_10_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 ARSIZE";
  attribute X_INTERFACE_INFO of AXI_10_AWADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 AWADDR";
  attribute X_INTERFACE_INFO of AXI_10_AWBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 AWBURST";
  attribute X_INTERFACE_INFO of AXI_10_AWID : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 AWID";
  attribute X_INTERFACE_INFO of AXI_10_AWLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 AWLEN";
  attribute X_INTERFACE_INFO of AXI_10_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 AWSIZE";
  attribute X_INTERFACE_INFO of AXI_10_BID : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 BID";
  attribute X_INTERFACE_INFO of AXI_10_BRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 BRESP";
  attribute X_INTERFACE_INFO of AXI_10_RDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 RDATA";
  attribute X_INTERFACE_INFO of AXI_10_RID : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 RID";
  attribute X_INTERFACE_INFO of AXI_10_RRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 RRESP";
  attribute X_INTERFACE_INFO of AXI_10_WDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 WDATA";
  attribute X_INTERFACE_INFO of AXI_10_WSTRB : signal is "xilinx.com:interface:aximm:1.0 SAXI_10 WSTRB";
  attribute X_INTERFACE_INFO of AXI_11_ARADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 ARADDR";
  attribute X_INTERFACE_INFO of AXI_11_ARBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 ARBURST";
  attribute X_INTERFACE_INFO of AXI_11_ARID : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 ARID";
  attribute X_INTERFACE_INFO of AXI_11_ARLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 ARLEN";
  attribute X_INTERFACE_INFO of AXI_11_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 ARSIZE";
  attribute X_INTERFACE_INFO of AXI_11_AWADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 AWADDR";
  attribute X_INTERFACE_INFO of AXI_11_AWBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 AWBURST";
  attribute X_INTERFACE_INFO of AXI_11_AWID : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 AWID";
  attribute X_INTERFACE_INFO of AXI_11_AWLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 AWLEN";
  attribute X_INTERFACE_INFO of AXI_11_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 AWSIZE";
  attribute X_INTERFACE_INFO of AXI_11_BID : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 BID";
  attribute X_INTERFACE_INFO of AXI_11_BRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 BRESP";
  attribute X_INTERFACE_INFO of AXI_11_RDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 RDATA";
  attribute X_INTERFACE_INFO of AXI_11_RID : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 RID";
  attribute X_INTERFACE_INFO of AXI_11_RRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 RRESP";
  attribute X_INTERFACE_INFO of AXI_11_WDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 WDATA";
  attribute X_INTERFACE_INFO of AXI_11_WSTRB : signal is "xilinx.com:interface:aximm:1.0 SAXI_11 WSTRB";
  attribute X_INTERFACE_INFO of AXI_12_ARADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 ARADDR";
  attribute X_INTERFACE_INFO of AXI_12_ARBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 ARBURST";
  attribute X_INTERFACE_INFO of AXI_12_ARID : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 ARID";
  attribute X_INTERFACE_INFO of AXI_12_ARLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 ARLEN";
  attribute X_INTERFACE_INFO of AXI_12_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 ARSIZE";
  attribute X_INTERFACE_INFO of AXI_12_AWADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 AWADDR";
  attribute X_INTERFACE_INFO of AXI_12_AWBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 AWBURST";
  attribute X_INTERFACE_INFO of AXI_12_AWID : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 AWID";
  attribute X_INTERFACE_INFO of AXI_12_AWLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 AWLEN";
  attribute X_INTERFACE_INFO of AXI_12_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 AWSIZE";
  attribute X_INTERFACE_INFO of AXI_12_BID : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 BID";
  attribute X_INTERFACE_INFO of AXI_12_BRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 BRESP";
  attribute X_INTERFACE_INFO of AXI_12_RDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 RDATA";
  attribute X_INTERFACE_INFO of AXI_12_RID : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 RID";
  attribute X_INTERFACE_INFO of AXI_12_RRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 RRESP";
  attribute X_INTERFACE_INFO of AXI_12_WDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 WDATA";
  attribute X_INTERFACE_INFO of AXI_12_WSTRB : signal is "xilinx.com:interface:aximm:1.0 SAXI_12 WSTRB";
  attribute X_INTERFACE_INFO of AXI_13_ARADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 ARADDR";
  attribute X_INTERFACE_INFO of AXI_13_ARBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 ARBURST";
  attribute X_INTERFACE_INFO of AXI_13_ARID : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 ARID";
  attribute X_INTERFACE_INFO of AXI_13_ARLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 ARLEN";
  attribute X_INTERFACE_INFO of AXI_13_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 ARSIZE";
  attribute X_INTERFACE_INFO of AXI_13_AWADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 AWADDR";
  attribute X_INTERFACE_INFO of AXI_13_AWBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 AWBURST";
  attribute X_INTERFACE_INFO of AXI_13_AWID : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 AWID";
  attribute X_INTERFACE_INFO of AXI_13_AWLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 AWLEN";
  attribute X_INTERFACE_INFO of AXI_13_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 AWSIZE";
  attribute X_INTERFACE_INFO of AXI_13_BID : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 BID";
  attribute X_INTERFACE_INFO of AXI_13_BRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 BRESP";
  attribute X_INTERFACE_INFO of AXI_13_RDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 RDATA";
  attribute X_INTERFACE_INFO of AXI_13_RID : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 RID";
  attribute X_INTERFACE_INFO of AXI_13_RRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 RRESP";
  attribute X_INTERFACE_INFO of AXI_13_WDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 WDATA";
  attribute X_INTERFACE_INFO of AXI_13_WSTRB : signal is "xilinx.com:interface:aximm:1.0 SAXI_13 WSTRB";
  attribute X_INTERFACE_INFO of AXI_14_ARADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 ARADDR";
  attribute X_INTERFACE_INFO of AXI_14_ARBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 ARBURST";
  attribute X_INTERFACE_INFO of AXI_14_ARID : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 ARID";
  attribute X_INTERFACE_INFO of AXI_14_ARLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 ARLEN";
  attribute X_INTERFACE_INFO of AXI_14_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 ARSIZE";
  attribute X_INTERFACE_INFO of AXI_14_AWADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 AWADDR";
  attribute X_INTERFACE_INFO of AXI_14_AWBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 AWBURST";
  attribute X_INTERFACE_INFO of AXI_14_AWID : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 AWID";
  attribute X_INTERFACE_INFO of AXI_14_AWLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 AWLEN";
  attribute X_INTERFACE_INFO of AXI_14_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 AWSIZE";
  attribute X_INTERFACE_INFO of AXI_14_BID : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 BID";
  attribute X_INTERFACE_INFO of AXI_14_BRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 BRESP";
  attribute X_INTERFACE_INFO of AXI_14_RDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 RDATA";
  attribute X_INTERFACE_INFO of AXI_14_RID : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 RID";
  attribute X_INTERFACE_INFO of AXI_14_RRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 RRESP";
  attribute X_INTERFACE_INFO of AXI_14_WDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 WDATA";
  attribute X_INTERFACE_INFO of AXI_14_WSTRB : signal is "xilinx.com:interface:aximm:1.0 SAXI_14 WSTRB";
  attribute X_INTERFACE_INFO of AXI_15_ARADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 ARADDR";
  attribute X_INTERFACE_INFO of AXI_15_ARBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 ARBURST";
  attribute X_INTERFACE_INFO of AXI_15_ARID : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 ARID";
  attribute X_INTERFACE_INFO of AXI_15_ARLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 ARLEN";
  attribute X_INTERFACE_INFO of AXI_15_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 ARSIZE";
  attribute X_INTERFACE_INFO of AXI_15_AWADDR : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 AWADDR";
  attribute X_INTERFACE_INFO of AXI_15_AWBURST : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 AWBURST";
  attribute X_INTERFACE_INFO of AXI_15_AWID : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 AWID";
  attribute X_INTERFACE_INFO of AXI_15_AWLEN : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 AWLEN";
  attribute X_INTERFACE_INFO of AXI_15_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 AWSIZE";
  attribute X_INTERFACE_INFO of AXI_15_BID : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 BID";
  attribute X_INTERFACE_INFO of AXI_15_BRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 BRESP";
  attribute X_INTERFACE_INFO of AXI_15_RDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 RDATA";
  attribute X_INTERFACE_INFO of AXI_15_RID : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 RID";
  attribute X_INTERFACE_INFO of AXI_15_RRESP : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 RRESP";
  attribute X_INTERFACE_INFO of AXI_15_WDATA : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 WDATA";
  attribute X_INTERFACE_INFO of AXI_15_WSTRB : signal is "xilinx.com:interface:aximm:1.0 SAXI_15 WSTRB";
begin
inst: entity work.hbm_0_hbm_v1_0_3
     port map (
      APB_0_PADDR(21 downto 0) => APB_0_PADDR(21 downto 0),
      APB_0_PCLK => APB_0_PCLK,
      APB_0_PENABLE => APB_0_PENABLE,
      APB_0_PRDATA(31 downto 0) => APB_0_PRDATA(31 downto 0),
      APB_0_PREADY => APB_0_PREADY,
      APB_0_PRESET_N => APB_0_PRESET_N,
      APB_0_PSEL => APB_0_PSEL,
      APB_0_PSLVERR => APB_0_PSLVERR,
      APB_0_PWDATA(31 downto 0) => APB_0_PWDATA(31 downto 0),
      APB_0_PWRITE => APB_0_PWRITE,
      APB_1_PADDR(21 downto 0) => B"0000000000000000000000",
      APB_1_PCLK => '0',
      APB_1_PENABLE => '0',
      APB_1_PRDATA(31 downto 0) => NLW_inst_APB_1_PRDATA_UNCONNECTED(31 downto 0),
      APB_1_PREADY => NLW_inst_APB_1_PREADY_UNCONNECTED,
      APB_1_PRESET_N => '0',
      APB_1_PSEL => '0',
      APB_1_PSLVERR => NLW_inst_APB_1_PSLVERR_UNCONNECTED,
      APB_1_PWDATA(31 downto 0) => B"00000000000000000000000000000000",
      APB_1_PWRITE => '0',
      AXI_00_ACLK => AXI_00_ACLK,
      AXI_00_ARADDR(32 downto 0) => AXI_00_ARADDR(32 downto 0),
      AXI_00_ARBURST(1 downto 0) => AXI_00_ARBURST(1 downto 0),
      AXI_00_ARESET_N => AXI_00_ARESET_N,
      AXI_00_ARID(5 downto 0) => AXI_00_ARID(5 downto 0),
      AXI_00_ARLEN(3 downto 0) => AXI_00_ARLEN(3 downto 0),
      AXI_00_ARREADY => AXI_00_ARREADY,
      AXI_00_ARSIZE(2 downto 0) => AXI_00_ARSIZE(2 downto 0),
      AXI_00_ARVALID => AXI_00_ARVALID,
      AXI_00_AWADDR(32 downto 0) => AXI_00_AWADDR(32 downto 0),
      AXI_00_AWBURST(1 downto 0) => AXI_00_AWBURST(1 downto 0),
      AXI_00_AWID(5 downto 0) => AXI_00_AWID(5 downto 0),
      AXI_00_AWLEN(3 downto 0) => AXI_00_AWLEN(3 downto 0),
      AXI_00_AWREADY => AXI_00_AWREADY,
      AXI_00_AWSIZE(2 downto 0) => AXI_00_AWSIZE(2 downto 0),
      AXI_00_AWVALID => AXI_00_AWVALID,
      AXI_00_BID(5 downto 0) => AXI_00_BID(5 downto 0),
      AXI_00_BREADY => AXI_00_BREADY,
      AXI_00_BRESP(1 downto 0) => AXI_00_BRESP(1 downto 0),
      AXI_00_BVALID => AXI_00_BVALID,
      AXI_00_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_00_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_00_DFI_CLK_BUF => NLW_inst_AXI_00_DFI_CLK_BUF_UNCONNECTED,
      AXI_00_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_00_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_00_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_00_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_00_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_00_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_00_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_00_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_00_DFI_INIT_COMPLETE => NLW_inst_AXI_00_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_00_DFI_PHYUPD_REQ => NLW_inst_AXI_00_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_00_DFI_PHY_LP_STATE => NLW_inst_AXI_00_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_00_DFI_RST_N_BUF => NLW_inst_AXI_00_DFI_RST_N_BUF_UNCONNECTED,
      AXI_00_MC_STATUS(5 downto 0) => NLW_inst_AXI_00_MC_STATUS_UNCONNECTED(5 downto 0),
      AXI_00_PHY_STATUS(7 downto 0) => NLW_inst_AXI_00_PHY_STATUS_UNCONNECTED(7 downto 0),
      AXI_00_RDATA(255 downto 0) => AXI_00_RDATA(255 downto 0),
      AXI_00_RDATA_PARITY(31 downto 0) => AXI_00_RDATA_PARITY(31 downto 0),
      AXI_00_RID(5 downto 0) => AXI_00_RID(5 downto 0),
      AXI_00_RLAST => AXI_00_RLAST,
      AXI_00_RREADY => AXI_00_RREADY,
      AXI_00_RRESP(1 downto 0) => AXI_00_RRESP(1 downto 0),
      AXI_00_RVALID => AXI_00_RVALID,
      AXI_00_WDATA(255 downto 0) => AXI_00_WDATA(255 downto 0),
      AXI_00_WDATA_PARITY(31 downto 0) => AXI_00_WDATA_PARITY(31 downto 0),
      AXI_00_WLAST => AXI_00_WLAST,
      AXI_00_WREADY => AXI_00_WREADY,
      AXI_00_WSTRB(31 downto 0) => AXI_00_WSTRB(31 downto 0),
      AXI_00_WVALID => AXI_00_WVALID,
      AXI_01_ACLK => AXI_01_ACLK,
      AXI_01_ARADDR(32 downto 0) => AXI_01_ARADDR(32 downto 0),
      AXI_01_ARBURST(1 downto 0) => AXI_01_ARBURST(1 downto 0),
      AXI_01_ARESET_N => AXI_01_ARESET_N,
      AXI_01_ARID(5 downto 0) => AXI_01_ARID(5 downto 0),
      AXI_01_ARLEN(3 downto 0) => AXI_01_ARLEN(3 downto 0),
      AXI_01_ARREADY => AXI_01_ARREADY,
      AXI_01_ARSIZE(2 downto 0) => AXI_01_ARSIZE(2 downto 0),
      AXI_01_ARVALID => AXI_01_ARVALID,
      AXI_01_AWADDR(32 downto 0) => AXI_01_AWADDR(32 downto 0),
      AXI_01_AWBURST(1 downto 0) => AXI_01_AWBURST(1 downto 0),
      AXI_01_AWID(5 downto 0) => AXI_01_AWID(5 downto 0),
      AXI_01_AWLEN(3 downto 0) => AXI_01_AWLEN(3 downto 0),
      AXI_01_AWREADY => AXI_01_AWREADY,
      AXI_01_AWSIZE(2 downto 0) => AXI_01_AWSIZE(2 downto 0),
      AXI_01_AWVALID => AXI_01_AWVALID,
      AXI_01_BID(5 downto 0) => AXI_01_BID(5 downto 0),
      AXI_01_BREADY => AXI_01_BREADY,
      AXI_01_BRESP(1 downto 0) => AXI_01_BRESP(1 downto 0),
      AXI_01_BVALID => AXI_01_BVALID,
      AXI_01_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_01_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_01_DFI_CLK_BUF => NLW_inst_AXI_01_DFI_CLK_BUF_UNCONNECTED,
      AXI_01_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_01_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_01_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_01_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_01_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_01_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_01_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_01_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_01_DFI_INIT_COMPLETE => NLW_inst_AXI_01_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_01_DFI_PHYUPD_REQ => NLW_inst_AXI_01_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_01_DFI_PHY_LP_STATE => NLW_inst_AXI_01_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_01_DFI_RST_N_BUF => NLW_inst_AXI_01_DFI_RST_N_BUF_UNCONNECTED,
      AXI_01_RDATA(255 downto 0) => AXI_01_RDATA(255 downto 0),
      AXI_01_RDATA_PARITY(31 downto 0) => AXI_01_RDATA_PARITY(31 downto 0),
      AXI_01_RID(5 downto 0) => AXI_01_RID(5 downto 0),
      AXI_01_RLAST => AXI_01_RLAST,
      AXI_01_RREADY => AXI_01_RREADY,
      AXI_01_RRESP(1 downto 0) => AXI_01_RRESP(1 downto 0),
      AXI_01_RVALID => AXI_01_RVALID,
      AXI_01_WDATA(255 downto 0) => AXI_01_WDATA(255 downto 0),
      AXI_01_WDATA_PARITY(31 downto 0) => AXI_01_WDATA_PARITY(31 downto 0),
      AXI_01_WLAST => AXI_01_WLAST,
      AXI_01_WREADY => AXI_01_WREADY,
      AXI_01_WSTRB(31 downto 0) => AXI_01_WSTRB(31 downto 0),
      AXI_01_WVALID => AXI_01_WVALID,
      AXI_02_ACLK => AXI_02_ACLK,
      AXI_02_ARADDR(32 downto 0) => AXI_02_ARADDR(32 downto 0),
      AXI_02_ARBURST(1 downto 0) => AXI_02_ARBURST(1 downto 0),
      AXI_02_ARESET_N => AXI_02_ARESET_N,
      AXI_02_ARID(5 downto 0) => AXI_02_ARID(5 downto 0),
      AXI_02_ARLEN(3 downto 0) => AXI_02_ARLEN(3 downto 0),
      AXI_02_ARREADY => AXI_02_ARREADY,
      AXI_02_ARSIZE(2 downto 0) => AXI_02_ARSIZE(2 downto 0),
      AXI_02_ARVALID => AXI_02_ARVALID,
      AXI_02_AWADDR(32 downto 0) => AXI_02_AWADDR(32 downto 0),
      AXI_02_AWBURST(1 downto 0) => AXI_02_AWBURST(1 downto 0),
      AXI_02_AWID(5 downto 0) => AXI_02_AWID(5 downto 0),
      AXI_02_AWLEN(3 downto 0) => AXI_02_AWLEN(3 downto 0),
      AXI_02_AWREADY => AXI_02_AWREADY,
      AXI_02_AWSIZE(2 downto 0) => AXI_02_AWSIZE(2 downto 0),
      AXI_02_AWVALID => AXI_02_AWVALID,
      AXI_02_BID(5 downto 0) => AXI_02_BID(5 downto 0),
      AXI_02_BREADY => AXI_02_BREADY,
      AXI_02_BRESP(1 downto 0) => AXI_02_BRESP(1 downto 0),
      AXI_02_BVALID => AXI_02_BVALID,
      AXI_02_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_02_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_02_DFI_CLK_BUF => NLW_inst_AXI_02_DFI_CLK_BUF_UNCONNECTED,
      AXI_02_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_02_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_02_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_02_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_02_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_02_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_02_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_02_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_02_DFI_INIT_COMPLETE => NLW_inst_AXI_02_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_02_DFI_PHYUPD_REQ => NLW_inst_AXI_02_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_02_DFI_PHY_LP_STATE => NLW_inst_AXI_02_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_02_DFI_RST_N_BUF => NLW_inst_AXI_02_DFI_RST_N_BUF_UNCONNECTED,
      AXI_02_MC_STATUS(5 downto 0) => NLW_inst_AXI_02_MC_STATUS_UNCONNECTED(5 downto 0),
      AXI_02_PHY_STATUS(7 downto 0) => NLW_inst_AXI_02_PHY_STATUS_UNCONNECTED(7 downto 0),
      AXI_02_RDATA(255 downto 0) => AXI_02_RDATA(255 downto 0),
      AXI_02_RDATA_PARITY(31 downto 0) => AXI_02_RDATA_PARITY(31 downto 0),
      AXI_02_RID(5 downto 0) => AXI_02_RID(5 downto 0),
      AXI_02_RLAST => AXI_02_RLAST,
      AXI_02_RREADY => AXI_02_RREADY,
      AXI_02_RRESP(1 downto 0) => AXI_02_RRESP(1 downto 0),
      AXI_02_RVALID => AXI_02_RVALID,
      AXI_02_WDATA(255 downto 0) => AXI_02_WDATA(255 downto 0),
      AXI_02_WDATA_PARITY(31 downto 0) => AXI_02_WDATA_PARITY(31 downto 0),
      AXI_02_WLAST => AXI_02_WLAST,
      AXI_02_WREADY => AXI_02_WREADY,
      AXI_02_WSTRB(31 downto 0) => AXI_02_WSTRB(31 downto 0),
      AXI_02_WVALID => AXI_02_WVALID,
      AXI_03_ACLK => AXI_03_ACLK,
      AXI_03_ARADDR(32 downto 0) => AXI_03_ARADDR(32 downto 0),
      AXI_03_ARBURST(1 downto 0) => AXI_03_ARBURST(1 downto 0),
      AXI_03_ARESET_N => AXI_03_ARESET_N,
      AXI_03_ARID(5 downto 0) => AXI_03_ARID(5 downto 0),
      AXI_03_ARLEN(3 downto 0) => AXI_03_ARLEN(3 downto 0),
      AXI_03_ARREADY => AXI_03_ARREADY,
      AXI_03_ARSIZE(2 downto 0) => AXI_03_ARSIZE(2 downto 0),
      AXI_03_ARVALID => AXI_03_ARVALID,
      AXI_03_AWADDR(32 downto 0) => AXI_03_AWADDR(32 downto 0),
      AXI_03_AWBURST(1 downto 0) => AXI_03_AWBURST(1 downto 0),
      AXI_03_AWID(5 downto 0) => AXI_03_AWID(5 downto 0),
      AXI_03_AWLEN(3 downto 0) => AXI_03_AWLEN(3 downto 0),
      AXI_03_AWREADY => AXI_03_AWREADY,
      AXI_03_AWSIZE(2 downto 0) => AXI_03_AWSIZE(2 downto 0),
      AXI_03_AWVALID => AXI_03_AWVALID,
      AXI_03_BID(5 downto 0) => AXI_03_BID(5 downto 0),
      AXI_03_BREADY => AXI_03_BREADY,
      AXI_03_BRESP(1 downto 0) => AXI_03_BRESP(1 downto 0),
      AXI_03_BVALID => AXI_03_BVALID,
      AXI_03_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_03_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_03_DFI_CLK_BUF => NLW_inst_AXI_03_DFI_CLK_BUF_UNCONNECTED,
      AXI_03_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_03_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_03_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_03_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_03_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_03_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_03_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_03_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_03_DFI_INIT_COMPLETE => NLW_inst_AXI_03_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_03_DFI_PHYUPD_REQ => NLW_inst_AXI_03_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_03_DFI_PHY_LP_STATE => NLW_inst_AXI_03_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_03_DFI_RST_N_BUF => NLW_inst_AXI_03_DFI_RST_N_BUF_UNCONNECTED,
      AXI_03_RDATA(255 downto 0) => AXI_03_RDATA(255 downto 0),
      AXI_03_RDATA_PARITY(31 downto 0) => AXI_03_RDATA_PARITY(31 downto 0),
      AXI_03_RID(5 downto 0) => AXI_03_RID(5 downto 0),
      AXI_03_RLAST => AXI_03_RLAST,
      AXI_03_RREADY => AXI_03_RREADY,
      AXI_03_RRESP(1 downto 0) => AXI_03_RRESP(1 downto 0),
      AXI_03_RVALID => AXI_03_RVALID,
      AXI_03_WDATA(255 downto 0) => AXI_03_WDATA(255 downto 0),
      AXI_03_WDATA_PARITY(31 downto 0) => AXI_03_WDATA_PARITY(31 downto 0),
      AXI_03_WLAST => AXI_03_WLAST,
      AXI_03_WREADY => AXI_03_WREADY,
      AXI_03_WSTRB(31 downto 0) => AXI_03_WSTRB(31 downto 0),
      AXI_03_WVALID => AXI_03_WVALID,
      AXI_04_ACLK => AXI_04_ACLK,
      AXI_04_ARADDR(32 downto 0) => AXI_04_ARADDR(32 downto 0),
      AXI_04_ARBURST(1 downto 0) => AXI_04_ARBURST(1 downto 0),
      AXI_04_ARESET_N => AXI_04_ARESET_N,
      AXI_04_ARID(5 downto 0) => AXI_04_ARID(5 downto 0),
      AXI_04_ARLEN(3 downto 0) => AXI_04_ARLEN(3 downto 0),
      AXI_04_ARREADY => AXI_04_ARREADY,
      AXI_04_ARSIZE(2 downto 0) => AXI_04_ARSIZE(2 downto 0),
      AXI_04_ARVALID => AXI_04_ARVALID,
      AXI_04_AWADDR(32 downto 0) => AXI_04_AWADDR(32 downto 0),
      AXI_04_AWBURST(1 downto 0) => AXI_04_AWBURST(1 downto 0),
      AXI_04_AWID(5 downto 0) => AXI_04_AWID(5 downto 0),
      AXI_04_AWLEN(3 downto 0) => AXI_04_AWLEN(3 downto 0),
      AXI_04_AWREADY => AXI_04_AWREADY,
      AXI_04_AWSIZE(2 downto 0) => AXI_04_AWSIZE(2 downto 0),
      AXI_04_AWVALID => AXI_04_AWVALID,
      AXI_04_BID(5 downto 0) => AXI_04_BID(5 downto 0),
      AXI_04_BREADY => AXI_04_BREADY,
      AXI_04_BRESP(1 downto 0) => AXI_04_BRESP(1 downto 0),
      AXI_04_BVALID => AXI_04_BVALID,
      AXI_04_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_04_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_04_DFI_CLK_BUF => NLW_inst_AXI_04_DFI_CLK_BUF_UNCONNECTED,
      AXI_04_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_04_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_04_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_04_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_04_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_04_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_04_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_04_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_04_DFI_INIT_COMPLETE => NLW_inst_AXI_04_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_04_DFI_PHYUPD_REQ => NLW_inst_AXI_04_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_04_DFI_PHY_LP_STATE => NLW_inst_AXI_04_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_04_DFI_RST_N_BUF => NLW_inst_AXI_04_DFI_RST_N_BUF_UNCONNECTED,
      AXI_04_MC_STATUS(5 downto 0) => NLW_inst_AXI_04_MC_STATUS_UNCONNECTED(5 downto 0),
      AXI_04_PHY_STATUS(7 downto 0) => NLW_inst_AXI_04_PHY_STATUS_UNCONNECTED(7 downto 0),
      AXI_04_RDATA(255 downto 0) => AXI_04_RDATA(255 downto 0),
      AXI_04_RDATA_PARITY(31 downto 0) => AXI_04_RDATA_PARITY(31 downto 0),
      AXI_04_RID(5 downto 0) => AXI_04_RID(5 downto 0),
      AXI_04_RLAST => AXI_04_RLAST,
      AXI_04_RREADY => AXI_04_RREADY,
      AXI_04_RRESP(1 downto 0) => AXI_04_RRESP(1 downto 0),
      AXI_04_RVALID => AXI_04_RVALID,
      AXI_04_WDATA(255 downto 0) => AXI_04_WDATA(255 downto 0),
      AXI_04_WDATA_PARITY(31 downto 0) => AXI_04_WDATA_PARITY(31 downto 0),
      AXI_04_WLAST => AXI_04_WLAST,
      AXI_04_WREADY => AXI_04_WREADY,
      AXI_04_WSTRB(31 downto 0) => AXI_04_WSTRB(31 downto 0),
      AXI_04_WVALID => AXI_04_WVALID,
      AXI_05_ACLK => AXI_05_ACLK,
      AXI_05_ARADDR(32 downto 0) => AXI_05_ARADDR(32 downto 0),
      AXI_05_ARBURST(1 downto 0) => AXI_05_ARBURST(1 downto 0),
      AXI_05_ARESET_N => AXI_05_ARESET_N,
      AXI_05_ARID(5 downto 0) => AXI_05_ARID(5 downto 0),
      AXI_05_ARLEN(3 downto 0) => AXI_05_ARLEN(3 downto 0),
      AXI_05_ARREADY => AXI_05_ARREADY,
      AXI_05_ARSIZE(2 downto 0) => AXI_05_ARSIZE(2 downto 0),
      AXI_05_ARVALID => AXI_05_ARVALID,
      AXI_05_AWADDR(32 downto 0) => AXI_05_AWADDR(32 downto 0),
      AXI_05_AWBURST(1 downto 0) => AXI_05_AWBURST(1 downto 0),
      AXI_05_AWID(5 downto 0) => AXI_05_AWID(5 downto 0),
      AXI_05_AWLEN(3 downto 0) => AXI_05_AWLEN(3 downto 0),
      AXI_05_AWREADY => AXI_05_AWREADY,
      AXI_05_AWSIZE(2 downto 0) => AXI_05_AWSIZE(2 downto 0),
      AXI_05_AWVALID => AXI_05_AWVALID,
      AXI_05_BID(5 downto 0) => AXI_05_BID(5 downto 0),
      AXI_05_BREADY => AXI_05_BREADY,
      AXI_05_BRESP(1 downto 0) => AXI_05_BRESP(1 downto 0),
      AXI_05_BVALID => AXI_05_BVALID,
      AXI_05_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_05_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_05_DFI_CLK_BUF => NLW_inst_AXI_05_DFI_CLK_BUF_UNCONNECTED,
      AXI_05_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_05_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_05_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_05_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_05_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_05_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_05_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_05_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_05_DFI_INIT_COMPLETE => NLW_inst_AXI_05_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_05_DFI_PHYUPD_REQ => NLW_inst_AXI_05_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_05_DFI_PHY_LP_STATE => NLW_inst_AXI_05_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_05_DFI_RST_N_BUF => NLW_inst_AXI_05_DFI_RST_N_BUF_UNCONNECTED,
      AXI_05_RDATA(255 downto 0) => AXI_05_RDATA(255 downto 0),
      AXI_05_RDATA_PARITY(31 downto 0) => AXI_05_RDATA_PARITY(31 downto 0),
      AXI_05_RID(5 downto 0) => AXI_05_RID(5 downto 0),
      AXI_05_RLAST => AXI_05_RLAST,
      AXI_05_RREADY => AXI_05_RREADY,
      AXI_05_RRESP(1 downto 0) => AXI_05_RRESP(1 downto 0),
      AXI_05_RVALID => AXI_05_RVALID,
      AXI_05_WDATA(255 downto 0) => AXI_05_WDATA(255 downto 0),
      AXI_05_WDATA_PARITY(31 downto 0) => AXI_05_WDATA_PARITY(31 downto 0),
      AXI_05_WLAST => AXI_05_WLAST,
      AXI_05_WREADY => AXI_05_WREADY,
      AXI_05_WSTRB(31 downto 0) => AXI_05_WSTRB(31 downto 0),
      AXI_05_WVALID => AXI_05_WVALID,
      AXI_06_ACLK => AXI_06_ACLK,
      AXI_06_ARADDR(32 downto 0) => AXI_06_ARADDR(32 downto 0),
      AXI_06_ARBURST(1 downto 0) => AXI_06_ARBURST(1 downto 0),
      AXI_06_ARESET_N => AXI_06_ARESET_N,
      AXI_06_ARID(5 downto 0) => AXI_06_ARID(5 downto 0),
      AXI_06_ARLEN(3 downto 0) => AXI_06_ARLEN(3 downto 0),
      AXI_06_ARREADY => AXI_06_ARREADY,
      AXI_06_ARSIZE(2 downto 0) => AXI_06_ARSIZE(2 downto 0),
      AXI_06_ARVALID => AXI_06_ARVALID,
      AXI_06_AWADDR(32 downto 0) => AXI_06_AWADDR(32 downto 0),
      AXI_06_AWBURST(1 downto 0) => AXI_06_AWBURST(1 downto 0),
      AXI_06_AWID(5 downto 0) => AXI_06_AWID(5 downto 0),
      AXI_06_AWLEN(3 downto 0) => AXI_06_AWLEN(3 downto 0),
      AXI_06_AWREADY => AXI_06_AWREADY,
      AXI_06_AWSIZE(2 downto 0) => AXI_06_AWSIZE(2 downto 0),
      AXI_06_AWVALID => AXI_06_AWVALID,
      AXI_06_BID(5 downto 0) => AXI_06_BID(5 downto 0),
      AXI_06_BREADY => AXI_06_BREADY,
      AXI_06_BRESP(1 downto 0) => AXI_06_BRESP(1 downto 0),
      AXI_06_BVALID => AXI_06_BVALID,
      AXI_06_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_06_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_06_DFI_CLK_BUF => NLW_inst_AXI_06_DFI_CLK_BUF_UNCONNECTED,
      AXI_06_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_06_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_06_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_06_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_06_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_06_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_06_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_06_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_06_DFI_INIT_COMPLETE => NLW_inst_AXI_06_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_06_DFI_PHYUPD_REQ => NLW_inst_AXI_06_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_06_DFI_PHY_LP_STATE => NLW_inst_AXI_06_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_06_DFI_RST_N_BUF => NLW_inst_AXI_06_DFI_RST_N_BUF_UNCONNECTED,
      AXI_06_MC_STATUS(5 downto 0) => NLW_inst_AXI_06_MC_STATUS_UNCONNECTED(5 downto 0),
      AXI_06_PHY_STATUS(7 downto 0) => NLW_inst_AXI_06_PHY_STATUS_UNCONNECTED(7 downto 0),
      AXI_06_RDATA(255 downto 0) => AXI_06_RDATA(255 downto 0),
      AXI_06_RDATA_PARITY(31 downto 0) => AXI_06_RDATA_PARITY(31 downto 0),
      AXI_06_RID(5 downto 0) => AXI_06_RID(5 downto 0),
      AXI_06_RLAST => AXI_06_RLAST,
      AXI_06_RREADY => AXI_06_RREADY,
      AXI_06_RRESP(1 downto 0) => AXI_06_RRESP(1 downto 0),
      AXI_06_RVALID => AXI_06_RVALID,
      AXI_06_WDATA(255 downto 0) => AXI_06_WDATA(255 downto 0),
      AXI_06_WDATA_PARITY(31 downto 0) => AXI_06_WDATA_PARITY(31 downto 0),
      AXI_06_WLAST => AXI_06_WLAST,
      AXI_06_WREADY => AXI_06_WREADY,
      AXI_06_WSTRB(31 downto 0) => AXI_06_WSTRB(31 downto 0),
      AXI_06_WVALID => AXI_06_WVALID,
      AXI_07_ACLK => AXI_07_ACLK,
      AXI_07_ARADDR(32 downto 0) => AXI_07_ARADDR(32 downto 0),
      AXI_07_ARBURST(1 downto 0) => AXI_07_ARBURST(1 downto 0),
      AXI_07_ARESET_N => AXI_07_ARESET_N,
      AXI_07_ARID(5 downto 0) => AXI_07_ARID(5 downto 0),
      AXI_07_ARLEN(3 downto 0) => AXI_07_ARLEN(3 downto 0),
      AXI_07_ARREADY => AXI_07_ARREADY,
      AXI_07_ARSIZE(2 downto 0) => AXI_07_ARSIZE(2 downto 0),
      AXI_07_ARVALID => AXI_07_ARVALID,
      AXI_07_AWADDR(32 downto 0) => AXI_07_AWADDR(32 downto 0),
      AXI_07_AWBURST(1 downto 0) => AXI_07_AWBURST(1 downto 0),
      AXI_07_AWID(5 downto 0) => AXI_07_AWID(5 downto 0),
      AXI_07_AWLEN(3 downto 0) => AXI_07_AWLEN(3 downto 0),
      AXI_07_AWREADY => AXI_07_AWREADY,
      AXI_07_AWSIZE(2 downto 0) => AXI_07_AWSIZE(2 downto 0),
      AXI_07_AWVALID => AXI_07_AWVALID,
      AXI_07_BID(5 downto 0) => AXI_07_BID(5 downto 0),
      AXI_07_BREADY => AXI_07_BREADY,
      AXI_07_BRESP(1 downto 0) => AXI_07_BRESP(1 downto 0),
      AXI_07_BVALID => AXI_07_BVALID,
      AXI_07_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_07_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_07_DFI_CLK_BUF => NLW_inst_AXI_07_DFI_CLK_BUF_UNCONNECTED,
      AXI_07_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_07_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_07_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_07_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_07_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_07_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_07_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_07_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_07_DFI_INIT_COMPLETE => NLW_inst_AXI_07_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_07_DFI_PHYUPD_REQ => NLW_inst_AXI_07_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_07_DFI_PHY_LP_STATE => NLW_inst_AXI_07_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_07_DFI_RST_N_BUF => NLW_inst_AXI_07_DFI_RST_N_BUF_UNCONNECTED,
      AXI_07_RDATA(255 downto 0) => AXI_07_RDATA(255 downto 0),
      AXI_07_RDATA_PARITY(31 downto 0) => AXI_07_RDATA_PARITY(31 downto 0),
      AXI_07_RID(5 downto 0) => AXI_07_RID(5 downto 0),
      AXI_07_RLAST => AXI_07_RLAST,
      AXI_07_RREADY => AXI_07_RREADY,
      AXI_07_RRESP(1 downto 0) => AXI_07_RRESP(1 downto 0),
      AXI_07_RVALID => AXI_07_RVALID,
      AXI_07_WDATA(255 downto 0) => AXI_07_WDATA(255 downto 0),
      AXI_07_WDATA_PARITY(31 downto 0) => AXI_07_WDATA_PARITY(31 downto 0),
      AXI_07_WLAST => AXI_07_WLAST,
      AXI_07_WREADY => AXI_07_WREADY,
      AXI_07_WSTRB(31 downto 0) => AXI_07_WSTRB(31 downto 0),
      AXI_07_WVALID => AXI_07_WVALID,
      AXI_08_ACLK => AXI_08_ACLK,
      AXI_08_ARADDR(32 downto 0) => AXI_08_ARADDR(32 downto 0),
      AXI_08_ARBURST(1 downto 0) => AXI_08_ARBURST(1 downto 0),
      AXI_08_ARESET_N => AXI_08_ARESET_N,
      AXI_08_ARID(5 downto 0) => AXI_08_ARID(5 downto 0),
      AXI_08_ARLEN(3 downto 0) => AXI_08_ARLEN(3 downto 0),
      AXI_08_ARREADY => AXI_08_ARREADY,
      AXI_08_ARSIZE(2 downto 0) => AXI_08_ARSIZE(2 downto 0),
      AXI_08_ARVALID => AXI_08_ARVALID,
      AXI_08_AWADDR(32 downto 0) => AXI_08_AWADDR(32 downto 0),
      AXI_08_AWBURST(1 downto 0) => AXI_08_AWBURST(1 downto 0),
      AXI_08_AWID(5 downto 0) => AXI_08_AWID(5 downto 0),
      AXI_08_AWLEN(3 downto 0) => AXI_08_AWLEN(3 downto 0),
      AXI_08_AWREADY => AXI_08_AWREADY,
      AXI_08_AWSIZE(2 downto 0) => AXI_08_AWSIZE(2 downto 0),
      AXI_08_AWVALID => AXI_08_AWVALID,
      AXI_08_BID(5 downto 0) => AXI_08_BID(5 downto 0),
      AXI_08_BREADY => AXI_08_BREADY,
      AXI_08_BRESP(1 downto 0) => AXI_08_BRESP(1 downto 0),
      AXI_08_BVALID => AXI_08_BVALID,
      AXI_08_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_08_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_08_DFI_CLK_BUF => NLW_inst_AXI_08_DFI_CLK_BUF_UNCONNECTED,
      AXI_08_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_08_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_08_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_08_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_08_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_08_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_08_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_08_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_08_DFI_INIT_COMPLETE => NLW_inst_AXI_08_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_08_DFI_PHYUPD_REQ => NLW_inst_AXI_08_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_08_DFI_PHY_LP_STATE => NLW_inst_AXI_08_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_08_DFI_RST_N_BUF => NLW_inst_AXI_08_DFI_RST_N_BUF_UNCONNECTED,
      AXI_08_MC_STATUS(5 downto 0) => NLW_inst_AXI_08_MC_STATUS_UNCONNECTED(5 downto 0),
      AXI_08_PHY_STATUS(7 downto 0) => NLW_inst_AXI_08_PHY_STATUS_UNCONNECTED(7 downto 0),
      AXI_08_RDATA(255 downto 0) => AXI_08_RDATA(255 downto 0),
      AXI_08_RDATA_PARITY(31 downto 0) => AXI_08_RDATA_PARITY(31 downto 0),
      AXI_08_RID(5 downto 0) => AXI_08_RID(5 downto 0),
      AXI_08_RLAST => AXI_08_RLAST,
      AXI_08_RREADY => AXI_08_RREADY,
      AXI_08_RRESP(1 downto 0) => AXI_08_RRESP(1 downto 0),
      AXI_08_RVALID => AXI_08_RVALID,
      AXI_08_WDATA(255 downto 0) => AXI_08_WDATA(255 downto 0),
      AXI_08_WDATA_PARITY(31 downto 0) => AXI_08_WDATA_PARITY(31 downto 0),
      AXI_08_WLAST => AXI_08_WLAST,
      AXI_08_WREADY => AXI_08_WREADY,
      AXI_08_WSTRB(31 downto 0) => AXI_08_WSTRB(31 downto 0),
      AXI_08_WVALID => AXI_08_WVALID,
      AXI_09_ACLK => AXI_09_ACLK,
      AXI_09_ARADDR(32 downto 0) => AXI_09_ARADDR(32 downto 0),
      AXI_09_ARBURST(1 downto 0) => AXI_09_ARBURST(1 downto 0),
      AXI_09_ARESET_N => AXI_09_ARESET_N,
      AXI_09_ARID(5 downto 0) => AXI_09_ARID(5 downto 0),
      AXI_09_ARLEN(3 downto 0) => AXI_09_ARLEN(3 downto 0),
      AXI_09_ARREADY => AXI_09_ARREADY,
      AXI_09_ARSIZE(2 downto 0) => AXI_09_ARSIZE(2 downto 0),
      AXI_09_ARVALID => AXI_09_ARVALID,
      AXI_09_AWADDR(32 downto 0) => AXI_09_AWADDR(32 downto 0),
      AXI_09_AWBURST(1 downto 0) => AXI_09_AWBURST(1 downto 0),
      AXI_09_AWID(5 downto 0) => AXI_09_AWID(5 downto 0),
      AXI_09_AWLEN(3 downto 0) => AXI_09_AWLEN(3 downto 0),
      AXI_09_AWREADY => AXI_09_AWREADY,
      AXI_09_AWSIZE(2 downto 0) => AXI_09_AWSIZE(2 downto 0),
      AXI_09_AWVALID => AXI_09_AWVALID,
      AXI_09_BID(5 downto 0) => AXI_09_BID(5 downto 0),
      AXI_09_BREADY => AXI_09_BREADY,
      AXI_09_BRESP(1 downto 0) => AXI_09_BRESP(1 downto 0),
      AXI_09_BVALID => AXI_09_BVALID,
      AXI_09_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_09_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_09_DFI_CLK_BUF => NLW_inst_AXI_09_DFI_CLK_BUF_UNCONNECTED,
      AXI_09_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_09_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_09_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_09_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_09_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_09_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_09_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_09_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_09_DFI_INIT_COMPLETE => NLW_inst_AXI_09_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_09_DFI_PHYUPD_REQ => NLW_inst_AXI_09_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_09_DFI_PHY_LP_STATE => NLW_inst_AXI_09_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_09_DFI_RST_N_BUF => NLW_inst_AXI_09_DFI_RST_N_BUF_UNCONNECTED,
      AXI_09_RDATA(255 downto 0) => AXI_09_RDATA(255 downto 0),
      AXI_09_RDATA_PARITY(31 downto 0) => AXI_09_RDATA_PARITY(31 downto 0),
      AXI_09_RID(5 downto 0) => AXI_09_RID(5 downto 0),
      AXI_09_RLAST => AXI_09_RLAST,
      AXI_09_RREADY => AXI_09_RREADY,
      AXI_09_RRESP(1 downto 0) => AXI_09_RRESP(1 downto 0),
      AXI_09_RVALID => AXI_09_RVALID,
      AXI_09_WDATA(255 downto 0) => AXI_09_WDATA(255 downto 0),
      AXI_09_WDATA_PARITY(31 downto 0) => AXI_09_WDATA_PARITY(31 downto 0),
      AXI_09_WLAST => AXI_09_WLAST,
      AXI_09_WREADY => AXI_09_WREADY,
      AXI_09_WSTRB(31 downto 0) => AXI_09_WSTRB(31 downto 0),
      AXI_09_WVALID => AXI_09_WVALID,
      AXI_10_ACLK => AXI_10_ACLK,
      AXI_10_ARADDR(32 downto 0) => AXI_10_ARADDR(32 downto 0),
      AXI_10_ARBURST(1 downto 0) => AXI_10_ARBURST(1 downto 0),
      AXI_10_ARESET_N => AXI_10_ARESET_N,
      AXI_10_ARID(5 downto 0) => AXI_10_ARID(5 downto 0),
      AXI_10_ARLEN(3 downto 0) => AXI_10_ARLEN(3 downto 0),
      AXI_10_ARREADY => AXI_10_ARREADY,
      AXI_10_ARSIZE(2 downto 0) => AXI_10_ARSIZE(2 downto 0),
      AXI_10_ARVALID => AXI_10_ARVALID,
      AXI_10_AWADDR(32 downto 0) => AXI_10_AWADDR(32 downto 0),
      AXI_10_AWBURST(1 downto 0) => AXI_10_AWBURST(1 downto 0),
      AXI_10_AWID(5 downto 0) => AXI_10_AWID(5 downto 0),
      AXI_10_AWLEN(3 downto 0) => AXI_10_AWLEN(3 downto 0),
      AXI_10_AWREADY => AXI_10_AWREADY,
      AXI_10_AWSIZE(2 downto 0) => AXI_10_AWSIZE(2 downto 0),
      AXI_10_AWVALID => AXI_10_AWVALID,
      AXI_10_BID(5 downto 0) => AXI_10_BID(5 downto 0),
      AXI_10_BREADY => AXI_10_BREADY,
      AXI_10_BRESP(1 downto 0) => AXI_10_BRESP(1 downto 0),
      AXI_10_BVALID => AXI_10_BVALID,
      AXI_10_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_10_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_10_DFI_CLK_BUF => NLW_inst_AXI_10_DFI_CLK_BUF_UNCONNECTED,
      AXI_10_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_10_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_10_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_10_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_10_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_10_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_10_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_10_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_10_DFI_INIT_COMPLETE => NLW_inst_AXI_10_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_10_DFI_PHYUPD_REQ => NLW_inst_AXI_10_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_10_DFI_PHY_LP_STATE => NLW_inst_AXI_10_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_10_DFI_RST_N_BUF => NLW_inst_AXI_10_DFI_RST_N_BUF_UNCONNECTED,
      AXI_10_MC_STATUS(5 downto 0) => NLW_inst_AXI_10_MC_STATUS_UNCONNECTED(5 downto 0),
      AXI_10_PHY_STATUS(7 downto 0) => NLW_inst_AXI_10_PHY_STATUS_UNCONNECTED(7 downto 0),
      AXI_10_RDATA(255 downto 0) => AXI_10_RDATA(255 downto 0),
      AXI_10_RDATA_PARITY(31 downto 0) => AXI_10_RDATA_PARITY(31 downto 0),
      AXI_10_RID(5 downto 0) => AXI_10_RID(5 downto 0),
      AXI_10_RLAST => AXI_10_RLAST,
      AXI_10_RREADY => AXI_10_RREADY,
      AXI_10_RRESP(1 downto 0) => AXI_10_RRESP(1 downto 0),
      AXI_10_RVALID => AXI_10_RVALID,
      AXI_10_WDATA(255 downto 0) => AXI_10_WDATA(255 downto 0),
      AXI_10_WDATA_PARITY(31 downto 0) => AXI_10_WDATA_PARITY(31 downto 0),
      AXI_10_WLAST => AXI_10_WLAST,
      AXI_10_WREADY => AXI_10_WREADY,
      AXI_10_WSTRB(31 downto 0) => AXI_10_WSTRB(31 downto 0),
      AXI_10_WVALID => AXI_10_WVALID,
      AXI_11_ACLK => AXI_11_ACLK,
      AXI_11_ARADDR(32 downto 0) => AXI_11_ARADDR(32 downto 0),
      AXI_11_ARBURST(1 downto 0) => AXI_11_ARBURST(1 downto 0),
      AXI_11_ARESET_N => AXI_11_ARESET_N,
      AXI_11_ARID(5 downto 0) => AXI_11_ARID(5 downto 0),
      AXI_11_ARLEN(3 downto 0) => AXI_11_ARLEN(3 downto 0),
      AXI_11_ARREADY => AXI_11_ARREADY,
      AXI_11_ARSIZE(2 downto 0) => AXI_11_ARSIZE(2 downto 0),
      AXI_11_ARVALID => AXI_11_ARVALID,
      AXI_11_AWADDR(32 downto 0) => AXI_11_AWADDR(32 downto 0),
      AXI_11_AWBURST(1 downto 0) => AXI_11_AWBURST(1 downto 0),
      AXI_11_AWID(5 downto 0) => AXI_11_AWID(5 downto 0),
      AXI_11_AWLEN(3 downto 0) => AXI_11_AWLEN(3 downto 0),
      AXI_11_AWREADY => AXI_11_AWREADY,
      AXI_11_AWSIZE(2 downto 0) => AXI_11_AWSIZE(2 downto 0),
      AXI_11_AWVALID => AXI_11_AWVALID,
      AXI_11_BID(5 downto 0) => AXI_11_BID(5 downto 0),
      AXI_11_BREADY => AXI_11_BREADY,
      AXI_11_BRESP(1 downto 0) => AXI_11_BRESP(1 downto 0),
      AXI_11_BVALID => AXI_11_BVALID,
      AXI_11_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_11_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_11_DFI_CLK_BUF => NLW_inst_AXI_11_DFI_CLK_BUF_UNCONNECTED,
      AXI_11_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_11_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_11_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_11_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_11_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_11_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_11_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_11_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_11_DFI_INIT_COMPLETE => NLW_inst_AXI_11_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_11_DFI_PHYUPD_REQ => NLW_inst_AXI_11_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_11_DFI_PHY_LP_STATE => NLW_inst_AXI_11_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_11_DFI_RST_N_BUF => NLW_inst_AXI_11_DFI_RST_N_BUF_UNCONNECTED,
      AXI_11_RDATA(255 downto 0) => AXI_11_RDATA(255 downto 0),
      AXI_11_RDATA_PARITY(31 downto 0) => AXI_11_RDATA_PARITY(31 downto 0),
      AXI_11_RID(5 downto 0) => AXI_11_RID(5 downto 0),
      AXI_11_RLAST => AXI_11_RLAST,
      AXI_11_RREADY => AXI_11_RREADY,
      AXI_11_RRESP(1 downto 0) => AXI_11_RRESP(1 downto 0),
      AXI_11_RVALID => AXI_11_RVALID,
      AXI_11_WDATA(255 downto 0) => AXI_11_WDATA(255 downto 0),
      AXI_11_WDATA_PARITY(31 downto 0) => AXI_11_WDATA_PARITY(31 downto 0),
      AXI_11_WLAST => AXI_11_WLAST,
      AXI_11_WREADY => AXI_11_WREADY,
      AXI_11_WSTRB(31 downto 0) => AXI_11_WSTRB(31 downto 0),
      AXI_11_WVALID => AXI_11_WVALID,
      AXI_12_ACLK => AXI_12_ACLK,
      AXI_12_ARADDR(32 downto 0) => AXI_12_ARADDR(32 downto 0),
      AXI_12_ARBURST(1 downto 0) => AXI_12_ARBURST(1 downto 0),
      AXI_12_ARESET_N => AXI_12_ARESET_N,
      AXI_12_ARID(5 downto 0) => AXI_12_ARID(5 downto 0),
      AXI_12_ARLEN(3 downto 0) => AXI_12_ARLEN(3 downto 0),
      AXI_12_ARREADY => AXI_12_ARREADY,
      AXI_12_ARSIZE(2 downto 0) => AXI_12_ARSIZE(2 downto 0),
      AXI_12_ARVALID => AXI_12_ARVALID,
      AXI_12_AWADDR(32 downto 0) => AXI_12_AWADDR(32 downto 0),
      AXI_12_AWBURST(1 downto 0) => AXI_12_AWBURST(1 downto 0),
      AXI_12_AWID(5 downto 0) => AXI_12_AWID(5 downto 0),
      AXI_12_AWLEN(3 downto 0) => AXI_12_AWLEN(3 downto 0),
      AXI_12_AWREADY => AXI_12_AWREADY,
      AXI_12_AWSIZE(2 downto 0) => AXI_12_AWSIZE(2 downto 0),
      AXI_12_AWVALID => AXI_12_AWVALID,
      AXI_12_BID(5 downto 0) => AXI_12_BID(5 downto 0),
      AXI_12_BREADY => AXI_12_BREADY,
      AXI_12_BRESP(1 downto 0) => AXI_12_BRESP(1 downto 0),
      AXI_12_BVALID => AXI_12_BVALID,
      AXI_12_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_12_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_12_DFI_CLK_BUF => NLW_inst_AXI_12_DFI_CLK_BUF_UNCONNECTED,
      AXI_12_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_12_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_12_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_12_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_12_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_12_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_12_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_12_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_12_DFI_INIT_COMPLETE => NLW_inst_AXI_12_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_12_DFI_PHYUPD_REQ => NLW_inst_AXI_12_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_12_DFI_PHY_LP_STATE => NLW_inst_AXI_12_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_12_DFI_RST_N_BUF => NLW_inst_AXI_12_DFI_RST_N_BUF_UNCONNECTED,
      AXI_12_MC_STATUS(5 downto 0) => NLW_inst_AXI_12_MC_STATUS_UNCONNECTED(5 downto 0),
      AXI_12_PHY_STATUS(7 downto 0) => NLW_inst_AXI_12_PHY_STATUS_UNCONNECTED(7 downto 0),
      AXI_12_RDATA(255 downto 0) => AXI_12_RDATA(255 downto 0),
      AXI_12_RDATA_PARITY(31 downto 0) => AXI_12_RDATA_PARITY(31 downto 0),
      AXI_12_RID(5 downto 0) => AXI_12_RID(5 downto 0),
      AXI_12_RLAST => AXI_12_RLAST,
      AXI_12_RREADY => AXI_12_RREADY,
      AXI_12_RRESP(1 downto 0) => AXI_12_RRESP(1 downto 0),
      AXI_12_RVALID => AXI_12_RVALID,
      AXI_12_WDATA(255 downto 0) => AXI_12_WDATA(255 downto 0),
      AXI_12_WDATA_PARITY(31 downto 0) => AXI_12_WDATA_PARITY(31 downto 0),
      AXI_12_WLAST => AXI_12_WLAST,
      AXI_12_WREADY => AXI_12_WREADY,
      AXI_12_WSTRB(31 downto 0) => AXI_12_WSTRB(31 downto 0),
      AXI_12_WVALID => AXI_12_WVALID,
      AXI_13_ACLK => AXI_13_ACLK,
      AXI_13_ARADDR(32 downto 0) => AXI_13_ARADDR(32 downto 0),
      AXI_13_ARBURST(1 downto 0) => AXI_13_ARBURST(1 downto 0),
      AXI_13_ARESET_N => AXI_13_ARESET_N,
      AXI_13_ARID(5 downto 0) => AXI_13_ARID(5 downto 0),
      AXI_13_ARLEN(3 downto 0) => AXI_13_ARLEN(3 downto 0),
      AXI_13_ARREADY => AXI_13_ARREADY,
      AXI_13_ARSIZE(2 downto 0) => AXI_13_ARSIZE(2 downto 0),
      AXI_13_ARVALID => AXI_13_ARVALID,
      AXI_13_AWADDR(32 downto 0) => AXI_13_AWADDR(32 downto 0),
      AXI_13_AWBURST(1 downto 0) => AXI_13_AWBURST(1 downto 0),
      AXI_13_AWID(5 downto 0) => AXI_13_AWID(5 downto 0),
      AXI_13_AWLEN(3 downto 0) => AXI_13_AWLEN(3 downto 0),
      AXI_13_AWREADY => AXI_13_AWREADY,
      AXI_13_AWSIZE(2 downto 0) => AXI_13_AWSIZE(2 downto 0),
      AXI_13_AWVALID => AXI_13_AWVALID,
      AXI_13_BID(5 downto 0) => AXI_13_BID(5 downto 0),
      AXI_13_BREADY => AXI_13_BREADY,
      AXI_13_BRESP(1 downto 0) => AXI_13_BRESP(1 downto 0),
      AXI_13_BVALID => AXI_13_BVALID,
      AXI_13_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_13_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_13_DFI_CLK_BUF => NLW_inst_AXI_13_DFI_CLK_BUF_UNCONNECTED,
      AXI_13_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_13_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_13_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_13_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_13_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_13_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_13_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_13_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_13_DFI_INIT_COMPLETE => NLW_inst_AXI_13_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_13_DFI_PHYUPD_REQ => NLW_inst_AXI_13_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_13_DFI_PHY_LP_STATE => NLW_inst_AXI_13_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_13_DFI_RST_N_BUF => NLW_inst_AXI_13_DFI_RST_N_BUF_UNCONNECTED,
      AXI_13_RDATA(255 downto 0) => AXI_13_RDATA(255 downto 0),
      AXI_13_RDATA_PARITY(31 downto 0) => AXI_13_RDATA_PARITY(31 downto 0),
      AXI_13_RID(5 downto 0) => AXI_13_RID(5 downto 0),
      AXI_13_RLAST => AXI_13_RLAST,
      AXI_13_RREADY => AXI_13_RREADY,
      AXI_13_RRESP(1 downto 0) => AXI_13_RRESP(1 downto 0),
      AXI_13_RVALID => AXI_13_RVALID,
      AXI_13_WDATA(255 downto 0) => AXI_13_WDATA(255 downto 0),
      AXI_13_WDATA_PARITY(31 downto 0) => AXI_13_WDATA_PARITY(31 downto 0),
      AXI_13_WLAST => AXI_13_WLAST,
      AXI_13_WREADY => AXI_13_WREADY,
      AXI_13_WSTRB(31 downto 0) => AXI_13_WSTRB(31 downto 0),
      AXI_13_WVALID => AXI_13_WVALID,
      AXI_14_ACLK => AXI_14_ACLK,
      AXI_14_ARADDR(32 downto 0) => AXI_14_ARADDR(32 downto 0),
      AXI_14_ARBURST(1 downto 0) => AXI_14_ARBURST(1 downto 0),
      AXI_14_ARESET_N => AXI_14_ARESET_N,
      AXI_14_ARID(5 downto 0) => AXI_14_ARID(5 downto 0),
      AXI_14_ARLEN(3 downto 0) => AXI_14_ARLEN(3 downto 0),
      AXI_14_ARREADY => AXI_14_ARREADY,
      AXI_14_ARSIZE(2 downto 0) => AXI_14_ARSIZE(2 downto 0),
      AXI_14_ARVALID => AXI_14_ARVALID,
      AXI_14_AWADDR(32 downto 0) => AXI_14_AWADDR(32 downto 0),
      AXI_14_AWBURST(1 downto 0) => AXI_14_AWBURST(1 downto 0),
      AXI_14_AWID(5 downto 0) => AXI_14_AWID(5 downto 0),
      AXI_14_AWLEN(3 downto 0) => AXI_14_AWLEN(3 downto 0),
      AXI_14_AWREADY => AXI_14_AWREADY,
      AXI_14_AWSIZE(2 downto 0) => AXI_14_AWSIZE(2 downto 0),
      AXI_14_AWVALID => AXI_14_AWVALID,
      AXI_14_BID(5 downto 0) => AXI_14_BID(5 downto 0),
      AXI_14_BREADY => AXI_14_BREADY,
      AXI_14_BRESP(1 downto 0) => AXI_14_BRESP(1 downto 0),
      AXI_14_BVALID => AXI_14_BVALID,
      AXI_14_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_14_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_14_DFI_CLK_BUF => NLW_inst_AXI_14_DFI_CLK_BUF_UNCONNECTED,
      AXI_14_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_14_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_14_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_14_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_14_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_14_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_14_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_14_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_14_DFI_INIT_COMPLETE => NLW_inst_AXI_14_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_14_DFI_PHYUPD_REQ => NLW_inst_AXI_14_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_14_DFI_PHY_LP_STATE => NLW_inst_AXI_14_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_14_DFI_RST_N_BUF => NLW_inst_AXI_14_DFI_RST_N_BUF_UNCONNECTED,
      AXI_14_MC_STATUS(5 downto 0) => NLW_inst_AXI_14_MC_STATUS_UNCONNECTED(5 downto 0),
      AXI_14_PHY_STATUS(7 downto 0) => NLW_inst_AXI_14_PHY_STATUS_UNCONNECTED(7 downto 0),
      AXI_14_RDATA(255 downto 0) => AXI_14_RDATA(255 downto 0),
      AXI_14_RDATA_PARITY(31 downto 0) => AXI_14_RDATA_PARITY(31 downto 0),
      AXI_14_RID(5 downto 0) => AXI_14_RID(5 downto 0),
      AXI_14_RLAST => AXI_14_RLAST,
      AXI_14_RREADY => AXI_14_RREADY,
      AXI_14_RRESP(1 downto 0) => AXI_14_RRESP(1 downto 0),
      AXI_14_RVALID => AXI_14_RVALID,
      AXI_14_WDATA(255 downto 0) => AXI_14_WDATA(255 downto 0),
      AXI_14_WDATA_PARITY(31 downto 0) => AXI_14_WDATA_PARITY(31 downto 0),
      AXI_14_WLAST => AXI_14_WLAST,
      AXI_14_WREADY => AXI_14_WREADY,
      AXI_14_WSTRB(31 downto 0) => AXI_14_WSTRB(31 downto 0),
      AXI_14_WVALID => AXI_14_WVALID,
      AXI_15_ACLK => AXI_15_ACLK,
      AXI_15_ARADDR(32 downto 0) => AXI_15_ARADDR(32 downto 0),
      AXI_15_ARBURST(1 downto 0) => AXI_15_ARBURST(1 downto 0),
      AXI_15_ARESET_N => AXI_15_ARESET_N,
      AXI_15_ARID(5 downto 0) => AXI_15_ARID(5 downto 0),
      AXI_15_ARLEN(3 downto 0) => AXI_15_ARLEN(3 downto 0),
      AXI_15_ARREADY => AXI_15_ARREADY,
      AXI_15_ARSIZE(2 downto 0) => AXI_15_ARSIZE(2 downto 0),
      AXI_15_ARVALID => AXI_15_ARVALID,
      AXI_15_AWADDR(32 downto 0) => AXI_15_AWADDR(32 downto 0),
      AXI_15_AWBURST(1 downto 0) => AXI_15_AWBURST(1 downto 0),
      AXI_15_AWID(5 downto 0) => AXI_15_AWID(5 downto 0),
      AXI_15_AWLEN(3 downto 0) => AXI_15_AWLEN(3 downto 0),
      AXI_15_AWREADY => AXI_15_AWREADY,
      AXI_15_AWSIZE(2 downto 0) => AXI_15_AWSIZE(2 downto 0),
      AXI_15_AWVALID => AXI_15_AWVALID,
      AXI_15_BID(5 downto 0) => AXI_15_BID(5 downto 0),
      AXI_15_BREADY => AXI_15_BREADY,
      AXI_15_BRESP(1 downto 0) => AXI_15_BRESP(1 downto 0),
      AXI_15_BVALID => AXI_15_BVALID,
      AXI_15_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_15_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_15_DFI_CLK_BUF => NLW_inst_AXI_15_DFI_CLK_BUF_UNCONNECTED,
      AXI_15_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_15_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_15_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_15_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_15_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_15_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_15_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_15_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_15_DFI_INIT_COMPLETE => NLW_inst_AXI_15_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_15_DFI_PHYUPD_REQ => NLW_inst_AXI_15_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_15_DFI_PHY_LP_STATE => NLW_inst_AXI_15_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_15_DFI_RST_N_BUF => NLW_inst_AXI_15_DFI_RST_N_BUF_UNCONNECTED,
      AXI_15_RDATA(255 downto 0) => AXI_15_RDATA(255 downto 0),
      AXI_15_RDATA_PARITY(31 downto 0) => AXI_15_RDATA_PARITY(31 downto 0),
      AXI_15_RID(5 downto 0) => AXI_15_RID(5 downto 0),
      AXI_15_RLAST => AXI_15_RLAST,
      AXI_15_RREADY => AXI_15_RREADY,
      AXI_15_RRESP(1 downto 0) => AXI_15_RRESP(1 downto 0),
      AXI_15_RVALID => AXI_15_RVALID,
      AXI_15_WDATA(255 downto 0) => AXI_15_WDATA(255 downto 0),
      AXI_15_WDATA_PARITY(31 downto 0) => AXI_15_WDATA_PARITY(31 downto 0),
      AXI_15_WLAST => AXI_15_WLAST,
      AXI_15_WREADY => AXI_15_WREADY,
      AXI_15_WSTRB(31 downto 0) => AXI_15_WSTRB(31 downto 0),
      AXI_15_WVALID => AXI_15_WVALID,
      AXI_16_ACLK => '0',
      AXI_16_ARADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_16_ARBURST(1 downto 0) => B"00",
      AXI_16_ARESET_N => '0',
      AXI_16_ARID(5 downto 0) => B"000000",
      AXI_16_ARLEN(3 downto 0) => B"0000",
      AXI_16_ARREADY => NLW_inst_AXI_16_ARREADY_UNCONNECTED,
      AXI_16_ARSIZE(2 downto 0) => B"000",
      AXI_16_ARVALID => '0',
      AXI_16_AWADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_16_AWBURST(1 downto 0) => B"00",
      AXI_16_AWID(5 downto 0) => B"000000",
      AXI_16_AWLEN(3 downto 0) => B"0000",
      AXI_16_AWREADY => NLW_inst_AXI_16_AWREADY_UNCONNECTED,
      AXI_16_AWSIZE(2 downto 0) => B"000",
      AXI_16_AWVALID => '0',
      AXI_16_BID(5 downto 0) => NLW_inst_AXI_16_BID_UNCONNECTED(5 downto 0),
      AXI_16_BREADY => '0',
      AXI_16_BRESP(1 downto 0) => NLW_inst_AXI_16_BRESP_UNCONNECTED(1 downto 0),
      AXI_16_BVALID => NLW_inst_AXI_16_BVALID_UNCONNECTED,
      AXI_16_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_16_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_16_DFI_CLK_BUF => NLW_inst_AXI_16_DFI_CLK_BUF_UNCONNECTED,
      AXI_16_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_16_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_16_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_16_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_16_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_16_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_16_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_16_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_16_DFI_INIT_COMPLETE => NLW_inst_AXI_16_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_16_DFI_PHYUPD_REQ => NLW_inst_AXI_16_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_16_DFI_PHY_LP_STATE => NLW_inst_AXI_16_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_16_DFI_RST_N_BUF => NLW_inst_AXI_16_DFI_RST_N_BUF_UNCONNECTED,
      AXI_16_MC_STATUS(5 downto 0) => NLW_inst_AXI_16_MC_STATUS_UNCONNECTED(5 downto 0),
      AXI_16_PHY_STATUS(7 downto 0) => NLW_inst_AXI_16_PHY_STATUS_UNCONNECTED(7 downto 0),
      AXI_16_RDATA(255 downto 0) => NLW_inst_AXI_16_RDATA_UNCONNECTED(255 downto 0),
      AXI_16_RDATA_PARITY(31 downto 0) => NLW_inst_AXI_16_RDATA_PARITY_UNCONNECTED(31 downto 0),
      AXI_16_RID(5 downto 0) => NLW_inst_AXI_16_RID_UNCONNECTED(5 downto 0),
      AXI_16_RLAST => NLW_inst_AXI_16_RLAST_UNCONNECTED,
      AXI_16_RREADY => '0',
      AXI_16_RRESP(1 downto 0) => NLW_inst_AXI_16_RRESP_UNCONNECTED(1 downto 0),
      AXI_16_RVALID => NLW_inst_AXI_16_RVALID_UNCONNECTED,
      AXI_16_WDATA(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      AXI_16_WDATA_PARITY(31 downto 0) => B"00000000000000000000000000000000",
      AXI_16_WLAST => '0',
      AXI_16_WREADY => NLW_inst_AXI_16_WREADY_UNCONNECTED,
      AXI_16_WSTRB(31 downto 0) => B"00000000000000000000000000000000",
      AXI_16_WVALID => '0',
      AXI_17_ACLK => '0',
      AXI_17_ARADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_17_ARBURST(1 downto 0) => B"00",
      AXI_17_ARESET_N => '0',
      AXI_17_ARID(5 downto 0) => B"000000",
      AXI_17_ARLEN(3 downto 0) => B"0000",
      AXI_17_ARREADY => NLW_inst_AXI_17_ARREADY_UNCONNECTED,
      AXI_17_ARSIZE(2 downto 0) => B"000",
      AXI_17_ARVALID => '0',
      AXI_17_AWADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_17_AWBURST(1 downto 0) => B"00",
      AXI_17_AWID(5 downto 0) => B"000000",
      AXI_17_AWLEN(3 downto 0) => B"0000",
      AXI_17_AWREADY => NLW_inst_AXI_17_AWREADY_UNCONNECTED,
      AXI_17_AWSIZE(2 downto 0) => B"000",
      AXI_17_AWVALID => '0',
      AXI_17_BID(5 downto 0) => NLW_inst_AXI_17_BID_UNCONNECTED(5 downto 0),
      AXI_17_BREADY => '0',
      AXI_17_BRESP(1 downto 0) => NLW_inst_AXI_17_BRESP_UNCONNECTED(1 downto 0),
      AXI_17_BVALID => NLW_inst_AXI_17_BVALID_UNCONNECTED,
      AXI_17_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_17_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_17_DFI_CLK_BUF => NLW_inst_AXI_17_DFI_CLK_BUF_UNCONNECTED,
      AXI_17_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_17_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_17_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_17_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_17_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_17_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_17_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_17_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_17_DFI_INIT_COMPLETE => NLW_inst_AXI_17_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_17_DFI_PHYUPD_REQ => NLW_inst_AXI_17_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_17_DFI_PHY_LP_STATE => NLW_inst_AXI_17_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_17_DFI_RST_N_BUF => NLW_inst_AXI_17_DFI_RST_N_BUF_UNCONNECTED,
      AXI_17_RDATA(255 downto 0) => NLW_inst_AXI_17_RDATA_UNCONNECTED(255 downto 0),
      AXI_17_RDATA_PARITY(31 downto 0) => NLW_inst_AXI_17_RDATA_PARITY_UNCONNECTED(31 downto 0),
      AXI_17_RID(5 downto 0) => NLW_inst_AXI_17_RID_UNCONNECTED(5 downto 0),
      AXI_17_RLAST => NLW_inst_AXI_17_RLAST_UNCONNECTED,
      AXI_17_RREADY => '0',
      AXI_17_RRESP(1 downto 0) => NLW_inst_AXI_17_RRESP_UNCONNECTED(1 downto 0),
      AXI_17_RVALID => NLW_inst_AXI_17_RVALID_UNCONNECTED,
      AXI_17_WDATA(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      AXI_17_WDATA_PARITY(31 downto 0) => B"00000000000000000000000000000000",
      AXI_17_WLAST => '0',
      AXI_17_WREADY => NLW_inst_AXI_17_WREADY_UNCONNECTED,
      AXI_17_WSTRB(31 downto 0) => B"00000000000000000000000000000000",
      AXI_17_WVALID => '0',
      AXI_18_ACLK => '0',
      AXI_18_ARADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_18_ARBURST(1 downto 0) => B"00",
      AXI_18_ARESET_N => '0',
      AXI_18_ARID(5 downto 0) => B"000000",
      AXI_18_ARLEN(3 downto 0) => B"0000",
      AXI_18_ARREADY => NLW_inst_AXI_18_ARREADY_UNCONNECTED,
      AXI_18_ARSIZE(2 downto 0) => B"000",
      AXI_18_ARVALID => '0',
      AXI_18_AWADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_18_AWBURST(1 downto 0) => B"00",
      AXI_18_AWID(5 downto 0) => B"000000",
      AXI_18_AWLEN(3 downto 0) => B"0000",
      AXI_18_AWREADY => NLW_inst_AXI_18_AWREADY_UNCONNECTED,
      AXI_18_AWSIZE(2 downto 0) => B"000",
      AXI_18_AWVALID => '0',
      AXI_18_BID(5 downto 0) => NLW_inst_AXI_18_BID_UNCONNECTED(5 downto 0),
      AXI_18_BREADY => '0',
      AXI_18_BRESP(1 downto 0) => NLW_inst_AXI_18_BRESP_UNCONNECTED(1 downto 0),
      AXI_18_BVALID => NLW_inst_AXI_18_BVALID_UNCONNECTED,
      AXI_18_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_18_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_18_DFI_CLK_BUF => NLW_inst_AXI_18_DFI_CLK_BUF_UNCONNECTED,
      AXI_18_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_18_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_18_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_18_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_18_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_18_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_18_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_18_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_18_DFI_INIT_COMPLETE => NLW_inst_AXI_18_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_18_DFI_PHYUPD_REQ => NLW_inst_AXI_18_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_18_DFI_PHY_LP_STATE => NLW_inst_AXI_18_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_18_DFI_RST_N_BUF => NLW_inst_AXI_18_DFI_RST_N_BUF_UNCONNECTED,
      AXI_18_MC_STATUS(5 downto 0) => NLW_inst_AXI_18_MC_STATUS_UNCONNECTED(5 downto 0),
      AXI_18_PHY_STATUS(7 downto 0) => NLW_inst_AXI_18_PHY_STATUS_UNCONNECTED(7 downto 0),
      AXI_18_RDATA(255 downto 0) => NLW_inst_AXI_18_RDATA_UNCONNECTED(255 downto 0),
      AXI_18_RDATA_PARITY(31 downto 0) => NLW_inst_AXI_18_RDATA_PARITY_UNCONNECTED(31 downto 0),
      AXI_18_RID(5 downto 0) => NLW_inst_AXI_18_RID_UNCONNECTED(5 downto 0),
      AXI_18_RLAST => NLW_inst_AXI_18_RLAST_UNCONNECTED,
      AXI_18_RREADY => '0',
      AXI_18_RRESP(1 downto 0) => NLW_inst_AXI_18_RRESP_UNCONNECTED(1 downto 0),
      AXI_18_RVALID => NLW_inst_AXI_18_RVALID_UNCONNECTED,
      AXI_18_WDATA(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      AXI_18_WDATA_PARITY(31 downto 0) => B"00000000000000000000000000000000",
      AXI_18_WLAST => '0',
      AXI_18_WREADY => NLW_inst_AXI_18_WREADY_UNCONNECTED,
      AXI_18_WSTRB(31 downto 0) => B"00000000000000000000000000000000",
      AXI_18_WVALID => '0',
      AXI_19_ACLK => '0',
      AXI_19_ARADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_19_ARBURST(1 downto 0) => B"00",
      AXI_19_ARESET_N => '0',
      AXI_19_ARID(5 downto 0) => B"000000",
      AXI_19_ARLEN(3 downto 0) => B"0000",
      AXI_19_ARREADY => NLW_inst_AXI_19_ARREADY_UNCONNECTED,
      AXI_19_ARSIZE(2 downto 0) => B"000",
      AXI_19_ARVALID => '0',
      AXI_19_AWADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_19_AWBURST(1 downto 0) => B"00",
      AXI_19_AWID(5 downto 0) => B"000000",
      AXI_19_AWLEN(3 downto 0) => B"0000",
      AXI_19_AWREADY => NLW_inst_AXI_19_AWREADY_UNCONNECTED,
      AXI_19_AWSIZE(2 downto 0) => B"000",
      AXI_19_AWVALID => '0',
      AXI_19_BID(5 downto 0) => NLW_inst_AXI_19_BID_UNCONNECTED(5 downto 0),
      AXI_19_BREADY => '0',
      AXI_19_BRESP(1 downto 0) => NLW_inst_AXI_19_BRESP_UNCONNECTED(1 downto 0),
      AXI_19_BVALID => NLW_inst_AXI_19_BVALID_UNCONNECTED,
      AXI_19_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_19_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_19_DFI_CLK_BUF => NLW_inst_AXI_19_DFI_CLK_BUF_UNCONNECTED,
      AXI_19_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_19_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_19_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_19_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_19_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_19_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_19_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_19_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_19_DFI_INIT_COMPLETE => NLW_inst_AXI_19_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_19_DFI_PHYUPD_REQ => NLW_inst_AXI_19_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_19_DFI_PHY_LP_STATE => NLW_inst_AXI_19_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_19_DFI_RST_N_BUF => NLW_inst_AXI_19_DFI_RST_N_BUF_UNCONNECTED,
      AXI_19_RDATA(255 downto 0) => NLW_inst_AXI_19_RDATA_UNCONNECTED(255 downto 0),
      AXI_19_RDATA_PARITY(31 downto 0) => NLW_inst_AXI_19_RDATA_PARITY_UNCONNECTED(31 downto 0),
      AXI_19_RID(5 downto 0) => NLW_inst_AXI_19_RID_UNCONNECTED(5 downto 0),
      AXI_19_RLAST => NLW_inst_AXI_19_RLAST_UNCONNECTED,
      AXI_19_RREADY => '0',
      AXI_19_RRESP(1 downto 0) => NLW_inst_AXI_19_RRESP_UNCONNECTED(1 downto 0),
      AXI_19_RVALID => NLW_inst_AXI_19_RVALID_UNCONNECTED,
      AXI_19_WDATA(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      AXI_19_WDATA_PARITY(31 downto 0) => B"00000000000000000000000000000000",
      AXI_19_WLAST => '0',
      AXI_19_WREADY => NLW_inst_AXI_19_WREADY_UNCONNECTED,
      AXI_19_WSTRB(31 downto 0) => B"00000000000000000000000000000000",
      AXI_19_WVALID => '0',
      AXI_20_ACLK => '0',
      AXI_20_ARADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_20_ARBURST(1 downto 0) => B"00",
      AXI_20_ARESET_N => '0',
      AXI_20_ARID(5 downto 0) => B"000000",
      AXI_20_ARLEN(3 downto 0) => B"0000",
      AXI_20_ARREADY => NLW_inst_AXI_20_ARREADY_UNCONNECTED,
      AXI_20_ARSIZE(2 downto 0) => B"000",
      AXI_20_ARVALID => '0',
      AXI_20_AWADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_20_AWBURST(1 downto 0) => B"00",
      AXI_20_AWID(5 downto 0) => B"000000",
      AXI_20_AWLEN(3 downto 0) => B"0000",
      AXI_20_AWREADY => NLW_inst_AXI_20_AWREADY_UNCONNECTED,
      AXI_20_AWSIZE(2 downto 0) => B"000",
      AXI_20_AWVALID => '0',
      AXI_20_BID(5 downto 0) => NLW_inst_AXI_20_BID_UNCONNECTED(5 downto 0),
      AXI_20_BREADY => '0',
      AXI_20_BRESP(1 downto 0) => NLW_inst_AXI_20_BRESP_UNCONNECTED(1 downto 0),
      AXI_20_BVALID => NLW_inst_AXI_20_BVALID_UNCONNECTED,
      AXI_20_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_20_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_20_DFI_CLK_BUF => NLW_inst_AXI_20_DFI_CLK_BUF_UNCONNECTED,
      AXI_20_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_20_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_20_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_20_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_20_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_20_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_20_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_20_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_20_DFI_INIT_COMPLETE => NLW_inst_AXI_20_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_20_DFI_PHYUPD_REQ => NLW_inst_AXI_20_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_20_DFI_PHY_LP_STATE => NLW_inst_AXI_20_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_20_DFI_RST_N_BUF => NLW_inst_AXI_20_DFI_RST_N_BUF_UNCONNECTED,
      AXI_20_MC_STATUS(5 downto 0) => NLW_inst_AXI_20_MC_STATUS_UNCONNECTED(5 downto 0),
      AXI_20_PHY_STATUS(7 downto 0) => NLW_inst_AXI_20_PHY_STATUS_UNCONNECTED(7 downto 0),
      AXI_20_RDATA(255 downto 0) => NLW_inst_AXI_20_RDATA_UNCONNECTED(255 downto 0),
      AXI_20_RDATA_PARITY(31 downto 0) => NLW_inst_AXI_20_RDATA_PARITY_UNCONNECTED(31 downto 0),
      AXI_20_RID(5 downto 0) => NLW_inst_AXI_20_RID_UNCONNECTED(5 downto 0),
      AXI_20_RLAST => NLW_inst_AXI_20_RLAST_UNCONNECTED,
      AXI_20_RREADY => '0',
      AXI_20_RRESP(1 downto 0) => NLW_inst_AXI_20_RRESP_UNCONNECTED(1 downto 0),
      AXI_20_RVALID => NLW_inst_AXI_20_RVALID_UNCONNECTED,
      AXI_20_WDATA(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      AXI_20_WDATA_PARITY(31 downto 0) => B"00000000000000000000000000000000",
      AXI_20_WLAST => '0',
      AXI_20_WREADY => NLW_inst_AXI_20_WREADY_UNCONNECTED,
      AXI_20_WSTRB(31 downto 0) => B"00000000000000000000000000000000",
      AXI_20_WVALID => '0',
      AXI_21_ACLK => '0',
      AXI_21_ARADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_21_ARBURST(1 downto 0) => B"00",
      AXI_21_ARESET_N => '0',
      AXI_21_ARID(5 downto 0) => B"000000",
      AXI_21_ARLEN(3 downto 0) => B"0000",
      AXI_21_ARREADY => NLW_inst_AXI_21_ARREADY_UNCONNECTED,
      AXI_21_ARSIZE(2 downto 0) => B"000",
      AXI_21_ARVALID => '0',
      AXI_21_AWADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_21_AWBURST(1 downto 0) => B"00",
      AXI_21_AWID(5 downto 0) => B"000000",
      AXI_21_AWLEN(3 downto 0) => B"0000",
      AXI_21_AWREADY => NLW_inst_AXI_21_AWREADY_UNCONNECTED,
      AXI_21_AWSIZE(2 downto 0) => B"000",
      AXI_21_AWVALID => '0',
      AXI_21_BID(5 downto 0) => NLW_inst_AXI_21_BID_UNCONNECTED(5 downto 0),
      AXI_21_BREADY => '0',
      AXI_21_BRESP(1 downto 0) => NLW_inst_AXI_21_BRESP_UNCONNECTED(1 downto 0),
      AXI_21_BVALID => NLW_inst_AXI_21_BVALID_UNCONNECTED,
      AXI_21_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_21_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_21_DFI_CLK_BUF => NLW_inst_AXI_21_DFI_CLK_BUF_UNCONNECTED,
      AXI_21_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_21_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_21_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_21_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_21_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_21_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_21_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_21_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_21_DFI_INIT_COMPLETE => NLW_inst_AXI_21_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_21_DFI_PHYUPD_REQ => NLW_inst_AXI_21_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_21_DFI_PHY_LP_STATE => NLW_inst_AXI_21_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_21_DFI_RST_N_BUF => NLW_inst_AXI_21_DFI_RST_N_BUF_UNCONNECTED,
      AXI_21_RDATA(255 downto 0) => NLW_inst_AXI_21_RDATA_UNCONNECTED(255 downto 0),
      AXI_21_RDATA_PARITY(31 downto 0) => NLW_inst_AXI_21_RDATA_PARITY_UNCONNECTED(31 downto 0),
      AXI_21_RID(5 downto 0) => NLW_inst_AXI_21_RID_UNCONNECTED(5 downto 0),
      AXI_21_RLAST => NLW_inst_AXI_21_RLAST_UNCONNECTED,
      AXI_21_RREADY => '0',
      AXI_21_RRESP(1 downto 0) => NLW_inst_AXI_21_RRESP_UNCONNECTED(1 downto 0),
      AXI_21_RVALID => NLW_inst_AXI_21_RVALID_UNCONNECTED,
      AXI_21_WDATA(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      AXI_21_WDATA_PARITY(31 downto 0) => B"00000000000000000000000000000000",
      AXI_21_WLAST => '0',
      AXI_21_WREADY => NLW_inst_AXI_21_WREADY_UNCONNECTED,
      AXI_21_WSTRB(31 downto 0) => B"00000000000000000000000000000000",
      AXI_21_WVALID => '0',
      AXI_22_ACLK => '0',
      AXI_22_ARADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_22_ARBURST(1 downto 0) => B"00",
      AXI_22_ARESET_N => '0',
      AXI_22_ARID(5 downto 0) => B"000000",
      AXI_22_ARLEN(3 downto 0) => B"0000",
      AXI_22_ARREADY => NLW_inst_AXI_22_ARREADY_UNCONNECTED,
      AXI_22_ARSIZE(2 downto 0) => B"000",
      AXI_22_ARVALID => '0',
      AXI_22_AWADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_22_AWBURST(1 downto 0) => B"00",
      AXI_22_AWID(5 downto 0) => B"000000",
      AXI_22_AWLEN(3 downto 0) => B"0000",
      AXI_22_AWREADY => NLW_inst_AXI_22_AWREADY_UNCONNECTED,
      AXI_22_AWSIZE(2 downto 0) => B"000",
      AXI_22_AWVALID => '0',
      AXI_22_BID(5 downto 0) => NLW_inst_AXI_22_BID_UNCONNECTED(5 downto 0),
      AXI_22_BREADY => '0',
      AXI_22_BRESP(1 downto 0) => NLW_inst_AXI_22_BRESP_UNCONNECTED(1 downto 0),
      AXI_22_BVALID => NLW_inst_AXI_22_BVALID_UNCONNECTED,
      AXI_22_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_22_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_22_DFI_CLK_BUF => NLW_inst_AXI_22_DFI_CLK_BUF_UNCONNECTED,
      AXI_22_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_22_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_22_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_22_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_22_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_22_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_22_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_22_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_22_DFI_INIT_COMPLETE => NLW_inst_AXI_22_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_22_DFI_PHYUPD_REQ => NLW_inst_AXI_22_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_22_DFI_PHY_LP_STATE => NLW_inst_AXI_22_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_22_DFI_RST_N_BUF => NLW_inst_AXI_22_DFI_RST_N_BUF_UNCONNECTED,
      AXI_22_MC_STATUS(5 downto 0) => NLW_inst_AXI_22_MC_STATUS_UNCONNECTED(5 downto 0),
      AXI_22_PHY_STATUS(7 downto 0) => NLW_inst_AXI_22_PHY_STATUS_UNCONNECTED(7 downto 0),
      AXI_22_RDATA(255 downto 0) => NLW_inst_AXI_22_RDATA_UNCONNECTED(255 downto 0),
      AXI_22_RDATA_PARITY(31 downto 0) => NLW_inst_AXI_22_RDATA_PARITY_UNCONNECTED(31 downto 0),
      AXI_22_RID(5 downto 0) => NLW_inst_AXI_22_RID_UNCONNECTED(5 downto 0),
      AXI_22_RLAST => NLW_inst_AXI_22_RLAST_UNCONNECTED,
      AXI_22_RREADY => '0',
      AXI_22_RRESP(1 downto 0) => NLW_inst_AXI_22_RRESP_UNCONNECTED(1 downto 0),
      AXI_22_RVALID => NLW_inst_AXI_22_RVALID_UNCONNECTED,
      AXI_22_WDATA(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      AXI_22_WDATA_PARITY(31 downto 0) => B"00000000000000000000000000000000",
      AXI_22_WLAST => '0',
      AXI_22_WREADY => NLW_inst_AXI_22_WREADY_UNCONNECTED,
      AXI_22_WSTRB(31 downto 0) => B"00000000000000000000000000000000",
      AXI_22_WVALID => '0',
      AXI_23_ACLK => '0',
      AXI_23_ARADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_23_ARBURST(1 downto 0) => B"00",
      AXI_23_ARESET_N => '0',
      AXI_23_ARID(5 downto 0) => B"000000",
      AXI_23_ARLEN(3 downto 0) => B"0000",
      AXI_23_ARREADY => NLW_inst_AXI_23_ARREADY_UNCONNECTED,
      AXI_23_ARSIZE(2 downto 0) => B"000",
      AXI_23_ARVALID => '0',
      AXI_23_AWADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_23_AWBURST(1 downto 0) => B"00",
      AXI_23_AWID(5 downto 0) => B"000000",
      AXI_23_AWLEN(3 downto 0) => B"0000",
      AXI_23_AWREADY => NLW_inst_AXI_23_AWREADY_UNCONNECTED,
      AXI_23_AWSIZE(2 downto 0) => B"000",
      AXI_23_AWVALID => '0',
      AXI_23_BID(5 downto 0) => NLW_inst_AXI_23_BID_UNCONNECTED(5 downto 0),
      AXI_23_BREADY => '0',
      AXI_23_BRESP(1 downto 0) => NLW_inst_AXI_23_BRESP_UNCONNECTED(1 downto 0),
      AXI_23_BVALID => NLW_inst_AXI_23_BVALID_UNCONNECTED,
      AXI_23_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_23_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_23_DFI_CLK_BUF => NLW_inst_AXI_23_DFI_CLK_BUF_UNCONNECTED,
      AXI_23_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_23_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_23_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_23_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_23_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_23_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_23_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_23_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_23_DFI_INIT_COMPLETE => NLW_inst_AXI_23_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_23_DFI_PHYUPD_REQ => NLW_inst_AXI_23_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_23_DFI_PHY_LP_STATE => NLW_inst_AXI_23_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_23_DFI_RST_N_BUF => NLW_inst_AXI_23_DFI_RST_N_BUF_UNCONNECTED,
      AXI_23_RDATA(255 downto 0) => NLW_inst_AXI_23_RDATA_UNCONNECTED(255 downto 0),
      AXI_23_RDATA_PARITY(31 downto 0) => NLW_inst_AXI_23_RDATA_PARITY_UNCONNECTED(31 downto 0),
      AXI_23_RID(5 downto 0) => NLW_inst_AXI_23_RID_UNCONNECTED(5 downto 0),
      AXI_23_RLAST => NLW_inst_AXI_23_RLAST_UNCONNECTED,
      AXI_23_RREADY => '0',
      AXI_23_RRESP(1 downto 0) => NLW_inst_AXI_23_RRESP_UNCONNECTED(1 downto 0),
      AXI_23_RVALID => NLW_inst_AXI_23_RVALID_UNCONNECTED,
      AXI_23_WDATA(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      AXI_23_WDATA_PARITY(31 downto 0) => B"00000000000000000000000000000000",
      AXI_23_WLAST => '0',
      AXI_23_WREADY => NLW_inst_AXI_23_WREADY_UNCONNECTED,
      AXI_23_WSTRB(31 downto 0) => B"00000000000000000000000000000000",
      AXI_23_WVALID => '0',
      AXI_24_ACLK => '0',
      AXI_24_ARADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_24_ARBURST(1 downto 0) => B"00",
      AXI_24_ARESET_N => '0',
      AXI_24_ARID(5 downto 0) => B"000000",
      AXI_24_ARLEN(3 downto 0) => B"0000",
      AXI_24_ARREADY => NLW_inst_AXI_24_ARREADY_UNCONNECTED,
      AXI_24_ARSIZE(2 downto 0) => B"000",
      AXI_24_ARVALID => '0',
      AXI_24_AWADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_24_AWBURST(1 downto 0) => B"00",
      AXI_24_AWID(5 downto 0) => B"000000",
      AXI_24_AWLEN(3 downto 0) => B"0000",
      AXI_24_AWREADY => NLW_inst_AXI_24_AWREADY_UNCONNECTED,
      AXI_24_AWSIZE(2 downto 0) => B"000",
      AXI_24_AWVALID => '0',
      AXI_24_BID(5 downto 0) => NLW_inst_AXI_24_BID_UNCONNECTED(5 downto 0),
      AXI_24_BREADY => '0',
      AXI_24_BRESP(1 downto 0) => NLW_inst_AXI_24_BRESP_UNCONNECTED(1 downto 0),
      AXI_24_BVALID => NLW_inst_AXI_24_BVALID_UNCONNECTED,
      AXI_24_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_24_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_24_DFI_CLK_BUF => NLW_inst_AXI_24_DFI_CLK_BUF_UNCONNECTED,
      AXI_24_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_24_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_24_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_24_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_24_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_24_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_24_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_24_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_24_DFI_INIT_COMPLETE => NLW_inst_AXI_24_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_24_DFI_PHYUPD_REQ => NLW_inst_AXI_24_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_24_DFI_PHY_LP_STATE => NLW_inst_AXI_24_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_24_DFI_RST_N_BUF => NLW_inst_AXI_24_DFI_RST_N_BUF_UNCONNECTED,
      AXI_24_MC_STATUS(5 downto 0) => NLW_inst_AXI_24_MC_STATUS_UNCONNECTED(5 downto 0),
      AXI_24_PHY_STATUS(7 downto 0) => NLW_inst_AXI_24_PHY_STATUS_UNCONNECTED(7 downto 0),
      AXI_24_RDATA(255 downto 0) => NLW_inst_AXI_24_RDATA_UNCONNECTED(255 downto 0),
      AXI_24_RDATA_PARITY(31 downto 0) => NLW_inst_AXI_24_RDATA_PARITY_UNCONNECTED(31 downto 0),
      AXI_24_RID(5 downto 0) => NLW_inst_AXI_24_RID_UNCONNECTED(5 downto 0),
      AXI_24_RLAST => NLW_inst_AXI_24_RLAST_UNCONNECTED,
      AXI_24_RREADY => '0',
      AXI_24_RRESP(1 downto 0) => NLW_inst_AXI_24_RRESP_UNCONNECTED(1 downto 0),
      AXI_24_RVALID => NLW_inst_AXI_24_RVALID_UNCONNECTED,
      AXI_24_WDATA(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      AXI_24_WDATA_PARITY(31 downto 0) => B"00000000000000000000000000000000",
      AXI_24_WLAST => '0',
      AXI_24_WREADY => NLW_inst_AXI_24_WREADY_UNCONNECTED,
      AXI_24_WSTRB(31 downto 0) => B"00000000000000000000000000000000",
      AXI_24_WVALID => '0',
      AXI_25_ACLK => '0',
      AXI_25_ARADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_25_ARBURST(1 downto 0) => B"00",
      AXI_25_ARESET_N => '0',
      AXI_25_ARID(5 downto 0) => B"000000",
      AXI_25_ARLEN(3 downto 0) => B"0000",
      AXI_25_ARREADY => NLW_inst_AXI_25_ARREADY_UNCONNECTED,
      AXI_25_ARSIZE(2 downto 0) => B"000",
      AXI_25_ARVALID => '0',
      AXI_25_AWADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_25_AWBURST(1 downto 0) => B"00",
      AXI_25_AWID(5 downto 0) => B"000000",
      AXI_25_AWLEN(3 downto 0) => B"0000",
      AXI_25_AWREADY => NLW_inst_AXI_25_AWREADY_UNCONNECTED,
      AXI_25_AWSIZE(2 downto 0) => B"000",
      AXI_25_AWVALID => '0',
      AXI_25_BID(5 downto 0) => NLW_inst_AXI_25_BID_UNCONNECTED(5 downto 0),
      AXI_25_BREADY => '0',
      AXI_25_BRESP(1 downto 0) => NLW_inst_AXI_25_BRESP_UNCONNECTED(1 downto 0),
      AXI_25_BVALID => NLW_inst_AXI_25_BVALID_UNCONNECTED,
      AXI_25_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_25_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_25_DFI_CLK_BUF => NLW_inst_AXI_25_DFI_CLK_BUF_UNCONNECTED,
      AXI_25_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_25_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_25_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_25_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_25_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_25_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_25_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_25_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_25_DFI_INIT_COMPLETE => NLW_inst_AXI_25_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_25_DFI_PHYUPD_REQ => NLW_inst_AXI_25_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_25_DFI_PHY_LP_STATE => NLW_inst_AXI_25_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_25_DFI_RST_N_BUF => NLW_inst_AXI_25_DFI_RST_N_BUF_UNCONNECTED,
      AXI_25_RDATA(255 downto 0) => NLW_inst_AXI_25_RDATA_UNCONNECTED(255 downto 0),
      AXI_25_RDATA_PARITY(31 downto 0) => NLW_inst_AXI_25_RDATA_PARITY_UNCONNECTED(31 downto 0),
      AXI_25_RID(5 downto 0) => NLW_inst_AXI_25_RID_UNCONNECTED(5 downto 0),
      AXI_25_RLAST => NLW_inst_AXI_25_RLAST_UNCONNECTED,
      AXI_25_RREADY => '0',
      AXI_25_RRESP(1 downto 0) => NLW_inst_AXI_25_RRESP_UNCONNECTED(1 downto 0),
      AXI_25_RVALID => NLW_inst_AXI_25_RVALID_UNCONNECTED,
      AXI_25_WDATA(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      AXI_25_WDATA_PARITY(31 downto 0) => B"00000000000000000000000000000000",
      AXI_25_WLAST => '0',
      AXI_25_WREADY => NLW_inst_AXI_25_WREADY_UNCONNECTED,
      AXI_25_WSTRB(31 downto 0) => B"00000000000000000000000000000000",
      AXI_25_WVALID => '0',
      AXI_26_ACLK => '0',
      AXI_26_ARADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_26_ARBURST(1 downto 0) => B"00",
      AXI_26_ARESET_N => '0',
      AXI_26_ARID(5 downto 0) => B"000000",
      AXI_26_ARLEN(3 downto 0) => B"0000",
      AXI_26_ARREADY => NLW_inst_AXI_26_ARREADY_UNCONNECTED,
      AXI_26_ARSIZE(2 downto 0) => B"000",
      AXI_26_ARVALID => '0',
      AXI_26_AWADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_26_AWBURST(1 downto 0) => B"00",
      AXI_26_AWID(5 downto 0) => B"000000",
      AXI_26_AWLEN(3 downto 0) => B"0000",
      AXI_26_AWREADY => NLW_inst_AXI_26_AWREADY_UNCONNECTED,
      AXI_26_AWSIZE(2 downto 0) => B"000",
      AXI_26_AWVALID => '0',
      AXI_26_BID(5 downto 0) => NLW_inst_AXI_26_BID_UNCONNECTED(5 downto 0),
      AXI_26_BREADY => '0',
      AXI_26_BRESP(1 downto 0) => NLW_inst_AXI_26_BRESP_UNCONNECTED(1 downto 0),
      AXI_26_BVALID => NLW_inst_AXI_26_BVALID_UNCONNECTED,
      AXI_26_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_26_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_26_DFI_CLK_BUF => NLW_inst_AXI_26_DFI_CLK_BUF_UNCONNECTED,
      AXI_26_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_26_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_26_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_26_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_26_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_26_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_26_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_26_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_26_DFI_INIT_COMPLETE => NLW_inst_AXI_26_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_26_DFI_PHYUPD_REQ => NLW_inst_AXI_26_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_26_DFI_PHY_LP_STATE => NLW_inst_AXI_26_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_26_DFI_RST_N_BUF => NLW_inst_AXI_26_DFI_RST_N_BUF_UNCONNECTED,
      AXI_26_MC_STATUS(5 downto 0) => NLW_inst_AXI_26_MC_STATUS_UNCONNECTED(5 downto 0),
      AXI_26_PHY_STATUS(7 downto 0) => NLW_inst_AXI_26_PHY_STATUS_UNCONNECTED(7 downto 0),
      AXI_26_RDATA(255 downto 0) => NLW_inst_AXI_26_RDATA_UNCONNECTED(255 downto 0),
      AXI_26_RDATA_PARITY(31 downto 0) => NLW_inst_AXI_26_RDATA_PARITY_UNCONNECTED(31 downto 0),
      AXI_26_RID(5 downto 0) => NLW_inst_AXI_26_RID_UNCONNECTED(5 downto 0),
      AXI_26_RLAST => NLW_inst_AXI_26_RLAST_UNCONNECTED,
      AXI_26_RREADY => '0',
      AXI_26_RRESP(1 downto 0) => NLW_inst_AXI_26_RRESP_UNCONNECTED(1 downto 0),
      AXI_26_RVALID => NLW_inst_AXI_26_RVALID_UNCONNECTED,
      AXI_26_WDATA(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      AXI_26_WDATA_PARITY(31 downto 0) => B"00000000000000000000000000000000",
      AXI_26_WLAST => '0',
      AXI_26_WREADY => NLW_inst_AXI_26_WREADY_UNCONNECTED,
      AXI_26_WSTRB(31 downto 0) => B"00000000000000000000000000000000",
      AXI_26_WVALID => '0',
      AXI_27_ACLK => '0',
      AXI_27_ARADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_27_ARBURST(1 downto 0) => B"00",
      AXI_27_ARESET_N => '0',
      AXI_27_ARID(5 downto 0) => B"000000",
      AXI_27_ARLEN(3 downto 0) => B"0000",
      AXI_27_ARREADY => NLW_inst_AXI_27_ARREADY_UNCONNECTED,
      AXI_27_ARSIZE(2 downto 0) => B"000",
      AXI_27_ARVALID => '0',
      AXI_27_AWADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_27_AWBURST(1 downto 0) => B"00",
      AXI_27_AWID(5 downto 0) => B"000000",
      AXI_27_AWLEN(3 downto 0) => B"0000",
      AXI_27_AWREADY => NLW_inst_AXI_27_AWREADY_UNCONNECTED,
      AXI_27_AWSIZE(2 downto 0) => B"000",
      AXI_27_AWVALID => '0',
      AXI_27_BID(5 downto 0) => NLW_inst_AXI_27_BID_UNCONNECTED(5 downto 0),
      AXI_27_BREADY => '0',
      AXI_27_BRESP(1 downto 0) => NLW_inst_AXI_27_BRESP_UNCONNECTED(1 downto 0),
      AXI_27_BVALID => NLW_inst_AXI_27_BVALID_UNCONNECTED,
      AXI_27_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_27_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_27_DFI_CLK_BUF => NLW_inst_AXI_27_DFI_CLK_BUF_UNCONNECTED,
      AXI_27_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_27_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_27_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_27_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_27_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_27_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_27_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_27_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_27_DFI_INIT_COMPLETE => NLW_inst_AXI_27_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_27_DFI_PHYUPD_REQ => NLW_inst_AXI_27_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_27_DFI_PHY_LP_STATE => NLW_inst_AXI_27_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_27_DFI_RST_N_BUF => NLW_inst_AXI_27_DFI_RST_N_BUF_UNCONNECTED,
      AXI_27_RDATA(255 downto 0) => NLW_inst_AXI_27_RDATA_UNCONNECTED(255 downto 0),
      AXI_27_RDATA_PARITY(31 downto 0) => NLW_inst_AXI_27_RDATA_PARITY_UNCONNECTED(31 downto 0),
      AXI_27_RID(5 downto 0) => NLW_inst_AXI_27_RID_UNCONNECTED(5 downto 0),
      AXI_27_RLAST => NLW_inst_AXI_27_RLAST_UNCONNECTED,
      AXI_27_RREADY => '0',
      AXI_27_RRESP(1 downto 0) => NLW_inst_AXI_27_RRESP_UNCONNECTED(1 downto 0),
      AXI_27_RVALID => NLW_inst_AXI_27_RVALID_UNCONNECTED,
      AXI_27_WDATA(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      AXI_27_WDATA_PARITY(31 downto 0) => B"00000000000000000000000000000000",
      AXI_27_WLAST => '0',
      AXI_27_WREADY => NLW_inst_AXI_27_WREADY_UNCONNECTED,
      AXI_27_WSTRB(31 downto 0) => B"00000000000000000000000000000000",
      AXI_27_WVALID => '0',
      AXI_28_ACLK => '0',
      AXI_28_ARADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_28_ARBURST(1 downto 0) => B"00",
      AXI_28_ARESET_N => '0',
      AXI_28_ARID(5 downto 0) => B"000000",
      AXI_28_ARLEN(3 downto 0) => B"0000",
      AXI_28_ARREADY => NLW_inst_AXI_28_ARREADY_UNCONNECTED,
      AXI_28_ARSIZE(2 downto 0) => B"000",
      AXI_28_ARVALID => '0',
      AXI_28_AWADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_28_AWBURST(1 downto 0) => B"00",
      AXI_28_AWID(5 downto 0) => B"000000",
      AXI_28_AWLEN(3 downto 0) => B"0000",
      AXI_28_AWREADY => NLW_inst_AXI_28_AWREADY_UNCONNECTED,
      AXI_28_AWSIZE(2 downto 0) => B"000",
      AXI_28_AWVALID => '0',
      AXI_28_BID(5 downto 0) => NLW_inst_AXI_28_BID_UNCONNECTED(5 downto 0),
      AXI_28_BREADY => '0',
      AXI_28_BRESP(1 downto 0) => NLW_inst_AXI_28_BRESP_UNCONNECTED(1 downto 0),
      AXI_28_BVALID => NLW_inst_AXI_28_BVALID_UNCONNECTED,
      AXI_28_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_28_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_28_DFI_CLK_BUF => NLW_inst_AXI_28_DFI_CLK_BUF_UNCONNECTED,
      AXI_28_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_28_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_28_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_28_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_28_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_28_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_28_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_28_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_28_DFI_INIT_COMPLETE => NLW_inst_AXI_28_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_28_DFI_PHYUPD_REQ => NLW_inst_AXI_28_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_28_DFI_PHY_LP_STATE => NLW_inst_AXI_28_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_28_DFI_RST_N_BUF => NLW_inst_AXI_28_DFI_RST_N_BUF_UNCONNECTED,
      AXI_28_MC_STATUS(5 downto 0) => NLW_inst_AXI_28_MC_STATUS_UNCONNECTED(5 downto 0),
      AXI_28_PHY_STATUS(7 downto 0) => NLW_inst_AXI_28_PHY_STATUS_UNCONNECTED(7 downto 0),
      AXI_28_RDATA(255 downto 0) => NLW_inst_AXI_28_RDATA_UNCONNECTED(255 downto 0),
      AXI_28_RDATA_PARITY(31 downto 0) => NLW_inst_AXI_28_RDATA_PARITY_UNCONNECTED(31 downto 0),
      AXI_28_RID(5 downto 0) => NLW_inst_AXI_28_RID_UNCONNECTED(5 downto 0),
      AXI_28_RLAST => NLW_inst_AXI_28_RLAST_UNCONNECTED,
      AXI_28_RREADY => '0',
      AXI_28_RRESP(1 downto 0) => NLW_inst_AXI_28_RRESP_UNCONNECTED(1 downto 0),
      AXI_28_RVALID => NLW_inst_AXI_28_RVALID_UNCONNECTED,
      AXI_28_WDATA(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      AXI_28_WDATA_PARITY(31 downto 0) => B"00000000000000000000000000000000",
      AXI_28_WLAST => '0',
      AXI_28_WREADY => NLW_inst_AXI_28_WREADY_UNCONNECTED,
      AXI_28_WSTRB(31 downto 0) => B"00000000000000000000000000000000",
      AXI_28_WVALID => '0',
      AXI_29_ACLK => '0',
      AXI_29_ARADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_29_ARBURST(1 downto 0) => B"00",
      AXI_29_ARESET_N => '0',
      AXI_29_ARID(5 downto 0) => B"000000",
      AXI_29_ARLEN(3 downto 0) => B"0000",
      AXI_29_ARREADY => NLW_inst_AXI_29_ARREADY_UNCONNECTED,
      AXI_29_ARSIZE(2 downto 0) => B"000",
      AXI_29_ARVALID => '0',
      AXI_29_AWADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_29_AWBURST(1 downto 0) => B"00",
      AXI_29_AWID(5 downto 0) => B"000000",
      AXI_29_AWLEN(3 downto 0) => B"0000",
      AXI_29_AWREADY => NLW_inst_AXI_29_AWREADY_UNCONNECTED,
      AXI_29_AWSIZE(2 downto 0) => B"000",
      AXI_29_AWVALID => '0',
      AXI_29_BID(5 downto 0) => NLW_inst_AXI_29_BID_UNCONNECTED(5 downto 0),
      AXI_29_BREADY => '0',
      AXI_29_BRESP(1 downto 0) => NLW_inst_AXI_29_BRESP_UNCONNECTED(1 downto 0),
      AXI_29_BVALID => NLW_inst_AXI_29_BVALID_UNCONNECTED,
      AXI_29_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_29_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_29_DFI_CLK_BUF => NLW_inst_AXI_29_DFI_CLK_BUF_UNCONNECTED,
      AXI_29_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_29_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_29_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_29_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_29_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_29_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_29_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_29_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_29_DFI_INIT_COMPLETE => NLW_inst_AXI_29_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_29_DFI_PHYUPD_REQ => NLW_inst_AXI_29_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_29_DFI_PHY_LP_STATE => NLW_inst_AXI_29_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_29_DFI_RST_N_BUF => NLW_inst_AXI_29_DFI_RST_N_BUF_UNCONNECTED,
      AXI_29_RDATA(255 downto 0) => NLW_inst_AXI_29_RDATA_UNCONNECTED(255 downto 0),
      AXI_29_RDATA_PARITY(31 downto 0) => NLW_inst_AXI_29_RDATA_PARITY_UNCONNECTED(31 downto 0),
      AXI_29_RID(5 downto 0) => NLW_inst_AXI_29_RID_UNCONNECTED(5 downto 0),
      AXI_29_RLAST => NLW_inst_AXI_29_RLAST_UNCONNECTED,
      AXI_29_RREADY => '0',
      AXI_29_RRESP(1 downto 0) => NLW_inst_AXI_29_RRESP_UNCONNECTED(1 downto 0),
      AXI_29_RVALID => NLW_inst_AXI_29_RVALID_UNCONNECTED,
      AXI_29_WDATA(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      AXI_29_WDATA_PARITY(31 downto 0) => B"00000000000000000000000000000000",
      AXI_29_WLAST => '0',
      AXI_29_WREADY => NLW_inst_AXI_29_WREADY_UNCONNECTED,
      AXI_29_WSTRB(31 downto 0) => B"00000000000000000000000000000000",
      AXI_29_WVALID => '0',
      AXI_30_ACLK => '0',
      AXI_30_ARADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_30_ARBURST(1 downto 0) => B"00",
      AXI_30_ARESET_N => '0',
      AXI_30_ARID(5 downto 0) => B"000000",
      AXI_30_ARLEN(3 downto 0) => B"0000",
      AXI_30_ARREADY => NLW_inst_AXI_30_ARREADY_UNCONNECTED,
      AXI_30_ARSIZE(2 downto 0) => B"000",
      AXI_30_ARVALID => '0',
      AXI_30_AWADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_30_AWBURST(1 downto 0) => B"00",
      AXI_30_AWID(5 downto 0) => B"000000",
      AXI_30_AWLEN(3 downto 0) => B"0000",
      AXI_30_AWREADY => NLW_inst_AXI_30_AWREADY_UNCONNECTED,
      AXI_30_AWSIZE(2 downto 0) => B"000",
      AXI_30_AWVALID => '0',
      AXI_30_BID(5 downto 0) => NLW_inst_AXI_30_BID_UNCONNECTED(5 downto 0),
      AXI_30_BREADY => '0',
      AXI_30_BRESP(1 downto 0) => NLW_inst_AXI_30_BRESP_UNCONNECTED(1 downto 0),
      AXI_30_BVALID => NLW_inst_AXI_30_BVALID_UNCONNECTED,
      AXI_30_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_30_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_30_DFI_CLK_BUF => NLW_inst_AXI_30_DFI_CLK_BUF_UNCONNECTED,
      AXI_30_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_30_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_30_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_30_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_30_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_30_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_30_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_30_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_30_DFI_INIT_COMPLETE => NLW_inst_AXI_30_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_30_DFI_PHYUPD_REQ => NLW_inst_AXI_30_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_30_DFI_PHY_LP_STATE => NLW_inst_AXI_30_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_30_DFI_RST_N_BUF => NLW_inst_AXI_30_DFI_RST_N_BUF_UNCONNECTED,
      AXI_30_MC_STATUS(5 downto 0) => NLW_inst_AXI_30_MC_STATUS_UNCONNECTED(5 downto 0),
      AXI_30_PHY_STATUS(7 downto 0) => NLW_inst_AXI_30_PHY_STATUS_UNCONNECTED(7 downto 0),
      AXI_30_RDATA(255 downto 0) => NLW_inst_AXI_30_RDATA_UNCONNECTED(255 downto 0),
      AXI_30_RDATA_PARITY(31 downto 0) => NLW_inst_AXI_30_RDATA_PARITY_UNCONNECTED(31 downto 0),
      AXI_30_RID(5 downto 0) => NLW_inst_AXI_30_RID_UNCONNECTED(5 downto 0),
      AXI_30_RLAST => NLW_inst_AXI_30_RLAST_UNCONNECTED,
      AXI_30_RREADY => '0',
      AXI_30_RRESP(1 downto 0) => NLW_inst_AXI_30_RRESP_UNCONNECTED(1 downto 0),
      AXI_30_RVALID => NLW_inst_AXI_30_RVALID_UNCONNECTED,
      AXI_30_WDATA(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      AXI_30_WDATA_PARITY(31 downto 0) => B"00000000000000000000000000000000",
      AXI_30_WLAST => '0',
      AXI_30_WREADY => NLW_inst_AXI_30_WREADY_UNCONNECTED,
      AXI_30_WSTRB(31 downto 0) => B"00000000000000000000000000000000",
      AXI_30_WVALID => '0',
      AXI_31_ACLK => '0',
      AXI_31_ARADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_31_ARBURST(1 downto 0) => B"00",
      AXI_31_ARESET_N => '0',
      AXI_31_ARID(5 downto 0) => B"000000",
      AXI_31_ARLEN(3 downto 0) => B"0000",
      AXI_31_ARREADY => NLW_inst_AXI_31_ARREADY_UNCONNECTED,
      AXI_31_ARSIZE(2 downto 0) => B"000",
      AXI_31_ARVALID => '0',
      AXI_31_AWADDR(32 downto 0) => B"000000000000000000000000000000000",
      AXI_31_AWBURST(1 downto 0) => B"00",
      AXI_31_AWID(5 downto 0) => B"000000",
      AXI_31_AWLEN(3 downto 0) => B"0000",
      AXI_31_AWREADY => NLW_inst_AXI_31_AWREADY_UNCONNECTED,
      AXI_31_AWSIZE(2 downto 0) => B"000",
      AXI_31_AWVALID => '0',
      AXI_31_BID(5 downto 0) => NLW_inst_AXI_31_BID_UNCONNECTED(5 downto 0),
      AXI_31_BREADY => '0',
      AXI_31_BRESP(1 downto 0) => NLW_inst_AXI_31_BRESP_UNCONNECTED(1 downto 0),
      AXI_31_BVALID => NLW_inst_AXI_31_BVALID_UNCONNECTED,
      AXI_31_DFI_AW_AERR_N(1 downto 0) => NLW_inst_AXI_31_DFI_AW_AERR_N_UNCONNECTED(1 downto 0),
      AXI_31_DFI_CLK_BUF => NLW_inst_AXI_31_DFI_CLK_BUF_UNCONNECTED,
      AXI_31_DFI_DBI_BYTE_DISABLE(7 downto 0) => NLW_inst_AXI_31_DFI_DBI_BYTE_DISABLE_UNCONNECTED(7 downto 0),
      AXI_31_DFI_DW_RDDATA_DBI(20 downto 0) => NLW_inst_AXI_31_DFI_DW_RDDATA_DBI_UNCONNECTED(20 downto 0),
      AXI_31_DFI_DW_RDDATA_DERR(7 downto 0) => NLW_inst_AXI_31_DFI_DW_RDDATA_DERR_UNCONNECTED(7 downto 0),
      AXI_31_DFI_DW_RDDATA_VALID(1 downto 0) => NLW_inst_AXI_31_DFI_DW_RDDATA_VALID_UNCONNECTED(1 downto 0),
      AXI_31_DFI_INIT_COMPLETE => NLW_inst_AXI_31_DFI_INIT_COMPLETE_UNCONNECTED,
      AXI_31_DFI_PHYUPD_REQ => NLW_inst_AXI_31_DFI_PHYUPD_REQ_UNCONNECTED,
      AXI_31_DFI_PHY_LP_STATE => NLW_inst_AXI_31_DFI_PHY_LP_STATE_UNCONNECTED,
      AXI_31_DFI_RST_N_BUF => NLW_inst_AXI_31_DFI_RST_N_BUF_UNCONNECTED,
      AXI_31_RDATA(255 downto 0) => NLW_inst_AXI_31_RDATA_UNCONNECTED(255 downto 0),
      AXI_31_RDATA_PARITY(31 downto 0) => NLW_inst_AXI_31_RDATA_PARITY_UNCONNECTED(31 downto 0),
      AXI_31_RID(5 downto 0) => NLW_inst_AXI_31_RID_UNCONNECTED(5 downto 0),
      AXI_31_RLAST => NLW_inst_AXI_31_RLAST_UNCONNECTED,
      AXI_31_RREADY => '0',
      AXI_31_RRESP(1 downto 0) => NLW_inst_AXI_31_RRESP_UNCONNECTED(1 downto 0),
      AXI_31_RVALID => NLW_inst_AXI_31_RVALID_UNCONNECTED,
      AXI_31_WDATA(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      AXI_31_WDATA_PARITY(31 downto 0) => B"00000000000000000000000000000000",
      AXI_31_WLAST => '0',
      AXI_31_WREADY => NLW_inst_AXI_31_WREADY_UNCONNECTED,
      AXI_31_WSTRB(31 downto 0) => B"00000000000000000000000000000000",
      AXI_31_WVALID => '0',
      DRAM_0_STAT_CATTRIP => DRAM_0_STAT_CATTRIP,
      DRAM_0_STAT_TEMP(6 downto 0) => DRAM_0_STAT_TEMP(6 downto 0),
      DRAM_1_STAT_CATTRIP => NLW_inst_DRAM_1_STAT_CATTRIP_UNCONNECTED,
      DRAM_1_STAT_TEMP(6 downto 0) => NLW_inst_DRAM_1_STAT_TEMP_UNCONNECTED(6 downto 0),
      HBM_REF_CLK_0 => HBM_REF_CLK_0,
      HBM_REF_CLK_1 => '0',
      apb_complete_0 => apb_complete_0,
      apb_complete_1 => NLW_inst_apb_complete_1_UNCONNECTED,
      sl_iport0(36 downto 0) => B"0000000000000000000000000000000000000",
      sl_iport1(36 downto 0) => B"0000000000000000000000000000000000000",
      sl_oport0(16 downto 0) => NLW_inst_sl_oport0_UNCONNECTED(16 downto 0),
      sl_oport1(16 downto 0) => NLW_inst_sl_oport1_UNCONNECTED(16 downto 0)
    );
end STRUCTURE;
