#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Wed Oct 14 23:55:19 2020
# Process ID: 12760
# Current directory: /home/users/tabarca/lab3/lab3.runs/synth_1
# Command line: vivado -log lab3_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab3_top.tcl
# Log file: /home/users/tabarca/lab3/lab3.runs/synth_1/lab3_top.vds
# Journal file: /home/users/tabarca/lab3/lab3.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source lab3_top.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1471.582 ; gain = 9.016 ; free physical = 67106 ; free virtual = 87679
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/tabarca/ee108/labs/hdmi_tx_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/vivado/2019.1/Vivado/2019.1/data/ip'.
Command: synth_design -top lab3_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18859 
WARNING: [Synth 8-992] reset is already implicitly declared earlier [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/lab3_top.v:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1886.730 ; gain = 157.676 ; free physical = 66693 ; free virtual = 87266
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab3_top' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/lab3_top.v:9]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/users/tabarca/lab3/lab3.runs/synth_1/.Xil/Vivado-12760-caddy03/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/users/tabarca/lab3/lab3.runs/synth_1/.Xil/Vivado-12760-caddy03/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'button_press_unit' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/button_press_unit.v:6]
	Parameter WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'brute_force_synchronizer' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/brute_force_synchronizer.v:6]
INFO: [Synth 8-6157] synthesizing module 'dff' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/ff_lib.v:3]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff' (2#1) [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/ff_lib.v:3]
INFO: [Synth 8-6155] done synthesizing module 'brute_force_synchronizer' (3#1) [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/brute_force_synchronizer.v:6]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/debouncer.v:9]
	Parameter WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dffr' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/ff_lib.v:16]
	Parameter WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dffr' (4#1) [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/ff_lib.v:16]
INFO: [Synth 8-6157] synthesizing module 'dffr__parameterized0' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/ff_lib.v:16]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dffr__parameterized0' (4#1) [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/ff_lib.v:16]
INFO: [Synth 8-226] default block is never used [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/debouncer.v:48]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (5#1) [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/debouncer.v:9]
INFO: [Synth 8-6157] synthesizing module 'one_pulse' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/one_pulse.v:7]
INFO: [Synth 8-6157] synthesizing module 'dffr__parameterized1' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/ff_lib.v:16]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dffr__parameterized1' (5#1) [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/ff_lib.v:16]
INFO: [Synth 8-6155] done synthesizing module 'one_pulse' (6#1) [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/one_pulse.v:7]
INFO: [Synth 8-6155] done synthesizing module 'button_press_unit' (7#1) [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/button_press_unit.v:6]
INFO: [Synth 8-6157] synthesizing module 'bicycle_fsm' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/bicycle_fsm.v:12]
INFO: [Synth 8-6157] synthesizing module 'master_fsm' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/master_fsm.v:1]
WARNING: [Synth 8-6104] Input port 'state' has an internal driver [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/master_fsm.v:48]
INFO: [Synth 8-6155] done synthesizing module 'master_fsm' (8#1) [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/master_fsm.v:1]
INFO: [Synth 8-6157] synthesizing module 'beat32' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/beat32.v:1]
	Parameter n bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dffr__parameterized2' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/ff_lib.v:16]
	Parameter WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dffr__parameterized2' (8#1) [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/ff_lib.v:16]
INFO: [Synth 8-6155] done synthesizing module 'beat32' (9#1) [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/beat32.v:1]
INFO: [Synth 8-6157] synthesizing module 'programmable_blinker' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/programmable_blinker.v:1]
INFO: [Synth 8-6157] synthesizing module 'shifter' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/shifter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (10#1) [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/shifter.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/programmable_blinker.v:22]
INFO: [Synth 8-6157] synthesizing module 'timer' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/timer.v:2]
INFO: [Synth 8-6157] synthesizing module 'dffre' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/ff_lib.v:34]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dffre' (11#1) [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/ff_lib.v:34]
INFO: [Synth 8-6155] done synthesizing module 'timer' (12#1) [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/timer.v:2]
WARNING: [Synth 8-689] width (4) of port connection 'rst' does not match port width (1) of module 'timer' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/programmable_blinker.v:22]
WARNING: [Synth 8-7023] instance 'tim' of module 'timer' has 6 connections declared, but only 4 given [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/programmable_blinker.v:22]
INFO: [Synth 8-6157] synthesizing module 'blinker' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/blinker.v:1]
INFO: [Synth 8-6157] synthesizing module 'dffre__parameterized0' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/ff_lib.v:34]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dffre__parameterized0' (12#1) [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/ff_lib.v:34]
INFO: [Synth 8-6155] done synthesizing module 'blinker' (13#1) [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/blinker.v:1]
WARNING: [Synth 8-3848] Net switch in module/entity programmable_blinker does not have driver. [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/programmable_blinker.v:19]
WARNING: [Synth 8-3848] Net reset in module/entity programmable_blinker does not have driver. [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/programmable_blinker.v:25]
WARNING: [Synth 8-3848] Net count_en in module/entity programmable_blinker does not have driver. [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/programmable_blinker.v:20]
INFO: [Synth 8-6155] done synthesizing module 'programmable_blinker' (14#1) [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/programmable_blinker.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/mux.v:1]
INFO: [Synth 8-226] default block is never used [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/mux.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mux' (15#1) [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bicycle_fsm' (16#1) [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/bicycle_fsm.v:12]
INFO: [Synth 8-6155] done synthesizing module 'lab3_top' (17#1) [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/lab3_top.v:9]
WARNING: [Synth 8-3331] design programmable_blinker has unconnected port shift_right
WARNING: [Synth 8-3331] design programmable_blinker has unconnected port rst
WARNING: [Synth 8-3331] design master_fsm has unconnected port faster
WARNING: [Synth 8-3331] design master_fsm has unconnected port slower
WARNING: [Synth 8-3331] design master_fsm has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1916.648 ; gain = 187.594 ; free physical = 66722 ; free virtual = 87295
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1934.453 ; gain = 205.398 ; free physical = 66720 ; free virtual = 87294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1934.453 ; gain = 205.398 ; free physical = 66720 ; free virtual = 87294
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/users/tabarca/lab3/lab3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U2'
Finished Parsing XDC File [/home/users/tabarca/lab3/lab3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U2'
Parsing XDC File [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/lab3_top.xdc]
Finished Parsing XDC File [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/lab3_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/lab3_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab3_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab3_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2123.043 ; gain = 0.000 ; free physical = 66601 ; free virtual = 87175
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2123.047 ; gain = 0.004 ; free physical = 66603 ; free virtual = 87176
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 2123.047 ; gain = 393.992 ; free physical = 66695 ; free virtual = 87269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 2123.047 ; gain = 393.992 ; free physical = 66696 ; free virtual = 87269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  /home/users/tabarca/lab3/lab3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  /home/users/tabarca/lab3/lab3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for U2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 2123.047 ; gain = 393.992 ; free physical = 66696 ; free virtual = 87269
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/beat32.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'sl1_reg' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/master_fsm.v:25]
WARNING: [Synth 8-327] inferring latch for variable 'sl2_reg' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/master_fsm.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'counter_reg' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/timer.v:16]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 2123.047 ; gain = 393.992 ; free physical = 66687 ; free virtual = 87261
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   5 Input      9 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dffr 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dffr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module dffr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module master_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module dffr__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module beat32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
Module shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module dffre 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module dffre__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin state[2] with 1st driver pin 'bicycle_fsm/master/state0_inferred/state0[2]' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/master_fsm.v:48]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin state[2] with 2nd driver pin 'GND' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/master_fsm.v:48]
CRITICAL WARNING: [Synth 8-6858] multi-driven net state[2] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/master_fsm.v:48]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin state[1] with 1st driver pin 'bicycle_fsm/master/state0_inferred/state0[1]' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/master_fsm.v:48]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin state[1] with 2nd driver pin 'GND' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/master_fsm.v:48]
CRITICAL WARNING: [Synth 8-6858] multi-driven net state[1] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/master_fsm.v:48]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin state[0] with 1st driver pin 'bicycle_fsm/master/state0_inferred/state0[0]' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/master_fsm.v:48]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin state[0] with 2nd driver pin 'GND' [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/master_fsm.v:48]
CRITICAL WARNING: [Synth 8-6858] multi-driven net state[0] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/users/tabarca/ee108/ee108git/ee108/lab3starterfiles/master_fsm.v:48]
WARNING: [Synth 8-3332] Sequential element (bicycle_fsm/master/sl1_reg) is unused and will be removed from module lab3_top.
WARNING: [Synth 8-3332] Sequential element (bicycle_fsm/master/sl2_reg) is unused and will be removed from module lab3_top.
WARNING: [Synth 8-3332] Sequential element (bicycle_fsm/fast_blinker/tim/counter_reg[8]) is unused and will be removed from module lab3_top.
WARNING: [Synth 8-3332] Sequential element (bicycle_fsm/fast_blinker/tim/counter_reg[7]) is unused and will be removed from module lab3_top.
WARNING: [Synth 8-3332] Sequential element (bicycle_fsm/fast_blinker/tim/counter_reg[6]) is unused and will be removed from module lab3_top.
WARNING: [Synth 8-3332] Sequential element (bicycle_fsm/fast_blinker/tim/counter_reg[5]) is unused and will be removed from module lab3_top.
WARNING: [Synth 8-3332] Sequential element (bicycle_fsm/fast_blinker/tim/counter_reg[4]) is unused and will be removed from module lab3_top.
WARNING: [Synth 8-3332] Sequential element (bicycle_fsm/fast_blinker/tim/counter_reg[3]) is unused and will be removed from module lab3_top.
WARNING: [Synth 8-3332] Sequential element (bicycle_fsm/fast_blinker/tim/counter_reg[2]) is unused and will be removed from module lab3_top.
WARNING: [Synth 8-3332] Sequential element (bicycle_fsm/fast_blinker/tim/counter_reg[1]) is unused and will be removed from module lab3_top.
WARNING: [Synth 8-3332] Sequential element (bicycle_fsm/fast_blinker/tim/counter_reg[0]) is unused and will be removed from module lab3_top.
WARNING: [Synth 8-3332] Sequential element (bicycle_fsm/slow_blinker/tim/counter_reg[8]) is unused and will be removed from module lab3_top.
WARNING: [Synth 8-3332] Sequential element (bicycle_fsm/slow_blinker/tim/counter_reg[7]) is unused and will be removed from module lab3_top.
WARNING: [Synth 8-3332] Sequential element (bicycle_fsm/slow_blinker/tim/counter_reg[6]) is unused and will be removed from module lab3_top.
WARNING: [Synth 8-3332] Sequential element (bicycle_fsm/slow_blinker/tim/counter_reg[5]) is unused and will be removed from module lab3_top.
WARNING: [Synth 8-3332] Sequential element (bicycle_fsm/slow_blinker/tim/counter_reg[4]) is unused and will be removed from module lab3_top.
WARNING: [Synth 8-3332] Sequential element (bicycle_fsm/slow_blinker/tim/counter_reg[3]) is unused and will be removed from module lab3_top.
WARNING: [Synth 8-3332] Sequential element (bicycle_fsm/slow_blinker/tim/counter_reg[2]) is unused and will be removed from module lab3_top.
WARNING: [Synth 8-3332] Sequential element (bicycle_fsm/slow_blinker/tim/counter_reg[1]) is unused and will be removed from module lab3_top.
WARNING: [Synth 8-3332] Sequential element (bicycle_fsm/slow_blinker/tim/counter_reg[0]) is unused and will be removed from module lab3_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 2123.047 ; gain = 393.992 ; free physical = 66668 ; free virtual = 87244
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'U2/clk_out1' to pin 'U2/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2123.047 ; gain = 393.992 ; free physical = 66539 ; free virtual = 87116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2123.047 ; gain = 393.992 ; free physical = 66537 ; free virtual = 87113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2123.047 ; gain = 393.992 ; free physical = 66533 ; free virtual = 87109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 2123.047 ; gain = 393.992 ; free physical = 66533 ; free virtual = 87109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 2123.047 ; gain = 393.992 ; free physical = 66533 ; free virtual = 87109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 2123.047 ; gain = 393.992 ; free physical = 66532 ; free virtual = 87108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 2123.047 ; gain = 393.992 ; free physical = 66532 ; free virtual = 87108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 2123.047 ; gain = 393.992 ; free physical = 66531 ; free virtual = 87107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 2123.047 ; gain = 393.992 ; free physical = 66532 ; free virtual = 87108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |IBUF      |     1|
|3     |OBUF      |     4|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     7|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 2123.047 ; gain = 393.992 ; free physical = 66539 ; free virtual = 87116
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 9 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 2123.047 ; gain = 205.398 ; free physical = 66590 ; free virtual = 87167
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 2123.047 ; gain = 393.992 ; free physical = 66601 ; free virtual = 87178
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2123.047 ; gain = 0.000 ; free physical = 66551 ; free virtual = 87128
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 36 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:05 . Memory (MB): peak = 2123.047 ; gain = 616.742 ; free physical = 66642 ; free virtual = 87218
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2123.047 ; gain = 0.000 ; free physical = 66640 ; free virtual = 87217
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/users/tabarca/lab3/lab3.runs/synth_1/lab3_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab3_top_utilization_synth.rpt -pb lab3_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 14 23:56:59 2020...
