m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2024.3 2024.09, Sep 10 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/jvctr/0/POLIno_qsys/quartus_project
T_opt
Z2 !s110 1762289511
VgAWZNP]KgPk`e7QMSWK7?2
04 6 4 work tbench fast 0
=1-e02e0b7e2f6b-690a6767-2dc50-413d2
R0
!s12f OEM100
!s12b OEM100
!s124 OEM10U177 
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -L sys -L error_adapter_0 -L avalon_st_adapter -L rsp_mux_001 -L rsp_mux -L rsp_demux_007 -L rsp_demux -L cmd_mux_007 -L cmd_mux -L cmd_demux_001 -L cmd_demux -L pulpino_0_avalon_master_lsu_limiter -L router_010 -L router_009 -L router_002 -L router_001 -L router -L jtag_uart_0_avalon_jtag_slave_agent -L pulpino_0_avalon_master_lsu_agent -L onchip_memory2_0_s1_translator -L pulpino_0_avalon_master_instr_translator -L p2b_adapter -L b2p_adapter -L transacto -L p2b -L b2p -L fifo -L timing_adt -L jtag_phy_embedded_in_jtag_master -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L timer_0 -L pulpino_0 -L pio_out -L pio_in -L onchip_memory2_0 -L master_0 -L jtag_uart_0 -L GPIO_EXTRA -L GPIO_0 +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2024.3;79
vpll
2/home/jvctr/0/POLIno_qsys/quartus_project/pll_sim/pll.vo
Z4 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z5 !s110 1762289510
!i10b 1
!s100 Zh[e^i]J21AIJ;B8Db22G2
IJHNi?j<>Oi_ZD=4ROGS872
S1
R1
w1762287567
8/home/jvctr/0/POLIno_qsys/quartus_project/pll_sim/pll.vo
F/home/jvctr/0/POLIno_qsys/quartus_project/pll_sim/pll.vo
!i122 2
L0 32 264
Z6 VDg1SIo80bB@j0V0VzS_@n1
Z7 OL;L;2024.3;79
r1
!s85 0
31
Z8 !s108 1762289510.000000
!s107 /home/jvctr/0/POLIno_qsys/quartus_project/pll_sim/pll.vo|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/jvctr/0/POLIno_qsys/quartus_project|/home/jvctr/0/POLIno_qsys/quartus_project/pll_sim/pll.vo|
!i113 0
Z9 o-sv -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -sv -work work +incdir+/home/jvctr/0/POLIno_qsys/quartus_project -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vpulpino_qsys_test
2/home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v
R4
R5
!i10b 1
!s100 f_oQeMI^UDbg2AU]`?7Z82
IUG@HRX;blTnGVa8BeQBL^3
S1
R1
w1762287593
8/home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v
F/home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v
!i122 3
L0 1 75
R6
R7
r1
!s85 0
31
R8
!s107 /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/jvctr/0/POLIno_qsys/quartus_project/rtl|/home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v|
!i113 0
R9
!s92 -sv -work work +incdir+/home/jvctr/0/POLIno_qsys/quartus_project/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vsys
2/home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/sys.v
R5
!i10b 1
!s100 H[=d[Ec[DjGJ5Z3GQY>Xi1
IA?cJXBBN;C9cJ1[5dizLm3
R1
w1762289256
8/home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/sys.v
F/home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/sys.v
!i122 0
L0 6 454
R6
R7
r1
!s85 0
31
R8
!s107 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/sys.v|
!s90 -reportprogress|300|/home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/sys.v|
!i113 0
o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vtbench
2/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/tbench.sv
R4
R2
!i10b 1
!s100 ZX7idOfEH_b;fG`EN`_;l3
Im8BkElR9dX9c`lIJSlDAe3
S1
R1
w1762282663
8/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/tbench.sv
F/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/tbench.sv
!i122 4
L0 3 121
R6
R7
r1
!s85 0
31
!s108 1762289511.000000
!s107 /home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/tbench.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb|/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/tbench.sv|
!i113 0
R9
!s92 -sv -work work +incdir+/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
