[SCL] 11/26/2024 18:08:18 PID:3709 Client:sfalvsd Authorization failed Synopsys-Release 2022.03
[SCL] 11/26/2024 18:08:19 PID:3709 Client:sfalvsd Server:2021@3.7.156.91 Authorization succeeded Design-Compiler 2022.03
[SCL] 11/26/2024 18:08:20 Checking status for feature Design-Compiler
[SCL] 11/26/2024 18:08:20 PID:3709 Client:sfalvsd Server:2021@3.7.156.91 Checkout succeeded Design-Compiler 2022.03
[SCL] 11/26/2024 18:08:20 PID:3709 Client:sfalvsd Authorization failed Synopsys 2022.03
[SCL] 11/26/2024 18:08:20 PID:3709 Client:sfalvsd Authorization failed DC-Debug 2022.03
[SCL] 11/26/2024 18:08:20 PID:3709 Client:sfalvsd Authorization failed DC-NXT-DPX-Beta 2022.03

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version T-2022.03-SP5-6 for linux64 - Sep 20, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
[SCL] 11/26/2024 18:08:21 PID:3709 Client:sfalvsd Server:2021@3.7.156.91 Authorization succeeded DC-Expert 2022.03
set target_library /home/dhanvanti/scl_pdk_v2/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.db
/home/dhanvanti/scl_pdk_v2/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.db
set link_library {* $target_library}
* $target_library
set verilog_files  "/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl"
/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl
set top_module "caravel" ;
caravel
read_file $verilog_files -autoread -format verilog -top $top_module
== READ_FILE autoread for top design 'caravel' ==

Starting READ_FILE autoread mode...
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl'. (AUTOREAD-105)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/caravel.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/caravel_logo.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/caravel_core.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/caravel_motto.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/copyright_block.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/open_source.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/user_id_textblock.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/mprj_io_buffer.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/manual_power_connections.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/empty_macro.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/caravel_netlists.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/defines.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/pads.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/user_defines.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/chip_io.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/pc3d01_wrapper.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/pt3b02_wrapper.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/pc3b03ed_wrapper.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/digital_pll.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/digital_pll_controller.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/ring_osc2x13.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/dummy_scl180_conb_1.v'.  (AUTOREAD-100)
Error: Source pc3d01.v not found.  (AUTOREAD-200)
Error: Source pc3b03ed.v not found.  (AUTOREAD-200)
Error: Source pc3d01.v not found.  (AUTOREAD-200)
Error: Source pt3b02.v not found.  (AUTOREAD-200)
Error: No design found for 'caravel'.  (AUTOREAD-331)
Cannot determine file dependencies properly
*** Autoread command terminated with errors. ***
# eloborate $top_module
# link
dc_shell> source synth.tcl 
== READ_FILE autoread for top design 'caravel' ==

Starting READ_FILE autoread mode...
Warning: Adding missing directory to search_path - '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl'. (AUTOREAD-105)
Information: HDL source file caravel.v is out-of-date. (AUTOREAD-300)
Information: HDL source file chip_io.v is out-of-date. (AUTOREAD-300)
Error: Source pc3d01.v not found.  (AUTOREAD-200)
Error: Source pc3b03ed.v not found.  (AUTOREAD-200)
Error: Source pc3d01.v not found.  (AUTOREAD-200)
Error: Source pt3b02.v not found.  (AUTOREAD-200)
Error: No design found for 'caravel'.  (AUTOREAD-331)
Cannot determine file dependencies properly
*** Autoread command terminated with errors. ***
dc_shell> source [10@dc_shell> s[17G[K[Kce synth.tcl 
== READ_FILE autoread for top design 'caravel' ==

Starting READ_FILE autoread mode...
Warning: Adding missing directory to search_path - '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl'. (AUTOREAD-105)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/caravel_openframe.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/caravel_power_routing.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/constant_block.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/clock_div.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/copyright_block_a.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/debug_regs.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/gpio_control_block.v'.  (AUTOREAD-100)
Information: Source files_list_with_gate_level.txt ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/housekeeping.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/gpio_defaults_block.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/gpio_logic_high.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/gpio_signal_buffering.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/gpio_signal_buffering_alt.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/housekeeping_spi.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/mgmt_core.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/ibex_all.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/mgmt_protect.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/mgmt_core.w_rst_init_modification.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/mgmt_core_wrapper.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/mgmt_protect_hv.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/mprj2_logic_high.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/mprj_io.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/simple_por.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/mprj_logic_high.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/picorv32.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/sky130_fd_sc_hvl.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/scl180_macro_sparecell.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/spare_logic_block.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/user_id_programming.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/spiflash.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/xres_buf.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/caravel_clocking.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/buff_flash_clkrst.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/__openframe_project_wrapper.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/RAM128.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/VexRiscv_MinDebug.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/VexRiscv_MinDebugCache.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/__user_project_gpio_example.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/__uprj_netlists.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/__user_analog_project_wrapper.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/pc3d01.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/RAM256.v'.  (AUTOREAD-100)
Information: Adding '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/primitives.v'.  (AUTOREAD-100)
Information: Removing from autoread database '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/pc3b03ed_wrapper.v'.  (AUTOREAD-101)
Information: Removing from autoread database '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/pc3d01_wrapper.v'.  (AUTOREAD-101)
Information: Removing from autoread database '/home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/rtl/pt3b02_wrapper.v'.  (AUTOREAD-101)
Information: HDL source file caravel.v is out-of-date. (AUTOREAD-300)
Information: HDL source file caravel_core.v is out-of-date. (AUTOREAD-300)
Information: HDL source file caravel_netlists.v is out-of-date. (AUTOREAD-300)
Information: HDL source file chip_io.v is out-of-date. (AUTOREAD-300)
Information: HDL source file digital_pll.v is out-of-date. (AUTOREAD-300)
Information: HDL source file digital_pll_controller.v is out-of-date. (AUTOREAD-300)
Information: HDL source file mprj_io_buffer.v is out-of-date. (AUTOREAD-300)
Information: HDL source file ring_osc2x13.v is out-of-date. (AUTOREAD-300)
Information: HDL source file user_defines.v is out-of-date. (AUTOREAD-300)
Error: Source __user_project_wrapper.v not found.  (AUTOREAD-200)
Error: Source pc3d01_wrapper.v not found.  (AUTOREAD-200)


The tool has just encountered a fatal error:

If you encountered this fatal error when using the most recent
Synopsys release, submit this stack trace and a test case that
reproduces the problem to the Synopsys Support Center by using
Enter A Call at http://solvnet.synopsys.com/EnterACall.

* For information about the latest software releases, go to the Synopsys
  SolvNet Release Library at http://solvnet.synopsys.com/ReleaseLibrary.

* For information about required Operating System patches, go to
  http://www.synopsys.com/support


Release = 'T-2022.03-SP5-6'  Architecture = 'linux64'  Program = 'dc_shell'
Exec = '/usr/synopsys/syn/T-2022.03-SP5-6/linux64/syn/bin/common_shell_exec'

'14067946 218959009 218961418 218960141 302629598 46912557925936 140859390 140864760 137991045 137911743 136354544 144173182 144335559 144336940 144140165 144554612 144081473 144112346 144063752 144065275 50458388 50330316 52788140 313508149 306008688 325469772 325490631 325498431 306129462 305853343 305926255 306008688 325469772 325490631 326147012 305988816 34102173 34077909 36236488 36241535 36242328 36244078 35820139 33351293 48011679 14086486 13004185 46912613410133'

Stack trace for crashing thread
-------------------------------
SNPSee_72fe6ee5e6adf88ac107a01d196ffb8ed40842348ffb0f8b+36
SNPSee_f1ee00d2049be34bc9fa2aabd0709c661b77ea09a2cd7785+443
SNPSee_b0111077a1564ec2f03c23d0bb102089cced107fffe7abc9+209
SNPSee_616b6e047c741ff1baf571efe85d3536eac68d027a1be0e0030a066449e92897+186
SNPSee_b5b74bb29e23928e271a046254d5c62e+77
SNPSee_3da1e8e388eef22c4cad96049bb507e323902e731626b6f85a1de23e01dcfb84+775
_L_unlock_13+52
SNPSee_f007ee5095cf2e30a17c41e8eea35d5a46838b96e0f1739b24798911f7735c43+155
SNPSee_5546393349b9abe40ea6402d2f11c8bbb9687e5c0a49d9683617350609b5954e+46
SNPSee_4a789f7ded4d7f4f3a2af10b8c99f72c99c0582f7cc09e98+216
SNPSee_b12126f101c353d3949f0dcbe015030a4ed4227706de12936f2989d43153a653+229
SNPSee_869ee094565fa44341f778fa079d20dd+63
SNPSee_1c8ac67927dd1f3e2bacdfaa097ae5fc8da6c85e8a462340d166d98f480de07e+112
SNPSee_3afc68eb3836d9f82685052d6bfc2e55b2a329c01e2fd491c8f03bc0e96864728dd99b3d41908e82+510
SNPSee_c0fa0a2a381fa11993a1ba0fbef07ea38fd37d73a7ef053ea7a2d2c6efb2905b3a147e7fe3c4dddd95837344315acc409c6844166c597cad0a012602c614855425b1fe0858b90e485a69e67ddc5f3a17881a2b4a42c1658993c5b568f3dfaf674277d9f5612ead003fe8528560726078+759
SNPSee_c0fa0a2a381fa11993a1ba0fbef07ea38fd37d73a7ef053ea7a2d2c6efb2905b3a147e7fe3c4dddd95837344315acc409c6844166c597cadce304dbd28cfaeb5+60
SNPSee_c0fa0a2a381fa1197b29f8c7f588de02e7f15d1badc823be1bd2bfe9248e7a44+1109
SNPSee_c0fa0a2a381fa119d51c6f473dce555327de03c40b661ff4242f23886bf2b8d6+84
SNPSee_c0fa0a2a381fa1197852dab3639d382b7c1d3ac1020d48b23c517626454c2d654900538701e511393b68bff2ad318349+529
SNPSee_c0fa0a2a381fa1197852dab3639d382b30cd40551b961e3d3c6a0d36e412f0b5d2ad501d04dffe4a+586
SNPSee_1e2ca71fd6d5395ac5ad498ad90fa20803f6e9e976d939f4e84f8f84018570bdfbb292d6ef0ade1ba1acd688da35c39b1f4262792740562045940477a87a6f22+3816
SNPSee_179da8fc9642261f2fb4c1426b439580850d8e784bfb16cd7fb1ee9380b08146+43
SNPSee_e62e1698d01baea270eb67de5d9d871f4e31c2d6fc6a396ab83fa7819890583f+1108
SNPSee_e62e1698d01baea2f0ae7e2593b52a11+2796
SNPSee_800cfa09c4312a2a658022cd459e34616900e8f99890a5ed+2556
SNPSee_7ea007f17721baa8c52712154029f5e48c5b42d17487296853bec6f509fb5cd7fb8e3aecaf9a59df5ceaf3227abcdf276664c5bfd5ca6b006d34e6f6d0022bb5aa6a0546020548c042f868058edbb564+117
SNPSee_18ae1188a5a6482452f3b67abbc891010269f13ce0e30d67+3248
SNPSee_57415c5b07ec5e8b8118f96e6212a2c42c69fd3f49376c0d+124
SNPSee_1ac40924fdff8310f5184d6eb67c5798036a89169a27d790+71
SNPSee_a00aeeb47fd325df3eff4946e57739a1+1439
SNPSee_5b9e0c983f97901fa4e0af164abe7efeb24c5f4c6136879c869b2b88ca4e26329cbb10d1a609855d+326
SNPSee_59511b0144537c36c6614840eb25b067+1295
SNPSee_dfcfd18c870f576645dec230cc55940481eea9a4962927b3b2419a5f9f3803d6e6d6151e8a6657b75c63db485ae230e97b8a0dd27c2cdfedd6e7ab8b3504080f+1119
SNPSee_18ae1188a5a6482452f3b67abbc891010269f13ce0e30d67+3248
SNPSee_57415c5b07ec5e8b8118f96e6212a2c42c69fd3f49376c0d+124
SNPSee_1ac40924fdff8310f5184d6eb67c5798036a89169a27d790+71
SNPSee_e90acbbdf8c656c898db7186881c4c18f0a07e70af506669+228
SNPSee_eb883b8643ac3618e46fbd7d90d84cd1d9cf41f1ea1de2433ad64196cf3fcc2ce0cf4135a98ecf06+624
SNPSee_bf47f8c354012225294e8116109cb5d025f4ccb7f287ad59c2366d27ef082a7abe934ab21f6bb090d48f7368a4129526962b5f385b08867de66d0440d3888337d8208e9ee5c4c9cb+621
SNPSee_848f53926cc7d21a0b1a0e3cec9d3ef03d79fae4f741b2beb1d9e61bc8469679467712e699595aba26463d97eba60e22e02b598c8b482ec2d9046bfa95f0f185+581
SNPSee_3734c75b6df15445263e41e202c21d357530f1002cf0b24d09b1487aa013d26f835ff7ccd94ffb63758abf28604ccf68+2600
SNPSee_3734c75b6df15445263e41e202c21d357530f1002cf0b24ddc44ac444ffd24dab81817742939461558b86efc9882e060f5cf6799b4197ba760a948a9120b34f41acf4fa4287f35e8+159
SNPSee_3734c75b6df15445263e41e202c21d357530f1002cf0b24d198741dbd99eb01272a55ba76ee2abd7563348609c8b2952ab7d3e71c5dc81c718aa12a98dfae9b5630d0c2fda34916be6c498847f4129e9a5f1fbcdd8c6a901+552
SNPSee_3734c75b6df15445263e41e202c21d357530f1002cf0b24d0b90ac4a4483f6665465d7c37ec4ce71313cfc0a471575a79ba413633ac1537032eb8775f5ebb55f6021eb7118e1e33a66a40a742570a303b3cdb1e9fad8ae33+238
SNPSee_e52978fb95288b35702010462a2fb7521b19e6c7de02e749f68bb351c5fdf77d77dcb6d7ca3d86dfab86a645dee82a58b2bd32436fe9252678dfa79a3e0c83bf+283
SNPSee_b81f4656f0d7d3ca1b0bca755b60caea2cb50375ef5e9df280c2a7ba1e2ca19f7750e3d580600edd04a01dc4363d697fcd6b18c4d0ab558c+733
SNPSee_76d6cca1ef29382ca84b036280d53dca+127
SNPSee_a8c67c391924da59bb0a6e836c77e2d8+5606
main+9
__libc_start_main+245
SNPSee_d06eed713327be76+41

A detailed stack trace has been captured in /home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/Synopsys_stack_trace_3709.txt.

A snapshot of runtime data has been captured in /home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/crte_000003709.txt
