{"Source Block": ["verilog-ethernet/rtl/eth_demux_4.v@150:187@HdlStmProcess", "// mux for output control signals\nreg current_output_eth_hdr_valid;\nreg current_output_eth_hdr_ready;\nreg current_output_tvalid;\nreg current_output_tready;\nalways @* begin\n    case (select_reg)\n        2'd0: begin\n            current_output_eth_hdr_valid = output_0_eth_hdr_valid;\n            current_output_eth_hdr_ready = output_0_eth_hdr_ready;\n            current_output_tvalid = output_0_eth_payload_tvalid;\n            current_output_tready = output_0_eth_payload_tready;\n        end\n        2'd1: begin\n            current_output_eth_hdr_valid = output_1_eth_hdr_valid;\n            current_output_eth_hdr_ready = output_1_eth_hdr_ready;\n            current_output_tvalid = output_1_eth_payload_tvalid;\n            current_output_tready = output_1_eth_payload_tready;\n        end\n        2'd2: begin\n            current_output_eth_hdr_valid = output_2_eth_hdr_valid;\n            current_output_eth_hdr_ready = output_2_eth_hdr_ready;\n            current_output_tvalid = output_2_eth_payload_tvalid;\n            current_output_tready = output_2_eth_payload_tready;\n        end\n        2'd3: begin\n            current_output_eth_hdr_valid = output_3_eth_hdr_valid;\n            current_output_eth_hdr_ready = output_3_eth_hdr_ready;\n            current_output_tvalid = output_3_eth_payload_tvalid;\n            current_output_tready = output_3_eth_payload_tready;\n        end\n    endcase\nend\n\nalways @* begin\n    select_next = select_reg;\n    frame_next = frame_reg;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/udp_demux_64_4.v@326:363", "// mux for output control signals\nreg current_output_udp_hdr_valid;\nreg current_output_udp_hdr_ready;\nreg current_output_tvalid;\nreg current_output_tready;\nalways @* begin\n    case (select_reg)\n        2'd0: begin\n            current_output_udp_hdr_valid = output_0_udp_hdr_valid;\n            current_output_udp_hdr_ready = output_0_udp_hdr_ready;\n            current_output_tvalid = output_0_udp_payload_tvalid;\n            current_output_tready = output_0_udp_payload_tready;\n        end\n        2'd1: begin\n            current_output_udp_hdr_valid = output_1_udp_hdr_valid;\n            current_output_udp_hdr_ready = output_1_udp_hdr_ready;\n            current_output_tvalid = output_1_udp_payload_tvalid;\n            current_output_tready = output_1_udp_payload_tready;\n        end\n        2'd2: begin\n            current_output_udp_hdr_valid = output_2_udp_hdr_valid;\n            current_output_udp_hdr_ready = output_2_udp_hdr_ready;\n            current_output_tvalid = output_2_udp_payload_tvalid;\n            current_output_tready = output_2_udp_payload_tready;\n        end\n        2'd3: begin\n            current_output_udp_hdr_valid = output_3_udp_hdr_valid;\n            current_output_udp_hdr_ready = output_3_udp_hdr_ready;\n            current_output_tvalid = output_3_udp_payload_tvalid;\n            current_output_tready = output_3_udp_payload_tready;\n        end\n    endcase\nend\n\nalways @* begin\n    select_next = select_reg;\n    frame_next = frame_reg;\n\n"], ["verilog-ethernet/rtl/ip_demux_4.v@280:317", "// mux for output control signals\nreg current_output_ip_hdr_valid;\nreg current_output_ip_hdr_ready;\nreg current_output_tvalid;\nreg current_output_tready;\nalways @* begin\n    case (select_reg)\n        2'd0: begin\n            current_output_ip_hdr_valid = output_0_ip_hdr_valid;\n            current_output_ip_hdr_ready = output_0_ip_hdr_ready;\n            current_output_tvalid = output_0_ip_payload_tvalid;\n            current_output_tready = output_0_ip_payload_tready;\n        end\n        2'd1: begin\n            current_output_ip_hdr_valid = output_1_ip_hdr_valid;\n            current_output_ip_hdr_ready = output_1_ip_hdr_ready;\n            current_output_tvalid = output_1_ip_payload_tvalid;\n            current_output_tready = output_1_ip_payload_tready;\n        end\n        2'd2: begin\n            current_output_ip_hdr_valid = output_2_ip_hdr_valid;\n            current_output_ip_hdr_ready = output_2_ip_hdr_ready;\n            current_output_tvalid = output_2_ip_payload_tvalid;\n            current_output_tready = output_2_ip_payload_tready;\n        end\n        2'd3: begin\n            current_output_ip_hdr_valid = output_3_ip_hdr_valid;\n            current_output_ip_hdr_ready = output_3_ip_hdr_ready;\n            current_output_tvalid = output_3_ip_payload_tvalid;\n            current_output_tready = output_3_ip_payload_tready;\n        end\n    endcase\nend\n\nalways @* begin\n    select_next = select_reg;\n    frame_next = frame_reg;\n\n"], ["verilog-ethernet/rtl/ip_demux_64_4.v@286:323", "// mux for output control signals\nreg current_output_ip_hdr_valid;\nreg current_output_ip_hdr_ready;\nreg current_output_tvalid;\nreg current_output_tready;\nalways @* begin\n    case (select_reg)\n        2'd0: begin\n            current_output_ip_hdr_valid = output_0_ip_hdr_valid;\n            current_output_ip_hdr_ready = output_0_ip_hdr_ready;\n            current_output_tvalid = output_0_ip_payload_tvalid;\n            current_output_tready = output_0_ip_payload_tready;\n        end\n        2'd1: begin\n            current_output_ip_hdr_valid = output_1_ip_hdr_valid;\n            current_output_ip_hdr_ready = output_1_ip_hdr_ready;\n            current_output_tvalid = output_1_ip_payload_tvalid;\n            current_output_tready = output_1_ip_payload_tready;\n        end\n        2'd2: begin\n            current_output_ip_hdr_valid = output_2_ip_hdr_valid;\n            current_output_ip_hdr_ready = output_2_ip_hdr_ready;\n            current_output_tvalid = output_2_ip_payload_tvalid;\n            current_output_tready = output_2_ip_payload_tready;\n        end\n        2'd3: begin\n            current_output_ip_hdr_valid = output_3_ip_hdr_valid;\n            current_output_ip_hdr_ready = output_3_ip_hdr_ready;\n            current_output_tvalid = output_3_ip_payload_tvalid;\n            current_output_tready = output_3_ip_payload_tready;\n        end\n    endcase\nend\n\nalways @* begin\n    select_next = select_reg;\n    frame_next = frame_reg;\n\n"], ["verilog-ethernet/rtl/udp_demux_4.v@320:357", "// mux for output control signals\nreg current_output_udp_hdr_valid;\nreg current_output_udp_hdr_ready;\nreg current_output_tvalid;\nreg current_output_tready;\nalways @* begin\n    case (select_reg)\n        2'd0: begin\n            current_output_udp_hdr_valid = output_0_udp_hdr_valid;\n            current_output_udp_hdr_ready = output_0_udp_hdr_ready;\n            current_output_tvalid = output_0_udp_payload_tvalid;\n            current_output_tready = output_0_udp_payload_tready;\n        end\n        2'd1: begin\n            current_output_udp_hdr_valid = output_1_udp_hdr_valid;\n            current_output_udp_hdr_ready = output_1_udp_hdr_ready;\n            current_output_tvalid = output_1_udp_payload_tvalid;\n            current_output_tready = output_1_udp_payload_tready;\n        end\n        2'd2: begin\n            current_output_udp_hdr_valid = output_2_udp_hdr_valid;\n            current_output_udp_hdr_ready = output_2_udp_hdr_ready;\n            current_output_tvalid = output_2_udp_payload_tvalid;\n            current_output_tready = output_2_udp_payload_tready;\n        end\n        2'd3: begin\n            current_output_udp_hdr_valid = output_3_udp_hdr_valid;\n            current_output_udp_hdr_ready = output_3_udp_hdr_ready;\n            current_output_tvalid = output_3_udp_payload_tvalid;\n            current_output_tready = output_3_udp_payload_tready;\n        end\n    endcase\nend\n\nalways @* begin\n    select_next = select_reg;\n    frame_next = frame_reg;\n\n"], ["verilog-ethernet/rtl/eth_demux_64_4.v@156:193", "// mux for output control signals\nreg current_output_eth_hdr_valid;\nreg current_output_eth_hdr_ready;\nreg current_output_tvalid;\nreg current_output_tready;\nalways @* begin\n    case (select_reg)\n        2'd0: begin\n            current_output_eth_hdr_valid = output_0_eth_hdr_valid;\n            current_output_eth_hdr_ready = output_0_eth_hdr_ready;\n            current_output_tvalid = output_0_eth_payload_tvalid;\n            current_output_tready = output_0_eth_payload_tready;\n        end\n        2'd1: begin\n            current_output_eth_hdr_valid = output_1_eth_hdr_valid;\n            current_output_eth_hdr_ready = output_1_eth_hdr_ready;\n            current_output_tvalid = output_1_eth_payload_tvalid;\n            current_output_tready = output_1_eth_payload_tready;\n        end\n        2'd2: begin\n            current_output_eth_hdr_valid = output_2_eth_hdr_valid;\n            current_output_eth_hdr_ready = output_2_eth_hdr_ready;\n            current_output_tvalid = output_2_eth_payload_tvalid;\n            current_output_tready = output_2_eth_payload_tready;\n        end\n        2'd3: begin\n            current_output_eth_hdr_valid = output_3_eth_hdr_valid;\n            current_output_eth_hdr_ready = output_3_eth_hdr_ready;\n            current_output_tvalid = output_3_eth_payload_tvalid;\n            current_output_tready = output_3_eth_payload_tready;\n        end\n    endcase\nend\n\nalways @* begin\n    select_next = select_reg;\n    frame_next = frame_reg;\n\n"]], "Diff Content": {"Delete": [], "Add": [[180, "        default: begin\n"], [180, "            current_output_eth_hdr_valid = 1'b0;\n"], [180, "            current_output_eth_hdr_ready = 1'b0;\n"], [180, "            current_output_tvalid = 1'b0;\n"], [180, "            current_output_tready = 1'b0;\n"], [180, "        end\n"]]}}