INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_0/sim/UART_TEST_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TEST_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2458] undeclared symbol pl_clk1, assumed default net type wire [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_0/sim/UART_TEST_zynq_ultra_ps_e_0_0_vip_wrapper.v:166]
INFO: [VRFC 10-2458] undeclared symbol pl_clk2, assumed default net type wire [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_0/sim/UART_TEST_zynq_ultra_ps_e_0_0_vip_wrapper.v:168]
INFO: [VRFC 10-2458] undeclared symbol pl_clk3, assumed default net type wire [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_0/sim/UART_TEST_zynq_ultra_ps_e_0_0_vip_wrapper.v:170]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/sim/UART_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TEST
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/hdl/UART_TEST_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TEST_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/new/Ultra96.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ultra96
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sim_1/new/tb_Ultra96.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Ultra96
