\subsection{p2d\+\_\+sync\+\_\+fsm Entity Reference}
\label{classp2d__sync__fsm}\index{p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}}


Collaboration diagram for p2d\+\_\+sync\+\_\+fsm\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=166pt]{d9/da5/classp2d__sync__fsm__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf pct\+\_\+size\+\_\+w} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }}}
\item 
{\bf n\+\_\+buff} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mode}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf trxiqpulse}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ddr\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mimo\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ch\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sample\+\_\+width}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+size}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf pct\+\_\+size\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+sync\+\_\+dis}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+nr}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+hdr\+\_\+0}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+hdr\+\_\+0\+\_\+valid}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+hdr\+\_\+1}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+hdr\+\_\+1\+\_\+valid}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+data\+\_\+clr\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+buff\+\_\+rdy}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+rd\+\_\+fsm\+\_\+hold}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+buff\+\_\+rd\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 20} of file {\bf p2d\+\_\+sync\+\_\+fsm.\+vhd}.



\subsubsection{Member Data Documentation}
\index{p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}!ch\+\_\+en@{ch\+\_\+en}}
\index{ch\+\_\+en@{ch\+\_\+en}!p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}}
\paragraph[{ch\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ch\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__sync__fsm_a6494f316f504075c4ccf47146756d576}


Definition at line {\bf 33} of file {\bf p2d\+\_\+sync\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}!clk@{clk}}
\index{clk@{clk}!p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__sync__fsm_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 26} of file {\bf p2d\+\_\+sync\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}!ddr\+\_\+en@{ddr\+\_\+en}}
\index{ddr\+\_\+en@{ddr\+\_\+en}!p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}}
\paragraph[{ddr\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__sync__fsm_adbfe05e6692f69f8e592df06c6055f0a}


Definition at line {\bf 31} of file {\bf p2d\+\_\+sync\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}!ieee@{ieee}}
\index{ieee@{ieee}!p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classp2d__sync__fsm_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 13} of file {\bf p2d\+\_\+sync\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}!mimo\+\_\+en@{mimo\+\_\+en}}
\index{mimo\+\_\+en@{mimo\+\_\+en}!p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}}
\paragraph[{mimo\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mimo\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__sync__fsm_a0c57670aee4f9fbfa3c286573012965a}


Definition at line {\bf 32} of file {\bf p2d\+\_\+sync\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}!mode@{mode}}
\index{mode@{mode}!p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}}
\paragraph[{mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mode} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__sync__fsm_a219fe733f94bce997e904a6e45b1ac19}


Definition at line {\bf 29} of file {\bf p2d\+\_\+sync\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}!n\+\_\+buff@{n\+\_\+buff}}
\index{n\+\_\+buff@{n\+\_\+buff}!p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}}
\paragraph[{n\+\_\+buff}]{\setlength{\rightskip}{0pt plus 5cm}{\bf n\+\_\+buff} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classp2d__sync__fsm_ade20c9c4fcc309c75a7409d478ab4f7e}


Definition at line {\bf 24} of file {\bf p2d\+\_\+sync\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classp2d__sync__fsm_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 15} of file {\bf p2d\+\_\+sync\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}!pct\+\_\+buff\+\_\+rd\+\_\+en@{pct\+\_\+buff\+\_\+rd\+\_\+en}}
\index{pct\+\_\+buff\+\_\+rd\+\_\+en@{pct\+\_\+buff\+\_\+rd\+\_\+en}!p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}}
\paragraph[{pct\+\_\+buff\+\_\+rd\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+buff\+\_\+rd\+\_\+en} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__sync__fsm_aab5abdb152d79897b394d5a8610325b0}


Definition at line {\bf 55} of file {\bf p2d\+\_\+sync\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}!pct\+\_\+buff\+\_\+rdy@{pct\+\_\+buff\+\_\+rdy}}
\index{pct\+\_\+buff\+\_\+rdy@{pct\+\_\+buff\+\_\+rdy}!p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}}
\paragraph[{pct\+\_\+buff\+\_\+rdy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+buff\+\_\+rdy} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__sync__fsm_a586aa1fed2ebd16336df2f4672b99a42}


Definition at line {\bf 49} of file {\bf p2d\+\_\+sync\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}!pct\+\_\+data\+\_\+clr\+\_\+n@{pct\+\_\+data\+\_\+clr\+\_\+n}}
\index{pct\+\_\+data\+\_\+clr\+\_\+n@{pct\+\_\+data\+\_\+clr\+\_\+n}!p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}}
\paragraph[{pct\+\_\+data\+\_\+clr\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+data\+\_\+clr\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__sync__fsm_adbac4d804f793e591394803ae60142af}


Definition at line {\bf 48} of file {\bf p2d\+\_\+sync\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}!pct\+\_\+hdr\+\_\+0@{pct\+\_\+hdr\+\_\+0}}
\index{pct\+\_\+hdr\+\_\+0@{pct\+\_\+hdr\+\_\+0}!p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}}
\paragraph[{pct\+\_\+hdr\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+hdr\+\_\+0} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__sync__fsm_ab6019fbff8a2dc1004f9bc6c99203686}


Definition at line {\bf 42} of file {\bf p2d\+\_\+sync\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}!pct\+\_\+hdr\+\_\+0\+\_\+valid@{pct\+\_\+hdr\+\_\+0\+\_\+valid}}
\index{pct\+\_\+hdr\+\_\+0\+\_\+valid@{pct\+\_\+hdr\+\_\+0\+\_\+valid}!p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}}
\paragraph[{pct\+\_\+hdr\+\_\+0\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+hdr\+\_\+0\+\_\+valid} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__sync__fsm_ae0d65cf6e1f9cc73381140d72d7ee6a6}


Definition at line {\bf 43} of file {\bf p2d\+\_\+sync\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}!pct\+\_\+hdr\+\_\+1@{pct\+\_\+hdr\+\_\+1}}
\index{pct\+\_\+hdr\+\_\+1@{pct\+\_\+hdr\+\_\+1}!p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}}
\paragraph[{pct\+\_\+hdr\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+hdr\+\_\+1} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__sync__fsm_abaa2164b99828bedbc48df5bbc198f5e}


Definition at line {\bf 45} of file {\bf p2d\+\_\+sync\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}!pct\+\_\+hdr\+\_\+1\+\_\+valid@{pct\+\_\+hdr\+\_\+1\+\_\+valid}}
\index{pct\+\_\+hdr\+\_\+1\+\_\+valid@{pct\+\_\+hdr\+\_\+1\+\_\+valid}!p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}}
\paragraph[{pct\+\_\+hdr\+\_\+1\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+hdr\+\_\+1\+\_\+valid} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__sync__fsm_a02d3cabb94b4a2af5d8cd0121b88ddf9}


Definition at line {\bf 46} of file {\bf p2d\+\_\+sync\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}!pct\+\_\+rd\+\_\+fsm\+\_\+hold@{pct\+\_\+rd\+\_\+fsm\+\_\+hold}}
\index{pct\+\_\+rd\+\_\+fsm\+\_\+hold@{pct\+\_\+rd\+\_\+fsm\+\_\+hold}!p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}}
\paragraph[{pct\+\_\+rd\+\_\+fsm\+\_\+hold}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+rd\+\_\+fsm\+\_\+hold} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__sync__fsm_ac46522f74fa230e77539470812e9d8d8}


Definition at line {\bf 51} of file {\bf p2d\+\_\+sync\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}!pct\+\_\+size@{pct\+\_\+size}}
\index{pct\+\_\+size@{pct\+\_\+size}!p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}}
\paragraph[{pct\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+size} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf pct\+\_\+size\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__sync__fsm_a7d76701a4dd683714801b7bda015baa8}


Definition at line {\bf 36} of file {\bf p2d\+\_\+sync\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}!pct\+\_\+size\+\_\+w@{pct\+\_\+size\+\_\+w}}
\index{pct\+\_\+size\+\_\+w@{pct\+\_\+size\+\_\+w}!p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}}
\paragraph[{pct\+\_\+size\+\_\+w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+size\+\_\+w} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classp2d__sync__fsm_a8b069a17d5abb8e45332ec4f70290ec5}


Definition at line {\bf 22} of file {\bf p2d\+\_\+sync\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}!pct\+\_\+sync\+\_\+dis@{pct\+\_\+sync\+\_\+dis}}
\index{pct\+\_\+sync\+\_\+dis@{pct\+\_\+sync\+\_\+dis}!p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}}
\paragraph[{pct\+\_\+sync\+\_\+dis}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+sync\+\_\+dis} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__sync__fsm_a5c679cc673022444a3781502a9232e5f}


Definition at line {\bf 38} of file {\bf p2d\+\_\+sync\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__sync__fsm_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 27} of file {\bf p2d\+\_\+sync\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}!sample\+\_\+width@{sample\+\_\+width}}
\index{sample\+\_\+width@{sample\+\_\+width}!p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}}
\paragraph[{sample\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sample\+\_\+width} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__sync__fsm_aa4357f9a7d7e21fa49f9ce61eec07e23}


Definition at line {\bf 34} of file {\bf p2d\+\_\+sync\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}!smpl\+\_\+nr@{smpl\+\_\+nr}}
\index{smpl\+\_\+nr@{smpl\+\_\+nr}!p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}}
\paragraph[{smpl\+\_\+nr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+nr} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__sync__fsm_a6ea92059bac477bfe9a5679da537fec5}


Definition at line {\bf 40} of file {\bf p2d\+\_\+sync\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classp2d__sync__fsm_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 14} of file {\bf p2d\+\_\+sync\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}!trxiqpulse@{trxiqpulse}}
\index{trxiqpulse@{trxiqpulse}!p2d\+\_\+sync\+\_\+fsm@{p2d\+\_\+sync\+\_\+fsm}}
\paragraph[{trxiqpulse}]{\setlength{\rightskip}{0pt plus 5cm}{\bf trxiqpulse} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__sync__fsm_a808d6d382f3c6a02784a160f67d0f891}


Definition at line {\bf 30} of file {\bf p2d\+\_\+sync\+\_\+fsm.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/packets2data/synth/{\bf p2d\+\_\+sync\+\_\+fsm.\+vhd}\end{DoxyCompactItemize}
