Analysis & Synthesis Status : Successful - Wed Sep 22 14:59:43 2021
Quartus Prime Version : 19.1.0 Build 670 09/22/2019 SJ Standard Edition
Revision Name : Lab1_FPGA_RTL
Top-level Entity Name : LAB1_FPGA_RTL
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 915
Total pins : 15
Total virtual pins : 0
Total block memory bits : 932,864
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
