{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 18 01:29:40 2011 " "Info: Processing started: Mon Apr 18 01:29:40 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off latchSR -c latchSR --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off latchSR -c latchSR --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Q\$latch " "Warning: Node \"Q\$latch\" is a latch" {  } { { "latchSR.vhd" "" { Text "C:/Users/Carlos/Desktop/Logicos/Lab06/latchSR/latchSR.vhd" 9 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "R " "Info: Assuming node \"R\" is a latch enable. Will not compute fmax for this pin." {  } { { "latchSR.vhd" "" { Text "C:/Users/Carlos/Desktop/Logicos/Lab06/latchSR/latchSR.vhd" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S " "Info: Assuming node \"S\" is a latch enable. Will not compute fmax for this pin." {  } { { "latchSR.vhd" "" { Text "C:/Users/Carlos/Desktop/Logicos/Lab06/latchSR/latchSR.vhd" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "EN " "Info: Assuming node \"EN\" is a latch enable. Will not compute fmax for this pin." {  } { { "latchSR.vhd" "" { Text "C:/Users/Carlos/Desktop/Logicos/Lab06/latchSR/latchSR.vhd" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Q~0 " "Info: Detected gated clock \"Q~0\" as buffer" {  } { { "latchSR.vhd" "" { Text "C:/Users/Carlos/Desktop/Logicos/Lab06/latchSR/latchSR.vhd" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Q~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Q\$latch R R 1.798 ns register " "Info: tsu for register \"Q\$latch\" (data pin = \"R\", clock pin = \"R\") is 1.798 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.865 ns + Longest pin register " "Info: + Longest pin to register delay is 2.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns R 1 CLK PIN_L21 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 2; CLK Node = 'R'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R } "NODE_NAME" } } { "latchSR.vhd" "" { Text "C:/Users/Carlos/Desktop/Logicos/Lab06/latchSR/latchSR.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.322 ns) 2.054 ns process_0~0 2 COMB LCCOMB_X49_Y14_N0 1 " "Info: 2: + IC(0.706 ns) + CELL(0.322 ns) = 2.054 ns; Loc. = LCCOMB_X49_Y14_N0; Fanout = 1; COMB Node = 'process_0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.028 ns" { R process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.521 ns) 2.865 ns Q\$latch 3 REG LCCOMB_X49_Y14_N10 1 " "Info: 3: + IC(0.290 ns) + CELL(0.521 ns) = 2.865 ns; Loc. = LCCOMB_X49_Y14_N10; Fanout = 1; REG Node = 'Q\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { process_0~0 Q$latch } "NODE_NAME" } } { "latchSR.vhd" "" { Text "C:/Users/Carlos/Desktop/Logicos/Lab06/latchSR/latchSR.vhd" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.869 ns ( 65.24 % ) " "Info: Total cell delay = 1.869 ns ( 65.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 34.76 % ) " "Info: Total interconnect delay = 0.996 ns ( 34.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { R process_0~0 Q$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { R {} R~combout {} process_0~0 {} Q$latch {} } { 0.000ns 0.000ns 0.706ns 0.290ns } { 0.000ns 1.026ns 0.322ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.035 ns + " "Info: + Micro setup delay of destination is 1.035 ns" {  } { { "latchSR.vhd" "" { Text "C:/Users/Carlos/Desktop/Logicos/Lab06/latchSR/latchSR.vhd" 9 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "R destination 2.102 ns - Shortest register " "Info: - Shortest clock path from clock \"R\" to destination register is 2.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns R 1 CLK PIN_L21 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 2; CLK Node = 'R'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R } "NODE_NAME" } } { "latchSR.vhd" "" { Text "C:/Users/Carlos/Desktop/Logicos/Lab06/latchSR/latchSR.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.178 ns) 1.637 ns Q~0 2 COMB LCCOMB_X49_Y14_N18 1 " "Info: 2: + IC(0.433 ns) + CELL(0.178 ns) = 1.637 ns; Loc. = LCCOMB_X49_Y14_N18; Fanout = 1; COMB Node = 'Q~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.611 ns" { R Q~0 } "NODE_NAME" } } { "latchSR.vhd" "" { Text "C:/Users/Carlos/Desktop/Logicos/Lab06/latchSR/latchSR.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.178 ns) 2.102 ns Q\$latch 3 REG LCCOMB_X49_Y14_N10 1 " "Info: 3: + IC(0.287 ns) + CELL(0.178 ns) = 2.102 ns; Loc. = LCCOMB_X49_Y14_N10; Fanout = 1; REG Node = 'Q\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { Q~0 Q$latch } "NODE_NAME" } } { "latchSR.vhd" "" { Text "C:/Users/Carlos/Desktop/Logicos/Lab06/latchSR/latchSR.vhd" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.382 ns ( 65.75 % ) " "Info: Total cell delay = 1.382 ns ( 65.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.720 ns ( 34.25 % ) " "Info: Total interconnect delay = 0.720 ns ( 34.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { R Q~0 Q$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.102 ns" { R {} R~combout {} Q~0 {} Q$latch {} } { 0.000ns 0.000ns 0.433ns 0.287ns } { 0.000ns 1.026ns 0.178ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { R process_0~0 Q$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { R {} R~combout {} process_0~0 {} Q$latch {} } { 0.000ns 0.000ns 0.706ns 0.290ns } { 0.000ns 1.026ns 0.322ns 0.521ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { R Q~0 Q$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.102 ns" { R {} R~combout {} Q~0 {} Q$latch {} } { 0.000ns 0.000ns 0.433ns 0.287ns } { 0.000ns 1.026ns 0.178ns 0.178ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "EN Q Q\$latch 6.678 ns register " "Info: tco from clock \"EN\" to destination pin \"Q\" through register \"Q\$latch\" is 6.678 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN source 2.977 ns + Longest register " "Info: + Longest clock path from clock \"EN\" to source register is 2.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns EN 1 CLK PIN_M19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_M19; Fanout = 1; CLK Node = 'EN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "latchSR.vhd" "" { Text "C:/Users/Carlos/Desktop/Logicos/Lab06/latchSR/latchSR.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.521 ns) 2.512 ns Q~0 2 COMB LCCOMB_X49_Y14_N18 1 " "Info: 2: + IC(1.157 ns) + CELL(0.521 ns) = 2.512 ns; Loc. = LCCOMB_X49_Y14_N18; Fanout = 1; COMB Node = 'Q~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { EN Q~0 } "NODE_NAME" } } { "latchSR.vhd" "" { Text "C:/Users/Carlos/Desktop/Logicos/Lab06/latchSR/latchSR.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.178 ns) 2.977 ns Q\$latch 3 REG LCCOMB_X49_Y14_N10 1 " "Info: 3: + IC(0.287 ns) + CELL(0.178 ns) = 2.977 ns; Loc. = LCCOMB_X49_Y14_N10; Fanout = 1; REG Node = 'Q\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { Q~0 Q$latch } "NODE_NAME" } } { "latchSR.vhd" "" { Text "C:/Users/Carlos/Desktop/Logicos/Lab06/latchSR/latchSR.vhd" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.533 ns ( 51.49 % ) " "Info: Total cell delay = 1.533 ns ( 51.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.444 ns ( 48.51 % ) " "Info: Total interconnect delay = 1.444 ns ( 48.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.977 ns" { EN Q~0 Q$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.977 ns" { EN {} EN~combout {} Q~0 {} Q$latch {} } { 0.000ns 0.000ns 1.157ns 0.287ns } { 0.000ns 0.834ns 0.521ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "latchSR.vhd" "" { Text "C:/Users/Carlos/Desktop/Logicos/Lab06/latchSR/latchSR.vhd" 9 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.701 ns + Longest register pin " "Info: + Longest register to pin delay is 3.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q\$latch 1 REG LCCOMB_X49_Y14_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X49_Y14_N10; Fanout = 1; REG Node = 'Q\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q$latch } "NODE_NAME" } } { "latchSR.vhd" "" { Text "C:/Users/Carlos/Desktop/Logicos/Lab06/latchSR/latchSR.vhd" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(2.840 ns) 3.701 ns Q 2 PIN PIN_R22 0 " "Info: 2: + IC(0.861 ns) + CELL(2.840 ns) = 3.701 ns; Loc. = PIN_R22; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.701 ns" { Q$latch Q } "NODE_NAME" } } { "latchSR.vhd" "" { Text "C:/Users/Carlos/Desktop/Logicos/Lab06/latchSR/latchSR.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 76.74 % ) " "Info: Total cell delay = 2.840 ns ( 76.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.861 ns ( 23.26 % ) " "Info: Total interconnect delay = 0.861 ns ( 23.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.701 ns" { Q$latch Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.701 ns" { Q$latch {} Q {} } { 0.000ns 0.861ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.977 ns" { EN Q~0 Q$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.977 ns" { EN {} EN~combout {} Q~0 {} Q$latch {} } { 0.000ns 0.000ns 1.157ns 0.287ns } { 0.000ns 0.834ns 0.521ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.701 ns" { Q$latch Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.701 ns" { Q$latch {} Q {} } { 0.000ns 0.861ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Q\$latch S EN 0.122 ns register " "Info: th for register \"Q\$latch\" (data pin = \"S\", clock pin = \"EN\") is 0.122 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN destination 2.977 ns + Longest register " "Info: + Longest clock path from clock \"EN\" to destination register is 2.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns EN 1 CLK PIN_M19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_M19; Fanout = 1; CLK Node = 'EN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "latchSR.vhd" "" { Text "C:/Users/Carlos/Desktop/Logicos/Lab06/latchSR/latchSR.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.521 ns) 2.512 ns Q~0 2 COMB LCCOMB_X49_Y14_N18 1 " "Info: 2: + IC(1.157 ns) + CELL(0.521 ns) = 2.512 ns; Loc. = LCCOMB_X49_Y14_N18; Fanout = 1; COMB Node = 'Q~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { EN Q~0 } "NODE_NAME" } } { "latchSR.vhd" "" { Text "C:/Users/Carlos/Desktop/Logicos/Lab06/latchSR/latchSR.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.178 ns) 2.977 ns Q\$latch 3 REG LCCOMB_X49_Y14_N10 1 " "Info: 3: + IC(0.287 ns) + CELL(0.178 ns) = 2.977 ns; Loc. = LCCOMB_X49_Y14_N10; Fanout = 1; REG Node = 'Q\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { Q~0 Q$latch } "NODE_NAME" } } { "latchSR.vhd" "" { Text "C:/Users/Carlos/Desktop/Logicos/Lab06/latchSR/latchSR.vhd" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.533 ns ( 51.49 % ) " "Info: Total cell delay = 1.533 ns ( 51.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.444 ns ( 48.51 % ) " "Info: Total interconnect delay = 1.444 ns ( 48.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.977 ns" { EN Q~0 Q$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.977 ns" { EN {} EN~combout {} Q~0 {} Q$latch {} } { 0.000ns 0.000ns 1.157ns 0.287ns } { 0.000ns 0.834ns 0.521ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "latchSR.vhd" "" { Text "C:/Users/Carlos/Desktop/Logicos/Lab06/latchSR/latchSR.vhd" 9 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.855 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns S 1 CLK PIN_M22 2 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_M22; Fanout = 2; CLK Node = 'S'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "latchSR.vhd" "" { Text "C:/Users/Carlos/Desktop/Logicos/Lab06/latchSR/latchSR.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.542 ns) 2.044 ns process_0~0 2 COMB LCCOMB_X49_Y14_N0 1 " "Info: 2: + IC(0.466 ns) + CELL(0.542 ns) = 2.044 ns; Loc. = LCCOMB_X49_Y14_N0; Fanout = 1; COMB Node = 'process_0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { S process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.521 ns) 2.855 ns Q\$latch 3 REG LCCOMB_X49_Y14_N10 1 " "Info: 3: + IC(0.290 ns) + CELL(0.521 ns) = 2.855 ns; Loc. = LCCOMB_X49_Y14_N10; Fanout = 1; REG Node = 'Q\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { process_0~0 Q$latch } "NODE_NAME" } } { "latchSR.vhd" "" { Text "C:/Users/Carlos/Desktop/Logicos/Lab06/latchSR/latchSR.vhd" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.099 ns ( 73.52 % ) " "Info: Total cell delay = 2.099 ns ( 73.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.756 ns ( 26.48 % ) " "Info: Total interconnect delay = 0.756 ns ( 26.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { S process_0~0 Q$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { S {} S~combout {} process_0~0 {} Q$latch {} } { 0.000ns 0.000ns 0.466ns 0.290ns } { 0.000ns 1.036ns 0.542ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.977 ns" { EN Q~0 Q$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.977 ns" { EN {} EN~combout {} Q~0 {} Q$latch {} } { 0.000ns 0.000ns 1.157ns 0.287ns } { 0.000ns 0.834ns 0.521ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { S process_0~0 Q$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { S {} S~combout {} process_0~0 {} Q$latch {} } { 0.000ns 0.000ns 0.466ns 0.290ns } { 0.000ns 1.036ns 0.542ns 0.521ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 18 01:29:40 2011 " "Info: Processing ended: Mon Apr 18 01:29:40 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
