/*****************************************************************************
 *
 *	 tbl65sc02.c
 *	 65sc02 opcode functions and function pointer table
 *
 *	 Copyright (c) 2000 Peter Trauner, all rights reserved.
 *
 *	 - This source code is released as freeware for non-commercial purposes.
 *	 - You are free to use and redistribute this code in modified or
 *	   unmodified form, provided you list me in the credits.
 *	 - If you modify this source code, you must add a notice to each modified
 *	   source file that it has been changed.  If you're a nice person, you
 *	   will clearly mark each change too.  :)
 *	 - If you wish to use this for commercial purposes, please contact me at
 *	   pullmoll@t-online.de
 *	 - The author of this copywritten work reserves the right to change the
 *	   terms of its usage and license at any time, including retroactively
 *	 - This entire notice must remain in the source code.
 *
 *****************************************************************************/
/* 4. February 2000 PeT fixed relative word operand */

/* opcode already in 65c02
   although docu says they were introduced with this cpu

 bbr
 bbs
 rmb
 smb
 trb
 tsb
*/

#undef	OP
#define OP(nn) INLINE void m65sc02_##nn(void)

/*****************************************************************************
 *****************************************************************************
 *
 *	 overrides for 65C02 opcodes
 *
 *****************************************************************************
 * op	 temp	  cycles			 rdmem	 opc  wrmem   ********************/
#define m65sc02_00 m6502_00 								/* 7 BRK */
#define m65sc02_20 m6502_20 								/* 6 JSR ABS */
#define m65sc02_40 m6502_40 								/* 6 RTI */
#define m65sc02_60 m6502_60 								/* 6 RTS */
#define m65sc02_80 m65c02_80								/* 2 BRA */
#define m65sc02_a0 m6502_a0 								/* 2 LDY IMM */
#define m65sc02_c0 m6502_c0 								/* 2 CPY IMM */
#define m65sc02_e0 m6502_e0 								/* 2 CPX IMM */

#define m65sc02_10 m6502_10 								/* 2 BPL */
#define m65sc02_30 m6502_30 								/* 2 BMI */
#define m65sc02_50 m6502_50 								/* 2 BVC */
#define m65sc02_70 m6502_70 								/* 2 BVS */
#define m65sc02_90 m6502_90 								/* 2 BCC */
#define m65sc02_b0 m6502_b0 								/* 2 BCS */
#define m65sc02_d0 m6502_d0 								/* 2 BNE */
#define m65sc02_f0 m6502_f0 								/* 2 BEQ */

#define m65sc02_01 m6502_01 								/* 6 ORA IDX */
#define m65sc02_21 m6502_21 								/* 6 AND IDX */
#define m65sc02_41 m6502_41 								/* 6 EOR IDX */
#define m65sc02_61 m6502_61 								/* 6 ADC IDX */
#define m65sc02_81 m6502_81 								/* 6 STA IDX */
#define m65sc02_a1 m6502_a1 								/* 6 LDA IDX */
#define m65sc02_c1 m6502_c1 								/* 6 CMP IDX */
#define m65sc02_e1 m6502_e1 								/* 6 SBC IDX */

#define m65sc02_11 m6502_11 								/* 5 ORA IDY; */
#define m65sc02_31 m6502_31 								/* 5 AND IDY; */
#define m65sc02_51 m6502_51 								/* 5 EOR IDY; */
#define m65sc02_71 m6502_71 								/* 5 ADC IDY; */
#define m65sc02_91 m6502_91 								/* 6 STA IDY; */
#define m65sc02_b1 m6502_b1 								/* 5 LDA IDY; */
#define m65sc02_d1 m6502_d1 								/* 5 CMP IDY; */
#define m65sc02_f1 m6502_f1 								/* 5 SBC IDY; */

#define m65sc02_02 m6502_02 								/* 2 ILL */
#define m65sc02_22 m6502_22 								/* 2 ILL */
#define m65sc02_42 m6502_42 								/* 2 ILL */
#define m65sc02_62 m6502_62 								/* 2 ILL */
#define m65sc02_82 m6502_82 								/* 2 ILL */
#define m65sc02_a2 m6502_a2 								/* 2 LDX IMM */
#define m65sc02_c2 m6502_c2 								/* 2 ILL */
#define m65sc02_e2 m6502_e2 								/* 2 ILL */

#define m65sc02_12 m65c02_12								/* 3 ora zpi */
#define m65sc02_32 m65c02_32								/* 3 and zpi */
#define m65sc02_52 m65c02_52								/* 3 eor zpi */
#define m65sc02_72 m65c02_72								/* 3 adc zpi */
#define m65sc02_92 m65c02_92								/* 3 sta zpi */
#define m65sc02_b2 m65c02_b2								/* 3 lda zpi */
#define m65sc02_d2 m65c02_d2								/* 3 cmp zpi */
#define m65sc02_f2 m65c02_f2								/* 3 sbc zpi */

#define m65sc02_03 m6502_03 								/* 2 ILL */
#define m65sc02_23 m6502_23 								/* 2 ILL */
#define m65sc02_43 m6502_43 								/* 2 ILL */
OP(63) {		  m6502_ICount -= 6;		 BSR;		  } /* ? BSR */
#define m65sc02_83 m6502_83 								/* 2 ILL */
#define m65sc02_a3 m6502_a3 								/* 2 ILL */
#define m65sc02_c3 m6502_c3 								/* 2 ILL */
#define m65sc02_e3 m6502_e3 								/* 2 ILL */

#define m65sc02_13 m6502_13 								/* 2 ILL */
#define m65sc02_33 m6502_33 								/* 2 ILL */
#define m65sc02_53 m6502_53 								/* 2 ILL */
#define m65sc02_73 m6502_73 								/* 2 ILL */
#define m65sc02_93 m6502_93 								/* 2 ILL */
#define m65sc02_b3 m6502_b3 								/* 2 ILL */
#define m65sc02_d3 m6502_d3 								/* 2 ILL */
#define m65sc02_f3 m6502_f3 								/* 2 ILL */

#define m65sc02_04 m65c02_04								/* 3 tsb zpg */
#define m65sc02_24 m6502_24 								/* 3 BIT ZPG */
#define m65sc02_44 m6502_44 								/* 2 ILL */
#define m65sc02_64 m65c02_64								/* 3 stz zpg */
#define m65sc02_84 m6502_84 								/* 3 STY ZPG */
#define m65sc02_a4 m6502_a4 								/* 3 LDY ZPG */
#define m65sc02_c4 m6502_c4 								/* 3 CPY ZPG */
#define m65sc02_e4 m6502_e4 								/* 3 CPX ZPG */

#define m65sc02_14 m65c02_14								/* 3 trb zpg */
#define m65sc02_34 m65c02_34								/* 4 bit zpx */
#define m65sc02_54 m6502_54 								/* 2 ILL */
#define m65sc02_74 m65c02_74								/* 4 stz zpx */
#define m65sc02_94 m65c02_94								/* 4 sty zpx */
#define m65sc02_b4 m65c02_b4								/* 4 ldy zpx */
#define m65sc02_d4 m6502_d4 								/* 2 ILL */
#define m65sc02_f4 m6502_f4 								/* 2 ILL */

#define m65sc02_05 m6502_05 								/* 3 ORA ZPG */
#define m65sc02_25 m6502_25 								/* 3 AND ZPG */
#define m65sc02_45 m6502_45 								/* 3 EOR ZPG */
#define m65sc02_65 m6502_65 								/* 3 ADC ZPG */
#define m65sc02_85 m6502_85 								/* 3 STA ZPG */
#define m65sc02_a5 m6502_a5 								/* 3 LDA ZPG */
#define m65sc02_c5 m6502_c5 								/* 3 CMP ZPG */
#define m65sc02_e5 m6502_e5 								/* 3 SBC ZPG */

#define m65sc02_15 m6502_15 								/* 4 ORA ZPX */
#define m65sc02_35 m6502_35 								/* 4 AND ZPX */
#define m65sc02_55 m6502_55 								/* 4 EOR ZPX */
#define m65sc02_75 m6502_75 								/* 4 ADC ZPX */
#define m65sc02_95 m6502_95 								/* 4 STA ZPX */
#define m65sc02_b5 m6502_b5 								/* 4 LDA ZPX */
#define m65sc02_d5 m6502_d5 								/* 4 CMP ZPX */
#define m65sc02_f5 m6502_f5 								/* 4 SBC ZPX */

#define m65sc02_06 m6502_06 								/* 5 ASL ZPG */
#define m65sc02_26 m6502_26 								/* 5 ROL ZPG */
#define m65sc02_46 m6502_46 								/* 5 LSR ZPG */
#define m65sc02_66 m6502_66 								/* 5 ROR ZPG */
#define m65sc02_86 m6502_86 								/* 3 STX ZPG */
#define m65sc02_a6 m6502_a6 								/* 3 LDX ZPG */
#define m65sc02_c6 m6502_c6 								/* 5 DEC ZPG */
#define m65sc02_e6 m6502_e6 								/* 5 INC ZPG */

#define m65sc02_16 m6502_16 								/* 6 ASL ZPX */
#define m65sc02_36 m6502_36 								/* 6 ROL ZPX */
#define m65sc02_56 m6502_56 								/* 6 LSR ZPX */
#define m65sc02_76 m6502_76 								/* 6 ROR ZPX */
#define m65sc02_96 m6502_96 								/* 4 STX ZPY */
#define m65sc02_b6 m6502_b6 								/* 4 LDX ZPY */
#define m65sc02_d6 m6502_d6 								/* 6 DEC ZPX */
#define m65sc02_f6 m6502_f6 								/* 6 INC ZPX */

#define m65sc02_07 m65c02_07								/* 5 RMB0 ZPG */
#define m65sc02_27 m65c02_27								/* 5 RMB2 ZPG */
#define m65sc02_47 m65c02_47								/* 5 RMB4 ZPG */
#define m65sc02_67 m65c02_67								/* 5 RMB6 ZPG */
#define m65sc02_87 m65c02_87								/* 5 SMB0 ZPG */
#define m65sc02_a7 m65c02_a7								/* 5 SMB2 ZPG */
#define m65sc02_c7 m65c02_c7								/* 5 SMB4 ZPG */
#define m65sc02_e7 m65c02_e7								/* 5 SMB6 ZPG */

#define m65sc02_17 m65c02_17								/* 5 RMB1 ZPG */
#define m65sc02_37 m65c02_37								/* 5 RMB3 ZPG */
#define m65sc02_57 m65c02_57								/* 5 RMB5 ZPG */
#define m65sc02_77 m65c02_77								/* 5 RMB7 ZPG */
#define m65sc02_97 m65c02_97								/* 5 SMB1 ZPG */
#define m65sc02_b7 m65c02_b7								/* 5 SMB3 ZPG */
#define m65sc02_d7 m65c02_d7								/* 5 SMB5 ZPG */
#define m65sc02_f7 m65c02_f7								/* 5 SMB7 ZPG */

#define m65sc02_08 m6502_08 								/* 3 PHP */
#define m65sc02_28 m6502_28 								/* 4 PLP */
#define m65sc02_48 m6502_48 								/* 3 PHA */
#define m65sc02_68 m6502_68 								/* 4 PLA */
#define m65sc02_88 m6502_88 								/* 2 DEY */
#define m65sc02_a8 m6502_a8 								/* 2 TAY */
#define m65sc02_c8 m6502_c8 								/* 2 INY */
#define m65sc02_e8 m6502_e8 								/* 2 INX */

#define m65sc02_18 m6502_18 								/* 2 CLC */
#define m65sc02_38 m6502_38 								/* 2 SEC */
#define m65sc02_58 m6502_58 								/* 2 CLI */
#define m65sc02_78 m6502_78 								/* 2 SEI */
#define m65sc02_98 m6502_98 								/* 2 TYA */
#define m65sc02_b8 m6502_b8 								/* 2 CLV */
#define m65sc02_d8 m6502_d8 								/* 2 CLD */
#define m65sc02_f8 m6502_f8 								/* 2 SED */

#define m65sc02_09 m6502_09 								/* 2 ORA IMM */
#define m65sc02_29 m6502_29 								/* 2 AND IMM */
#define m65sc02_49 m6502_49 								/* 2 EOR IMM */
#define m65sc02_69 m6502_69 								/* 2 ADC IMM */
#define m65sc02_89 m65c02_89								/* 2 BIT IMM */
#define m65sc02_a9 m6502_a9 								/* 2 LDA IMM */
#define m65sc02_c9 m6502_c9 								/* 2 CMP IMM */
#define m65sc02_e9 m6502_e9 								/* 2 SBC IMM */

#define m65sc02_19 m6502_19 								/* 4 ORA ABY */
#define m65sc02_39 m6502_39 								/* 4 AND ABY */
#define m65sc02_59 m6502_59 								/* 4 EOR ABY */
#define m65sc02_79 m6502_79 								/* 4 ADC ABY */
#define m65sc02_99 m6502_99 								/* 5 STA ABY */
#define m65sc02_b9 m6502_b9 								/* 4 LDA ABY */
#define m65sc02_d9 m6502_d9 								/* 4 CMP ABY */
#define m65sc02_f9 m6502_f9 								/* 4 SBC ABY */

#define m65sc02_0a m6502_0a 								/* 2 ASL */
#define m65sc02_2a m6502_2a 								/* 2 ROL */
#define m65sc02_4a m6502_4a 								/* 2 LSR */
#define m65sc02_6a m6502_6a 								/* 2 ROR */
#define m65sc02_8a m6502_8a 								/* 2 TXA */
#define m65sc02_aa m6502_aa 								/* 2 TAX */
#define m65sc02_ca m6502_ca 								/* 2 DEX */
#define m65sc02_ea m6502_ea 								/* 2 NOP */

#define m65sc02_1a m65c02_1a								/* 2 INA */
#define m65sc02_3a m65c02_3a								/* 2 DEA */
#define m65sc02_5a m65c02_5a								/* 3 PHY */
#define m65sc02_7a m65c02_7a								/* 4 PLY */
#define m65sc02_9a m6502_9a 								/* 2 TXS */
#define m65sc02_ba m6502_ba 								/* 2 TSX */
#define m65sc02_da m65c02_da								/* 3 PHX */
#define m65sc02_fa m65c02_fa								/* 4 PLX */

#define m65sc02_0b m6502_0b 								/* 2 ILL */
#define m65sc02_2b m6502_2b 								/* 2 ILL */
#define m65sc02_4b m6502_4b 								/* 2 ILL */
#define m65sc02_6b m6502_6b 								/* 2 ILL */
#define m65sc02_8b m6502_8b 								/* 2 ILL */
#define m65sc02_ab m6502_ab 								/* 2 ILL */
#define m65sc02_cb m6502_cb 								/* 2 ILL */
#define m65sc02_eb m6502_eb 								/* 2 ILL */

#define m65sc02_1b m6502_1b 								/* 2 ILL */
#define m65sc02_3b m6502_3b 								/* 2 ILL */
#define m65sc02_5b m6502_5b 								/* 2 ILL */
#define m65sc02_7b m6502_7b 								/* 2 ILL */
#define m65sc02_9b m6502_9b 								/* 2 ILL */
#define m65sc02_bb m6502_bb 								/* 2 ILL */
#define m65sc02_db m6502_db 								/* 2 ILL */
#define m65sc02_fb m6502_fb 								/* 2 ILL */

#define m65sc02_0c m65c02_0c								/* 4 TSB ABS */
#define m65sc02_2c m6502_2c 								/* 4 BIT ABS */
#define m65sc02_4c m6502_4c 								/* 3 JMP ABS */
#define m65sc02_6c m65c02_6c 								/* 5 JMP IND */
#define m65sc02_8c m6502_8c 								/* 4 STY ABS */
#define m65sc02_ac m6502_ac 								/* 4 LDY ABS */
#define m65sc02_cc m6502_cc 								/* 4 CPY ABS */
#define m65sc02_ec m6502_ec 								/* 4 CPX ABS */

#define m65sc02_1c m65c02_1c								/* 4 TRB ABS */
#define m65sc02_3c m65c02_3c								/* 4 BIT ABX */
#define m65sc02_5c m6502_5c 								/* 2 ILL */
#define m65sc02_7c m65c02_7c								/* 6 JMP IAX */
#define m65sc02_9c m65c02_9c								/* 4 STZ ABS */
#define m65sc02_bc m65c02_bc								/* 4 LDY ABX */
#define m65sc02_dc m6502_dc 								/* 2 ILL */
#define m65sc02_fc m6502_fc 								/* 2 ILL */

#define m65sc02_0d m6502_0d 								/* 4 ORA ABS */
#define m65sc02_2d m6502_2d 								/* 4 AND ABS */
#define m65sc02_4d m6502_4d 								/* 4 EOR ABS */
#define m65sc02_6d m6502_6d 								/* 4 ADC ABS */
#define m65sc02_8d m6502_8d 								/* 4 STA ABS */
#define m65sc02_ad m6502_ad 								/* 4 LDA ABS */
#define m65sc02_cd m6502_cd 								/* 4 CMP ABS */
#define m65sc02_ed m6502_ed 								/* 4 SBC ABS */

#define m65sc02_1d m6502_1d 								/* 4 ORA ABX */
#define m65sc02_3d m6502_3d 								/* 4 AND ABX */
#define m65sc02_5d m6502_5d 								/* 4 EOR ABX */
#define m65sc02_7d m6502_7d 								/* 4 ADC ABX */
#define m65sc02_9d m6502_9d 								/* 5 STA ABX */
#define m65sc02_bd m6502_bd 								/* 4 LDA ABX */
#define m65sc02_dd m6502_dd 								/* 4 CMP ABX */
#define m65sc02_fd m6502_fd 								/* 4 SBC ABX */

#define m65sc02_0e m6502_0e 								/* 6 ASL ABS */
#define m65sc02_2e m6502_2e 								/* 6 ROL ABS */
#define m65sc02_4e m6502_4e 								/* 6 LSR ABS */
#define m65sc02_6e m6502_6e 								/* 6 ROR ABS */
#define m65sc02_8e m6502_8e 								/* 4 STX ABS */
#define m65sc02_ae m6502_ae 								/* 4 LDX ABS */
#define m65sc02_ce m6502_ce 								/* 6 DEC ABS */
#define m65sc02_ee m6502_ee 								/* 6 INC ABS */

#define m65sc02_1e m6502_1e 								/* 7 ASL ABX */
#define m65sc02_3e m6502_3e 								/* 7 ROL ABX */
#define m65sc02_5e m6502_5e 								/* 7 LSR ABX */
#define m65sc02_7e m6502_7e 								/* 7 ROR ABX */
#define m65sc02_9e m65c02_9e								/* 5 STZ ABX */
#define m65sc02_be m6502_be 								/* 4 LDX ABY */
#define m65sc02_de m6502_de 								/* 7 DEC ABX */
#define m65sc02_fe m6502_fe 								/* 7 INC ABX */

/* following 16 instructions only 65sc02 in documentation */
#define m65sc02_0f m65c02_0f								/* 5 BBR0 ZPG */
#define m65sc02_2f m65c02_2f								/* 5 BBR2 ZPG */
#define m65sc02_4f m65c02_4f								/* 5 BBR4 ZPG */
#define m65sc02_6f m65c02_6f								/* 5 BBR6 ZPG */
#define m65sc02_8f m65c02_8f								/* 5 BBS0 ZPG */
#define m65sc02_af m65c02_af								/* 5 BBS2 ZPG */
#define m65sc02_cf m65c02_cf								/* 5 BBS4 ZPG */
#define m65sc02_ef m65c02_ef								/* 5 BBS6 ZPG */

#define m65sc02_1f m65c02_1f								/* 5 BBR1 ZPG */
#define m65sc02_3f m65c02_3f								/* 5 BBR3 ZPG */
#define m65sc02_5f m65c02_5f								/* 5 BBR5 ZPG */
#define m65sc02_7f m65c02_7f								/* 5 BBR7 ZPG */
#define m65sc02_9f m65c02_9f								/* 5 BBS1 ZPG */
#define m65sc02_bf m65c02_bf								/* 5 BBS3 ZPG */
#define m65sc02_df m65c02_df								/* 5 BBS5 ZPG */
#define m65sc02_ff m65c02_ff								/* 5 BBS7 ZPG */

static void (*insn65sc02[0x100])(void) = {
	m65sc02_00,m65sc02_01,m65sc02_02,m65sc02_03,m65sc02_04,m65sc02_05,m65sc02_06,m65sc02_07,
	m65sc02_08,m65sc02_09,m65sc02_0a,m65sc02_0b,m65sc02_0c,m65sc02_0d,m65sc02_0e,m65sc02_0f,
	m65sc02_10,m65sc02_11,m65sc02_12,m65sc02_13,m65sc02_14,m65sc02_15,m65sc02_16,m65sc02_17,
	m65sc02_18,m65sc02_19,m65sc02_1a,m65sc02_1b,m65sc02_1c,m65sc02_1d,m65sc02_1e,m65sc02_1f,
	m65sc02_20,m65sc02_21,m65sc02_22,m65sc02_23,m65sc02_24,m65sc02_25,m65sc02_26,m65sc02_27,
	m65sc02_28,m65sc02_29,m65sc02_2a,m65sc02_2b,m65sc02_2c,m65sc02_2d,m65sc02_2e,m65sc02_2f,
	m65sc02_30,m65sc02_31,m65sc02_32,m65sc02_33,m65sc02_34,m65sc02_35,m65sc02_36,m65sc02_37,
	m65sc02_38,m65sc02_39,m65sc02_3a,m65sc02_3b,m65sc02_3c,m65sc02_3d,m65sc02_3e,m65sc02_3f,
	m65sc02_40,m65sc02_41,m65sc02_42,m65sc02_43,m65sc02_44,m65sc02_45,m65sc02_46,m65sc02_47,
	m65sc02_48,m65sc02_49,m65sc02_4a,m65sc02_4b,m65sc02_4c,m65sc02_4d,m65sc02_4e,m65sc02_4f,
	m65sc02_50,m65sc02_51,m65sc02_52,m65sc02_53,m65sc02_54,m65sc02_55,m65sc02_56,m65sc02_57,
	m65sc02_58,m65sc02_59,m65sc02_5a,m65sc02_5b,m65sc02_5c,m65sc02_5d,m65sc02_5e,m65sc02_5f,
	m65sc02_60,m65sc02_61,m65sc02_62,m65sc02_63,m65sc02_64,m65sc02_65,m65sc02_66,m65sc02_67,
	m65sc02_68,m65sc02_69,m65sc02_6a,m65sc02_6b,m65sc02_6c,m65sc02_6d,m65sc02_6e,m65sc02_6f,
	m65sc02_70,m65sc02_71,m65sc02_72,m65sc02_73,m65sc02_74,m65sc02_75,m65sc02_76,m65sc02_77,
	m65sc02_78,m65sc02_79,m65sc02_7a,m65sc02_7b,m65sc02_7c,m65sc02_7d,m65sc02_7e,m65sc02_7f,
	m65sc02_80,m65sc02_81,m65sc02_82,m65sc02_83,m65sc02_84,m65sc02_85,m65sc02_86,m65sc02_87,
	m65sc02_88,m65sc02_89,m65sc02_8a,m65sc02_8b,m65sc02_8c,m65sc02_8d,m65sc02_8e,m65sc02_8f,
	m65sc02_90,m65sc02_91,m65sc02_92,m65sc02_93,m65sc02_94,m65sc02_95,m65sc02_96,m65sc02_97,
	m65sc02_98,m65sc02_99,m65sc02_9a,m65sc02_9b,m65sc02_9c,m65sc02_9d,m65sc02_9e,m65sc02_9f,
	m65sc02_a0,m65sc02_a1,m65sc02_a2,m65sc02_a3,m65sc02_a4,m65sc02_a5,m65sc02_a6,m65sc02_a7,
	m65sc02_a8,m65sc02_a9,m65sc02_aa,m65sc02_ab,m65sc02_ac,m65sc02_ad,m65sc02_ae,m65sc02_af,
	m65sc02_b0,m65sc02_b1,m65sc02_b2,m65sc02_b3,m65sc02_b4,m65sc02_b5,m65sc02_b6,m65sc02_b7,
	m65sc02_b8,m65sc02_b9,m65sc02_ba,m65sc02_bb,m65sc02_bc,m65sc02_bd,m65sc02_be,m65sc02_bf,
	m65sc02_c0,m65sc02_c1,m65sc02_c2,m65sc02_c3,m65sc02_c4,m65sc02_c5,m65sc02_c6,m65sc02_c7,
	m65sc02_c8,m65sc02_c9,m65sc02_ca,m65sc02_cb,m65sc02_cc,m65sc02_cd,m65sc02_ce,m65sc02_cf,
	m65sc02_d0,m65sc02_d1,m65sc02_d2,m65sc02_d3,m65sc02_d4,m65sc02_d5,m65sc02_d6,m65sc02_d7,
	m65sc02_d8,m65sc02_d9,m65sc02_da,m65sc02_db,m65sc02_dc,m65sc02_dd,m65sc02_de,m65sc02_df,
	m65sc02_e0,m65sc02_e1,m65sc02_e2,m65sc02_e3,m65sc02_e4,m65sc02_e5,m65sc02_e6,m65sc02_e7,
	m65sc02_e8,m65sc02_e9,m65sc02_ea,m65sc02_eb,m65sc02_ec,m65sc02_ed,m65sc02_ee,m65sc02_ef,
	m65sc02_f0,m65sc02_f1,m65sc02_f2,m65sc02_f3,m65sc02_f4,m65sc02_f5,m65sc02_f6,m65sc02_f7,
	m65sc02_f8,m65sc02_f9,m65sc02_fa,m65sc02_fb,m65sc02_fc,m65sc02_fd,m65sc02_fe,m65sc02_ff
};

