#Timing report of worst 43 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clock_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               0.000     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   0.000    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             0.000    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.305    12.630
clock_dffe_Q_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                       0.000    12.630
clock_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                        1.462    14.092
clock_dffe_Q.QEN[0] (Q_FRAG)                                                                                                        0.000    14.092
data arrival time                                                                                                                            14.092

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
clock_dffe_Q.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
clock uncertainty                                                                                                                   0.000     0.000
cell setup time                                                                                                                    -0.591    -0.591
data required time                                                                                                                           -0.591
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           -0.591
data arrival time                                                                                                                           -14.092
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -14.683


#Path 2
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : g_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2733)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                       0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
x.inpad[0] (.input)                                                      0.000     0.000
$iopadmap$Assignment3.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$Assignment3.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
x_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                         0.000    10.958
x_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                          1.462    12.420
x_LUT3_I1_1_O_LUT2_O.t_frag.XSL[0] (T_FRAG)                              0.000    12.420
x_LUT3_I1_1_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                               1.462    13.882
g_dff_Q_D_LUT1_O.f_frag.FS[0] (F_FRAG)                                   0.000    13.882
g_dff_Q_D_LUT1_O.f_frag.FZ[0] (F_FRAG)                                   0.612    14.494
g_dff_Q.QD[0] (Q_FRAG)                                                   0.000    14.494
data arrival time                                                                 14.494

clock $auto$clkbufmap.cc:247:execute$2733 (rise edge)                    0.000     0.000
clock source latency                                                     0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
g_dff_Q.QCK[0] (Q_FRAG)                                                  0.000     0.000
clock uncertainty                                                        0.000     0.000
cell setup time                                                          0.105     0.105
data required time                                                                 0.105
----------------------------------------------------------------------------------------
data required time                                                                 0.105
data arrival time                                                                -14.494
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -14.389


#Path 3
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               0.000     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   0.000    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             0.000    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.305    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                                                       0.000    14.092
data arrival time                                                                                                                            14.092

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
clock uncertainty                                                                                                                   0.000     0.000
cell setup time                                                                                                                     0.105     0.105
data required time                                                                                                                            0.105
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            0.105
data arrival time                                                                                                                           -14.092
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -13.987


#Path 4
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               0.000     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   0.000    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             0.000    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.305    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                                                       0.000    14.092
data arrival time                                                                                                                            14.092

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
clock uncertainty                                                                                                                   0.000     0.000
cell setup time                                                                                                                     0.105     0.105
data required time                                                                                                                            0.105
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            0.105
data arrival time                                                                                                                           -14.092
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -13.987


#Path 5
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               0.000     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   0.000    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             0.000    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.305    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                                                       0.000    14.092
data arrival time                                                                                                                            14.092

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
clock uncertainty                                                                                                                   0.000     0.000
cell setup time                                                                                                                     0.105     0.105
data required time                                                                                                                            0.105
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            0.105
data arrival time                                                                                                                           -14.092
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -13.987


#Path 6
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               0.000     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   0.000    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             0.000    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.305    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                                                       0.000    14.092
data arrival time                                                                                                                            14.092

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
clock uncertainty                                                                                                                   0.000     0.000
cell setup time                                                                                                                     0.105     0.105
data required time                                                                                                                            0.105
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            0.105
data arrival time                                                                                                                           -14.092
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -13.987


#Path 7
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               0.000     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   0.000    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             0.000    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.305    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                                                       0.000    14.092
data arrival time                                                                                                                            14.092

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
clock uncertainty                                                                                                                   0.000     0.000
cell setup time                                                                                                                     0.105     0.105
data required time                                                                                                                            0.105
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            0.105
data arrival time                                                                                                                           -14.092
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -13.987


#Path 8
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               0.000     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   0.000    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             0.000    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.305    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                                                       0.000    14.092
data arrival time                                                                                                                            14.092

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
clock uncertainty                                                                                                                   0.000     0.000
cell setup time                                                                                                                     0.105     0.105
data required time                                                                                                                            0.105
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            0.105
data arrival time                                                                                                                           -14.092
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -13.987


#Path 9
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               0.000     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   0.000    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             0.000    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.305    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                                                       0.000    14.092
data arrival time                                                                                                                            14.092

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
clock uncertainty                                                                                                                   0.000     0.000
cell setup time                                                                                                                     0.105     0.105
data required time                                                                                                                            0.105
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            0.105
data arrival time                                                                                                                           -14.092
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -13.987


#Path 10
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               0.000     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   0.000    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             0.000    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.305    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                                                       0.000    14.092
data arrival time                                                                                                                            14.092

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
clock uncertainty                                                                                                                   0.000     0.000
cell setup time                                                                                                                     0.105     0.105
data required time                                                                                                                            0.105
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            0.105
data arrival time                                                                                                                           -14.092
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -13.987


#Path 11
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               0.000     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   0.000    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             0.000    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.305    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                                                       0.000    14.092
data arrival time                                                                                                                            14.092

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
clock uncertainty                                                                                                                   0.000     0.000
cell setup time                                                                                                                     0.105     0.105
data required time                                                                                                                            0.105
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            0.105
data arrival time                                                                                                                           -14.092
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -13.987


#Path 12
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               0.000     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   0.000    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             0.000    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.305    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                                        1.462    14.092
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                                                        0.000    14.092
data arrival time                                                                                                                            14.092

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                                       0.000     0.000
clock uncertainty                                                                                                                   0.000     0.000
cell setup time                                                                                                                     0.105     0.105
data required time                                                                                                                            0.105
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            0.105
data arrival time                                                                                                                           -14.092
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -13.987


#Path 13
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               0.000     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   0.000    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             0.000    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.305    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                                                       0.000    14.092
data arrival time                                                                                                                            14.092

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
clock uncertainty                                                                                                                   0.000     0.000
cell setup time                                                                                                                     0.105     0.105
data required time                                                                                                                            0.105
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            0.105
data arrival time                                                                                                                           -14.092
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -13.987


#Path 14
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               0.000     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   0.000    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             0.000    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.305    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_24.QD[0] (Q_FRAG)                                                                                                       0.000    14.092
data arrival time                                                                                                                            14.092

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
clock uncertainty                                                                                                                   0.000     0.000
cell setup time                                                                                                                     0.105     0.105
data required time                                                                                                                            0.105
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            0.105
data arrival time                                                                                                                           -14.092
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -13.987


#Path 15
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               0.000     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   0.000    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             0.000    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.305    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_25.QD[0] (Q_FRAG)                                                                                                       0.000    14.092
data arrival time                                                                                                                            14.092

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
clock uncertainty                                                                                                                   0.000     0.000
cell setup time                                                                                                                     0.105     0.105
data required time                                                                                                                            0.105
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            0.105
data arrival time                                                                                                                           -14.092
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -13.987


#Path 16
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               0.000     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   0.000    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             0.000    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.305    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_26.QD[0] (Q_FRAG)                                                                                                       0.000    14.092
data arrival time                                                                                                                            14.092

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
clock uncertainty                                                                                                                   0.000     0.000
cell setup time                                                                                                                     0.105     0.105
data required time                                                                                                                            0.105
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            0.105
data arrival time                                                                                                                           -14.092
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -13.987


#Path 17
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               0.000     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   0.000    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             0.000    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.305    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                                        1.462    14.092
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                                                        0.000    14.092
data arrival time                                                                                                                            14.092

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                                                       0.000     0.000
clock uncertainty                                                                                                                   0.000     0.000
cell setup time                                                                                                                     0.105     0.105
data required time                                                                                                                            0.105
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            0.105
data arrival time                                                                                                                           -14.092
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -13.987


#Path 18
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               0.000     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   0.000    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             0.000    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.305    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                                        1.462    14.092
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                                                        0.000    14.092
data arrival time                                                                                                                            14.092

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                                                       0.000     0.000
clock uncertainty                                                                                                                   0.000     0.000
cell setup time                                                                                                                     0.105     0.105
data required time                                                                                                                            0.105
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            0.105
data arrival time                                                                                                                           -14.092
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -13.987


#Path 19
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               0.000     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   0.000    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             0.000    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.305    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                                        1.462    14.092
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                                                        0.000    14.092
data arrival time                                                                                                                            14.092

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                                                       0.000     0.000
clock uncertainty                                                                                                                   0.000     0.000
cell setup time                                                                                                                     0.105     0.105
data required time                                                                                                                            0.105
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            0.105
data arrival time                                                                                                                           -14.092
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -13.987


#Path 20
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               0.000     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   0.000    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             0.000    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.305    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                                        1.462    14.092
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                                                        0.000    14.092
data arrival time                                                                                                                            14.092

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                                                       0.000     0.000
clock uncertainty                                                                                                                   0.000     0.000
cell setup time                                                                                                                     0.105     0.105
data required time                                                                                                                            0.105
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            0.105
data arrival time                                                                                                                           -14.092
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -13.987


#Path 21
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               0.000     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   0.000    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             0.000    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.305    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                                        1.462    14.092
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                                                       0.000    14.092
data arrival time                                                                                                                            14.092

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
clock uncertainty                                                                                                                   0.000     0.000
cell setup time                                                                                                                     0.105     0.105
data required time                                                                                                                            0.105
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            0.105
data arrival time                                                                                                                           -14.092
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -13.987


#Path 22
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               0.000     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   0.000    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             0.000    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.305    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                                        1.462    14.092
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                                                       0.000    14.092
data arrival time                                                                                                                            14.092

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
clock uncertainty                                                                                                                   0.000     0.000
cell setup time                                                                                                                     0.105     0.105
data required time                                                                                                                            0.105
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            0.105
data arrival time                                                                                                                           -14.092
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -13.987


#Path 23
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               0.000     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   0.000    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             0.000    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.305    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.t_frag.XSL[0] (T_FRAG)                                                       0.000    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                                        1.462    14.092
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                                                       0.000    14.092
data arrival time                                                                                                                            14.092

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
clock uncertainty                                                                                                                   0.000     0.000
cell setup time                                                                                                                     0.105     0.105
data required time                                                                                                                            0.105
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            0.105
data arrival time                                                                                                                           -14.092
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -13.987


#Path 24
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                               0.000     7.587
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.437     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     9.024
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   0.000    10.329
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             0.000    11.325
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.305    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.t_frag.XSL[0] (T_FRAG)                                                      0.000    12.630
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                                                       1.462    14.092
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                                                       0.000    14.092
data arrival time                                                                                                                            14.092

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
clock uncertainty                                                                                                                   0.000     0.000
cell setup time                                                                                                                     0.105     0.105
data required time                                                                                                                            0.105
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            0.105
data arrival time                                                                                                                           -14.092
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -13.987


#Path 25
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : currentstate_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2733)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                       0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
x.inpad[0] (.input)                                                      0.000     0.000
$iopadmap$Assignment3.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$Assignment3.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
x_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                         0.000    10.958
x_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                          1.462    12.420
x_LUT3_I1_1_O_LUT2_O.t_frag.XSL[0] (T_FRAG)                              0.000    12.420
x_LUT3_I1_1_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                               1.462    13.882
currentstate_dff_Q.QD[0] (Q_FRAG)                                        0.000    13.882
data arrival time                                                                 13.882

clock $auto$clkbufmap.cc:247:execute$2733 (rise edge)                    0.000     0.000
clock source latency                                                     0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
currentstate_dff_Q.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                        0.000     0.000
cell setup time                                                          0.105     0.105
data required time                                                                 0.105
----------------------------------------------------------------------------------------
data required time                                                                 0.105
data arrival time                                                                -13.882
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -13.777


#Path 26
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  0.000     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996     7.277
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.277
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.273
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  0.000     8.273
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305     9.578
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   0.000     9.578
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.305    10.883
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                                  0.000    10.883
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                                   1.305    12.189
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.t_frag.XA1[0] (T_FRAG)                                                       0.000    12.189
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                        1.549    13.738
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                                                        0.000    13.738
data arrival time                                                                                                                            13.738

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                                                       0.000     0.000
clock uncertainty                                                                                                                   0.000     0.000
cell setup time                                                                                                                     0.105     0.105
data required time                                                                                                                            0.105
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            0.105
data arrival time                                                                                                                           -13.738
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -13.633


#Path 27
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  0.000     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996     7.277
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.277
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.273
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  0.000     8.273
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305     9.578
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   0.000     9.578
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.305    10.883
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                                  0.000    10.883
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                                   1.305    12.189
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                         0.000    12.189
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.549    13.738
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                                                        0.000    13.738
data arrival time                                                                                                                            13.738

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                                                                       0.000     0.000
clock uncertainty                                                                                                                   0.000     0.000
cell setup time                                                                                                                     0.105     0.105
data required time                                                                                                                            0.105
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            0.105
data arrival time                                                                                                                           -13.738
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -13.633


#Path 28
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                      0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  0.000     6.281
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996     7.277
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   0.000     7.277
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996     8.273
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  0.000     8.273
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305     9.578
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   0.000     9.578
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.305    10.883
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                                  0.000    10.883
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                                   1.305    12.189
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                                  0.000    12.189
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.462    13.651
delay_dff_Q_2.QD[0] (Q_FRAG)                                                                                                        0.000    13.651
data arrival time                                                                                                                            13.651

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                                                       0.000     0.000
clock uncertainty                                                                                                                   0.000     0.000
cell setup time                                                                                                                     0.105     0.105
data required time                                                                                                                            0.105
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            0.105
data arrival time                                                                                                                           -13.651
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -13.545


#Path 29
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : f_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2733)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                       0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
x.inpad[0] (.input)                                                      0.000     0.000
$iopadmap$Assignment3.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$Assignment3.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
x_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                         0.000    10.958
x_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                          1.462    12.420
f_dff_Q.QD[0] (Q_FRAG)                                                   0.000    12.420
data arrival time                                                                 12.420

clock $auto$clkbufmap.cc:247:execute$2733 (rise edge)                    0.000     0.000
clock source latency                                                     0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
f_dff_Q.QCK[0] (Q_FRAG)                                                  0.000     0.000
clock uncertainty                                                        0.000     0.000
cell setup time                                                          0.105     0.105
data required time                                                                 0.105
----------------------------------------------------------------------------------------
data required time                                                                 0.105
data arrival time                                                                -12.420
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -12.315


#Path 30
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : c_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2733)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                       0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
x.inpad[0] (.input)                                                      0.000     0.000
$iopadmap$Assignment3.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$Assignment3.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
x_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                         0.000    10.958
x_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                          1.462    12.420
c_dff_Q.QD[0] (Q_FRAG)                                                   0.000    12.420
data arrival time                                                                 12.420

clock $auto$clkbufmap.cc:247:execute$2733 (rise edge)                    0.000     0.000
clock source latency                                                     0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
c_dff_Q.QCK[0] (Q_FRAG)                                                  0.000     0.000
clock uncertainty                                                        0.000     0.000
cell setup time                                                          0.105     0.105
data required time                                                                 0.105
----------------------------------------------------------------------------------------
data required time                                                                 0.105
data arrival time                                                                -12.420
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -12.315


#Path 31
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : e_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2733)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                       0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
x.inpad[0] (.input)                                                      0.000     0.000
$iopadmap$Assignment3.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$Assignment3.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
x_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                                       0.000    10.958
x_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                                        1.462    12.420
e_dff_Q.QD[0] (Q_FRAG)                                                   0.000    12.420
data arrival time                                                                 12.420

clock $auto$clkbufmap.cc:247:execute$2733 (rise edge)                    0.000     0.000
clock source latency                                                     0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
e_dff_Q.QCK[0] (Q_FRAG)                                                  0.000     0.000
clock uncertainty                                                        0.000     0.000
cell setup time                                                          0.105     0.105
data required time                                                                 0.105
----------------------------------------------------------------------------------------
data required time                                                                 0.105
data arrival time                                                                -12.420
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -12.315


#Path 32
Startpoint: a_dff_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2733)
Endpoint  : out:d.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2733 (rise edge)                    0.000     0.000
clock source latency                                                     0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
a_dff_Q.QCK[0] (Q_FRAG)                                                  0.000     0.000
a_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     1.701
$iopadmap$Assignment3.d.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$Assignment3.d.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:d.outpad[0] (.output)                                                0.000    11.510
data arrival time                                                                 11.510

clock virtual_io_clock (rise edge)                                       0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                -11.510
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -11.510


#Path 33
Startpoint: c_dff_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2733)
Endpoint  : out:c.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2733 (rise edge)                    0.000     0.000
clock source latency                                                     0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
c_dff_Q.QCK[0] (Q_FRAG)                                                  0.000     0.000
c_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     1.701
$iopadmap$Assignment3.c.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$Assignment3.c.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:c.outpad[0] (.output)                                                0.000    11.510
data arrival time                                                                 11.510

clock virtual_io_clock (rise edge)                                       0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                -11.510
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -11.510


#Path 34
Startpoint: e_dff_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2733)
Endpoint  : out:e.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2733 (rise edge)                    0.000     0.000
clock source latency                                                     0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
e_dff_Q.QCK[0] (Q_FRAG)                                                  0.000     0.000
e_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     1.701
$iopadmap$Assignment3.e.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$Assignment3.e.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:e.outpad[0] (.output)                                                0.000    11.510
data arrival time                                                                 11.510

clock virtual_io_clock (rise edge)                                       0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                -11.510
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -11.510


#Path 35
Startpoint: f_dff_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2733)
Endpoint  : out:f.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2733 (rise edge)                    0.000     0.000
clock source latency                                                     0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
f_dff_Q.QCK[0] (Q_FRAG)                                                  0.000     0.000
f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     1.701
$iopadmap$Assignment3.f.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$Assignment3.f.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:f.outpad[0] (.output)                                                0.000    11.510
data arrival time                                                                 11.510

clock virtual_io_clock (rise edge)                                       0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                -11.510
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -11.510


#Path 36
Startpoint: g_dff_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2733)
Endpoint  : out:g.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2733 (rise edge)                    0.000     0.000
clock source latency                                                     0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
g_dff_Q.QCK[0] (Q_FRAG)                                                  0.000     0.000
g_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     1.701
$iopadmap$Assignment3.g.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$Assignment3.g.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:g.outpad[0] (.output)                                                0.000    11.510
data arrival time                                                                 11.510

clock virtual_io_clock (rise edge)                                       0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                -11.510
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -11.510


#Path 37
Startpoint: a_dff_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2733)
Endpoint  : out:a.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2733 (rise edge)                    0.000     0.000
clock source latency                                                     0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
a_dff_Q.QCK[0] (Q_FRAG)                                                  0.000     0.000
a_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     1.701
$iopadmap$Assignment3.a.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$Assignment3.a.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:a.outpad[0] (.output)                                                0.000    11.510
data arrival time                                                                 11.510

clock virtual_io_clock (rise edge)                                       0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                -11.510
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -11.510


#Path 38
Startpoint: currentstate_dff_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2733)
Endpoint  : g_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2733)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2733 (rise edge)             0.000     0.000
clock source latency                                              0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                       0.000     0.000
currentstate_dff_Q.QCK[0] (Q_FRAG)                                0.000     0.000
currentstate_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]               1.701     1.701
e_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                  0.000     1.701
e_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                   1.462     3.164
x_LUT3_I1_1_O_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     3.164
x_LUT3_I1_1_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.469
g_dff_Q_D_LUT1_O.f_frag.FS[0] (F_FRAG)                            0.000     4.469
g_dff_Q_D_LUT1_O.f_frag.FZ[0] (F_FRAG)                            0.612     5.081
g_dff_Q.QD[0] (Q_FRAG)                                            0.000     5.081
data arrival time                                                           5.081

clock $auto$clkbufmap.cc:247:execute$2733 (rise edge)             0.000     0.000
clock source latency                                              0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                       0.000     0.000
g_dff_Q.QCK[0] (Q_FRAG)                                           0.000     0.000
clock uncertainty                                                 0.000     0.000
cell setup time                                                   0.105     0.105
data required time                                                          0.105
---------------------------------------------------------------------------------
data required time                                                          0.105
data arrival time                                                          -5.081
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.975


#Path 39
Startpoint: currentstate_dff_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2733)
Endpoint  : currentstate_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2733)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2733 (rise edge)             0.000     0.000
clock source latency                                              0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                       0.000     0.000
currentstate_dff_Q.QCK[0] (Q_FRAG)                                0.000     0.000
currentstate_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]               1.701     1.701
e_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                  0.000     1.701
e_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                   1.462     3.164
x_LUT3_I1_1_O_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     3.164
x_LUT3_I1_1_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.469
currentstate_dff_Q.QD[0] (Q_FRAG)                                 0.000     4.469
data arrival time                                                           4.469

clock $auto$clkbufmap.cc:247:execute$2733 (rise edge)             0.000     0.000
clock source latency                                              0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                       0.000     0.000
currentstate_dff_Q.QCK[0] (Q_FRAG)                                0.000     0.000
clock uncertainty                                                 0.000     0.000
cell setup time                                                   0.105     0.105
data required time                                                          0.105
---------------------------------------------------------------------------------
data required time                                                          0.105
data arrival time                                                          -4.469
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.363


#Path 40
Startpoint: e_dff_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2733)
Endpoint  : e_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2733)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2733 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                      0.000     0.000
e_dff_Q.QCK[0] (Q_FRAG)                                          0.000     0.000
e_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     1.701
x_LUT3_I1_1.t_frag.XA2[0] (T_FRAG)                               0.000     1.701
x_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                                1.605     3.307
e_dff_Q.QD[0] (Q_FRAG)                                           0.000     3.307
data arrival time                                                          3.307

clock $auto$clkbufmap.cc:247:execute$2733 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                      0.000     0.000
e_dff_Q.QCK[0] (Q_FRAG)                                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                  0.105     0.105
data required time                                                         0.105
--------------------------------------------------------------------------------
data required time                                                         0.105
data arrival time                                                         -3.307
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.202


#Path 41
Startpoint: currentstate_dff_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2733)
Endpoint  : c_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2733)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2733 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                      0.000     0.000
currentstate_dff_Q.QCK[0] (Q_FRAG)                               0.000     0.000
currentstate_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]              1.701     1.701
x_LUT3_I1.t_frag.XB2[0] (T_FRAG)                                 0.000     1.701
x_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.552     3.254
c_dff_Q.QD[0] (Q_FRAG)                                           0.000     3.254
data arrival time                                                          3.254

clock $auto$clkbufmap.cc:247:execute$2733 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                      0.000     0.000
c_dff_Q.QCK[0] (Q_FRAG)                                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                  0.105     0.105
data required time                                                         0.105
--------------------------------------------------------------------------------
data required time                                                         0.105
data arrival time                                                         -3.254
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.148


#Path 42
Startpoint: currentstate_dff_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2733)
Endpoint  : a_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2733)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2733 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                      0.000     0.000
currentstate_dff_Q.QCK[0] (Q_FRAG)                               0.000     0.000
currentstate_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]              1.701     1.701
e_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
e_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
a_dff_Q.QD[0] (Q_FRAG)                                           0.000     3.164
data arrival time                                                          3.164

clock $auto$clkbufmap.cc:247:execute$2733 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                      0.000     0.000
a_dff_Q.QCK[0] (Q_FRAG)                                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                  0.105     0.105
data required time                                                         0.105
--------------------------------------------------------------------------------
data required time                                                         0.105
data arrival time                                                         -3.164
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.058


#Path 43
Startpoint: currentstate_dff_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2733)
Endpoint  : f_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2733)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2733 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                      0.000     0.000
currentstate_dff_Q.QCK[0] (Q_FRAG)                               0.000     0.000
currentstate_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]              1.701     1.701
x_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                 0.000     1.701
x_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                  1.305     3.007
f_dff_Q.QD[0] (Q_FRAG)                                           0.000     3.007
data arrival time                                                          3.007

clock $auto$clkbufmap.cc:247:execute$2733 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                      0.000     0.000
f_dff_Q.QCK[0] (Q_FRAG)                                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                  0.105     0.105
data required time                                                         0.105
--------------------------------------------------------------------------------
data required time                                                         0.105
data arrival time                                                         -3.007
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.901


#End of timing report
