$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 32 # A [31:0] $end
  $var wire 32 $ B [31:0] $end
  $var wire 1 % sel $end
  $var wire 32 & OUT [31:0] $end
  $scope module MUX $end
   $var wire 32 # A [31:0] $end
   $var wire 32 $ B [31:0] $end
   $var wire 1 % sel $end
   $var wire 32 & OUT [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b10101010101010101010101010101010 #
b10111011101110111011101110111011 $
0%
b10101010101010101010101010101010 &
#1
1%
b10111011101110111011101110111011 &
#2
b10101011101010111010101110101011 #
b11011110101011011011111011101111 $
0%
b10101011101010111010101110101011 &
