Fitter report for receiver
Thu Nov 30 14:54:49 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. All Package Pins
 10. I/O Standard
 11. Dedicated Inputs I/O
 12. Output Pin Default Load For Reported TCO
 13. Fitter Resource Utilization by Entity
 14. Control Signals
 15. Global & Other Fast Signals
 16. Non-Global High Fan-Out Signals
 17. Interconnect Usage Summary
 18. LAB Macrocells
 19. Logic Cell Interconnection
 20. Fitter Device Options
 21. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------+
; Fitter Summary                                                  ;
+-----------------------+-----------------------------------------+
; Fitter Status         ; Successful - Thu Nov 30 14:54:49 2017   ;
; Quartus II Version    ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name         ; receiver                                ;
; Top-level Entity Name ; receiver                                ;
; Family                ; MAX7000S                                ;
; Device                ; EPM7064SLC44-10                         ;
; Timing Models         ; Final                                   ;
; Total macrocells      ; 37 / 64 ( 58 % )                        ;
; Total pins            ; 15 / 36 ( 42 % )                        ;
+-----------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                              ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM7064SLC44-10 ;               ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Use TimeQuest Timing Analyzer                                              ; Off             ; Off           ;
; Optimize Timing for ECOs                                                   ; Off             ; Off           ;
; Regenerate full fit report during ECO compiles                             ; Off             ; Off           ;
; Optimize IOC Register Placement for Timing                                 ; On              ; On            ;
; Limit to One Fitting Attempt                                               ; Off             ; Off           ;
; Fitter Initial Placement Seed                                              ; 1               ; 1             ;
; Slow Slew Rate                                                             ; Off             ; Off           ;
; Fitter Effort                                                              ; Auto Fit        ; Auto Fit      ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off             ; Off           ;
; Use Best Effort Settings for Compilation                                   ; Off             ; Off           ;
+----------------------------------------------------------------------------+-----------------+---------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/rplagasse/Desktop/receiver/receiver.pin.


+------------------------------------------------------+
; Fitter Resource Usage Summary                        ;
+-----------------------------------+------------------+
; Resource                          ; Usage            ;
+-----------------------------------+------------------+
; Logic cells                       ; 37 / 64 ( 58 % ) ;
; Registers                         ; 28 / 64 ( 44 % ) ;
; Number of pterms used             ; 78               ;
; User inserted logic elements      ; 0                ;
; I/O pins                          ; 15 / 36 ( 42 % ) ;
;     -- Clock pins                 ; 1 / 2 ( 50 % )   ;
;     -- Dedicated input pins       ; 1 / 2 ( 50 % )   ;
; Global signals                    ; 1                ;
; Shareable expanders               ; 0 / 64 ( 0 % )   ;
; Parallel expanders                ; 0 / 60 ( 0 % )   ;
; Cells using turbo bit             ; 37 / 64 ( 58 % ) ;
; Maximum fan-out node              ; RESET            ;
; Maximum fan-out                   ; 19               ;
; Highest non-global fan-out signal ; RECORD           ;
; Highest non-global fan-out        ; 9                ;
; Total fan-out                     ; 177              ;
; Average fan-out                   ; 3.40             ;
+-----------------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                  ;
+-------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; Name  ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; I/O Standard ; Location assigned by ;
+-------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; CLK   ; 43    ; --       ; --  ; 9                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; DATA  ; 26    ; --       ; 3   ; 2                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; RESET ; 1     ; --       ; --  ; 19                    ; 0                  ; yes    ; no             ; TTL          ; User                 ;
+-------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                ;
+--------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; Name   ; Pin # ; I/O Bank ; LAB ; Output Register ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+--------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; LED[0] ; 21    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; LED[1] ; 20    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; LED[2] ; 19    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; LED[3] ; 18    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; LED[4] ; 17    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; LED[5] ; 16    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; LED[6] ; 14    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; LED[7] ; 12    ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
+--------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                      ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; 1        ; 0          ; --       ; RESET          ; input  ; TTL          ;         ; Y               ;
; 2        ; 1          ; --       ; GND+           ;        ;              ;         ;                 ;
; 3        ; 2          ; --       ; VCC            ; power  ;              ;         ;                 ;
; 4        ; 3          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 5        ; 4          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 6        ; 5          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 7        ; 6          ; --       ; TDI            ; input  ; TTL          ;         ; N               ;
; 8        ; 7          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 9        ; 8          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 10       ; 9          ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 11       ; 10         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 12       ; 11         ; --       ; LED[7]         ; output ; TTL          ;         ; Y               ;
; 13       ; 12         ; --       ; TMS            ; input  ; TTL          ;         ; N               ;
; 14       ; 13         ; --       ; LED[6]         ; output ; TTL          ;         ; Y               ;
; 15       ; 14         ; --       ; VCC            ; power  ;              ;         ;                 ;
; 16       ; 15         ; --       ; LED[5]         ; output ; TTL          ;         ; Y               ;
; 17       ; 16         ; --       ; LED[4]         ; output ; TTL          ;         ; Y               ;
; 18       ; 17         ; --       ; LED[3]         ; output ; TTL          ;         ; Y               ;
; 19       ; 18         ; --       ; LED[2]         ; output ; TTL          ;         ; Y               ;
; 20       ; 19         ; --       ; LED[1]         ; output ; TTL          ;         ; Y               ;
; 21       ; 20         ; --       ; LED[0]         ; output ; TTL          ;         ; Y               ;
; 22       ; 21         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 23       ; 22         ; --       ; VCC            ; power  ;              ;         ;                 ;
; 24       ; 23         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 25       ; 24         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 26       ; 25         ; --       ; DATA           ; input  ; TTL          ;         ; Y               ;
; 27       ; 26         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 28       ; 27         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 29       ; 28         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 30       ; 29         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 31       ; 30         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 32       ; 31         ; --       ; TCK            ; input  ; TTL          ;         ; N               ;
; 33       ; 32         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 34       ; 33         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 35       ; 34         ; --       ; VCC            ; power  ;              ;         ;                 ;
; 36       ; 35         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 37       ; 36         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 38       ; 37         ; --       ; TDO            ; output ; TTL          ;         ; N               ;
; 39       ; 38         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 40       ; 39         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 41       ; 40         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 42       ; 41         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 43       ; 42         ; --       ; CLK            ; input  ; TTL          ;         ; Y               ;
; 44       ; 43         ; --       ; GND+           ;        ;              ;         ;                 ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; I/O Standard                                                                                     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; I/O Standard ; Input Vref ; Dedicated Input Pins ; Pins in I/O Bank1 ; Pins in I/O Bank2 ; Total ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; TTL          ; -          ; 2                    ; 0                 ; 0                 ; 2     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+


+---------------------------------------------------------------------+
; Dedicated Inputs I/O                                                ;
+-------+-------+-------+-------+--------------+------------+---------+
; Name  ; Pin # ; Type  ; VCCIO ; I/O Standard ; Input Vref ; Current ;
+-------+-------+-------+-------+--------------+------------+---------+
; CLK   ; 43    ; Input ; --    ; TTL          ; -          ; 0 mA    ;
; RESET ; 1     ; Input ; --    ; TTL          ; -          ; 0 mA    ;
+-------+-------+-------+-------+--------------+------------+---------+


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; TTL          ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+----------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                          ;
+---------------------------------+------------+------+-------------------------------------------+--------------+
; Compilation Hierarchy Node      ; Macrocells ; Pins ; Full Hierarchy Name                       ; Library Name ;
+---------------------------------+------------+------+-------------------------------------------+--------------+
; |receiver                       ; 37         ; 15   ; |receiver                                 ; work         ;
;    |bit_state:bis|              ; 6          ; 0    ; |receiver|bit_state:bis                   ; work         ;
;    |byte_state:bys|             ; 3          ; 0    ; |receiver|byte_state:bys                  ; work         ;
;    |msg_state:ms|               ; 1          ; 0    ; |receiver|msg_state:ms                    ; work         ;
;    |timer:t|                    ; 9          ; 0    ; |receiver|timer:t                         ; work         ;
;       |lpm_counter:count_rtl_0| ; 7          ; 0    ; |receiver|timer:t|lpm_counter:count_rtl_0 ; work         ;
+---------------------------------+------------+------+-------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                  ;
+--------------------+----------+---------+---------------------+--------+----------------------+------------------+
; Name               ; Location ; Fan-Out ; Usage               ; Global ; Global Resource Used ; Global Line Name ;
+--------------------+----------+---------+---------------------+--------+----------------------+------------------+
; CLK                ; PIN_43   ; 9       ; Clock               ; no     ; --                   ; --               ;
; DATA               ; PIN_26   ; 2       ; Clock               ; no     ; --                   ; --               ;
; RECORD             ; LC9      ; 9       ; Clock               ; no     ; --                   ; --               ;
; RESET              ; PIN_1    ; 19      ; Async. clear        ; yes    ; On                   ; --               ;
; bit_state:bis|OVF  ; LC34     ; 4       ; Async. clear, Clock ; no     ; --                   ; --               ;
; byte_state:bys|OVF ; LC13     ; 1       ; Clock               ; no     ; --                   ; --               ;
; timer:t|OVF        ; LC48     ; 6       ; Clock               ; no     ; --                   ; --               ;
; timer:t|SAMPLE     ; LC36     ; 8       ; Clock               ; no     ; --                   ; --               ;
+--------------------+----------+---------+---------------------+--------+----------------------+------------------+


+----------------------------------------------------------------------+
; Global & Other Fast Signals                                          ;
+-------+----------+---------+----------------------+------------------+
; Name  ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+-------+----------+---------+----------------------+------------------+
; RESET ; PIN_1    ; 19      ; On                   ; --               ;
+-------+----------+---------+----------------------+------------------+


+---------------------------------------------------+
; Non-Global High Fan-Out Signals                   ;
+-----------------------------------------+---------+
; Name                                    ; Fan-Out ;
+-----------------------------------------+---------+
; CLK                                     ; 9       ;
; msg_state:ms|STATE                      ; 9       ;
; RECORD                                  ; 9       ;
; always1~11                              ; 8       ;
; timer:t|SAMPLE                          ; 8       ;
; timer:t|lpm_counter:count_rtl_0|dffs[0] ; 8       ;
; timer:t|lpm_counter:count_rtl_0|dffs[1] ; 7       ;
; bit_state:bis|STATE[2]                  ; 6       ;
; bit_state:bis|STATE[1]                  ; 6       ;
; bit_state:bis|STATE[0]                  ; 6       ;
; timer:t|OVF                             ; 6       ;
; timer:t|lpm_counter:count_rtl_0|dffs[2] ; 6       ;
; bit_state:bis|STATE[3]                  ; 5       ;
; bit_state:bis|STATE[4]                  ; 5       ;
; timer:t|lpm_counter:count_rtl_0|dffs[3] ; 5       ;
; byte_state:bys|STATE[1]                 ; 4       ;
; byte_state:bys|STATE[0]                 ; 4       ;
; bit_state:bis|OVF                       ; 4       ;
; timer:t|lpm_counter:count_rtl_0|dffs[4] ; 4       ;
; note[6]                                 ; 3       ;
; note[5]                                 ; 3       ;
; note[4]                                 ; 3       ;
; note[3]                                 ; 3       ;
; note[2]                                 ; 3       ;
; note[1]                                 ; 3       ;
; note[0]                                 ; 3       ;
; timer:t|lpm_counter:count_rtl_0|dffs[5] ; 3       ;
; DATA                                    ; 2       ;
; note[7]                                 ; 2       ;
; timer:t|lpm_counter:count_rtl_0|dffs[6] ; 2       ;
; LED~23                                  ; 1       ;
; LED~21                                  ; 1       ;
; LED~19                                  ; 1       ;
; LED~17                                  ; 1       ;
; LED~15                                  ; 1       ;
; LED~13                                  ; 1       ;
; LED~11                                  ; 1       ;
; LED~9                                   ; 1       ;
; byte_state:bys|OVF                      ; 1       ;
+-----------------------------------------+---------+


+------------------------------------------------+
; Interconnect Usage Summary                     ;
+----------------------------+-------------------+
; Interconnect Resource Type ; Usage             ;
+----------------------------+-------------------+
; Output enables             ; 0 / 6 ( 0 % )     ;
; PIA buffers                ; 42 / 144 ( 29 % ) ;
+----------------------------+-------------------+


+----------------------------------------------------------------------+
; LAB Macrocells                                                       ;
+----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 9.25) ; Number of LABs  (Total = 3) ;
+----------------------------------------+-----------------------------+
; 0                                      ; 1                           ;
; 1                                      ; 0                           ;
; 2                                      ; 0                           ;
; 3                                      ; 0                           ;
; 4                                      ; 0                           ;
; 5                                      ; 0                           ;
; 6                                      ; 0                           ;
; 7                                      ; 1                           ;
; 8                                      ; 0                           ;
; 9                                      ; 0                           ;
; 10                                     ; 0                           ;
; 11                                     ; 0                           ;
; 12                                     ; 0                           ;
; 13                                     ; 0                           ;
; 14                                     ; 1                           ;
; 15                                     ; 0                           ;
; 16                                     ; 1                           ;
+----------------------------------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                                                                                                                                                                             ; Output                                                                                                                                                                                                                                                                                                                     ;
+-----+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  A  ; LC9        ; DATA, bit_state:bis|OVF                                                                                                                                                                                                                                                                                           ; timer:t|lpm_counter:count_rtl_0|dffs[0], timer:t|lpm_counter:count_rtl_0|dffs[1], timer:t|lpm_counter:count_rtl_0|dffs[2], timer:t|lpm_counter:count_rtl_0|dffs[3], timer:t|lpm_counter:count_rtl_0|dffs[4], timer:t|lpm_counter:count_rtl_0|dffs[5], timer:t|lpm_counter:count_rtl_0|dffs[6], timer:t|OVF, timer:t|SAMPLE ;
;  A  ; LC8        ; note[6], always1~11, note[7], timer:t|SAMPLE                                                                                                                                                                                                                                                                      ; note[7], LED~23                                                                                                                                                                                                                                                                                                            ;
;  A  ; LC1        ; note[7], msg_state:ms|STATE                                                                                                                                                                                                                                                                                       ; LED[7]                                                                                                                                                                                                                                                                                                                     ;
;  A  ; LC10       ; RESET, byte_state:bys|STATE[1], byte_state:bys|STATE[0], bit_state:bis|OVF                                                                                                                                                                                                                                        ; byte_state:bys|STATE[0], byte_state:bys|STATE[1], byte_state:bys|OVF, always1~11                                                                                                                                                                                                                                           ;
;  A  ; LC11       ; RESET, byte_state:bys|STATE[1], byte_state:bys|STATE[0], bit_state:bis|OVF                                                                                                                                                                                                                                        ; byte_state:bys|STATE[0], byte_state:bys|STATE[1], byte_state:bys|OVF, always1~11                                                                                                                                                                                                                                           ;
;  A  ; LC13       ; RESET, byte_state:bys|STATE[1], byte_state:bys|STATE[0], bit_state:bis|OVF                                                                                                                                                                                                                                        ; msg_state:ms|STATE                                                                                                                                                                                                                                                                                                         ;
;  A  ; LC4        ; RESET, byte_state:bys|OVF                                                                                                                                                                                                                                                                                         ; always1~11, LED~9, LED~11, LED~13, LED~15, LED~17, LED~19, LED~21, LED~23                                                                                                                                                                                                                                                  ;
;  A  ; LC7        ; DATA, always1~11, note[0], timer:t|SAMPLE                                                                                                                                                                                                                                                                         ; note[0], LED~9, note[1]                                                                                                                                                                                                                                                                                                    ;
;  A  ; LC3        ; note[0], always1~11, note[1], timer:t|SAMPLE                                                                                                                                                                                                                                                                      ; note[1], LED~11, note[2]                                                                                                                                                                                                                                                                                                   ;
;  A  ; LC14       ; note[1], always1~11, note[2], timer:t|SAMPLE                                                                                                                                                                                                                                                                      ; note[2], LED~13, note[3]                                                                                                                                                                                                                                                                                                   ;
;  A  ; LC12       ; note[2], always1~11, note[3], timer:t|SAMPLE                                                                                                                                                                                                                                                                      ; note[3], LED~15, note[4]                                                                                                                                                                                                                                                                                                   ;
;  A  ; LC2        ; note[3], always1~11, note[4], timer:t|SAMPLE                                                                                                                                                                                                                                                                      ; note[4], LED~17, note[5]                                                                                                                                                                                                                                                                                                   ;
;  A  ; LC5        ; note[4], always1~11, note[5], timer:t|SAMPLE                                                                                                                                                                                                                                                                      ; note[5], LED~19, note[6]                                                                                                                                                                                                                                                                                                   ;
;  A  ; LC6        ; note[5], always1~11, note[6], timer:t|SAMPLE                                                                                                                                                                                                                                                                      ; note[6], LED~21, note[7]                                                                                                                                                                                                                                                                                                   ;
;  B  ; LC19       ; note[1], msg_state:ms|STATE                                                                                                                                                                                                                                                                                       ; LED[1]                                                                                                                                                                                                                                                                                                                     ;
;  B  ; LC24       ; note[4], msg_state:ms|STATE                                                                                                                                                                                                                                                                                       ; LED[4]                                                                                                                                                                                                                                                                                                                     ;
;  B  ; LC17       ; note[0], msg_state:ms|STATE                                                                                                                                                                                                                                                                                       ; LED[0]                                                                                                                                                                                                                                                                                                                     ;
;  B  ; LC25       ; note[5], msg_state:ms|STATE                                                                                                                                                                                                                                                                                       ; LED[5]                                                                                                                                                                                                                                                                                                                     ;
;  B  ; LC20       ; note[2], msg_state:ms|STATE                                                                                                                                                                                                                                                                                       ; LED[2]                                                                                                                                                                                                                                                                                                                     ;
;  B  ; LC30       ; note[6], msg_state:ms|STATE                                                                                                                                                                                                                                                                                       ; LED[6]                                                                                                                                                                                                                                                                                                                     ;
;  B  ; LC21       ; note[3], msg_state:ms|STATE                                                                                                                                                                                                                                                                                       ; LED[3]                                                                                                                                                                                                                                                                                                                     ;
;  C  ; LC35       ; RESET, RECORD, CLK                                                                                                                                                                                                                                                                                                ; timer:t|lpm_counter:count_rtl_0|dffs[1], timer:t|lpm_counter:count_rtl_0|dffs[2], timer:t|lpm_counter:count_rtl_0|dffs[3], timer:t|lpm_counter:count_rtl_0|dffs[4], timer:t|lpm_counter:count_rtl_0|dffs[5], timer:t|lpm_counter:count_rtl_0|dffs[6], timer:t|OVF, timer:t|SAMPLE                                          ;
;  C  ; LC38       ; RESET, timer:t|lpm_counter:count_rtl_0|dffs[0], RECORD, CLK                                                                                                                                                                                                                                                       ; timer:t|lpm_counter:count_rtl_0|dffs[2], timer:t|lpm_counter:count_rtl_0|dffs[3], timer:t|lpm_counter:count_rtl_0|dffs[4], timer:t|lpm_counter:count_rtl_0|dffs[5], timer:t|lpm_counter:count_rtl_0|dffs[6], timer:t|OVF, timer:t|SAMPLE                                                                                   ;
;  C  ; LC40       ; RESET, timer:t|lpm_counter:count_rtl_0|dffs[1], timer:t|lpm_counter:count_rtl_0|dffs[0], RECORD, CLK                                                                                                                                                                                                              ; timer:t|lpm_counter:count_rtl_0|dffs[3], timer:t|lpm_counter:count_rtl_0|dffs[4], timer:t|lpm_counter:count_rtl_0|dffs[5], timer:t|lpm_counter:count_rtl_0|dffs[6], timer:t|OVF, timer:t|SAMPLE                                                                                                                            ;
;  C  ; LC43       ; RESET, timer:t|lpm_counter:count_rtl_0|dffs[2], timer:t|lpm_counter:count_rtl_0|dffs[1], timer:t|lpm_counter:count_rtl_0|dffs[0], RECORD, CLK                                                                                                                                                                     ; timer:t|lpm_counter:count_rtl_0|dffs[4], timer:t|lpm_counter:count_rtl_0|dffs[5], timer:t|lpm_counter:count_rtl_0|dffs[6], timer:t|OVF, timer:t|SAMPLE                                                                                                                                                                     ;
;  C  ; LC45       ; RESET, timer:t|lpm_counter:count_rtl_0|dffs[3], timer:t|lpm_counter:count_rtl_0|dffs[2], timer:t|lpm_counter:count_rtl_0|dffs[1], timer:t|lpm_counter:count_rtl_0|dffs[0], RECORD, CLK                                                                                                                            ; timer:t|lpm_counter:count_rtl_0|dffs[5], timer:t|lpm_counter:count_rtl_0|dffs[6], timer:t|OVF, timer:t|SAMPLE                                                                                                                                                                                                              ;
;  C  ; LC37       ; RESET, timer:t|lpm_counter:count_rtl_0|dffs[4], timer:t|lpm_counter:count_rtl_0|dffs[3], timer:t|lpm_counter:count_rtl_0|dffs[2], timer:t|lpm_counter:count_rtl_0|dffs[1], timer:t|lpm_counter:count_rtl_0|dffs[0], RECORD, CLK                                                                                   ; timer:t|lpm_counter:count_rtl_0|dffs[6], timer:t|OVF, timer:t|SAMPLE                                                                                                                                                                                                                                                       ;
;  C  ; LC46       ; RESET, timer:t|lpm_counter:count_rtl_0|dffs[5], timer:t|lpm_counter:count_rtl_0|dffs[4], timer:t|lpm_counter:count_rtl_0|dffs[3], timer:t|lpm_counter:count_rtl_0|dffs[2], timer:t|lpm_counter:count_rtl_0|dffs[1], timer:t|lpm_counter:count_rtl_0|dffs[0], RECORD, CLK                                          ; timer:t|OVF, timer:t|SAMPLE                                                                                                                                                                                                                                                                                                ;
;  C  ; LC48       ; RESET, timer:t|lpm_counter:count_rtl_0|dffs[6], timer:t|lpm_counter:count_rtl_0|dffs[5], timer:t|lpm_counter:count_rtl_0|dffs[4], timer:t|lpm_counter:count_rtl_0|dffs[3], timer:t|lpm_counter:count_rtl_0|dffs[2], timer:t|lpm_counter:count_rtl_0|dffs[1], timer:t|lpm_counter:count_rtl_0|dffs[0], RECORD, CLK ; bit_state:bis|STATE[0], bit_state:bis|STATE[1], bit_state:bis|STATE[2], bit_state:bis|STATE[4], bit_state:bis|STATE[3], bit_state:bis|OVF                                                                                                                                                                                  ;
;  C  ; LC36       ; RESET, timer:t|lpm_counter:count_rtl_0|dffs[6], timer:t|lpm_counter:count_rtl_0|dffs[5], timer:t|lpm_counter:count_rtl_0|dffs[4], timer:t|lpm_counter:count_rtl_0|dffs[3], timer:t|lpm_counter:count_rtl_0|dffs[2], timer:t|lpm_counter:count_rtl_0|dffs[1], timer:t|lpm_counter:count_rtl_0|dffs[0], RECORD, CLK ; note[0], note[1], note[2], note[3], note[4], note[5], note[6], note[7]                                                                                                                                                                                                                                                     ;
;  C  ; LC41       ; RESET, timer:t|OVF                                                                                                                                                                                                                                                                                                ; bit_state:bis|STATE[1], bit_state:bis|STATE[2], bit_state:bis|STATE[4], bit_state:bis|STATE[3], bit_state:bis|OVF, always1~11                                                                                                                                                                                              ;
;  C  ; LC42       ; RESET, bit_state:bis|STATE[3], bit_state:bis|STATE[4], bit_state:bis|STATE[2], bit_state:bis|STATE[1], bit_state:bis|STATE[0], timer:t|OVF                                                                                                                                                                        ; bit_state:bis|STATE[1], bit_state:bis|STATE[2], bit_state:bis|STATE[4], bit_state:bis|STATE[3], bit_state:bis|OVF, always1~11                                                                                                                                                                                              ;
;  C  ; LC44       ; RESET, bit_state:bis|STATE[1], bit_state:bis|STATE[0], bit_state:bis|STATE[2], timer:t|OVF                                                                                                                                                                                                                        ; bit_state:bis|STATE[1], bit_state:bis|STATE[2], bit_state:bis|STATE[4], bit_state:bis|STATE[3], bit_state:bis|OVF, always1~11                                                                                                                                                                                              ;
;  C  ; LC47       ; RESET, bit_state:bis|STATE[3], bit_state:bis|STATE[2], bit_state:bis|STATE[1], bit_state:bis|STATE[0], bit_state:bis|STATE[4], timer:t|OVF                                                                                                                                                                        ; bit_state:bis|STATE[1], bit_state:bis|STATE[4], bit_state:bis|STATE[3], bit_state:bis|OVF, always1~11                                                                                                                                                                                                                      ;
;  C  ; LC33       ; RESET, bit_state:bis|STATE[4], bit_state:bis|STATE[0], bit_state:bis|STATE[2], bit_state:bis|STATE[1], bit_state:bis|STATE[3], timer:t|OVF                                                                                                                                                                        ; bit_state:bis|STATE[1], bit_state:bis|STATE[4], bit_state:bis|STATE[3], bit_state:bis|OVF, always1~11                                                                                                                                                                                                                      ;
;  C  ; LC34       ; RESET, bit_state:bis|STATE[3], bit_state:bis|STATE[0], bit_state:bis|STATE[4], bit_state:bis|STATE[2], bit_state:bis|STATE[1], timer:t|OVF                                                                                                                                                                        ; RECORD, byte_state:bys|STATE[0], byte_state:bys|STATE[1], byte_state:bys|OVF                                                                                                                                                                                                                                               ;
;  C  ; LC39       ; bit_state:bis|STATE[3], bit_state:bis|STATE[0], msg_state:ms|STATE, byte_state:bys|STATE[1], byte_state:bys|STATE[0], bit_state:bis|STATE[4], bit_state:bis|STATE[2], bit_state:bis|STATE[1]                                                                                                                      ; note[0], note[1], note[2], note[3], note[4], note[5], note[6], note[7]                                                                                                                                                                                                                                                     ;
+-----+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Fitter Device Options                                         ;
+----------------------------------------------+----------------+
; Option                                       ; Setting        ;
+----------------------------------------------+----------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off            ;
; Enable device-wide reset (DEV_CLRn)          ; Off            ;
; Enable device-wide output enable (DEV_OE)    ; Off            ;
; Enable INIT_DONE output                      ; Off            ;
; Configuration scheme                         ; Passive Serial ;
; Security bit                                 ; Off            ;
; Base pin-out file on sameframe device        ; Off            ;
+----------------------------------------------+----------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Nov 30 14:54:49 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off receiver -c receiver
Info: Selected device EPM7064SLC44-10 for design "receiver"
Info: Quartus II Fitter was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 221 megabytes
    Info: Processing ended: Thu Nov 30 14:54:49 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


