Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,26
design__inferred_latch__count,0
design__instance__count,21392
design__instance__area,136659
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,14
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,785
design__max_cap_violation__count__corner:nom_tt_025C_1v80,4
power__internal__total,0.0009336246876046062
power__switching__total,0.0003875636321026832
power__leakage__total,1.4527685721077432E-7
power__total,0.001321333576925099
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5225755531769644
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5225755531769644
timing__hold__ws__corner:nom_tt_025C_1v80,0.31318493129773195
timing__setup__ws__corner:nom_tt_025C_1v80,60.51085848108829
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.313185
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,60.510857
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,818
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,785
design__max_cap_violation__count__corner:nom_ss_100C_1v60,4
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.7188317922142056
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.7188317922142056
timing__hold__ws__corner:nom_ss_100C_1v60,0.8555902895006539
timing__setup__ws__corner:nom_ss_100C_1v60,19.92245358407203
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.855590
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,19.922453
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,785
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,4
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4373547481298015
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4373547481298015
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11034917736357329
timing__setup__ws__corner:nom_ff_n40C_1v95,75.63266493834543
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.110349
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,75.632668
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,969
design__max_fanout_violation__count,785
design__max_cap_violation__count,8
clock__skew__worst_hold,-0.4286482123909997
clock__skew__worst_setup,0.4286482123909997
timing__hold__ws,0.1083348996730282
timing__setup__ws,18.967967289276057
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108335
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,18.967968
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 400.0 600.0
design__core__bbox,5.52 10.88 394.22 587.52
flow__warnings__count,1
flow__errors__count,0
design__io,173
design__die__area,240000
design__core__area,224140
design__instance__count__stdcell,21392
design__instance__area__stdcell,136659
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.609702
design__instance__utilization__stdcell,0.609702
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,171
design__io__hpwl,16054323
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,448670
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1199
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,10230
route__net__special,2
route__drc_errors__iter:1,11227
route__wirelength__iter:1,574494
route__drc_errors__iter:2,4406
route__wirelength__iter:2,569228
route__drc_errors__iter:3,4403
route__wirelength__iter:3,567992
route__drc_errors__iter:4,393
route__wirelength__iter:4,567170
route__drc_errors__iter:5,49
route__wirelength__iter:5,567157
route__drc_errors__iter:6,13
route__wirelength__iter:6,567160
route__drc_errors__iter:7,5
route__wirelength__iter:7,567142
route__drc_errors__iter:8,0
route__wirelength__iter:8,567145
route__drc_errors,0
route__wirelength,567145
route__vias,100785
route__vias__singlecut,100785
route__vias__multicut,0
design__disconnected_pin__count,28
design__critical_disconnected_pin__count,0
route__wirelength__max,1005.54
timing__unannotated_net__count__corner:nom_tt_025C_1v80,158
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,158
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,158
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,785
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.510661860585072
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.510661860585072
timing__hold__ws__corner:min_tt_025C_1v80,0.3104432354608797
timing__setup__ws__corner:min_tt_025C_1v80,60.95715038604121
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.310443
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,60.957150
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,158
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,625
design__max_fanout_violation__count__corner:min_ss_100C_1v60,785
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.7013606560707718
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.7013606560707718
timing__hold__ws__corner:min_ss_100C_1v60,0.8507046419203128
timing__setup__ws__corner:min_ss_100C_1v60,20.71647090288557
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.850705
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,20.716471
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,158
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,785
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4286482123909997
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.4286482123909997
timing__hold__ws__corner:min_ff_n40C_1v95,0.1083348996730282
timing__setup__ws__corner:min_ff_n40C_1v95,75.94310817380631
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.108335
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,75.943108
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,158
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,90
design__max_fanout_violation__count__corner:max_tt_025C_1v80,785
design__max_cap_violation__count__corner:max_tt_025C_1v80,7
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5362715978629983
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.5362715978629983
timing__hold__ws__corner:max_tt_025C_1v80,0.3161265783069742
timing__setup__ws__corner:max_tt_025C_1v80,59.98387734078042
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.316127
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,59.983879
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,158
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,969
design__max_fanout_violation__count__corner:max_ss_100C_1v60,785
design__max_cap_violation__count__corner:max_ss_100C_1v60,8
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.740260096396227
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.740260096396227
timing__hold__ws__corner:max_ss_100C_1v60,0.8607883538489601
timing__setup__ws__corner:max_ss_100C_1v60,18.967967289276057
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.860788
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,18.967968
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,158
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,785
design__max_cap_violation__count__corner:max_ff_n40C_1v95,7
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.44870500252076145
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.44870500252076145
timing__hold__ws__corner:max_ff_n40C_1v95,0.113273948982364
timing__setup__ws__corner:max_ff_n40C_1v95,75.27546798954924
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.113274
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,75.275467
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,158
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,158
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000559703
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000675059
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000112234
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000675059
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000011199999999999999493178852449926097278876113705337047576904296875
ir__drop__worst,0.0000559999999999999991599601567582311645310255698859691619873046875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
