#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Nov 25 16:54:06 2018
# Process ID: 4420
# Current directory: C:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/AXI_DMA_Lab
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5660 C:\Egyetem\MSc\2. félév\Mikrorendszerek\HF\Lab\AXI_DMA_Lab\AXI_DMA_Lab.xpr
# Log file: C:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/AXI_DMA_Lab/vivado.log
# Journal file: C:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/AXI_DMA_Lab\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Janos/Documents/Vivado/Lab/AXI_DMA_Lab' since last save.
WARNING: [filemgmt 20-922] The BXML file is of a newer version (0.36) then the current supported version (0.33).
Data could be potentially be lost
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_AXI4S_VGA_v1_0_AXI4S_0_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_dlmb_bram_if_cntlr_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_axi_timer_0_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_axi_gpio_0_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_SevenSegmentDriver_0_1_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_AXI4S_VGA_v1_0_AXI4S_0_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_dlmb_bram_if_cntlr_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_axi_timer_0_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_axi_gpio_0_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run design_1_SevenSegmentDriver_0_1_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-505] Unrecognized Option Name MEMEnableMemoryMapGeneration
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/ip_repo/SevenSegmentDriver_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/ip_repo/AXI4S_VGA_1.1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:definitionSource' : Value does not match enumerations
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/mref/AXI4S_VGA_v1_0_AXI4S_In/component.xml. This IP will not be included in the IP Catalog.
WARNING: [filemgmt 20-922] The BXML file is of a newer version (0.36) then the current supported version (0.33).
Data could be potentially be lost
WARNING: [filemgmt 20-922] The BXML file is of a newer version (0.36) then the current supported version (0.33).
Data could be potentially be lost
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:definitionSource' : Value does not match enumerations
CRITICAL WARNING: [IP_Flow 19-182] Failed to load BOM file 'c:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/design_1/ip/design_1_AXI4S_VGA_v1_0_AXI4S_0_0/design_1_AXI4S_VGA_v1_0_AXI4S_0_0.xml'.
CRITICAL WARNING: [IP_Flow 19-183] Failed to load IP instance 'design_1_AXI4S_VGA_v1_0_AXI4S_0_0'.
CRITICAL WARNING: [IP_Flow 19-1835] Failed to recreate IP instance 'design_1_AXI4S_VGA_v1_0_AXI4S_0_0'. Error reading project file(s).
WARNING: [BD 41-1663] The design 'design_1.bd' cannot be modified due to following reason(s):
* Project is read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_axi_gpio_0_0
design_1_mig_7series_0_0
design_1_microblaze_0_0
design_1_mdm_1_0
design_1_axi_uartlite_0_0
design_1_axi_dma_0_0
design_1_axi_smc_0
design_1_rst_mig_7series_0_100M_0
design_1_microblaze_0_axi_periph_0
design_1_fifo_generator_0_0
design_1_system_ila_0_0
design_1_xbar_0
design_1_dlmb_v10_0
design_1_ilmb_v10_0
design_1_dlmb_bram_if_cntlr_0
design_1_ilmb_bram_if_cntlr_0
design_1_lmb_bram_0
design_1_axi_timer_0_0
design_1_SevenSegmentDriver_0_1

WARNING: [Project 1-231] Project 'AXI_DMA_Lab.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 852.184 ; gain = 143.824
update_compile_order -fileset sources_1
launch_sdk -workspace {C:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.sdk} -hwspec {C:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.sdk/design_1_wrapper.hdf}
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.sdk -hwspec C:/Egyetem/MSc/2. félév/Mikrorendszerek/HF/Lab/AXI_DMA_Lab/AXI_DMA_Lab.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 25 20:11:35 2018...
