/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  reg [2:0] _01_;
  wire [17:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [20:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire [27:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_17z;
  wire [21:0] celloutsig_0_18z;
  wire [46:0] celloutsig_0_19z;
  wire [7:0] celloutsig_0_21z;
  wire [23:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_25z;
  wire [9:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_30z;
  wire [14:0] celloutsig_0_32z;
  wire [4:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire [5:0] celloutsig_0_44z;
  wire [7:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_66z;
  wire [16:0] celloutsig_0_6z;
  wire [20:0] celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_93z;
  wire [4:0] celloutsig_0_94z;
  wire [5:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_13z;
  wire [17:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [17:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 3'h0;
    else _01_ <= celloutsig_0_0z[12:10];
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 14'h0000;
    else _00_ <= in_data[75:62];
  assign celloutsig_0_0z = in_data[80:63] >> in_data[64:47];
  assign celloutsig_0_32z = { celloutsig_0_7z[20:9], celloutsig_0_30z } >> { celloutsig_0_21z[7:2], celloutsig_0_25z };
  assign celloutsig_0_40z = celloutsig_0_32z[14:9] >> in_data[22:17];
  assign celloutsig_0_44z = celloutsig_0_40z >> celloutsig_0_12z[11:6];
  assign celloutsig_0_3z = in_data[76:72] >> in_data[47:43];
  assign celloutsig_0_4z = in_data[66:59] >> { _00_[12:10], celloutsig_0_3z };
  assign celloutsig_0_5z = celloutsig_0_3z[3:0] >> _00_[13:10];
  assign celloutsig_0_66z = celloutsig_0_21z[7:1] >> { celloutsig_0_44z[4:1], celloutsig_0_30z };
  assign celloutsig_0_6z = { _00_[12:8], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z } >> { celloutsig_0_4z[5:3], _01_, celloutsig_0_4z, _01_ };
  assign celloutsig_0_7z = { celloutsig_0_0z[2:1], _00_, celloutsig_0_3z } >> { celloutsig_0_4z[3:2], celloutsig_0_4z, celloutsig_0_5z, _01_, celloutsig_0_5z };
  assign celloutsig_0_93z = celloutsig_0_25z[4:0] >> celloutsig_0_14z[5:1];
  assign celloutsig_0_94z = celloutsig_0_8z[9:5] >> celloutsig_0_66z[6:2];
  assign celloutsig_0_8z = { celloutsig_0_4z[5:0], _01_, celloutsig_0_5z } >> in_data[29:17];
  assign celloutsig_1_0z = in_data[175:170] >> in_data[101:96];
  assign celloutsig_1_1z = in_data[152:139] >> { in_data[179:172], celloutsig_1_0z };
  assign celloutsig_1_2z = celloutsig_1_1z[12:2] >> { in_data[191:187], celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[152:149] >> celloutsig_1_1z[8:5];
  assign celloutsig_1_4z = { in_data[140:139], celloutsig_1_1z } >> { celloutsig_1_1z[5:1], celloutsig_1_2z };
  assign celloutsig_1_5z = { in_data[147:140], celloutsig_1_0z } >> { celloutsig_1_3z[2:0], celloutsig_1_2z };
  assign celloutsig_1_6z = celloutsig_1_2z[10:2] >> in_data[181:173];
  assign celloutsig_1_8z = in_data[129:112] >> { celloutsig_1_2z[5:4], celloutsig_1_4z };
  assign celloutsig_0_9z = { celloutsig_0_3z[4:2], _01_ } >> { in_data[0], celloutsig_0_3z };
  assign celloutsig_1_13z = celloutsig_1_8z[9:5] >> celloutsig_1_5z[8:4];
  assign celloutsig_1_18z = { celloutsig_1_6z[6:2], celloutsig_1_6z, celloutsig_1_3z } >> { celloutsig_1_8z[17:5], celloutsig_1_13z };
  assign celloutsig_1_19z = celloutsig_1_13z[4:1] >> celloutsig_1_13z[3:0];
  assign celloutsig_0_10z = celloutsig_0_8z[10:6] >> _00_[8:4];
  assign celloutsig_0_11z = { in_data[50], _01_ } >> celloutsig_0_7z[17:14];
  assign celloutsig_0_12z = { celloutsig_0_0z[14:12], celloutsig_0_8z, celloutsig_0_10z } >> { celloutsig_0_0z[12:6], celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_13z = { celloutsig_0_12z[13:8], _01_ } >> celloutsig_0_8z[11:3];
  assign celloutsig_0_14z = celloutsig_0_13z[7:1] >> { _01_[0], celloutsig_0_9z };
  assign celloutsig_0_15z = { celloutsig_0_12z[3:1], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_4z } >> { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_17z = celloutsig_0_6z[8:3] >> celloutsig_0_0z[16:11];
  assign celloutsig_0_18z = { celloutsig_0_15z[12:1], celloutsig_0_5z, celloutsig_0_9z } >> { _00_[6], _01_, _00_, celloutsig_0_11z };
  assign celloutsig_0_19z = { in_data[67:63], _00_, celloutsig_0_15z } >> { celloutsig_0_7z[20:3], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_21z = { celloutsig_0_18z[10:6], _01_ } >> { celloutsig_0_19z[44:41], celloutsig_0_5z };
  assign celloutsig_0_22z = { celloutsig_0_15z[27:24], _00_, celloutsig_0_17z } >> { celloutsig_0_7z[20:18], celloutsig_0_12z };
  assign celloutsig_0_25z = celloutsig_0_12z[15:7] >> { celloutsig_0_22z[3:1], celloutsig_0_17z };
  assign celloutsig_0_26z = { celloutsig_0_13z[8], celloutsig_0_25z } >> { celloutsig_0_22z[17:16], celloutsig_0_4z };
  assign celloutsig_0_30z = celloutsig_0_26z[6:4] >> celloutsig_0_8z[8:6];
  assign { out_data[145:128], out_data[99:96], out_data[36:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_93z, celloutsig_0_94z };
endmodule
