 
****************************************
Report : qor
Design : top
Version: S-2021.06
Date   : Wed Mar 30 14:41:55 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              26.00
  Critical Path Length:          1.63
  Critical Path Slack:           7.94
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              16164
  Buf/Inv Cell Count:            1677
  Buf Cell Count:                 794
  Inv Cell Count:                 883
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     15563
  Sequential Cell Count:          601
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    32333.943171
  Noncombinational Area:  2327.774407
  Buf/Inv Area:           1346.814044
  Total Buffer Area:           858.01
  Total Inverter Area:         488.80
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             34661.717578
  Design Area:           34661.717578


  Design Rules
  -----------------------------------
  Total Number of Nets:         21186
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-104

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.03
  Logic Optimization:                  4.60
  Mapping Optimization:               10.06
  -----------------------------------------
  Overall Compile Time:               17.91
  Overall Compile Wall Clock Time:    18.33

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
