// Seed: 3687959079
module module_0 (
    output wand id_0,
    input wand id_1,
    input tri0 id_2[-1 : 1  |  1],
    input wire id_3,
    input supply0 id_4,
    input uwire id_5,
    output uwire id_6
    , id_22,
    output wire id_7,
    input tri0 id_8,
    input supply1 id_9,
    input tri0 id_10,
    input tri0 id_11,
    input tri1 id_12,
    input tri0 id_13,
    output uwire id_14 id_23
    , id_24,
    input tri1 id_15,
    output wire id_16,
    input tri0 id_17,
    input wand id_18,
    output tri0 id_19,
    input wor id_20
);
  wire id_25, id_26;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    input tri0 id_2,
    output wor id_3,
    input supply1 id_4,
    output wand id_5,
    input wor id_6,
    input wor id_7,
    input supply1 id_8
);
  logic id_10;
  logic id_11;
  ;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_8,
      id_6,
      id_1,
      id_10,
      id_5,
      id_2,
      id_10,
      id_10,
      id_7,
      id_8,
      id_2,
      id_3,
      id_8,
      id_10,
      id_6,
      id_4,
      id_10,
      id_10
  );
  assign id_11 = id_8.id_10;
endmodule
