

================================================================
== Vivado HLS Report for 'matrixmul_1D'
================================================================
* Date:           Fri Jun  3 03:45:14 2022

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        HW2_2_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  100805|  100805|  100805|  100805|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  66048|  66048|       258|          -|          -|   256|    no    |
        | + Loop 1.1      |    256|    256|         2|          -|          -|   128|    no    |
        |- Loop 2         |     24|     24|         8|          -|          -|     3|    no    |
        | + Loop 2.1      |      6|      6|         2|          -|          -|     3|    no    |
        |- Loop 3         |     24|     24|         8|          -|          -|     3|    no    |
        | + Loop 3.1      |      6|      6|         2|          -|          -|     3|    no    |
        |- Loop 4         |   1680|   1680|       210|          -|          -|     8|    no    |
        | + Loop 4.1      |    208|    208|        26|          -|          -|     8|    no    |
        |  ++ Loop 4.1.1  |     24|     24|         3|          -|          -|     8|    no    |
        |- Loop 5         |  33024|  33024|       258|          -|          -|   128|    no    |
        | + Loop 5.1      |    256|    256|         2|          -|          -|   128|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    322|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |       51|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    267|
|Register         |        -|      -|     226|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       51|      1|     226|    589|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       18|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_1D_mac_bkb_U1  |matrixmul_1D_mac_bkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +---------+--------------------+---------+---+----+-------+-----+------+-------------+
    |  Memory |       Module       | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +---------+--------------------+---------+---+----+-------+-----+------+-------------+
    |A_U      |matrixmul_1D_A      |        8|  0|   0|  16384|    8|     1|       131072|
    |B_U      |matrixmul_1D_A      |        8|  0|   0|  16384|    8|     1|       131072|
    |AB_2D_U  |matrixmul_1D_AB_2D  |       19|  0|   0|  16384|   19|     1|       311296|
    |Input_U  |matrixmul_1D_Input  |       16|  0|   0|  32768|    8|     1|       262144|
    +---------+--------------------+---------+---+----+-------+-----+------+-------------+
    |Total    |                    |       51|  0|   0|  81920|   43|     4|       835584|
    +---------+--------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_411_p2         |     +    |      0|  0|  10|           2|           1|
    |i_2_fu_450_p2         |     +    |      0|  0|  10|           2|           1|
    |i_3_fu_506_p2         |     +    |      0|  0|  13|           4|           1|
    |i_4_fu_593_p2         |     +    |      0|  0|  15|           8|           1|
    |i_fu_345_p2           |     +    |      0|  0|  15|           9|           1|
    |j_1_fu_369_p2         |     +    |      0|  0|  15|           8|           1|
    |j_2_fu_423_p2         |     +    |      0|  0|  10|           2|           1|
    |j_3_fu_462_p2         |     +    |      0|  0|  10|           2|           1|
    |j_4_fu_633_p2         |     +    |      0|  0|  15|           8|           1|
    |j_5_fu_518_p2         |     +    |      0|  0|  13|           4|           1|
    |k_1_fu_545_p2         |     +    |      0|  0|  13|           4|           1|
    |tmp_14_fu_653_p2      |     +    |      0|  0|  19|          14|          14|
    |tmp_18_fu_643_p2      |     +    |      0|  0|  23|          16|          16|
    |tmp_3_fu_396_p2       |     +    |      0|  0|  24|          17|          17|
    |exitcond10_fu_539_p2  |   icmp   |      0|  0|  11|           4|           5|
    |exitcond1_fu_587_p2   |   icmp   |      0|  0|  13|           8|           9|
    |exitcond2_fu_456_p2   |   icmp   |      0|  0|   8|           2|           2|
    |exitcond3_fu_444_p2   |   icmp   |      0|  0|   8|           2|           2|
    |exitcond4_fu_417_p2   |   icmp   |      0|  0|   8|           2|           2|
    |exitcond5_fu_405_p2   |   icmp   |      0|  0|   8|           2|           2|
    |exitcond6_fu_363_p2   |   icmp   |      0|  0|  13|           8|           9|
    |exitcond7_fu_339_p2   |   icmp   |      0|  0|  13|           9|          10|
    |exitcond8_fu_500_p2   |   icmp   |      0|  0|  11|           4|           5|
    |exitcond9_fu_512_p2   |   icmp   |      0|  0|  11|           4|           5|
    |exitcond_fu_627_p2    |   icmp   |      0|  0|  13|           8|           9|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 322|         153|         118|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |AB_2D_address0  |  15|          3|   14|         42|
    |A_address0      |  15|          3|   14|         42|
    |B_address0      |  15|          3|   14|         42|
    |Input_address0  |  21|          4|   15|         60|
    |ap_NS_fsm       |  93|         19|    1|         19|
    |i3_reg_199      |   9|          2|    9|         18|
    |i4_reg_222      |   9|          2|    2|          4|
    |i5_reg_317      |   9|          2|    8|         16|
    |i6_reg_245      |   9|          2|    2|          4|
    |i8_reg_269      |   9|          2|    4|          8|
    |j4_reg_328      |   9|          2|    8|         16|
    |j5_reg_234      |   9|          2|    2|          4|
    |j7_reg_257      |   9|          2|    2|          4|
    |j9_reg_281      |   9|          2|    4|          8|
    |j_reg_211       |   9|          2|    8|         16|
    |k_reg_293       |   9|          2|    4|          8|
    |sum_reg_304     |   9|          2|   19|         38|
    +----------------+----+-----------+-----+-----------+
    |Total           | 267|         56|  130|        349|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |AB_2D_addr_reg_769    |   8|   0|   14|          6|
    |A_load_reg_792        |   8|   0|    8|          0|
    |B_load_reg_797        |   8|   0|    8|          0|
    |ap_CS_fsm             |  18|   0|   18|          0|
    |i3_reg_199            |   9|   0|    9|          0|
    |i4_reg_222            |   2|   0|    2|          0|
    |i5_reg_317            |   8|   0|    8|          0|
    |i6_reg_245            |   2|   0|    2|          0|
    |i8_reg_269            |   4|   0|    4|          0|
    |i_1_reg_709           |   2|   0|    2|          0|
    |i_2_reg_735           |   2|   0|    2|          0|
    |i_3_reg_756           |   4|   0|    4|          0|
    |i_4_reg_810           |   8|   0|    8|          0|
    |i_reg_678             |   9|   0|    9|          0|
    |j4_reg_328            |   8|   0|    8|          0|
    |j5_reg_234            |   2|   0|    2|          0|
    |j7_reg_257            |   2|   0|    2|          0|
    |j9_reg_281            |   4|   0|    4|          0|
    |j_1_reg_691           |   8|   0|    8|          0|
    |j_2_reg_717           |   2|   0|    2|          0|
    |j_3_reg_743           |   2|   0|    2|          0|
    |j_4_reg_828           |   8|   0|    8|          0|
    |j_5_reg_764           |   4|   0|    4|          0|
    |j_reg_211             |   8|   0|    8|          0|
    |k_1_reg_777           |   4|   0|    4|          0|
    |k_reg_293             |   4|   0|    4|          0|
    |sum_reg_304           |  19|   0|   19|          0|
    |tmp_14_reg_838        |  14|   0|   14|          0|
    |tmp_19_cast1_reg_815  |   8|   0|   16|          8|
    |tmp_2_cast_reg_683    |   9|   0|   17|          8|
    |tmp_3_reg_701         |  17|   0|   17|          0|
    |tmp_8_reg_722         |   4|   0|   64|         60|
    |tmp_s_reg_820         |   7|   0|   14|          7|
    +----------------------+----+----+-----+-----------+
    |Total                 | 226|   0|  315|         89|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | matrixmul_1D | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | matrixmul_1D | return value |
|ap_start              |  in |    1| ap_ctrl_hs | matrixmul_1D | return value |
|ap_done               | out |    1| ap_ctrl_hs | matrixmul_1D | return value |
|ap_idle               | out |    1| ap_ctrl_hs | matrixmul_1D | return value |
|ap_ready              | out |    1| ap_ctrl_hs | matrixmul_1D | return value |
|Input_orign_address0  | out |   15|  ap_memory |  Input_orign |     array    |
|Input_orign_ce0       | out |    1|  ap_memory |  Input_orign |     array    |
|Input_orign_q0        |  in |    8|  ap_memory |  Input_orign |     array    |
|AB_address0           | out |   14|  ap_memory |      AB      |     array    |
|AB_ce0                | out |    1|  ap_memory |      AB      |     array    |
|AB_we0                | out |    1|  ap_memory |      AB      |     array    |
|AB_d0                 | out |   32|  ap_memory |      AB      |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

