<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_A_U_0ffb7898</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_A_U_0ffb7898'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_A_U_0ffb7898')">rsnoc_z_H_R_G_G2_A_U_0ffb7898</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.04</td>
<td class="s6 cl rt"><a href="mod411.html#Line" > 65.50</a></td>
<td class="s4 cl rt"><a href="mod411.html#Cond" > 45.45</a></td>
<td class="s0 cl rt"><a href="mod411.html#Toggle" >  0.49</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod411.html#Branch" > 52.70</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod411.html#inst_tag_144040"  onclick="showContent('inst_tag_144040')">config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia</a></td>
<td class="s4 cl rt"> 41.04</td>
<td class="s6 cl rt"><a href="mod411.html#Line" > 65.50</a></td>
<td class="s4 cl rt"><a href="mod411.html#Cond" > 45.45</a></td>
<td class="s0 cl rt"><a href="mod411.html#Toggle" >  0.49</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod411.html#Branch" > 52.70</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_A_U_0ffb7898'>
<hr>
<a name="inst_tag_144040"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy10.html#tag_urg_inst_144040" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.04</td>
<td class="s6 cl rt"><a href="mod411.html#Line" > 65.50</a></td>
<td class="s4 cl rt"><a href="mod411.html#Cond" > 45.45</a></td>
<td class="s0 cl rt"><a href="mod411.html#Toggle" >  0.49</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod411.html#Branch" > 52.70</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.43</td>
<td class="s6 cl rt"> 69.65</td>
<td class="s5 cl rt"> 53.85</td>
<td class="s0 cl rt">  3.62</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.62</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 24.24</td>
<td class="s5 cl rt"> 54.17</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.26</td>
<td class="wht cl rt"></td>
<td><a href="mod391.html#inst_tag_140702" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1003.html#inst_tag_305331" id="tag_urg_inst_305331">Ica</a></td>
<td class="s7 cl rt"> 73.84</td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s0 cl rt">  9.73</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1003.html#inst_tag_305332" id="tag_urg_inst_305332">Ioa</a></td>
<td class="s7 cl rt"> 73.84</td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s0 cl rt">  9.73</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1070.html#inst_tag_336598" id="tag_urg_inst_336598">uci7337ba030b</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod459.html#inst_tag_159559" id="tag_urg_inst_159559">ud133</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod885.html#inst_tag_292600" id="tag_urg_inst_292600">ud14</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254170" id="tag_urg_inst_254170">ud160</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod459.html#inst_tag_159560" id="tag_urg_inst_159560">ud162</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254169" id="tag_urg_inst_254169">ud80</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod827.html#inst_tag_267205" id="tag_urg_inst_267205">ue</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod827.html#inst_tag_267207" id="tag_urg_inst_267207">ue123</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod827.html#inst_tag_267206" id="tag_urg_inst_267206">ue662</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod827.html#inst_tag_267204" id="tag_urg_inst_267204">ue79</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod915.html#inst_tag_298409" id="tag_urg_inst_298409">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_A_U_0ffb7898'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod411.html" >rsnoc_z_H_R_G_G2_A_U_0ffb7898</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>171</td><td>112</td><td>65.50</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>109421</td><td>19</td><td>3</td><td>15.79</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109536</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109541</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109546</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109551</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109561</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109566</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109571</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109654</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109662</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109668</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109673</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109678</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109688</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109693</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109698</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109703</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109708</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109713</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109720</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109725</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109730</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109735</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109740</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109745</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109750</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109755</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109760</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109780</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109786</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109792</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>109807</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>109878</td><td>17</td><td>9</td><td>52.94</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>109901</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>109915</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>109929</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>109943</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>109957</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>109971</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>109985</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>109999</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>110013</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>110027</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>110041</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>110055</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>110069</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>110083</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>110097</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>110111</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>110125</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
109420                  			14'b0              : Aper_StrmType = 1'b0 ;
109421     1/1          			default            : Aper_StrmType = 1'b0 ;
109422     <font color = "red">0/1     ==>  		endcase</font>
109423     <font color = "red">0/1     ==>  	end</font>
109424     <font color = "red">0/1     ==>  	assign uAper_StrmRatio_caseSel =</font>
109425     <font color = "red">0/1     ==>  		{		u_166 [14]</font>
109426     <font color = "red">0/1     ==>  			,	u_166 [13]</font>
109427     <font color = "red">0/1     ==>  			,	u_166 [12]</font>
109428     <font color = "red">0/1     ==>  			,	u_166 [11]</font>
109429     <font color = "red">0/1     ==>  			,	u_166 [10]</font>
109430     <font color = "red">0/1     ==>  			,	u_166 [9]</font>
109431     <font color = "red">0/1     ==>  			,	u_166 [8]</font>
109432     <font color = "red">0/1     ==>  			,	u_166 [7]</font>
109433     <font color = "red">0/1     ==>  			,	u_166 [6]</font>
109434     <font color = "red">0/1     ==>  			,	u_166 [5]</font>
109435     <font color = "red">0/1     ==>  			,	u_166 [4]</font>
109436     <font color = "red">0/1     ==>  			,	u_166 [3]</font>
109437     1/1          			,	u_166 [2]
109438     <font color = "red">0/1     ==>  			,	u_166 [1]</font>
109439     1/1          		}
109440                  		;
109441                  	always @( uAper_StrmRatio_caseSel ) begin
109442                  		case ( uAper_StrmRatio_caseSel )
109443                  			14'b00000000000001 : Aper_StrmRatio = 9'b0 ;
109444                  			14'b00000000000010 : Aper_StrmRatio = 9'b0 ;
109445                  			14'b00000000000100 : Aper_StrmRatio = 9'b0 ;
109446                  			14'b00000000001000 : Aper_StrmRatio = 9'b0 ;
109447                  			14'b00000000010000 : Aper_StrmRatio = 9'b0 ;
109448                  			14'b00000000100000 : Aper_StrmRatio = 9'b0 ;
109449                  			14'b00000001000000 : Aper_StrmRatio = 9'b0 ;
109450                  			14'b00000010000000 : Aper_StrmRatio = 9'b0 ;
109451                  			14'b00000100000000 : Aper_StrmRatio = 9'b0 ;
109452                  			14'b00001000000000 : Aper_StrmRatio = 9'b0 ;
109453                  			14'b00010000000000 : Aper_StrmRatio = 9'b0 ;
109454                  			14'b00100000000000 : Aper_StrmRatio = 9'b0 ;
109455                  			14'b01000000000000 : Aper_StrmRatio = 9'b0 ;
109456                  			14'b10000000000000 : Aper_StrmRatio = 9'b000000010 ;
109457                  			14'b0              : Aper_StrmRatio = 9'b0 ;
109458                  			default            : Aper_StrmRatio = 9'b0 ;
109459                  		endcase
109460                  	end
109461                  	rsnoc_z_H_R_G_G2_Se_Requ_aae9b333_W4 Isereq(
109462                  		.CmdRx( Strm0Cmd )
109463                  	,	.CmdTx( Strm2Cmd )
109464                  	,	.Len1MSB( Len1MSB )
109465                  	,	.Rx_Req_Addr( Gen0_Req_Addr )
109466                  	,	.Rx_Req_Be( Gen0_Req_Be )
109467                  	,	.Rx_Req_BurstType( Gen0_Req_BurstType )
109468                  	,	.Rx_Req_Data( Gen0_Req_Data )
109469                  	,	.Rx_Req_Last( Gen0_Req_Last )
109470                  	,	.Rx_Req_Len1( Gen0_Req_Len1 )
109471                  	,	.Rx_Req_Lock( Gen0_Req_Lock )
109472                  	,	.Rx_Req_Opc( Gen0_Req_Opc )
109473                  	,	.Rx_Req_Rdy( Gen0_Req_Rdy )
109474                  	,	.Rx_Req_SeqId( Gen0_Req_SeqId )
109475                  	,	.Rx_Req_SeqUnOrdered( Gen0_Req_SeqUnOrdered )
109476                  	,	.Rx_Req_SeqUnique( Gen0_Req_SeqUnique )
109477                  	,	.Rx_Req_User( Gen0_Req_User )
109478                  	,	.Rx_Req_Vld( Gen0_Req_Vld )
109479                  	,	.StrmRatio( Strm1_Ratio &amp; { 2 { Strm1_Type }  } )
109480                  	,	.Sys_Clk( Sys_Clk )
109481                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109482                  	,	.Sys_Clk_En( Sys_Clk_En )
109483                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109484                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
109485                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109486                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109487                  	,	.Sys_Pwr_Idle( Pwr_StrmExpandReq_Idle )
109488                  	,	.Sys_Pwr_WakeUp( Pwr_StrmExpandReq_WakeUp )
109489                  	,	.Tx_Req_Addr( Gen1_Req_Addr )
109490                  	,	.Tx_Req_Be( Gen1_Req_Be )
109491                  	,	.Tx_Req_BurstType( Gen1_Req_BurstType )
109492                  	,	.Tx_Req_Data( Gen1_Req_Data )
109493                  	,	.Tx_Req_Last( Gen1_Req_Last )
109494                  	,	.Tx_Req_Len1( Gen1_Req_Len1 )
109495                  	,	.Tx_Req_Lock( Gen1_Req_Lock )
109496                  	,	.Tx_Req_Opc( Gen1_Req_Opc )
109497                  	,	.Tx_Req_Rdy( Gen1_Req_Rdy )
109498                  	,	.Tx_Req_SeqId( Gen1_Req_SeqId )
109499                  	,	.Tx_Req_SeqUnOrdered( Gen1_Req_SeqUnOrdered )
109500                  	,	.Tx_Req_SeqUnique( Gen1_Req_SeqUnique )
109501                  	,	.Tx_Req_User( Gen1_Req_User )
109502                  	,	.Tx_Req_Vld( Gen1_Req_Vld )
109503                  	);
109504                  	assign GenLcl_Req_Rdy = Gen0_Req_Rdy;
109505                  	assign GenLcl_Rsp_Data = Gen0_Rsp_Data;
109506                  	assign GenLcl_Rsp_Opc = Gen0_Rsp_Opc;
109507                  	assign GenLcl_Rsp_SeqId = Gen0_Rsp_SeqId;
109508                  	assign GenLcl_Rsp_SeqUnOrdered = Gen0_Rsp_SeqUnOrdered;
109509                  	assign GenLcl_Rsp_Status = Gen0_Rsp_Status;
109510                  	rsnoc_z_H_R_G_U_Q_U_78b5daf1ff uu78b5daf1ff(
109511                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
109512                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
109513                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
109514                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
109515                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
109516                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
109517                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
109518                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
109519                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
109520                  	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
109521                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
109522                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
109523                  	,	.GenLcl_Req_User( GenLcl_Req_User )
109524                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
109525                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
109526                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
109527                  	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
109528                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
109529                  	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
109530                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
109531                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
109532                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
109533                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
109534                  	,	.GenPrt_Req_Be( Gen_Req_Be )
109535                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
109536     1/1          	,	.GenPrt_Req_Data( Gen_Req_Data )
109537     1/1          	,	.GenPrt_Req_Last( Gen_Req_Last )
109538     1/1          	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
109539     <font color = "red">0/1     ==>  	,	.GenPrt_Req_Lock( Gen_Req_Lock )</font>
                        MISSING_ELSE
109540                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
109541     1/1          	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
109542     1/1          	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
109543     1/1          	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
109544     <font color = "red">0/1     ==>  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )</font>
                        MISSING_ELSE
109545                  	,	.GenPrt_Req_User( Gen_Req_User )
109546     1/1          	,	.GenPrt_Req_Vld( Gen_Req_Vld )
109547     1/1          	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
109548     1/1          	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
109549     <font color = "red">0/1     ==>  	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )</font>
                        MISSING_ELSE
109550                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
109551     1/1          	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
109552     1/1          	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
109553     1/1          	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
109554     <font color = "red">0/1     ==>  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )</font>
                        MISSING_ELSE
109555                  	,	.Sys_Clk( Sys_Clk )
109556     1/1          	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
109557     1/1          	,	.Sys_Clk_En( Sys_Clk_En )
109558     1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
109559     <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
                        MISSING_ELSE
109560                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
109561     1/1          	,	.Sys_Clk_Tm( Sys_Clk_Tm )
109562     1/1          	,	.Sys_Pwr_Idle( u_Idle )
109563     1/1          	,	.Sys_Pwr_WakeUp( u_WakeUp )
109564     <font color = "red">0/1     ==>  	);</font>
                        MISSING_ELSE
109565                  	assign ReqPending = u_244c &amp; Gen0_Req_Vld;
109566     1/1          	assign ReqRdPending = ReqPending &amp; ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
109567     1/1          	assign RdPendCntInc = ReqRdPending &amp; Gen0_Req_Rdy;
109568     1/1          	assign RdPendCntDec =
109569     <font color = "red">0/1     ==>  				GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy</font>
                        MISSING_ELSE
109570                  		&amp;	( GenLcl_Rsp_Opc == 3'b000 | GenLcl_Rsp_Opc == 3'b001 | GenLcl_Rsp_Opc == 3'b010 );
109571     1/1          	assign RdPendCntEn = RdPendCntInc ^ RdPendCntDec;
109572     1/1          	assign u_76e9 = RdPendCnt + 4'b0001;
109573     1/1          	assign u_2ee2 = RdPendCnt - 4'b0001;
109574     <font color = "red">0/1     ==>  	assign ReqWrPending = ReqPending &amp; ( Gen0_Req_Opc == 3'b100 | Gen0_Req_Opc == 3'b101 );</font>
                        MISSING_ELSE
109575                  	assign WrPendCntInc = ReqWrPending &amp; Gen0_Req_Rdy;
109576                  	assign WrPendCntDec = GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy &amp; ( GenLcl_Rsp_Opc == 3'b100 | GenLcl_Rsp_Opc == 3'b101 );
109577                  	assign WrPendCntEn = WrPendCntInc ^ WrPendCntDec;
109578                  	assign u_9c39 = WrPendCnt + 4'b0001;
109579                  	assign u_dc0b = WrPendCnt - 4'b0001;
109580                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109581                  		if ( ! Sys_Clk_RstN )
109582                  			u_244c &lt;= #1.0 ( 1'b1 );
109583                  		else if ( Gen0_Req_Vld &amp; Gen0_Req_Rdy )
109584                  			u_244c &lt;= #1.0 ( Gen0_Req_Last );
109585                  	assign uRdPendCntNext_caseSel = { ~ RdPendCntInc &amp; RdPendCntDec , RdPendCntInc &amp; ~ RdPendCntDec } ;
109586                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109587                  		if ( ! Sys_Clk_RstN )
109588                  			RdPendCnt &lt;= #1.0 ( 4'b0 );
109589                  		else if ( RdPendCntEn )
109590                  			RdPendCnt &lt;= #1.0 ( RdPendCntNext );
109591                  	always @( RdPendCnt or uRdPendCntNext_caseSel or u_2ee2 or u_76e9 ) begin
109592                  		case ( uRdPendCntNext_caseSel )
109593                  			2'b01   : RdPendCntNext = u_76e9 ;
109594                  			2'b10   : RdPendCntNext = u_2ee2 ;
109595                  			2'b0    : RdPendCntNext = RdPendCnt ;
109596                  			default : RdPendCntNext = 4'b0 ;
109597                  		endcase
109598                  	end
109599                  	assign uWrPendCntNext_caseSel = { ~ WrPendCntInc &amp; WrPendCntDec , WrPendCntInc &amp; ~ WrPendCntDec } ;
109600                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109601                  		if ( ! Sys_Clk_RstN )
109602                  			WrPendCnt &lt;= #1.0 ( 4'b0 );
109603                  		else if ( WrPendCntEn )
109604                  			WrPendCnt &lt;= #1.0 ( WrPendCntNext );
109605                  	always @( WrPendCnt or uWrPendCntNext_caseSel or u_9c39 or u_dc0b ) begin
109606                  		case ( uWrPendCntNext_caseSel )
109607                  			2'b01   : WrPendCntNext = u_9c39 ;
109608                  			2'b10   : WrPendCntNext = u_dc0b ;
109609                  			2'b0    : WrPendCntNext = WrPendCnt ;
109610                  			default : WrPendCntNext = 4'b0 ;
109611                  		endcase
109612                  	end
109613                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109614                  		if ( ! Sys_Clk_RstN )
109615                  			NoPendingTrans &lt;= #1.0 ( 1'b1 );
109616                  		else	NoPendingTrans &lt;= #1.0 ( RdPendCntNext == 4'b0 &amp; WrPendCntNext == 4'b0 &amp; ~ ReqPending );
109617                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109618                  		if ( ! Sys_Clk_RstN )
109619                  			NoRdPendingTrans &lt;= #1.0 ( 1'b1 );
109620                  		else	NoRdPendingTrans &lt;= #1.0 ( RdPendCntNext == 4'b0 &amp; ~ ReqRdPending );
109621                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
109622                  		if ( ! Sys_Clk_RstN )
109623                  			NoWrPendingTrans &lt;= #1.0 ( 1'b1 );
109624                  		else	NoWrPendingTrans &lt;= #1.0 ( WrPendCntNext == 4'b0 &amp; ~ ReqWrPending );
109625                  	assign RxEcc_Rdy = Rx1_Rdy;
109626                  	assign Rx_Rdy = RxEcc_Rdy;
109627                  	assign WakeUp_Gen = Gen_Req_Vld;
109628                  	assign Sys_Pwr_WakeUp = WakeUp_Gen;
109629                  	assign Tx2Data = Tx1_Data [37:0];
109630                  	assign TxEcc_Data =
109631                  		{			{	Tx1_Data [107]
109632                  			,	Tx1_Data [106:93]
109633                  			,	Tx1_Data [92:89]
109634                  			,	Tx1_Data [88:87]
109635                  			,	Tx1_Data [86:80]
109636                  			,	Tx1_Data [79:49]
109637                  			,	Tx1_Data [48:41]
109638                  			,	Tx1_Data [40:38]
109639                  			}
109640                  		,
109641                  		Tx2Data
109642                  		};
109643                  	assign Tx_Data = { TxEcc_Data [107:38] , TxEcc_Data [37:0] };
109644                  	assign TxEcc_Head = Tx1_Head;
109645                  	assign Tx_Head = TxEcc_Head;
109646                  	assign TxEcc_Tail = Tx1_Tail;
109647                  	assign Tx_Tail = TxEcc_Tail;
109648                  	assign TxEcc_Vld = Tx1_Vld;
109649                  	assign Tx_Vld = TxEcc_Vld;
109650                  	assign Dbg_Rx_Data_Last = Rx1_Data [37];
109651                  	assign Dbg_Rx_Data_Err = Rx1_Data [36];
109652                  	assign Dbg_Rx_Data_Datum1_Be = Rx1_Data [17];
109653                  	assign Dbg_Rx_Data_Datum1_Byte = Rx1_Data [16:9];
109654     1/1          	assign Dbg_Rx_Data_Datum0_Be = Rx1_Data [8];
109655     1/1          	assign Dbg_Rx_Data_Datum0_Byte = Rx1_Data [7:0];
109656     1/1          	assign Dbg_Rx_Data_Datum3_Be = Rx1_Data [35];
109657     <font color = "red">0/1     ==>  	assign Dbg_Rx_Data_Datum3_Byte = Rx1_Data [34:27];</font>
                        MISSING_ELSE
109658                  	assign Dbg_Rx_Data_Datum2_Be = Rx1_Data [26];
109659                  	assign Dbg_Rx_Data_Datum2_Byte = Rx1_Data [25:18];
109660                  	assign Dbg_Rx_Hdr_Status = Rx1_Data [88:87];
109661                  	assign Dbg_Rx_Hdr_Addr = Rx1_Data [79:49];
109662     1/1          	assign Dbg_Rx_Hdr_Lock = Rx1_Data [107];
109663     1/1          	assign Dbg_Rx_Hdr_Echo = Rx1_Data [40:38];
109664     1/1          	assign Dbg_Rx_Hdr_Len1 = Rx1_Data [86:80];
109665     <font color = "red">0/1     ==>  	assign Dbg_Rx_Hdr_User = Rx1_Data [48:41];</font>
                        MISSING_ELSE
109666                  	assign Dbg_Rx_Hdr_Opc = Rx1_Data [92:89];
109667                  	assign Dbg_Rx_Hdr_RouteId = Rx1_Data [106:93];
109668     1/1          	assign Dbg_Tx_Data_Last = Tx_Data [37];
109669     1/1          	assign Dbg_Tx_Data_Err = Tx_Data [36];
109670     1/1          	assign Dbg_Tx_Data_Datum1_Be = Tx_Data [17];
109671     <font color = "red">0/1     ==>  	assign Dbg_Tx_Data_Datum1_Byte = Tx_Data [16:9];</font>
                        MISSING_ELSE
109672                  	assign Dbg_Tx_Data_Datum0_Be = Tx_Data [8];
109673     1/1          	assign Dbg_Tx_Data_Datum0_Byte = Tx_Data [7:0];
109674     1/1          	assign Dbg_Tx_Data_Datum3_Be = Tx_Data [35];
109675     1/1          	assign Dbg_Tx_Data_Datum3_Byte = Tx_Data [34:27];
109676     <font color = "red">0/1     ==>  	assign Dbg_Tx_Data_Datum2_Be = Tx_Data [26];</font>
                        MISSING_ELSE
109677                  	assign Dbg_Tx_Data_Datum2_Byte = Tx_Data [25:18];
109678     1/1          	assign Dbg_Tx_Hdr_Status = Tx_Data [88:87];
109679     1/1          	assign Dbg_Tx_Hdr_Addr = Tx_Data [79:49];
109680     1/1          	assign Dbg_Tx_Hdr_Lock = Tx_Data [107];
109681     <font color = "red">0/1     ==>  	assign Dbg_Tx_Hdr_Echo = Tx_Data [40:38];</font>
                        MISSING_ELSE
109682                  	assign Dbg_Tx_Hdr_Len1 = Tx_Data [86:80];
109683     1/1          	assign Dbg_Tx_Hdr_User = Tx_Data [48:41];
109684     1/1          	assign Dbg_Tx_Hdr_Opc = Tx_Data [92:89];
109685     1/1          	assign Dbg_Tx_Hdr_RouteId = Tx_Data [106:93];
109686     <font color = "red">0/1     ==>  	assign Dbg_Stallnet_PENDINGTRANS = Dbg_Stall == 3'b001;</font>
                        MISSING_ELSE
109687                  	assign Dbg_Stallnet_MONITOREDID = Dbg_Stall == 3'b011;
109688     1/1          	assign Dbg_Stallnet_ORDERING = Dbg_Stall == 3'b100;
109689     1/1          	assign Dbg_Stallnet_INTERLEAVING = Dbg_Stall == 3'b101;
109690     1/1          	assign Dbg_Stallnet_SHAPING = Dbg_Stall == 3'b110;
109691     <font color = "red">0/1     ==>  	assign Dbg_Stallnet_SECURELOCK = Dbg_Stall == 3'b111;</font>
                        MISSING_ELSE
109692                  	assign Dbg_Stallnet_REASSEMBLYBUFFER = Dbg_Stall == 3'b010;
109693     1/1          	assign GenReqXfer = GenLcl_Req_Vld &amp; GenLcl_Req_Rdy;
109694     1/1          	assign GenReqIsPre = GenLcl_Req_Vld &amp; GenLcl_Req_Opc == 3'b110;
109695     1/1          	assign GenReqIsAbort = GenReqIsPre &amp; ~ GenLcl_Req_Lock;
109696     <font color = "red">0/1     ==>  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
                        MISSING_ELSE
109697                  			if ( ! Sys_Clk_RstN )
109698     1/1          				GenReqHead &lt;= #1.0 ( 1'b1 );
109699     1/1          			else if ( GenReqXfer )
109700     1/1          				GenReqHead &lt;= #1.0 ( GenLcl_Req_Last );
109701     <font color = "red">0/1     ==>  	// synopsys translate_off</font>
                        MISSING_ELSE
109702                  	// synthesis translate_off
109703     1/1          	always @( posedge Sys_Clk )
109704     1/1          		if ( Sys_Clk == 1'b1 )
109705     1/1          			if (	~ ( ~ Sys_Clk_RstN )
109706     <font color = "red">0/1     ==>  			&amp;</font>
                        MISSING_ELSE
109707                  			1'b1
109708     1/1          			&amp;	( GenLcl_Req_Vld &amp; GenReqHead &amp; ~ GenReqIsAbort &amp; GenLcl_Req_SeqUnOrdered ) !== 1'b0
109709     1/1          			) begin
109710     1/1          				dontStop = 0;
109711     <font color = "red">0/1     ==>  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;</font>
                        MISSING_ELSE
109712                  				if (!dontStop) begin
109713     1/1          					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
109714     1/1          					$stop;
109715     1/1          				end
109716     <font color = "red">0/1     ==>  			end</font>
                        MISSING_ELSE
109717                  	// synthesis translate_on
109718                  	// synopsys translate_on
109719                  	// synopsys translate_off
109720     1/1          	// synthesis translate_off
109721     1/1          	always @( posedge Sys_Clk )
109722     1/1          		if ( Sys_Clk == 1'b1 )
109723     <font color = "red">0/1     ==>  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RdPendCnt == 4'b1111 &amp; RdPendCntInc &amp; ~ RdPendCntDec ) !== 1'b0 ) begin</font>
                        MISSING_ELSE
109724                  				dontStop = 0;
109725     1/1          				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
109726     1/1          				if (!dontStop) begin
109727     1/1          					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RdPendCnt overflow.&quot; );
109728     <font color = "red">0/1     ==>  					$stop;</font>
                        MISSING_ELSE
109729                  				end
109730     1/1          			end
109731     1/1          	// synthesis translate_on
109732     1/1          	// synopsys translate_on
109733     <font color = "red">0/1     ==>  	// synopsys translate_off</font>
                        MISSING_ELSE
109734                  	// synthesis translate_off
109735     1/1          	always @( posedge Sys_Clk )
109736     1/1          		if ( Sys_Clk == 1'b1 )
109737     1/1          			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RdPendCnt == 4'b0 &amp; ~ RdPendCntInc &amp; RdPendCntDec ) !== 1'b0 ) begin
109738     <font color = "red">0/1     ==>  				dontStop = 0;</font>
                        MISSING_ELSE
109739                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
109740     1/1          				if (!dontStop) begin
109741     1/1          					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RdPendCnt underflow.&quot; );
109742     1/1          					$stop;
109743     <font color = "red">0/1     ==>  				end</font>
                        MISSING_ELSE
109744                  			end
109745     1/1          	// synthesis translate_on
109746     1/1          	// synopsys translate_on
109747     1/1          	// synopsys translate_off
109748     <font color = "red">0/1     ==>  	// synthesis translate_off</font>
                        MISSING_ELSE
109749                  	always @( posedge Sys_Clk )
109750     1/1          		if ( Sys_Clk == 1'b1 )
109751     1/1          			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrPendCnt == 4'b1111 &amp; WrPendCntInc &amp; ~ WrPendCntDec ) !== 1'b0 ) begin
109752     1/1          				dontStop = 0;
109753     <font color = "red">0/1     ==>  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;</font>
                        MISSING_ELSE
109754                  				if (!dontStop) begin
109755     1/1          					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrPendCnt overflow.&quot; );
109756     1/1          					$stop;
109757     1/1          				end
109758     <font color = "red">0/1     ==>  			end</font>
                        MISSING_ELSE
109759                  	// synthesis translate_on
109760     1/1          	// synopsys translate_on
109761     1/1          	// synopsys translate_off
109762     1/1          	// synthesis translate_off
109763     <font color = "red">0/1     ==>  	always @( posedge Sys_Clk )</font>
                        MISSING_ELSE
109764                  		if ( Sys_Clk == 1'b1 )
109765                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrPendCnt == 4'b0 &amp; ~ WrPendCntInc &amp; WrPendCntDec ) !== 1'b0 ) begin
109766                  				dontStop = 0;
109767                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
109768                  				if (!dontStop) begin
109769                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrPendCnt underflow.&quot; );
109770                  					$stop;
109771                  				end
109772                  			end
109773                  	// synthesis translate_on
109774                  	// synopsys translate_on
109775                  	// synopsys translate_off
109776                  	// synthesis translate_off
109777                  	rsnoc_z_H_R_N_G_Ht_Rc_U_U_fb7e8c4f Igc(
109778                  		.Clk( Sys_Clk )
109779                  	,	.Clk_ClkS( Sys_Clk_ClkS )
109780     1/1          	,	.Clk_En( Sys_Clk_En )
109781     1/1          	,	.Clk_EnS( Sys_Clk_EnS )
109782     1/1          	,	.Clk_RetRstN( Sys_Clk_RetRstN )
109783     <font color = "red">0/1     ==>  	,	.Clk_RstN( Sys_Clk_RstN )</font>
                        MISSING_ELSE
109784                  	,	.Clk_Tm( Sys_Clk_Tm )
109785                  	,	.Gen_Req_Addr( Gen_Req_Addr )
109786     1/1          	,	.Gen_Req_Be( Gen_Req_Be )
109787     1/1          	,	.Gen_Req_BurstType( Gen_Req_BurstType )
109788     1/1          	,	.Gen_Req_Data( Gen_Req_Data )
109789     <font color = "red">0/1     ==>  	,	.Gen_Req_Last( Gen_Req_Last )</font>
                        MISSING_ELSE
109790                  	,	.Gen_Req_Len1( Gen_Req_Len1 )
109791                  	,	.Gen_Req_Lock( Gen_Req_Lock )
109792     1/1          	,	.Gen_Req_Opc( Gen_Req_Opc )
109793     1/1          	,	.Gen_Req_Rdy( Gen_Req_Rdy )
109794     1/1          	,	.Gen_Req_SeqId( Gen_Req_SeqId )
109795     <font color = "red">0/1     ==>  	,	.Gen_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )</font>
                        MISSING_ELSE
109796                  	,	.Gen_Req_SeqUnique( Gen_Req_SeqUnique )
109797                  	,	.Gen_Req_User( Gen_Req_User )
109798                  	,	.Gen_Req_Vld( Gen_Req_Vld )
109799                  	);
109800                  	// synthesis translate_on
109801                  	// synopsys translate_on
109802                  endmodule
109803                  
109804                  
109805                  
109806                  // FlexNoC version    : 4.7.0
109807     1/1          // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
109808     <font color = "red">0/1     ==>  // Exported Structure : /Specification.Architecture.Structure</font>
109809     1/1          // ExportOption       : /verilog
109810     <font color = "red">0/1     ==>  </font>
109811     1/1          `timescale 1ps/1ps
109812     <font color = "red">0/1     ==>  module rsnoc_z_H_R_G_G2_Tt_U_5a27e577 (</font>
109813     1/1          	IdInfo_0_AddrMask
109814                  ,	IdInfo_0_Id
109815                  ,	Translation_0_Found
109816                  ,	Translation_0_Key
109817                  ,	Translation_0_MatchId
109818                  ,	Translation_1_Found
109819                  ,	Translation_1_Key
109820                  ,	Translation_1_MatchId
109821                  );
109822                  	output [31:0] IdInfo_0_AddrMask     ;
109823                  	input  [3:0]  IdInfo_0_Id           ;
109824                  	output        Translation_0_Found   ;
109825                  	input  [29:0] Translation_0_Key     ;
109826                  	output [3:0]  Translation_0_MatchId ;
109827                  	output        Translation_1_Found   ;
109828                  	input  [29:0] Translation_1_Key     ;
109829                  	output [3:0]  Translation_1_MatchId ;
109830                  	reg  [29:0] u_1317       ;
109831                  	wire [14:0] u_7e0b       ;
109832                  	wire [14:0] u_9a74       ;
109833                  	wire        CnMatch_0_0  ;
109834                  	wire        CnMatch_0_1  ;
109835                  	wire        CnMatch_0_10 ;
109836                  	wire        CnMatch_0_11 ;
109837                  	wire        CnMatch_0_12 ;
109838                  	wire        CnMatch_0_13 ;
109839                  	wire        CnMatch_0_14 ;
109840                  	wire        CnMatch_0_2  ;
109841                  	wire        CnMatch_0_3  ;
109842                  	wire        CnMatch_0_4  ;
109843                  	wire        CnMatch_0_5  ;
109844                  	wire        CnMatch_0_6  ;
109845                  	wire        CnMatch_0_7  ;
109846                  	wire        CnMatch_0_8  ;
109847                  	wire        CnMatch_0_9  ;
109848                  	wire        CnMatch_1_0  ;
109849                  	wire        CnMatch_1_1  ;
109850                  	wire        CnMatch_1_10 ;
109851                  	wire        CnMatch_1_11 ;
109852                  	wire        CnMatch_1_12 ;
109853                  	wire        CnMatch_1_13 ;
109854                  	wire        CnMatch_1_14 ;
109855                  	wire        CnMatch_1_2  ;
109856                  	wire        CnMatch_1_3  ;
109857                  	wire        CnMatch_1_4  ;
109858                  	wire        CnMatch_1_5  ;
109859                  	wire        CnMatch_1_6  ;
109860                  	wire        CnMatch_1_7  ;
109861                  	wire        CnMatch_1_8  ;
109862                  	wire        CnMatch_1_9  ;
109863                  	wire [14:0] SnMatch_0    ;
109864                  	wire [14:0] SnMatch_1    ;
109865                  	assign IdInfo_0_AddrMask = { u_1317 , 2'b11 };
109866                  	always @( IdInfo_0_Id ) begin
109867                  		case ( IdInfo_0_Id )
109868                  			4'b1110 : u_1317 = 30'b011111111111111111111111111111 ;
109869                  			4'b1101 : u_1317 = 30'b000111111111111111111111111111 ;
109870                  			4'b1100 : u_1317 = 30'b000000111111111111111111111111 ;
109871                  			4'b1011 : u_1317 = 30'b000000111111111111111111111111 ;
109872                  			4'b1010 : u_1317 = 30'b000000111111111111111111111111 ;
109873                  			4'b1001 : u_1317 = 30'b000000111111111111111111111111 ;
109874                  			4'b1000 : u_1317 = 30'b000000000000000011111111111111 ;
109875                  			4'b0111 : u_1317 = 30'b000000000000000011111111111111 ;
109876                  			4'b0110 : u_1317 = 30'b000000000000000011111111111111 ;
109877                  			4'b0101 : u_1317 = 30'b000000000000000011111111111111 ;
109878     1/1          			4'b0100 : u_1317 = 30'b000000000000000011111111111111 ;
109879     <font color = "red">0/1     ==>  			4'b0011 : u_1317 = 30'b000000000000000011111111111111 ;</font>
109880     1/1          			4'b0010 : u_1317 = 30'b000000000000000011111111111111 ;
109881     <font color = "red">0/1     ==>  			4'b0001 : u_1317 = 30'b000000000000000001111111111111 ;</font>
109882     1/1          			4'b0    : u_1317 = 30'b000000000000000001111111111111 ;
109883     <font color = "red">0/1     ==>  			default : u_1317 = 30'b0 ;</font>
109884     1/1          		endcase
109885     <font color = "red">0/1     ==>  	end</font>
109886     1/1          	assign CnMatch_0_14 = ( Translation_0_Key &amp; 30'b100000000000000000000000000000 ) == 30'b000000000000000000000000000000;
109887     <font color = "red">0/1     ==>  	assign CnMatch_0_13 = ( Translation_0_Key &amp; 30'b111000000000000000000000000000 ) == 30'b101000000000000000000000000000;</font>
109888     1/1          	assign CnMatch_0_12 = ( Translation_0_Key &amp; 30'b111111000000000000000000000000 ) == 30'b100011000000000000000000000000;
109889     <font color = "red">0/1     ==>  	assign CnMatch_0_11 = ( Translation_0_Key &amp; 30'b111111000000000000000000000000 ) == 30'b100010000000000000000000000000;</font>
109890     1/1          	assign CnMatch_0_10 = ( Translation_0_Key &amp; 30'b111111000000000000000000000000 ) == 30'b100001000000000000000000000000;
109891     <font color = "red">0/1     ==>  	assign CnMatch_0_9 = ( Translation_0_Key &amp; 30'b111111000000000000000000000000 ) == 30'b100000000000000000000000000000;</font>
109892     1/1          	assign CnMatch_0_8 = ( Translation_0_Key &amp; 30'b111111111111111100000000000000 ) == 30'b111100100000000000000000000000;
109893     <font color = "red">0/1     ==>  	assign CnMatch_0_7 = ( Translation_0_Key &amp; 30'b111111111111111100000000000000 ) == 30'b111100010000101000000000000000;</font>
109894     1/1          	assign CnMatch_0_6 = ( Translation_0_Key &amp; 30'b111111111111111100000000000000 ) == 30'b111100010000011100000000000000;
109895                  	assign CnMatch_0_5 = ( Translation_0_Key &amp; 30'b111111111111111100000000000000 ) == 30'b111100010000010100000000000000;
109896                  	assign CnMatch_0_4 = ( Translation_0_Key &amp; 30'b111111111111111100000000000000 ) == 30'b111100010000010000000000000000;
109897                  	assign CnMatch_0_3 = ( Translation_0_Key &amp; 30'b111111111111111100000000000000 ) == 30'b111100010000001000000000000000;
109898                  	assign CnMatch_0_2 = ( Translation_0_Key &amp; 30'b111111111111111100000000000000 ) == 30'b111100010000000100000000000000;
109899                  	assign CnMatch_0_1 = ( Translation_0_Key &amp; 30'b111111111111111110000000000000 ) == 30'b111100010000001110000000000000;
109900                  	assign CnMatch_0_0 = ( Translation_0_Key &amp; 30'b111111111111111110000000000000 ) == 30'b111100010000001100000000000000;
109901     <font color = "grey">unreachable  </font>	assign SnMatch_0 =
109902     <font color = "grey">unreachable  </font>		{
109903     <font color = "grey">unreachable  </font>		CnMatch_0_14
109904     <font color = "grey">unreachable  </font>		,
                   <font color = "red">==>  MISSING_ELSE</font>
109905     <font color = "grey">unreachable  </font>		CnMatch_0_13
109906     <font color = "grey">unreachable  </font>		,
109907     <font color = "grey">unreachable  </font>		CnMatch_0_12
109908                  		,
                   <font color = "red">==>  MISSING_ELSE</font>
109909                  		CnMatch_0_11
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
109910                  		,
109911                  		CnMatch_0_10
109912                  		,
109913                  		CnMatch_0_9
109914                  		,
109915     <font color = "grey">unreachable  </font>		CnMatch_0_8
109916     <font color = "grey">unreachable  </font>		,
109917     <font color = "grey">unreachable  </font>		CnMatch_0_7
109918     <font color = "grey">unreachable  </font>		,
                   <font color = "red">==>  MISSING_ELSE</font>
109919     <font color = "grey">unreachable  </font>		CnMatch_0_6
109920     <font color = "grey">unreachable  </font>		,
109921     <font color = "grey">unreachable  </font>		CnMatch_0_5
109922                  		,
                   <font color = "red">==>  MISSING_ELSE</font>
109923                  		CnMatch_0_4
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
109924                  		,
109925                  		CnMatch_0_3
109926                  		,
109927                  		CnMatch_0_2
109928                  		,
109929     <font color = "grey">unreachable  </font>		CnMatch_0_1
109930     <font color = "grey">unreachable  </font>		,
109931     <font color = "grey">unreachable  </font>		CnMatch_0_0
109932     <font color = "grey">unreachable  </font>		};
                   <font color = "red">==>  MISSING_ELSE</font>
109933     <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_S_Lf_15 uslf( .Found( Translation_0_Found ) , .I( SnMatch_0 ) , .O( u_7e0b ) );
109934     <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_E_z_15 ue( .I( u_7e0b ) , .O( Translation_0_MatchId ) );
109935     <font color = "grey">unreachable  </font>	assign CnMatch_1_14 = ( Translation_1_Key &amp; 30'b100000000000000000000000000000 ) == 30'b000000000000000000000000000000;
109936                  	assign CnMatch_1_13 = ( Translation_1_Key &amp; 30'b111000000000000000000000000000 ) == 30'b101000000000000000000000000000;
                   <font color = "red">==>  MISSING_ELSE</font>
109937                  	assign CnMatch_1_12 = ( Translation_1_Key &amp; 30'b111111000000000000000000000000 ) == 30'b100011000000000000000000000000;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
109938                  	assign CnMatch_1_11 = ( Translation_1_Key &amp; 30'b111111000000000000000000000000 ) == 30'b100010000000000000000000000000;
109939                  	assign CnMatch_1_10 = ( Translation_1_Key &amp; 30'b111111000000000000000000000000 ) == 30'b100001000000000000000000000000;
109940                  	assign CnMatch_1_9 = ( Translation_1_Key &amp; 30'b111111000000000000000000000000 ) == 30'b100000000000000000000000000000;
109941                  	assign CnMatch_1_8 = ( Translation_1_Key &amp; 30'b111111111111111100000000000000 ) == 30'b111100100000000000000000000000;
109942                  	assign CnMatch_1_7 = ( Translation_1_Key &amp; 30'b111111111111111100000000000000 ) == 30'b111100010000101000000000000000;
109943     <font color = "grey">unreachable  </font>	assign CnMatch_1_6 = ( Translation_1_Key &amp; 30'b111111111111111100000000000000 ) == 30'b111100010000011100000000000000;
109944     <font color = "grey">unreachable  </font>	assign CnMatch_1_5 = ( Translation_1_Key &amp; 30'b111111111111111100000000000000 ) == 30'b111100010000010100000000000000;
109945     <font color = "grey">unreachable  </font>	assign CnMatch_1_4 = ( Translation_1_Key &amp; 30'b111111111111111100000000000000 ) == 30'b111100010000010000000000000000;
109946     <font color = "grey">unreachable  </font>	assign CnMatch_1_3 = ( Translation_1_Key &amp; 30'b111111111111111100000000000000 ) == 30'b111100010000001000000000000000;
                   <font color = "red">==>  MISSING_ELSE</font>
109947     <font color = "grey">unreachable  </font>	assign CnMatch_1_2 = ( Translation_1_Key &amp; 30'b111111111111111100000000000000 ) == 30'b111100010000000100000000000000;
109948     <font color = "grey">unreachable  </font>	assign CnMatch_1_1 = ( Translation_1_Key &amp; 30'b111111111111111110000000000000 ) == 30'b111100010000001110000000000000;
109949     <font color = "grey">unreachable  </font>	assign CnMatch_1_0 = ( Translation_1_Key &amp; 30'b111111111111111110000000000000 ) == 30'b111100010000001100000000000000;
109950                  	assign SnMatch_1 =
                   <font color = "red">==>  MISSING_ELSE</font>
109951                  		{
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
109952                  		CnMatch_1_14
109953                  		,
109954                  		CnMatch_1_13
109955                  		,
109956                  		CnMatch_1_12
109957     <font color = "grey">unreachable  </font>		,
109958     <font color = "grey">unreachable  </font>		CnMatch_1_11
109959     <font color = "grey">unreachable  </font>		,
109960     <font color = "grey">unreachable  </font>		CnMatch_1_10
                   <font color = "red">==>  MISSING_ELSE</font>
109961     <font color = "grey">unreachable  </font>		,
109962     <font color = "grey">unreachable  </font>		CnMatch_1_9
109963     <font color = "grey">unreachable  </font>		,
109964                  		CnMatch_1_8
                   <font color = "red">==>  MISSING_ELSE</font>
109965                  		,
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
109966                  		CnMatch_1_7
109967                  		,
109968                  		CnMatch_1_6
109969                  		,
109970                  		CnMatch_1_5
109971     <font color = "grey">unreachable  </font>		,
109972     <font color = "grey">unreachable  </font>		CnMatch_1_4
109973     <font color = "grey">unreachable  </font>		,
109974     <font color = "grey">unreachable  </font>		CnMatch_1_3
                   <font color = "red">==>  MISSING_ELSE</font>
109975     <font color = "grey">unreachable  </font>		,
109976     <font color = "grey">unreachable  </font>		CnMatch_1_2
109977     <font color = "grey">unreachable  </font>		,
109978                  		CnMatch_1_1
                   <font color = "red">==>  MISSING_ELSE</font>
109979                  		,
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
109980                  		CnMatch_1_0
109981                  		};
109982                  	rsnoc_z_T_C_S_C_L_R_S_Lf_15 uslf16( .Found( Translation_1_Found ) , .I( SnMatch_1 ) , .O( u_9a74 ) );
109983                  	rsnoc_z_T_C_S_C_L_R_E_z_15 ue17( .I( u_9a74 ) , .O( Translation_1_MatchId ) );
109984                  endmodule
109985     <font color = "grey">unreachable  </font>
109986     <font color = "grey">unreachable  </font>
109987     <font color = "grey">unreachable  </font>
109988     <font color = "grey">unreachable  </font>// FlexNoC version    : 4.7.0
                   <font color = "red">==>  MISSING_ELSE</font>
109989     <font color = "grey">unreachable  </font>// PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
109990     <font color = "grey">unreachable  </font>// Exported Structure : /Specification.Architecture.Structure
109991     <font color = "grey">unreachable  </font>// ExportOption       : /verilog
109992                  
                   <font color = "red">==>  MISSING_ELSE</font>
109993                  `timescale 1ps/1ps
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
109994                  module rsnoc_z_H_R_G_T2_Tt_Sp_78292c1e (
109995                  	IdInfo_0_AddrBase
109996                  ,	IdInfo_0_AddrMask
109997                  ,	IdInfo_0_Debug
109998                  ,	IdInfo_1_AddrBase
109999     <font color = "grey">unreachable  </font>,	IdInfo_1_AddrMask
110000     <font color = "grey">unreachable  </font>,	IdInfo_1_Debug
110001     <font color = "grey">unreachable  </font>,	Translation_0_Aperture
110002     <font color = "grey">unreachable  </font>,	Translation_0_PathFound
                   <font color = "red">==>  MISSING_ELSE</font>
110003     <font color = "grey">unreachable  </font>,	Translation_0_SubFound
110004     <font color = "grey">unreachable  </font>);
110005     <font color = "grey">unreachable  </font>	output [29:0] IdInfo_0_AddrBase       ;
110006                  	output [29:0] IdInfo_0_AddrMask       ;
                   <font color = "red">==>  MISSING_ELSE</font>
110007                  	output        IdInfo_0_Debug          ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
110008                  	output [29:0] IdInfo_1_AddrBase       ;
110009                  	output [29:0] IdInfo_1_AddrMask       ;
110010                  	output        IdInfo_1_Debug          ;
110011                  	input  [8:0]  Translation_0_Aperture  ;
110012                  	output        Translation_0_PathFound ;
110013     <font color = "grey">unreachable  </font>	output        Translation_0_SubFound  ;
110014     <font color = "grey">unreachable  </font>	wire [8:0] u_28b6 ;
110015     <font color = "grey">unreachable  </font>	assign IdInfo_0_AddrBase = 30'b000000000000000000000000000000;
110016     <font color = "grey">unreachable  </font>	assign IdInfo_0_AddrMask = 30'b111000000000000000000000000000;
                   <font color = "red">==>  MISSING_ELSE</font>
110017     <font color = "grey">unreachable  </font>	assign IdInfo_0_Debug = 1'b0;
110018     <font color = "grey">unreachable  </font>	assign IdInfo_1_AddrBase = 30'b000000000000000000000000000000;
110019     <font color = "grey">unreachable  </font>	assign IdInfo_1_AddrMask = 30'b111000000000000000000000000000;
110020                  	assign IdInfo_1_Debug = 1'b0;
                   <font color = "red">==>  MISSING_ELSE</font>
110021                  	assign u_28b6 = Translation_0_Aperture;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
110022                  	assign Translation_0_PathFound = ( u_28b6 &amp; 9'b110011111 ) == 9'b000010110;
110023                  	assign Translation_0_SubFound = 1'b1;
110024                  endmodule
110025                  
110026                  `timescale 1ps/1ps
110027     <font color = "grey">unreachable  </font>module rsnoc_z_H_R_G_T2_Tt_U_ec3b275b (
110028     <font color = "grey">unreachable  </font>	IdInfo_0_AddrBase
110029     <font color = "grey">unreachable  </font>,	IdInfo_0_AddrMask
110030     <font color = "grey">unreachable  </font>,	IdInfo_0_Debug
                   <font color = "red">==>  MISSING_ELSE</font>
110031     <font color = "grey">unreachable  </font>,	IdInfo_1_AddrBase
110032     <font color = "grey">unreachable  </font>,	IdInfo_1_AddrMask
110033     <font color = "grey">unreachable  </font>,	IdInfo_1_Debug
110034                  ,	Translation_0_Aperture
                   <font color = "red">==>  MISSING_ELSE</font>
110035                  ,	Translation_0_PathFound
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
110036                  ,	Translation_0_SubFound
110037                  );
110038                  	output [29:0] IdInfo_0_AddrBase       ;
110039                  	output [29:0] IdInfo_0_AddrMask       ;
110040                  	output        IdInfo_0_Debug          ;
110041     <font color = "grey">unreachable  </font>	output [29:0] IdInfo_1_AddrBase       ;
110042     <font color = "grey">unreachable  </font>	output [29:0] IdInfo_1_AddrMask       ;
110043     <font color = "grey">unreachable  </font>	output        IdInfo_1_Debug          ;
110044     <font color = "grey">unreachable  </font>	input  [8:0]  Translation_0_Aperture  ;
                   <font color = "red">==>  MISSING_ELSE</font>
110045     <font color = "grey">unreachable  </font>	output        Translation_0_PathFound ;
110046     <font color = "grey">unreachable  </font>	output        Translation_0_SubFound  ;
110047     <font color = "grey">unreachable  </font>	rsnoc_z_H_R_G_T2_Tt_Sp_78292c1e Isp(
110048                  		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
                   <font color = "red">==>  MISSING_ELSE</font>
110049                  	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
110050                  	,	.IdInfo_0_Debug( IdInfo_0_Debug )
110051                  	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
110052                  	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
110053                  	,	.IdInfo_1_Debug( IdInfo_1_Debug )
110054                  	,	.Translation_0_Aperture( Translation_0_Aperture )
110055     <font color = "grey">unreachable  </font>	,	.Translation_0_PathFound( Translation_0_PathFound )
110056     <font color = "grey">unreachable  </font>	,	.Translation_0_SubFound( Translation_0_SubFound )
110057     <font color = "grey">unreachable  </font>	);
110058     <font color = "grey">unreachable  </font>endmodule
                   <font color = "red">==>  MISSING_ELSE</font>
110059     <font color = "grey">unreachable  </font>
110060     <font color = "grey">unreachable  </font>
110061     <font color = "grey">unreachable  </font>
110062                  // FlexNoC version    : 4.7.0
                   <font color = "red">==>  MISSING_ELSE</font>
110063                  // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
110064                  // Exported Structure : /Specification.Architecture.Structure
110065                  // ExportOption       : /verilog
110066                  
110067                  `timescale 1ps/1ps
110068                  module rsnoc_z_T_C_S_C_L_R_E_z_4 ( I , O );
110069     <font color = "grey">unreachable  </font>	input  [3:0] I ;
110070     <font color = "grey">unreachable  </font>	output [1:0] O ;
110071     <font color = "grey">unreachable  </font>	wire  u_214c ;
110072     <font color = "grey">unreachable  </font>	assign u_214c = I [3] | I [2];
                   <font color = "red">==>  MISSING_ELSE</font>
110073     <font color = "grey">unreachable  </font>	assign O = { u_214c , I [3] | I [1] };
110074     <font color = "grey">unreachable  </font>endmodule
110075     <font color = "grey">unreachable  </font>
110076                  `timescale 1ps/1ps
                   <font color = "red">==>  MISSING_ELSE</font>
110077                  module rsnoc_z_H_R_U_A_Pc_I4 ( I , O );
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
110078                  	input  [3:0] I ;
110079                  	output [2:0] O ;
110080                  	wire [1:0] A      ;
110081                  	wire [1:0] B      ;
110082                  	wire [3:0] In_0_0 ;
110083     <font color = "grey">unreachable  </font>	wire [1:0] In_1_0 ;
110084     <font color = "grey">unreachable  </font>	wire [1:0] In_1_1 ;
110085     <font color = "grey">unreachable  </font>	wire [1:0] S0_0_0 ;
110086     <font color = "grey">unreachable  </font>	wire [1:0] S1_0_0 ;
                   <font color = "red">==>  MISSING_ELSE</font>
110087     <font color = "grey">unreachable  </font>	wire       X0     ;
110088     <font color = "grey">unreachable  </font>	wire       X1     ;
110089     <font color = "grey">unreachable  </font>	wire       X2     ;
110090                  	wire       Y1     ;
                   <font color = "red">==>  MISSING_ELSE</font>
110091                  	assign In_0_0 = I;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
110092                  	rsnoc_z_H_R_U_A_R_I4 ur( .In( In_0_0 ) , .S0( S0_0_0 ) , .S1( S1_0_0 ) );
110093                  	assign In_1_1 = { S1_0_0 };
110094                  	assign B = In_1_1;
110095                  	assign In_1_0 = S0_0_0;
110096                  	assign A = In_1_0;
110097     <font color = "grey">unreachable  </font>	rsnoc_z_H_R_U_A_R_I2 ur14( .In( A ) , .S0( X0 ) , .S1( Y1 ) );
110098     <font color = "grey">unreachable  </font>	rsnoc_z_H_R_U_A_R_I3 ur16( .In( { B , Y1 } ) , .S0( X1 ) , .S1( X2 ) );
110099     <font color = "grey">unreachable  </font>	assign O = { X2 , X1 , X0 };
110100     <font color = "grey">unreachable  </font>endmodule
                   <font color = "red">==>  MISSING_ELSE</font>
110101     <font color = "grey">unreachable  </font>
110102     <font color = "grey">unreachable  </font>`timescale 1ps/1ps
110103     <font color = "grey">unreachable  </font>module rsnoc_z_T_C_S_C_L_R_S_M_4 ( I , O );
110104                  	input  [3:0] I ;
                   <font color = "red">==>  MISSING_ELSE</font>
110105                  	output [3:0] O ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
110106                  	wire  u_2    ;
110107                  	wire  u_214c ;
110108                  	wire  u_4d57 ;
110109                  	wire  u_5b4f ;
110110                  	assign u_4d57 = I [3];
110111     <font color = "grey">unreachable  </font>	assign u_214c = u_4d57 | I [2];
110112     <font color = "grey">unreachable  </font>	assign u_2 = ~ u_214c;
110113     <font color = "grey">unreachable  </font>	assign u_5b4f = I [1];
110114     <font color = "grey">unreachable  </font>	assign O = { I [3] , ~ u_4d57 &amp; I [2] , u_2 &amp; I [1] , u_2 &amp; ~ u_5b4f &amp; I [0] };
                   <font color = "red">==>  MISSING_ELSE</font>
110115     <font color = "grey">unreachable  </font>endmodule
110116     <font color = "grey">unreachable  </font>
110117     <font color = "grey">unreachable  </font>`timescale 1ps/1ps
110118                  module rsnoc_z_H_R_U_C_C_C2d_4d70729c_W2 (
                   <font color = "red">==>  MISSING_ELSE</font>
110119                  	Rd_Data
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
110120                  ,	Rd_Pop
110121                  ,	Rd_Vld
110122                  ,	Sys_Clk
110123                  ,	Sys_Clk_ClkS
110124                  ,	Sys_Clk_En
110125     <font color = "grey">unreachable  </font>,	Sys_Clk_EnS
110126     <font color = "grey">unreachable  </font>,	Sys_Clk_RetRstN
110127     <font color = "grey">unreachable  </font>,	Sys_Clk_RstN
110128     <font color = "grey">unreachable  </font>,	Sys_Clk_Tm
                   <font color = "red">==>  MISSING_ELSE</font>
110129     <font color = "grey">unreachable  </font>,	Sys_Pwr_Idle
110130     <font color = "grey">unreachable  </font>,	Sys_Pwr_WakeUp
110131     <font color = "grey">unreachable  </font>,	Wr_Data
110132                  ,	Wr_Push
                   <font color = "red">==>  MISSING_ELSE</font>
110133                  );
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod411.html" >rsnoc_z_H_R_G_G2_A_U_0ffb7898</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>22</td><td>10</td><td>45.45</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>22</td><td>10</td><td>45.45</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109505
 EXPRESSION (u_148 ? u_fa9e : u_a53f)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109510
 EXPRESSION (u_3093 ? ((OrdCam_0_PndCnt + 4'b1)) : ((OrdCam_0_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109513
 EXPRESSION (u_2da8 ? ((OrdCam_1_PndCnt + 4'b1)) : ((OrdCam_1_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109516
 EXPRESSION (u_afbb ? ((OrdCam_2_PndCnt + 4'b1)) : ((OrdCam_2_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109519
 EXPRESSION (u_44a3 ? ((OrdCam_3_PndCnt + 4'b1)) : ((OrdCam_3_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109522
 EXPRESSION (u_ab35 ? ((OrdCam_4_PndCnt + 4'b1)) : ((OrdCam_4_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109525
 EXPRESSION (u_de8c ? ((OrdCam_5_PndCnt + 4'b1)) : ((OrdCam_5_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109528
 EXPRESSION (u_70d9 ? ((OrdCam_6_PndCnt + 4'b1)) : ((OrdCam_6_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109531
 EXPRESSION (u_3e4f ? ((OrdCam_7_PndCnt + 4'b1)) : ((OrdCam_7_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109651
 EXPRESSION (First ? Cxt_Id : Cxt_IdR)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109783
 EXPRESSION (CmdRx_StrmType ? u_c4ee[0] : Len1W[0])
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod411.html" >rsnoc_z_H_R_G_G2_A_U_0ffb7898</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">237</td>
<td class="rt">2</td>
<td class="rt">0.84  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1842</td>
<td class="rt">9</td>
<td class="rt">0.49  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">921</td>
<td class="rt">6</td>
<td class="rt">0.65  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">921</td>
<td class="rt">3</td>
<td class="rt">0.33  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">88</td>
<td class="rt">2</td>
<td class="rt">2.27  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">672</td>
<td class="rt">9</td>
<td class="rt">1.34  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">336</td>
<td class="rt">6</td>
<td class="rt">1.79  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">336</td>
<td class="rt">3</td>
<td class="rt">0.89  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">149</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1170</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">585</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">585</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_MatchId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_SubWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx_ApertureId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_MatchId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Id[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_IdR[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Update_BufId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Update_PktCnt1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Used[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Write</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtOpen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DbgStall[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_AddrMask[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_Id[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_ErrCode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_GenLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_GenNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_HeadVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_IsErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_IsWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_PktLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_PktNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspDlyCxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspDlyLastNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Shortage</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stall_Ordering_Id[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stall_Ordering_On</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_123a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_13[16:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_148</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_14a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1636</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1c99[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_22b9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2638[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2a1f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2da8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2f72[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3093</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_31e2[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3604</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3e4f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4445[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_44a3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4e80</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5007</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5121[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5219</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5844[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5955</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5e6b[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5fa</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6cd9[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70d9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_72fa[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7377</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7697[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_78f7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7925</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7ba1[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7d13[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7f2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8b74[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_95e8[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_97c4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9c35[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a25[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a53f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab35</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab8a[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_afbb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b0b7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bcde</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c23c[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c4ee[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cddf[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_de8c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e2f1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e35c[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e38d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e6e4[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_eb20</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f2fb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fa9e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_AddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Addr[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aper_PathId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurPrivateNextIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtUsed[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenRxReqIsSeqUniqueOrSeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Go_CxtAlloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Go_Ord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GoPkt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>New_OrdId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>New_OrdIdDec[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_5[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_6[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_7[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_Free[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_FreeCxt[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_KeyMatch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_KeyMatchId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_Used[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_Val[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_ValMatchId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_0_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_0_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_0_Val[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_1_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_1_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_1_Val[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_2_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_2_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_2_Val[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_3_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_3_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_3_Val[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_4_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_4_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_4_Val[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_5_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_5_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_5_Val[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_6_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_6_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_6_Val[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_7_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_7_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_7_Val[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyEn[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchIdMask[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValEn[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PathZ[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PrvBusy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rdy_CxtAlloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rdy_Ord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_OrdId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Vld_CxtAlloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Vld_Ord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAper_PathId_caseSel[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod411.html" >rsnoc_z_H_R_G_G2_A_U_0ffb7898</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">148</td>
<td class="rt">78</td>
<td class="rt">52.70 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">109505</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">109510</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">109513</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">109516</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">109519</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">109522</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">109525</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">109528</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">109531</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">109651</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">109421</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109536</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109541</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109546</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109551</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109556</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109561</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109566</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109571</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109654</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109662</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109668</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109673</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109678</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109688</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109693</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109698</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109703</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109708</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109713</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109720</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109725</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109730</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109735</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109740</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109745</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109750</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109755</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109760</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">109780</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109786</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">109792</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">109807</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td>IF</td>
<td class="rt">109878</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109505     	assign GenLcl_Rsp_Data = Gen0_Rsp_Data;
           	                                       
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_148) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109510     	rsnoc_z_H_R_G_U_Q_U_78b5daf1ff uu78b5daf1ff(
           	                                            
109511     		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		                                   
109512     	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           	 	                               
109513     	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
109514     	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
109515     	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
109516     	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
109517     	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
109518     	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
109519     	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
109520     	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                     
109521     	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
109522     	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
109523     	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
109524     	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
109525     	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
109526     	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
109527     	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
           	 	                                 
109528     	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
109529     	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                     
109530     	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
109531     	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
109532     	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
109533     	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
109534     	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
109535     	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
109536     	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
109537     	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
109538     	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
109539     	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
109540     	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
109541     	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
109542     	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
109543     	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
109544     	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
109545     	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
109546     	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
109547     	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
109548     	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
109549     	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
109550     	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
109551     	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
109552     	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
109553     	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
109554     	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
109555     	,	.Sys_Clk( Sys_Clk )
           	 	                   
109556     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
109557     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
109558     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
109559     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
109560     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
109561     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
109562     	,	.Sys_Pwr_Idle( u_Idle )
           	 	                       
109563     	,	.Sys_Pwr_WakeUp( u_WakeUp )
           	 	                           
109564     	);
           	  
109565     	assign ReqPending = u_244c & Gen0_Req_Vld;
           	                                          
109566     	assign ReqRdPending = ReqPending & ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
           	                                                                                                                
109567     	assign RdPendCntInc = ReqRdPending & Gen0_Req_Rdy;
           	                                                  
109568     	assign RdPendCntDec =
           	                     
109569     				GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy
           				                                                 
109570     		&	( GenLcl_Rsp_Opc == 3'b000 | GenLcl_Rsp_Opc == 3'b001 | GenLcl_Rsp_Opc == 3'b010 );
           		 	                                                                                   
109571     	assign RdPendCntEn = RdPendCntInc ^ RdPendCntDec;
           	                                                 
109572     	assign u_76e9 = RdPendCnt + 4'b0001;
           	                                    
109573     	assign u_2ee2 = RdPendCnt - 4'b0001;
           	                                    
109574     	assign ReqWrPending = ReqPending & ( Gen0_Req_Opc == 3'b100 | Gen0_Req_Opc == 3'b101 );
           	                                                                                       
109575     	assign WrPendCntInc = ReqWrPending & Gen0_Req_Rdy;
           	                                                  
109576     	assign WrPendCntDec = GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy & ( GenLcl_Rsp_Opc == 3'b100 | GenLcl_Rsp_Opc == 3'b101 );
           	                                                                                                                                  
109577     	assign WrPendCntEn = WrPendCntInc ^ WrPendCntDec;
           	                                                 
109578     	assign u_9c39 = WrPendCnt + 4'b0001;
           	                                    
109579     	assign u_dc0b = WrPendCnt - 4'b0001;
           	                                    
109580     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109581     		if ( ! Sys_Clk_RstN )
           		                     
109582     			u_244c <= #1.0 ( 1'b1 );
           			                        
109583     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		                                       
109584     			u_244c <= #1.0 ( Gen0_Req_Last );
           			                                 
109585     	assign uRdPendCntNext_caseSel = { ~ RdPendCntInc & RdPendCntDec , RdPendCntInc & ~ RdPendCntDec } ;
           	                                                                                                   
109586     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109587     		if ( ! Sys_Clk_RstN )
           		                     
109588     			RdPendCnt <= #1.0 ( 4'b0 );
           			                           
109589     		else if ( RdPendCntEn )
           		                       
109590     			RdPendCnt <= #1.0 ( RdPendCntNext );
           			                                    
109591     	always @( RdPendCnt or uRdPendCntNext_caseSel or u_2ee2 or u_76e9 ) begin
           	                                                                         
109592     		case ( uRdPendCntNext_caseSel )
           		                               
109593     			2'b01   : RdPendCntNext = u_76e9 ;
           			                                  
109594     			2'b10   : RdPendCntNext = u_2ee2 ;
           			                                  
109595     			2'b0    : RdPendCntNext = RdPendCnt ;
           			                                     
109596     			default : RdPendCntNext = 4'b0 ;
           			                                
109597     		endcase
           		       
109598     	end
           	   
109599     	assign uWrPendCntNext_caseSel = { ~ WrPendCntInc & WrPendCntDec , WrPendCntInc & ~ WrPendCntDec } ;
           	                                                                                                   
109600     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109601     		if ( ! Sys_Clk_RstN )
           		                     
109602     			WrPendCnt <= #1.0 ( 4'b0 );
           			                           
109603     		else if ( WrPendCntEn )
           		                       
109604     			WrPendCnt <= #1.0 ( WrPendCntNext );
           			                                    
109605     	always @( WrPendCnt or uWrPendCntNext_caseSel or u_9c39 or u_dc0b ) begin
           	                                                                         
109606     		case ( uWrPendCntNext_caseSel )
           		                               
109607     			2'b01   : WrPendCntNext = u_9c39 ;
           			                                  
109608     			2'b10   : WrPendCntNext = u_dc0b ;
           			                                  
109609     			2'b0    : WrPendCntNext = WrPendCnt ;
           			                                     
109610     			default : WrPendCntNext = 4'b0 ;
           			                                
109611     		endcase
           		       
109612     	end
           	   
109613     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109614     		if ( ! Sys_Clk_RstN )
           		                     
109615     			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
109616     		else	NoPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & WrPendCntNext == 4'b0 & ~ ReqPending );
           		    	                                                                                        
109617     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109618     		if ( ! Sys_Clk_RstN )
           		                     
109619     			NoRdPendingTrans <= #1.0 ( 1'b1 );
           			                                  
109620     		else	NoRdPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & ~ ReqRdPending );
           		    	                                                                    
109621     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109622     		if ( ! Sys_Clk_RstN )
           		                     
109623     			NoWrPendingTrans <= #1.0 ( 1'b1 );
           			                                  
109624     		else	NoWrPendingTrans <= #1.0 ( WrPendCntNext == 4'b0 & ~ ReqWrPending );
           		    	                                                                    
109625     	assign RxEcc_Rdy = Rx1_Rdy;
           	                           
109626     	assign Rx_Rdy = RxEcc_Rdy;
           	                          
109627     	assign WakeUp_Gen = Gen_Req_Vld;
           	                                
109628     	assign Sys_Pwr_WakeUp = WakeUp_Gen;
           	                                   
109629     	assign Tx2Data = Tx1_Data [37:0];
           	                                 
109630     	assign TxEcc_Data =
           	                   
109631     		{			{	Tx1_Data [107]
           		 			 	              
109632     			,	Tx1_Data [106:93]
           			 	                 
109633     			,	Tx1_Data [92:89]
           			 	                
109634     			,	Tx1_Data [88:87]
           			 	                
109635     			,	Tx1_Data [86:80]
           			 	                
109636     			,	Tx1_Data [79:49]
           			 	                
109637     			,	Tx1_Data [48:41]
           			 	                
109638     			,	Tx1_Data [40:38]
           			 	                
109639     			}
           			 
109640     		,
           		 
109641     		Tx2Data
           		       
109642     		};
           		  
109643     	assign Tx_Data = { TxEcc_Data [107:38] , TxEcc_Data [37:0] };
           	                                                             
109644     	assign TxEcc_Head = Tx1_Head;
           	                             
109645     	assign Tx_Head = TxEcc_Head;
           	                            
109646     	assign TxEcc_Tail = Tx1_Tail;
           	                             
109647     	assign Tx_Tail = TxEcc_Tail;
           	                            
109648     	assign TxEcc_Vld = Tx1_Vld;
           	                           
109649     	assign Tx_Vld = TxEcc_Vld;
           	                          
109650     	assign Dbg_Rx_Data_Last = Rx1_Data [37];
           	                                        
109651     	assign Dbg_Rx_Data_Err = Rx1_Data [36];
           	                                       
109652     	assign Dbg_Rx_Data_Datum1_Be = Rx1_Data [17];
           	                                             
109653     	assign Dbg_Rx_Data_Datum1_Byte = Rx1_Data [16:9];
           	                                                 
109654     	assign Dbg_Rx_Data_Datum0_Be = Rx1_Data [8];
           	                                            
109655     	assign Dbg_Rx_Data_Datum0_Byte = Rx1_Data [7:0];
           	                                                
109656     	assign Dbg_Rx_Data_Datum3_Be = Rx1_Data [35];
           	                                             
109657     	assign Dbg_Rx_Data_Datum3_Byte = Rx1_Data [34:27];
           	                                                  
109658     	assign Dbg_Rx_Data_Datum2_Be = Rx1_Data [26];
           	                                             
109659     	assign Dbg_Rx_Data_Datum2_Byte = Rx1_Data [25:18];
           	                                                  
109660     	assign Dbg_Rx_Hdr_Status = Rx1_Data [88:87];
           	                                            
109661     	assign Dbg_Rx_Hdr_Addr = Rx1_Data [79:49];
           	                                          
109662     	assign Dbg_Rx_Hdr_Lock = Rx1_Data [107];
           	                                        
109663     	assign Dbg_Rx_Hdr_Echo = Rx1_Data [40:38];
           	                                          
109664     	assign Dbg_Rx_Hdr_Len1 = Rx1_Data [86:80];
           	                                          
109665     	assign Dbg_Rx_Hdr_User = Rx1_Data [48:41];
           	                                          
109666     	assign Dbg_Rx_Hdr_Opc = Rx1_Data [92:89];
           	                                         
109667     	assign Dbg_Rx_Hdr_RouteId = Rx1_Data [106:93];
           	                                              
109668     	assign Dbg_Tx_Data_Last = Tx_Data [37];
           	                                       
109669     	assign Dbg_Tx_Data_Err = Tx_Data [36];
           	                                      
109670     	assign Dbg_Tx_Data_Datum1_Be = Tx_Data [17];
           	                                            
109671     	assign Dbg_Tx_Data_Datum1_Byte = Tx_Data [16:9];
           	                                                
109672     	assign Dbg_Tx_Data_Datum0_Be = Tx_Data [8];
           	                                           
109673     	assign Dbg_Tx_Data_Datum0_Byte = Tx_Data [7:0];
           	                                               
109674     	assign Dbg_Tx_Data_Datum3_Be = Tx_Data [35];
           	                                            
109675     	assign Dbg_Tx_Data_Datum3_Byte = Tx_Data [34:27];
           	                                                 
109676     	assign Dbg_Tx_Data_Datum2_Be = Tx_Data [26];
           	                                            
109677     	assign Dbg_Tx_Data_Datum2_Byte = Tx_Data [25:18];
           	                                                 
109678     	assign Dbg_Tx_Hdr_Status = Tx_Data [88:87];
           	                                           
109679     	assign Dbg_Tx_Hdr_Addr = Tx_Data [79:49];
           	                                         
109680     	assign Dbg_Tx_Hdr_Lock = Tx_Data [107];
           	                                       
109681     	assign Dbg_Tx_Hdr_Echo = Tx_Data [40:38];
           	                                         
109682     	assign Dbg_Tx_Hdr_Len1 = Tx_Data [86:80];
           	                                         
109683     	assign Dbg_Tx_Hdr_User = Tx_Data [48:41];
           	                                         
109684     	assign Dbg_Tx_Hdr_Opc = Tx_Data [92:89];
           	                                        
109685     	assign Dbg_Tx_Hdr_RouteId = Tx_Data [106:93];
           	                                             
109686     	assign Dbg_Stallnet_PENDINGTRANS = Dbg_Stall == 3'b001;
           	                                                       
109687     	assign Dbg_Stallnet_MONITOREDID = Dbg_Stall == 3'b011;
           	                                                      
109688     	assign Dbg_Stallnet_ORDERING = Dbg_Stall == 3'b100;
           	                                                   
109689     	assign Dbg_Stallnet_INTERLEAVING = Dbg_Stall == 3'b101;
           	                                                       
109690     	assign Dbg_Stallnet_SHAPING = Dbg_Stall == 3'b110;
           	                                                  
109691     	assign Dbg_Stallnet_SECURELOCK = Dbg_Stall == 3'b111;
           	                                                     
109692     	assign Dbg_Stallnet_REASSEMBLYBUFFER = Dbg_Stall == 3'b010;
           	                                                           
109693     	assign GenReqXfer = GenLcl_Req_Vld & GenLcl_Req_Rdy;
           	                                                    
109694     	assign GenReqIsPre = GenLcl_Req_Vld & GenLcl_Req_Opc == 3'b110;
           	                                                               
109695     	assign GenReqIsAbort = GenReqIsPre & ~ GenLcl_Req_Lock;
           	                                                       
109696     		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           		                                                   
109697     			if ( ! Sys_Clk_RstN )
           			                     
109698     				GenReqHead <= #1.0 ( 1'b1 );
           				                            
109699     			else if ( GenReqXfer )
           			                      
109700     				GenReqHead <= #1.0 ( GenLcl_Req_Last );
           				                                       
109701     	// synopsys translate_off
           	                         
109702     	// synthesis translate_off
           	                          
109703     	always @( posedge Sys_Clk )
           	                           
109704     		if ( Sys_Clk == 1'b1 )
           		                      
109705     			if (	~ ( ~ Sys_Clk_RstN )
           			    	                    
109706     			&
           			 
109707     			1'b1
           			    
109708     			&	( GenLcl_Req_Vld & GenReqHead & ~ GenReqIsAbort & GenLcl_Req_SeqUnOrdered ) !== 1'b0
           			 	                                                                                    
109709     			) begin
           			       
109710     				dontStop = 0;
           				             
109711     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109712     				if (!dontStop) begin
           				                    
109713     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted." );
           					                                                                                                                                                                                 
109714     					$stop;
           					      
109715     				end
           				   
109716     			end
           			   
109717     	// synthesis translate_on
           	                         
109718     	// synopsys translate_on
           	                        
109719     	// synopsys translate_off
           	                         
109720     	// synthesis translate_off
           	                          
109721     	always @( posedge Sys_Clk )
           	                           
109722     		if ( Sys_Clk == 1'b1 )
           		                      
109723     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b1111 & RdPendCntInc & ~ RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
109724     				dontStop = 0;
           				             
109725     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109726     				if (!dontStop) begin
           				                    
109727     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt overflow." );
           					                                                                                                                
109728     					$stop;
           					      
109729     				end
           				   
109730     			end
           			   
109731     	// synthesis translate_on
           	                         
109732     	// synopsys translate_on
           	                        
109733     	// synopsys translate_off
           	                         
109734     	// synthesis translate_off
           	                          
109735     	always @( posedge Sys_Clk )
           	                           
109736     		if ( Sys_Clk == 1'b1 )
           		                      
109737     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b0 & ~ RdPendCntInc & RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
109738     				dontStop = 0;
           				             
109739     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109740     				if (!dontStop) begin
           				                    
109741     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt underflow." );
           					                                                                                                                 
109742     					$stop;
           					      
109743     				end
           				   
109744     			end
           			   
109745     	// synthesis translate_on
           	                         
109746     	// synopsys translate_on
           	                        
109747     	// synopsys translate_off
           	                         
109748     	// synthesis translate_off
           	                          
109749     	always @( posedge Sys_Clk )
           	                           
109750     		if ( Sys_Clk == 1'b1 )
           		                      
109751     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b1111 & WrPendCntInc & ~ WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
109752     				dontStop = 0;
           				             
109753     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109754     				if (!dontStop) begin
           				                    
109755     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt overflow." );
           					                                                                                                                
109756     					$stop;
           					      
109757     				end
           				   
109758     			end
           			   
109759     	// synthesis translate_on
           	                         
109760     	// synopsys translate_on
           	                        
109761     	// synopsys translate_off
           	                         
109762     	// synthesis translate_off
           	                          
109763     	always @( posedge Sys_Clk )
           	                           
109764     		if ( Sys_Clk == 1'b1 )
           		                      
109765     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b0 & ~ WrPendCntInc & WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
109766     				dontStop = 0;
           				             
109767     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109768     				if (!dontStop) begin
           				                    
109769     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt underflow." );
           					                                                                                                                 
109770     					$stop;
           					      
109771     				end
           				   
109772     			end
           			   
109773     	// synthesis translate_on
           	                         
109774     	// synopsys translate_on
           	                        
109775     	// synopsys translate_off
           	                         
109776     	// synthesis translate_off
           	                          
109777     	rsnoc_z_H_R_N_G_Ht_Rc_U_U_fb7e8c4f Igc(
           	                                       
109778     		.Clk( Sys_Clk )
           		               
109779     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
109780     	,	.Clk_En( Sys_Clk_En )
           	 	                     
109781     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
109782     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
109783     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
109784     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
109785     	,	.Gen_Req_Addr( Gen_Req_Addr )
           	 	                             
109786     	,	.Gen_Req_Be( Gen_Req_Be )
           	 	                         
109787     	,	.Gen_Req_BurstType( Gen_Req_BurstType )
           	 	                                       
109788     	,	.Gen_Req_Data( Gen_Req_Data )
           	 	                             
109789     	,	.Gen_Req_Last( Gen_Req_Last )
           	 	                             
109790     	,	.Gen_Req_Len1( Gen_Req_Len1 )
           	 	                             
109791     	,	.Gen_Req_Lock( Gen_Req_Lock )
           	 	                             
109792     	,	.Gen_Req_Opc( Gen_Req_Opc )
           	 	                           
109793     	,	.Gen_Req_Rdy( Gen_Req_Rdy )
           	 	                           
109794     	,	.Gen_Req_SeqId( Gen_Req_SeqId )
           	 	                               
109795     	,	.Gen_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                             
109796     	,	.Gen_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                       
109797     	,	.Gen_Req_User( Gen_Req_User )
           	 	                             
109798     	,	.Gen_Req_Vld( Gen_Req_Vld )
           	 	                           
109799     	);
           	  
109800     	// synthesis translate_on
           	                         
109801     	// synopsys translate_on
           	                        
109802     endmodule
                    
109803     
           
109804     
           
109805     
           
109806     // FlexNoC version    : 4.7.0
                                        
109807     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
109808     // Exported Structure : /Specification.Architecture.Structure
                                                                        
109809     // ExportOption       : /verilog
                                           
109810     
           
109811     `timescale 1ps/1ps
                             
109812     module rsnoc_z_H_R_G_G2_Tt_U_5a27e577 (
                                                  
109813     	IdInfo_0_AddrMask
           	                 
109814     ,	IdInfo_0_Id
            	           
109815     ,	Translation_0_Found
            	                   
109816     ,	Translation_0_Key
            	                 
109817     ,	Translation_0_MatchId
            	                     
109818     ,	Translation_1_Found
            	                   
109819     ,	Translation_1_Key
            	                 
109820     ,	Translation_1_MatchId
            	                     
109821     );
             
109822     	output [31:0] IdInfo_0_AddrMask     ;
           	                                     
109823     	input  [3:0]  IdInfo_0_Id           ;
           	                                     
109824     	output        Translation_0_Found   ;
           	                                     
109825     	input  [29:0] Translation_0_Key     ;
           	                                     
109826     	output [3:0]  Translation_0_MatchId ;
           	                                     
109827     	output        Translation_1_Found   ;
           	                                     
109828     	input  [29:0] Translation_1_Key     ;
           	                                     
109829     	output [3:0]  Translation_1_MatchId ;
           	                                     
109830     	reg  [29:0] u_1317       ;
           	                          
109831     	wire [14:0] u_7e0b       ;
           	                          
109832     	wire [14:0] u_9a74       ;
           	                          
109833     	wire        CnMatch_0_0  ;
           	                          
109834     	wire        CnMatch_0_1  ;
           	                          
109835     	wire        CnMatch_0_10 ;
           	                          
109836     	wire        CnMatch_0_11 ;
           	                          
109837     	wire        CnMatch_0_12 ;
           	                          
109838     	wire        CnMatch_0_13 ;
           	                          
109839     	wire        CnMatch_0_14 ;
           	                          
109840     	wire        CnMatch_0_2  ;
           	                          
109841     	wire        CnMatch_0_3  ;
           	                          
109842     	wire        CnMatch_0_4  ;
           	                          
109843     	wire        CnMatch_0_5  ;
           	                          
109844     	wire        CnMatch_0_6  ;
           	                          
109845     	wire        CnMatch_0_7  ;
           	                          
109846     	wire        CnMatch_0_8  ;
           	                          
109847     	wire        CnMatch_0_9  ;
           	                          
109848     	wire        CnMatch_1_0  ;
           	                          
109849     	wire        CnMatch_1_1  ;
           	                          
109850     	wire        CnMatch_1_10 ;
           	                          
109851     	wire        CnMatch_1_11 ;
           	                          
109852     	wire        CnMatch_1_12 ;
           	                          
109853     	wire        CnMatch_1_13 ;
           	                          
109854     	wire        CnMatch_1_14 ;
           	                          
109855     	wire        CnMatch_1_2  ;
           	                          
109856     	wire        CnMatch_1_3  ;
           	                          
109857     	wire        CnMatch_1_4  ;
           	                          
109858     	wire        CnMatch_1_5  ;
           	                          
109859     	wire        CnMatch_1_6  ;
           	                          
109860     	wire        CnMatch_1_7  ;
           	                          
109861     	wire        CnMatch_1_8  ;
           	                          
109862     	wire        CnMatch_1_9  ;
           	                          
109863     	wire [14:0] SnMatch_0    ;
           	                          
109864     	wire [14:0] SnMatch_1    ;
           	                          
109865     	assign IdInfo_0_AddrMask = { u_1317 , 2'b11 };
           	                                              
109866     	always @( IdInfo_0_Id ) begin
           	                             
109867     		case ( IdInfo_0_Id )
           		                    
109868     			4'b1110 : u_1317 = 30'b011111111111111111111111111111 ;
           			                                                       
109869     			4'b1101 : u_1317 = 30'b000111111111111111111111111111 ;
           			                                                       
109870     			4'b1100 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109871     			4'b1011 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109872     			4'b1010 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109873     			4'b1001 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109874     			4'b1000 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109875     			4'b0111 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109876     			4'b0110 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109877     			4'b0101 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109878     			4'b0100 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109879     			4'b0011 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109880     			4'b0010 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109881     			4'b0001 : u_1317 = 30'b000000000000000001111111111111 ;
           			                                                       
109882     			4'b0    : u_1317 = 30'b000000000000000001111111111111 ;
           			                                                       
109883     			default : u_1317 = 30'b0 ;
           			                          
109884     		endcase
           		       
109885     	end
           	   
109886     	assign CnMatch_0_14 = ( Translation_0_Key & 30'b100000000000000000000000000000 ) == 30'b000000000000000000000000000000;
           	                                                                                                                       
109887     	assign CnMatch_0_13 = ( Translation_0_Key & 30'b111000000000000000000000000000 ) == 30'b101000000000000000000000000000;
           	                                                                                                                       
109888     	assign CnMatch_0_12 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100011000000000000000000000000;
           	                                                                                                                       
109889     	assign CnMatch_0_11 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100010000000000000000000000000;
           	                                                                                                                       
109890     	assign CnMatch_0_10 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100001000000000000000000000000;
           	                                                                                                                       
109891     	assign CnMatch_0_9 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100000000000000000000000000000;
           	                                                                                                                      
109892     	assign CnMatch_0_8 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100100000000000000000000000;
           	                                                                                                                      
109893     	assign CnMatch_0_7 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000101000000000000000;
           	                                                                                                                      
109894     	assign CnMatch_0_6 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000011100000000000000;
           	                                                                                                                      
109895     	assign CnMatch_0_5 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010100000000000000;
           	                                                                                                                      
109896     	assign CnMatch_0_4 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010000000000000000;
           	                                                                                                                      
109897     	assign CnMatch_0_3 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000001000000000000000;
           	                                                                                                                      
109898     	assign CnMatch_0_2 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000000100000000000000;
           	                                                                                                                      
109899     	assign CnMatch_0_1 = ( Translation_0_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001110000000000000;
           	                                                                                                                      
109900     	assign CnMatch_0_0 = ( Translation_0_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001100000000000000;
           	                                                                                                                      
109901     	assign SnMatch_0 =
           	                  
109902     		{
           		 
109903     		CnMatch_0_14
           		            
109904     		,
           		 
109905     		CnMatch_0_13
           		            
109906     		,
           		 
109907     		CnMatch_0_12
           		            
109908     		,
           		 
109909     		CnMatch_0_11
           		            
109910     		,
           		 
109911     		CnMatch_0_10
           		            
109912     		,
           		 
109913     		CnMatch_0_9
           		           
109914     		,
           		 
109915     		CnMatch_0_8
           		           
109916     		,
           		 
109917     		CnMatch_0_7
           		           
109918     		,
           		 
109919     		CnMatch_0_6
           		           
109920     		,
           		 
109921     		CnMatch_0_5
           		           
109922     		,
           		 
109923     		CnMatch_0_4
           		           
109924     		,
           		 
109925     		CnMatch_0_3
           		           
109926     		,
           		 
109927     		CnMatch_0_2
           		           
109928     		,
           		 
109929     		CnMatch_0_1
           		           
109930     		,
           		 
109931     		CnMatch_0_0
           		           
109932     		};
           		  
109933     	rsnoc_z_T_C_S_C_L_R_S_Lf_15 uslf( .Found( Translation_0_Found ) , .I( SnMatch_0 ) , .O( u_7e0b ) );
           	                                                                                                   
109934     	rsnoc_z_T_C_S_C_L_R_E_z_15 ue( .I( u_7e0b ) , .O( Translation_0_MatchId ) );
           	                                                                            
109935     	assign CnMatch_1_14 = ( Translation_1_Key & 30'b100000000000000000000000000000 ) == 30'b000000000000000000000000000000;
           	                                                                                                                       
109936     	assign CnMatch_1_13 = ( Translation_1_Key & 30'b111000000000000000000000000000 ) == 30'b101000000000000000000000000000;
           	                                                                                                                       
109937     	assign CnMatch_1_12 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100011000000000000000000000000;
           	                                                                                                                       
109938     	assign CnMatch_1_11 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100010000000000000000000000000;
           	                                                                                                                       
109939     	assign CnMatch_1_10 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100001000000000000000000000000;
           	                                                                                                                       
109940     	assign CnMatch_1_9 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100000000000000000000000000000;
           	                                                                                                                      
109941     	assign CnMatch_1_8 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100100000000000000000000000;
           	                                                                                                                      
109942     	assign CnMatch_1_7 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000101000000000000000;
           	                                                                                                                      
109943     	assign CnMatch_1_6 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000011100000000000000;
           	                                                                                                                      
109944     	assign CnMatch_1_5 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010100000000000000;
           	                                                                                                                      
109945     	assign CnMatch_1_4 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010000000000000000;
           	                                                                                                                      
109946     	assign CnMatch_1_3 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000001000000000000000;
           	                                                                                                                      
109947     	assign CnMatch_1_2 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000000100000000000000;
           	                                                                                                                      
109948     	assign CnMatch_1_1 = ( Translation_1_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001110000000000000;
           	                                                                                                                      
109949     	assign CnMatch_1_0 = ( Translation_1_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001100000000000000;
           	                                                                                                                      
109950     	assign SnMatch_1 =
           	                  
109951     		{
           		 
109952     		CnMatch_1_14
           		            
109953     		,
           		 
109954     		CnMatch_1_13
           		            
109955     		,
           		 
109956     		CnMatch_1_12
           		            
109957     		,
           		 
109958     		CnMatch_1_11
           		            
109959     		,
           		 
109960     		CnMatch_1_10
           		            
109961     		,
           		 
109962     		CnMatch_1_9
           		           
109963     		,
           		 
109964     		CnMatch_1_8
           		           
109965     		,
           		 
109966     		CnMatch_1_7
           		           
109967     		,
           		 
109968     		CnMatch_1_6
           		           
109969     		,
           		 
109970     		CnMatch_1_5
           		           
109971     		,
           		 
109972     		CnMatch_1_4
           		           
109973     		,
           		 
109974     		CnMatch_1_3
           		           
109975     		,
           		 
109976     		CnMatch_1_2
           		           
109977     		,
           		 
109978     		CnMatch_1_1
           		           
109979     		,
           		 
109980     		CnMatch_1_0
           		           
109981     		};
           		  
109982     	rsnoc_z_T_C_S_C_L_R_S_Lf_15 uslf16( .Found( Translation_1_Found ) , .I( SnMatch_1 ) , .O( u_9a74 ) );
           	                                                                                                     
109983     	rsnoc_z_T_C_S_C_L_R_E_z_15 ue17( .I( u_9a74 ) , .O( Translation_1_MatchId ) );
           	                                                                              
109984     endmodule
                    
109985     
           
109986     
           
109987     
           
109988     // FlexNoC version    : 4.7.0
                                        
109989     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
109990     // Exported Structure : /Specification.Architecture.Structure
                                                                        
109991     // ExportOption       : /verilog
                                           
109992     
           
109993     `timescale 1ps/1ps
                             
109994     module rsnoc_z_H_R_G_T2_Tt_Sp_78292c1e (
                                                   
109995     	IdInfo_0_AddrBase
           	                 
109996     ,	IdInfo_0_AddrMask
            	                 
109997     ,	IdInfo_0_Debug
            	              
109998     ,	IdInfo_1_AddrBase
            	                 
109999     ,	IdInfo_1_AddrMask
            	                 
110000     ,	IdInfo_1_Debug
            	              
110001     ,	Translation_0_Aperture
            	                      
110002     ,	Translation_0_PathFound
            	                       
110003     ,	Translation_0_SubFound
            	                      
110004     );
             
110005     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
110006     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
110007     	output        IdInfo_0_Debug          ;
           	                                       
110008     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
110009     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
110010     	output        IdInfo_1_Debug          ;
           	                                       
110011     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
110012     	output        Translation_0_PathFound ;
           	                                       
110013     	output        Translation_0_SubFound  ;
           	                                       
110014     	wire [8:0] u_28b6 ;
           	                   
110015     	assign IdInfo_0_AddrBase = 30'b000000000000000000000000000000;
           	                                                              
110016     	assign IdInfo_0_AddrMask = 30'b111000000000000000000000000000;
           	                                                              
110017     	assign IdInfo_0_Debug = 1'b0;
           	                             
110018     	assign IdInfo_1_AddrBase = 30'b000000000000000000000000000000;
           	                                                              
110019     	assign IdInfo_1_AddrMask = 30'b111000000000000000000000000000;
           	                                                              
110020     	assign IdInfo_1_Debug = 1'b0;
           	                             
110021     	assign u_28b6 = Translation_0_Aperture;
           	                                       
110022     	assign Translation_0_PathFound = ( u_28b6 & 9'b110011111 ) == 9'b000010110;
           	                                                                           
110023     	assign Translation_0_SubFound = 1'b1;
           	                                     
110024     endmodule
                    
110025     
           
110026     `timescale 1ps/1ps
                             
110027     module rsnoc_z_H_R_G_T2_Tt_U_ec3b275b (
                                                  
110028     	IdInfo_0_AddrBase
           	                 
110029     ,	IdInfo_0_AddrMask
            	                 
110030     ,	IdInfo_0_Debug
            	              
110031     ,	IdInfo_1_AddrBase
            	                 
110032     ,	IdInfo_1_AddrMask
            	                 
110033     ,	IdInfo_1_Debug
            	              
110034     ,	Translation_0_Aperture
            	                      
110035     ,	Translation_0_PathFound
            	                       
110036     ,	Translation_0_SubFound
            	                      
110037     );
             
110038     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
110039     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
110040     	output        IdInfo_0_Debug          ;
           	                                       
110041     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
110042     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
110043     	output        IdInfo_1_Debug          ;
           	                                       
110044     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
110045     	output        Translation_0_PathFound ;
           	                                       
110046     	output        Translation_0_SubFound  ;
           	                                       
110047     	rsnoc_z_H_R_G_T2_Tt_Sp_78292c1e Isp(
           	                                    
110048     		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
110049     	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
110050     	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
110051     	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
110052     	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
110053     	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
110054     	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
110055     	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
110056     	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
110057     	);
           	  
110058     endmodule
                    
110059     
           
110060     
           
110061     
           
110062     // FlexNoC version    : 4.7.0
                                        
110063     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
110064     // Exported Structure : /Specification.Architecture.Structure
                                                                        
110065     // ExportOption       : /verilog
                                           
110066     
           
110067     `timescale 1ps/1ps
                             
110068     module rsnoc_z_T_C_S_C_L_R_E_z_4 ( I , O );
                                                      
110069     	input  [3:0] I ;
           	                
110070     	output [1:0] O ;
           	                
110071     	wire  u_214c ;
           	              
110072     	assign u_214c = I [3] | I [2];
           	                              
110073     	assign O = { u_214c , I [3] | I [1] };
           	                                      
110074     endmodule
                    
110075     
           
110076     `timescale 1ps/1ps
                             
110077     module rsnoc_z_H_R_U_A_Pc_I4 ( I , O );
                                                  
110078     	input  [3:0] I ;
           	                
110079     	output [2:0] O ;
           	                
110080     	wire [1:0] A      ;
           	                   
110081     	wire [1:0] B      ;
           	                   
110082     	wire [3:0] In_0_0 ;
           	                   
110083     	wire [1:0] In_1_0 ;
           	                   
110084     	wire [1:0] In_1_1 ;
           	                   
110085     	wire [1:0] S0_0_0 ;
           	                   
110086     	wire [1:0] S1_0_0 ;
           	                   
110087     	wire       X0     ;
           	                   
110088     	wire       X1     ;
           	                   
110089     	wire       X2     ;
           	                   
110090     	wire       Y1     ;
           	                   
110091     	assign In_0_0 = I;
           	                  
110092     	rsnoc_z_H_R_U_A_R_I4 ur( .In( In_0_0 ) , .S0( S0_0_0 ) , .S1( S1_0_0 ) );
           	                                                                         
110093     	assign In_1_1 = { S1_0_0 };
           	                           
110094     	assign B = In_1_1;
           	                  
110095     	assign In_1_0 = S0_0_0;
           	                       
110096     	assign A = In_1_0;
           	                  
110097     	rsnoc_z_H_R_U_A_R_I2 ur14( .In( A ) , .S0( X0 ) , .S1( Y1 ) );
           	                                                              
110098     	rsnoc_z_H_R_U_A_R_I3 ur16( .In( { B , Y1 } ) , .S0( X1 ) , .S1( X2 ) );
           	                                                                       
110099     	assign O = { X2 , X1 , X0 };
           	                            
110100     endmodule
                    
110101     
           
110102     `timescale 1ps/1ps
                             
110103     module rsnoc_z_T_C_S_C_L_R_S_M_4 ( I , O );
                                                      
110104     	input  [3:0] I ;
           	                
110105     	output [3:0] O ;
           	                
110106     	wire  u_2    ;
           	              
110107     	wire  u_214c ;
           	              
110108     	wire  u_4d57 ;
           	              
110109     	wire  u_5b4f ;
           	              
110110     	assign u_4d57 = I [3];
           	                      
110111     	assign u_214c = u_4d57 | I [2];
           	                               
110112     	assign u_2 = ~ u_214c;
           	                      
110113     	assign u_5b4f = I [1];
           	                      
110114     	assign O = { I [3] , ~ u_4d57 & I [2] , u_2 & I [1] , u_2 & ~ u_5b4f & I [0] };
           	                                                                               
110115     endmodule
                    
110116     
           
110117     `timescale 1ps/1ps
                             
110118     module rsnoc_z_H_R_U_C_C_C2d_4d70729c_W2 (
                                                     
110119     	Rd_Data
           	       
110120     ,	Rd_Pop
            	      
110121     ,	Rd_Vld
            	      
110122     ,	Sys_Clk
            	       
110123     ,	Sys_Clk_ClkS
            	            
110124     ,	Sys_Clk_En
            	          
110125     ,	Sys_Clk_EnS
            	           
110126     ,	Sys_Clk_RetRstN
            	               
110127     ,	Sys_Clk_RstN
            	            
110128     ,	Sys_Clk_Tm
            	          
110129     ,	Sys_Pwr_Idle
            	            
110130     ,	Sys_Pwr_WakeUp
            	              
110131     ,	Wr_Data
            	       
110132     ,	Wr_Push
            	       
110133     );
             
110134     	output [1:0] Rd_Data         ;
           	                              
110135     	input        Rd_Pop          ;
           	                              
110136     	output       Rd_Vld          ;
           	                              
110137     	input        Sys_Clk         ;
           	                              
110138     	input        Sys_Clk_ClkS    ;
           	                              
110139     	input        Sys_Clk_En      ;
           	                              
110140     	input        Sys_Clk_EnS     ;
           	                              
110141     	input        Sys_Clk_RetRstN ;
           	                              
110142     	input        Sys_Clk_RstN    ;
           	                              
110143     	input        Sys_Clk_Tm      ;
           	                              
110144     	output       Sys_Pwr_Idle    ;
           	                              
110145     	output       Sys_Pwr_WakeUp  ;
           	                              
110146     	input  [1:0] Wr_Data         ;
           	                              
110147     	input        Wr_Push         ;
           	                              
110148     	wire       u_4072 ;
           	                   
110149     	wire       u_7bab ;
           	                   
110150     	wire [3:0] u_a58e ;
           	                   
110151     	wire [3:0] u_ae09 ;
           	                   
110152     	wire       u_c39d ;
           	                   
110153     	wire [3:0] E      ;
           	                   
110154     	reg  [1:0] Fc_0   ;
           	                   
110155     	reg  [1:0] Fc_1   ;
           	                   
110156     	reg  [1:0] Fc_2   ;
           	                   
110157     	reg  [1:0] Fc_3   ;
           	                   
110158     	wire [1:0] In     ;
           	                   
110159     	wire [3:0] M      ;
           	                   
110160     	wire [3:0] R      ;
           	                   
110161     	wire [3:0] S      ;
           	                   
110162     	reg  [3:0] V      ;
           	                   
110163     	assign M = { 1'b1 , 1'b1 , 1'b1 , 1'b1 };
           	                                         
110164     	assign In = { Wr_Data };
           	                        
110165     	assign E = { 4 { Wr_Push }  } & u_ae09 | { 4 { Rd_Pop }  } & u_a58e & V;
           	                                                                        
110166     	assign S = { V [2:0] , 1'b0 };
           	                              
110167     	assign u_c39d = S [1];
           	                      
110168     	assign u_7bab = S [2];
           	                      
110169     	assign u_4072 = S [3];
           	                      
110170     	assign Rd_Data =
           	                
110171     				{ 2 { R [0] }  } & Fc_0
           				                       
110172     		|		{ 2 { R [1] }  } & Fc_1
           		 		                       
110173     		|		{ 2 { R [2] }  } & Fc_2
           		 		                       
110174     		|		{ 2 { R [3] }  } & Fc_3;
           		 		                        
110175     	rsnoc_z_T_C_S_C_L_R_S_M_4 usm( .I( M ) , .O( R ) );
           	                                                   
110176     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
110177     		if ( ! Sys_Clk_RstN )
           		                     
110178     			V <= #1.0 ( 4'b0 );
           			                   
110179     		else if ( Wr_Push ^ Rd_Pop )
           		                            
110180     			V <= #1.0 ( Wr_Push ? { 1'b1 , V [3:1] } : { V [2:0] , 1'b0 } );
           			                    <font color = "red">-1-</font>  
           			                    <font color = "red">==></font>  
           			                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109513     	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
109514     	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
109515     	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
109516     	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
109517     	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
109518     	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
109519     	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
109520     	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                     
109521     	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
109522     	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
109523     	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
109524     	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
109525     	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
109526     	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
109527     	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
           	 	                                 
109528     	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
109529     	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                     
109530     	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
109531     	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
109532     	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
109533     	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
109534     	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
109535     	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
109536     	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
109537     	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
109538     	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
109539     	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
109540     	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
109541     	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
109542     	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
109543     	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
109544     	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
109545     	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
109546     	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
109547     	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
109548     	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
109549     	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
109550     	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
109551     	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
109552     	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
109553     	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
109554     	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
109555     	,	.Sys_Clk( Sys_Clk )
           	 	                   
109556     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
109557     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
109558     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
109559     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
109560     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
109561     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
109562     	,	.Sys_Pwr_Idle( u_Idle )
           	 	                       
109563     	,	.Sys_Pwr_WakeUp( u_WakeUp )
           	 	                           
109564     	);
           	  
109565     	assign ReqPending = u_244c & Gen0_Req_Vld;
           	                                          
109566     	assign ReqRdPending = ReqPending & ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
           	                                                                                                                
109567     	assign RdPendCntInc = ReqRdPending & Gen0_Req_Rdy;
           	                                                  
109568     	assign RdPendCntDec =
           	                     
109569     				GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy
           				                                                 
109570     		&	( GenLcl_Rsp_Opc == 3'b000 | GenLcl_Rsp_Opc == 3'b001 | GenLcl_Rsp_Opc == 3'b010 );
           		 	                                                                                   
109571     	assign RdPendCntEn = RdPendCntInc ^ RdPendCntDec;
           	                                                 
109572     	assign u_76e9 = RdPendCnt + 4'b0001;
           	                                    
109573     	assign u_2ee2 = RdPendCnt - 4'b0001;
           	                                    
109574     	assign ReqWrPending = ReqPending & ( Gen0_Req_Opc == 3'b100 | Gen0_Req_Opc == 3'b101 );
           	                                                                                       
109575     	assign WrPendCntInc = ReqWrPending & Gen0_Req_Rdy;
           	                                                  
109576     	assign WrPendCntDec = GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy & ( GenLcl_Rsp_Opc == 3'b100 | GenLcl_Rsp_Opc == 3'b101 );
           	                                                                                                                                  
109577     	assign WrPendCntEn = WrPendCntInc ^ WrPendCntDec;
           	                                                 
109578     	assign u_9c39 = WrPendCnt + 4'b0001;
           	                                    
109579     	assign u_dc0b = WrPendCnt - 4'b0001;
           	                                    
109580     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109581     		if ( ! Sys_Clk_RstN )
           		                     
109582     			u_244c <= #1.0 ( 1'b1 );
           			                        
109583     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		                                       
109584     			u_244c <= #1.0 ( Gen0_Req_Last );
           			                                 
109585     	assign uRdPendCntNext_caseSel = { ~ RdPendCntInc & RdPendCntDec , RdPendCntInc & ~ RdPendCntDec } ;
           	                                                                                                   
109586     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109587     		if ( ! Sys_Clk_RstN )
           		                     
109588     			RdPendCnt <= #1.0 ( 4'b0 );
           			                           
109589     		else if ( RdPendCntEn )
           		                       
109590     			RdPendCnt <= #1.0 ( RdPendCntNext );
           			                                    
109591     	always @( RdPendCnt or uRdPendCntNext_caseSel or u_2ee2 or u_76e9 ) begin
           	                                                                         
109592     		case ( uRdPendCntNext_caseSel )
           		                               
109593     			2'b01   : RdPendCntNext = u_76e9 ;
           			                                  
109594     			2'b10   : RdPendCntNext = u_2ee2 ;
           			                                  
109595     			2'b0    : RdPendCntNext = RdPendCnt ;
           			                                     
109596     			default : RdPendCntNext = 4'b0 ;
           			                                
109597     		endcase
           		       
109598     	end
           	   
109599     	assign uWrPendCntNext_caseSel = { ~ WrPendCntInc & WrPendCntDec , WrPendCntInc & ~ WrPendCntDec } ;
           	                                                                                                   
109600     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109601     		if ( ! Sys_Clk_RstN )
           		                     
109602     			WrPendCnt <= #1.0 ( 4'b0 );
           			                           
109603     		else if ( WrPendCntEn )
           		                       
109604     			WrPendCnt <= #1.0 ( WrPendCntNext );
           			                                    
109605     	always @( WrPendCnt or uWrPendCntNext_caseSel or u_9c39 or u_dc0b ) begin
           	                                                                         
109606     		case ( uWrPendCntNext_caseSel )
           		                               
109607     			2'b01   : WrPendCntNext = u_9c39 ;
           			                                  
109608     			2'b10   : WrPendCntNext = u_dc0b ;
           			                                  
109609     			2'b0    : WrPendCntNext = WrPendCnt ;
           			                                     
109610     			default : WrPendCntNext = 4'b0 ;
           			                                
109611     		endcase
           		       
109612     	end
           	   
109613     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109614     		if ( ! Sys_Clk_RstN )
           		                     
109615     			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
109616     		else	NoPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & WrPendCntNext == 4'b0 & ~ ReqPending );
           		    	                                                                                        
109617     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109618     		if ( ! Sys_Clk_RstN )
           		                     
109619     			NoRdPendingTrans <= #1.0 ( 1'b1 );
           			                                  
109620     		else	NoRdPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & ~ ReqRdPending );
           		    	                                                                    
109621     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109622     		if ( ! Sys_Clk_RstN )
           		                     
109623     			NoWrPendingTrans <= #1.0 ( 1'b1 );
           			                                  
109624     		else	NoWrPendingTrans <= #1.0 ( WrPendCntNext == 4'b0 & ~ ReqWrPending );
           		    	                                                                    
109625     	assign RxEcc_Rdy = Rx1_Rdy;
           	                           
109626     	assign Rx_Rdy = RxEcc_Rdy;
           	                          
109627     	assign WakeUp_Gen = Gen_Req_Vld;
           	                                
109628     	assign Sys_Pwr_WakeUp = WakeUp_Gen;
           	                                   
109629     	assign Tx2Data = Tx1_Data [37:0];
           	                                 
109630     	assign TxEcc_Data =
           	                   
109631     		{			{	Tx1_Data [107]
           		 			 	              
109632     			,	Tx1_Data [106:93]
           			 	                 
109633     			,	Tx1_Data [92:89]
           			 	                
109634     			,	Tx1_Data [88:87]
           			 	                
109635     			,	Tx1_Data [86:80]
           			 	                
109636     			,	Tx1_Data [79:49]
           			 	                
109637     			,	Tx1_Data [48:41]
           			 	                
109638     			,	Tx1_Data [40:38]
           			 	                
109639     			}
           			 
109640     		,
           		 
109641     		Tx2Data
           		       
109642     		};
           		  
109643     	assign Tx_Data = { TxEcc_Data [107:38] , TxEcc_Data [37:0] };
           	                                                             
109644     	assign TxEcc_Head = Tx1_Head;
           	                             
109645     	assign Tx_Head = TxEcc_Head;
           	                            
109646     	assign TxEcc_Tail = Tx1_Tail;
           	                             
109647     	assign Tx_Tail = TxEcc_Tail;
           	                            
109648     	assign TxEcc_Vld = Tx1_Vld;
           	                           
109649     	assign Tx_Vld = TxEcc_Vld;
           	                          
109650     	assign Dbg_Rx_Data_Last = Rx1_Data [37];
           	                                        
109651     	assign Dbg_Rx_Data_Err = Rx1_Data [36];
           	                                       
109652     	assign Dbg_Rx_Data_Datum1_Be = Rx1_Data [17];
           	                                             
109653     	assign Dbg_Rx_Data_Datum1_Byte = Rx1_Data [16:9];
           	                                                 
109654     	assign Dbg_Rx_Data_Datum0_Be = Rx1_Data [8];
           	                                            
109655     	assign Dbg_Rx_Data_Datum0_Byte = Rx1_Data [7:0];
           	                                                
109656     	assign Dbg_Rx_Data_Datum3_Be = Rx1_Data [35];
           	                                             
109657     	assign Dbg_Rx_Data_Datum3_Byte = Rx1_Data [34:27];
           	                                                  
109658     	assign Dbg_Rx_Data_Datum2_Be = Rx1_Data [26];
           	                                             
109659     	assign Dbg_Rx_Data_Datum2_Byte = Rx1_Data [25:18];
           	                                                  
109660     	assign Dbg_Rx_Hdr_Status = Rx1_Data [88:87];
           	                                            
109661     	assign Dbg_Rx_Hdr_Addr = Rx1_Data [79:49];
           	                                          
109662     	assign Dbg_Rx_Hdr_Lock = Rx1_Data [107];
           	                                        
109663     	assign Dbg_Rx_Hdr_Echo = Rx1_Data [40:38];
           	                                          
109664     	assign Dbg_Rx_Hdr_Len1 = Rx1_Data [86:80];
           	                                          
109665     	assign Dbg_Rx_Hdr_User = Rx1_Data [48:41];
           	                                          
109666     	assign Dbg_Rx_Hdr_Opc = Rx1_Data [92:89];
           	                                         
109667     	assign Dbg_Rx_Hdr_RouteId = Rx1_Data [106:93];
           	                                              
109668     	assign Dbg_Tx_Data_Last = Tx_Data [37];
           	                                       
109669     	assign Dbg_Tx_Data_Err = Tx_Data [36];
           	                                      
109670     	assign Dbg_Tx_Data_Datum1_Be = Tx_Data [17];
           	                                            
109671     	assign Dbg_Tx_Data_Datum1_Byte = Tx_Data [16:9];
           	                                                
109672     	assign Dbg_Tx_Data_Datum0_Be = Tx_Data [8];
           	                                           
109673     	assign Dbg_Tx_Data_Datum0_Byte = Tx_Data [7:0];
           	                                               
109674     	assign Dbg_Tx_Data_Datum3_Be = Tx_Data [35];
           	                                            
109675     	assign Dbg_Tx_Data_Datum3_Byte = Tx_Data [34:27];
           	                                                 
109676     	assign Dbg_Tx_Data_Datum2_Be = Tx_Data [26];
           	                                            
109677     	assign Dbg_Tx_Data_Datum2_Byte = Tx_Data [25:18];
           	                                                 
109678     	assign Dbg_Tx_Hdr_Status = Tx_Data [88:87];
           	                                           
109679     	assign Dbg_Tx_Hdr_Addr = Tx_Data [79:49];
           	                                         
109680     	assign Dbg_Tx_Hdr_Lock = Tx_Data [107];
           	                                       
109681     	assign Dbg_Tx_Hdr_Echo = Tx_Data [40:38];
           	                                         
109682     	assign Dbg_Tx_Hdr_Len1 = Tx_Data [86:80];
           	                                         
109683     	assign Dbg_Tx_Hdr_User = Tx_Data [48:41];
           	                                         
109684     	assign Dbg_Tx_Hdr_Opc = Tx_Data [92:89];
           	                                        
109685     	assign Dbg_Tx_Hdr_RouteId = Tx_Data [106:93];
           	                                             
109686     	assign Dbg_Stallnet_PENDINGTRANS = Dbg_Stall == 3'b001;
           	                                                       
109687     	assign Dbg_Stallnet_MONITOREDID = Dbg_Stall == 3'b011;
           	                                                      
109688     	assign Dbg_Stallnet_ORDERING = Dbg_Stall == 3'b100;
           	                                                   
109689     	assign Dbg_Stallnet_INTERLEAVING = Dbg_Stall == 3'b101;
           	                                                       
109690     	assign Dbg_Stallnet_SHAPING = Dbg_Stall == 3'b110;
           	                                                  
109691     	assign Dbg_Stallnet_SECURELOCK = Dbg_Stall == 3'b111;
           	                                                     
109692     	assign Dbg_Stallnet_REASSEMBLYBUFFER = Dbg_Stall == 3'b010;
           	                                                           
109693     	assign GenReqXfer = GenLcl_Req_Vld & GenLcl_Req_Rdy;
           	                                                    
109694     	assign GenReqIsPre = GenLcl_Req_Vld & GenLcl_Req_Opc == 3'b110;
           	                                                               
109695     	assign GenReqIsAbort = GenReqIsPre & ~ GenLcl_Req_Lock;
           	                                                       
109696     		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           		                                                   
109697     			if ( ! Sys_Clk_RstN )
           			                     
109698     				GenReqHead <= #1.0 ( 1'b1 );
           				                            
109699     			else if ( GenReqXfer )
           			                      
109700     				GenReqHead <= #1.0 ( GenLcl_Req_Last );
           				                                       
109701     	// synopsys translate_off
           	                         
109702     	// synthesis translate_off
           	                          
109703     	always @( posedge Sys_Clk )
           	                           
109704     		if ( Sys_Clk == 1'b1 )
           		                      
109705     			if (	~ ( ~ Sys_Clk_RstN )
           			    	                    
109706     			&
           			 
109707     			1'b1
           			    
109708     			&	( GenLcl_Req_Vld & GenReqHead & ~ GenReqIsAbort & GenLcl_Req_SeqUnOrdered ) !== 1'b0
           			 	                                                                                    
109709     			) begin
           			       
109710     				dontStop = 0;
           				             
109711     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109712     				if (!dontStop) begin
           				                    
109713     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted." );
           					                                                                                                                                                                                 
109714     					$stop;
           					      
109715     				end
           				   
109716     			end
           			   
109717     	// synthesis translate_on
           	                         
109718     	// synopsys translate_on
           	                        
109719     	// synopsys translate_off
           	                         
109720     	// synthesis translate_off
           	                          
109721     	always @( posedge Sys_Clk )
           	                           
109722     		if ( Sys_Clk == 1'b1 )
           		                      
109723     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b1111 & RdPendCntInc & ~ RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
109724     				dontStop = 0;
           				             
109725     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109726     				if (!dontStop) begin
           				                    
109727     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt overflow." );
           					                                                                                                                
109728     					$stop;
           					      
109729     				end
           				   
109730     			end
           			   
109731     	// synthesis translate_on
           	                         
109732     	// synopsys translate_on
           	                        
109733     	// synopsys translate_off
           	                         
109734     	// synthesis translate_off
           	                          
109735     	always @( posedge Sys_Clk )
           	                           
109736     		if ( Sys_Clk == 1'b1 )
           		                      
109737     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b0 & ~ RdPendCntInc & RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
109738     				dontStop = 0;
           				             
109739     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109740     				if (!dontStop) begin
           				                    
109741     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt underflow." );
           					                                                                                                                 
109742     					$stop;
           					      
109743     				end
           				   
109744     			end
           			   
109745     	// synthesis translate_on
           	                         
109746     	// synopsys translate_on
           	                        
109747     	// synopsys translate_off
           	                         
109748     	// synthesis translate_off
           	                          
109749     	always @( posedge Sys_Clk )
           	                           
109750     		if ( Sys_Clk == 1'b1 )
           		                      
109751     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b1111 & WrPendCntInc & ~ WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
109752     				dontStop = 0;
           				             
109753     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109754     				if (!dontStop) begin
           				                    
109755     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt overflow." );
           					                                                                                                                
109756     					$stop;
           					      
109757     				end
           				   
109758     			end
           			   
109759     	// synthesis translate_on
           	                         
109760     	// synopsys translate_on
           	                        
109761     	// synopsys translate_off
           	                         
109762     	// synthesis translate_off
           	                          
109763     	always @( posedge Sys_Clk )
           	                           
109764     		if ( Sys_Clk == 1'b1 )
           		                      
109765     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b0 & ~ WrPendCntInc & WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
109766     				dontStop = 0;
           				             
109767     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109768     				if (!dontStop) begin
           				                    
109769     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt underflow." );
           					                                                                                                                 
109770     					$stop;
           					      
109771     				end
           				   
109772     			end
           			   
109773     	// synthesis translate_on
           	                         
109774     	// synopsys translate_on
           	                        
109775     	// synopsys translate_off
           	                         
109776     	// synthesis translate_off
           	                          
109777     	rsnoc_z_H_R_N_G_Ht_Rc_U_U_fb7e8c4f Igc(
           	                                       
109778     		.Clk( Sys_Clk )
           		               
109779     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
109780     	,	.Clk_En( Sys_Clk_En )
           	 	                     
109781     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
109782     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
109783     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
109784     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
109785     	,	.Gen_Req_Addr( Gen_Req_Addr )
           	 	                             
109786     	,	.Gen_Req_Be( Gen_Req_Be )
           	 	                         
109787     	,	.Gen_Req_BurstType( Gen_Req_BurstType )
           	 	                                       
109788     	,	.Gen_Req_Data( Gen_Req_Data )
           	 	                             
109789     	,	.Gen_Req_Last( Gen_Req_Last )
           	 	                             
109790     	,	.Gen_Req_Len1( Gen_Req_Len1 )
           	 	                             
109791     	,	.Gen_Req_Lock( Gen_Req_Lock )
           	 	                             
109792     	,	.Gen_Req_Opc( Gen_Req_Opc )
           	 	                           
109793     	,	.Gen_Req_Rdy( Gen_Req_Rdy )
           	 	                           
109794     	,	.Gen_Req_SeqId( Gen_Req_SeqId )
           	 	                               
109795     	,	.Gen_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                             
109796     	,	.Gen_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                       
109797     	,	.Gen_Req_User( Gen_Req_User )
           	 	                             
109798     	,	.Gen_Req_Vld( Gen_Req_Vld )
           	 	                           
109799     	);
           	  
109800     	// synthesis translate_on
           	                         
109801     	// synopsys translate_on
           	                        
109802     endmodule
                    
109803     
           
109804     
           
109805     
           
109806     // FlexNoC version    : 4.7.0
                                        
109807     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
109808     // Exported Structure : /Specification.Architecture.Structure
                                                                        
109809     // ExportOption       : /verilog
                                           
109810     
           
109811     `timescale 1ps/1ps
                             
109812     module rsnoc_z_H_R_G_G2_Tt_U_5a27e577 (
                                                  
109813     	IdInfo_0_AddrMask
           	                 
109814     ,	IdInfo_0_Id
            	           
109815     ,	Translation_0_Found
            	                   
109816     ,	Translation_0_Key
            	                 
109817     ,	Translation_0_MatchId
            	                     
109818     ,	Translation_1_Found
            	                   
109819     ,	Translation_1_Key
            	                 
109820     ,	Translation_1_MatchId
            	                     
109821     );
             
109822     	output [31:0] IdInfo_0_AddrMask     ;
           	                                     
109823     	input  [3:0]  IdInfo_0_Id           ;
           	                                     
109824     	output        Translation_0_Found   ;
           	                                     
109825     	input  [29:0] Translation_0_Key     ;
           	                                     
109826     	output [3:0]  Translation_0_MatchId ;
           	                                     
109827     	output        Translation_1_Found   ;
           	                                     
109828     	input  [29:0] Translation_1_Key     ;
           	                                     
109829     	output [3:0]  Translation_1_MatchId ;
           	                                     
109830     	reg  [29:0] u_1317       ;
           	                          
109831     	wire [14:0] u_7e0b       ;
           	                          
109832     	wire [14:0] u_9a74       ;
           	                          
109833     	wire        CnMatch_0_0  ;
           	                          
109834     	wire        CnMatch_0_1  ;
           	                          
109835     	wire        CnMatch_0_10 ;
           	                          
109836     	wire        CnMatch_0_11 ;
           	                          
109837     	wire        CnMatch_0_12 ;
           	                          
109838     	wire        CnMatch_0_13 ;
           	                          
109839     	wire        CnMatch_0_14 ;
           	                          
109840     	wire        CnMatch_0_2  ;
           	                          
109841     	wire        CnMatch_0_3  ;
           	                          
109842     	wire        CnMatch_0_4  ;
           	                          
109843     	wire        CnMatch_0_5  ;
           	                          
109844     	wire        CnMatch_0_6  ;
           	                          
109845     	wire        CnMatch_0_7  ;
           	                          
109846     	wire        CnMatch_0_8  ;
           	                          
109847     	wire        CnMatch_0_9  ;
           	                          
109848     	wire        CnMatch_1_0  ;
           	                          
109849     	wire        CnMatch_1_1  ;
           	                          
109850     	wire        CnMatch_1_10 ;
           	                          
109851     	wire        CnMatch_1_11 ;
           	                          
109852     	wire        CnMatch_1_12 ;
           	                          
109853     	wire        CnMatch_1_13 ;
           	                          
109854     	wire        CnMatch_1_14 ;
           	                          
109855     	wire        CnMatch_1_2  ;
           	                          
109856     	wire        CnMatch_1_3  ;
           	                          
109857     	wire        CnMatch_1_4  ;
           	                          
109858     	wire        CnMatch_1_5  ;
           	                          
109859     	wire        CnMatch_1_6  ;
           	                          
109860     	wire        CnMatch_1_7  ;
           	                          
109861     	wire        CnMatch_1_8  ;
           	                          
109862     	wire        CnMatch_1_9  ;
           	                          
109863     	wire [14:0] SnMatch_0    ;
           	                          
109864     	wire [14:0] SnMatch_1    ;
           	                          
109865     	assign IdInfo_0_AddrMask = { u_1317 , 2'b11 };
           	                                              
109866     	always @( IdInfo_0_Id ) begin
           	                             
109867     		case ( IdInfo_0_Id )
           		                    
109868     			4'b1110 : u_1317 = 30'b011111111111111111111111111111 ;
           			                                                       
109869     			4'b1101 : u_1317 = 30'b000111111111111111111111111111 ;
           			                                                       
109870     			4'b1100 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109871     			4'b1011 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109872     			4'b1010 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109873     			4'b1001 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109874     			4'b1000 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109875     			4'b0111 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109876     			4'b0110 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109877     			4'b0101 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109878     			4'b0100 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109879     			4'b0011 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109880     			4'b0010 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109881     			4'b0001 : u_1317 = 30'b000000000000000001111111111111 ;
           			                                                       
109882     			4'b0    : u_1317 = 30'b000000000000000001111111111111 ;
           			                                                       
109883     			default : u_1317 = 30'b0 ;
           			                          
109884     		endcase
           		       
109885     	end
           	   
109886     	assign CnMatch_0_14 = ( Translation_0_Key & 30'b100000000000000000000000000000 ) == 30'b000000000000000000000000000000;
           	                                                                                                                       
109887     	assign CnMatch_0_13 = ( Translation_0_Key & 30'b111000000000000000000000000000 ) == 30'b101000000000000000000000000000;
           	                                                                                                                       
109888     	assign CnMatch_0_12 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100011000000000000000000000000;
           	                                                                                                                       
109889     	assign CnMatch_0_11 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100010000000000000000000000000;
           	                                                                                                                       
109890     	assign CnMatch_0_10 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100001000000000000000000000000;
           	                                                                                                                       
109891     	assign CnMatch_0_9 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100000000000000000000000000000;
           	                                                                                                                      
109892     	assign CnMatch_0_8 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100100000000000000000000000;
           	                                                                                                                      
109893     	assign CnMatch_0_7 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000101000000000000000;
           	                                                                                                                      
109894     	assign CnMatch_0_6 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000011100000000000000;
           	                                                                                                                      
109895     	assign CnMatch_0_5 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010100000000000000;
           	                                                                                                                      
109896     	assign CnMatch_0_4 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010000000000000000;
           	                                                                                                                      
109897     	assign CnMatch_0_3 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000001000000000000000;
           	                                                                                                                      
109898     	assign CnMatch_0_2 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000000100000000000000;
           	                                                                                                                      
109899     	assign CnMatch_0_1 = ( Translation_0_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001110000000000000;
           	                                                                                                                      
109900     	assign CnMatch_0_0 = ( Translation_0_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001100000000000000;
           	                                                                                                                      
109901     	assign SnMatch_0 =
           	                  
109902     		{
           		 
109903     		CnMatch_0_14
           		            
109904     		,
           		 
109905     		CnMatch_0_13
           		            
109906     		,
           		 
109907     		CnMatch_0_12
           		            
109908     		,
           		 
109909     		CnMatch_0_11
           		            
109910     		,
           		 
109911     		CnMatch_0_10
           		            
109912     		,
           		 
109913     		CnMatch_0_9
           		           
109914     		,
           		 
109915     		CnMatch_0_8
           		           
109916     		,
           		 
109917     		CnMatch_0_7
           		           
109918     		,
           		 
109919     		CnMatch_0_6
           		           
109920     		,
           		 
109921     		CnMatch_0_5
           		           
109922     		,
           		 
109923     		CnMatch_0_4
           		           
109924     		,
           		 
109925     		CnMatch_0_3
           		           
109926     		,
           		 
109927     		CnMatch_0_2
           		           
109928     		,
           		 
109929     		CnMatch_0_1
           		           
109930     		,
           		 
109931     		CnMatch_0_0
           		           
109932     		};
           		  
109933     	rsnoc_z_T_C_S_C_L_R_S_Lf_15 uslf( .Found( Translation_0_Found ) , .I( SnMatch_0 ) , .O( u_7e0b ) );
           	                                                                                                   
109934     	rsnoc_z_T_C_S_C_L_R_E_z_15 ue( .I( u_7e0b ) , .O( Translation_0_MatchId ) );
           	                                                                            
109935     	assign CnMatch_1_14 = ( Translation_1_Key & 30'b100000000000000000000000000000 ) == 30'b000000000000000000000000000000;
           	                                                                                                                       
109936     	assign CnMatch_1_13 = ( Translation_1_Key & 30'b111000000000000000000000000000 ) == 30'b101000000000000000000000000000;
           	                                                                                                                       
109937     	assign CnMatch_1_12 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100011000000000000000000000000;
           	                                                                                                                       
109938     	assign CnMatch_1_11 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100010000000000000000000000000;
           	                                                                                                                       
109939     	assign CnMatch_1_10 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100001000000000000000000000000;
           	                                                                                                                       
109940     	assign CnMatch_1_9 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100000000000000000000000000000;
           	                                                                                                                      
109941     	assign CnMatch_1_8 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100100000000000000000000000;
           	                                                                                                                      
109942     	assign CnMatch_1_7 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000101000000000000000;
           	                                                                                                                      
109943     	assign CnMatch_1_6 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000011100000000000000;
           	                                                                                                                      
109944     	assign CnMatch_1_5 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010100000000000000;
           	                                                                                                                      
109945     	assign CnMatch_1_4 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010000000000000000;
           	                                                                                                                      
109946     	assign CnMatch_1_3 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000001000000000000000;
           	                                                                                                                      
109947     	assign CnMatch_1_2 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000000100000000000000;
           	                                                                                                                      
109948     	assign CnMatch_1_1 = ( Translation_1_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001110000000000000;
           	                                                                                                                      
109949     	assign CnMatch_1_0 = ( Translation_1_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001100000000000000;
           	                                                                                                                      
109950     	assign SnMatch_1 =
           	                  
109951     		{
           		 
109952     		CnMatch_1_14
           		            
109953     		,
           		 
109954     		CnMatch_1_13
           		            
109955     		,
           		 
109956     		CnMatch_1_12
           		            
109957     		,
           		 
109958     		CnMatch_1_11
           		            
109959     		,
           		 
109960     		CnMatch_1_10
           		            
109961     		,
           		 
109962     		CnMatch_1_9
           		           
109963     		,
           		 
109964     		CnMatch_1_8
           		           
109965     		,
           		 
109966     		CnMatch_1_7
           		           
109967     		,
           		 
109968     		CnMatch_1_6
           		           
109969     		,
           		 
109970     		CnMatch_1_5
           		           
109971     		,
           		 
109972     		CnMatch_1_4
           		           
109973     		,
           		 
109974     		CnMatch_1_3
           		           
109975     		,
           		 
109976     		CnMatch_1_2
           		           
109977     		,
           		 
109978     		CnMatch_1_1
           		           
109979     		,
           		 
109980     		CnMatch_1_0
           		           
109981     		};
           		  
109982     	rsnoc_z_T_C_S_C_L_R_S_Lf_15 uslf16( .Found( Translation_1_Found ) , .I( SnMatch_1 ) , .O( u_9a74 ) );
           	                                                                                                     
109983     	rsnoc_z_T_C_S_C_L_R_E_z_15 ue17( .I( u_9a74 ) , .O( Translation_1_MatchId ) );
           	                                                                              
109984     endmodule
                    
109985     
           
109986     
           
109987     
           
109988     // FlexNoC version    : 4.7.0
                                        
109989     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
109990     // Exported Structure : /Specification.Architecture.Structure
                                                                        
109991     // ExportOption       : /verilog
                                           
109992     
           
109993     `timescale 1ps/1ps
                             
109994     module rsnoc_z_H_R_G_T2_Tt_Sp_78292c1e (
                                                   
109995     	IdInfo_0_AddrBase
           	                 
109996     ,	IdInfo_0_AddrMask
            	                 
109997     ,	IdInfo_0_Debug
            	              
109998     ,	IdInfo_1_AddrBase
            	                 
109999     ,	IdInfo_1_AddrMask
            	                 
110000     ,	IdInfo_1_Debug
            	              
110001     ,	Translation_0_Aperture
            	                      
110002     ,	Translation_0_PathFound
            	                       
110003     ,	Translation_0_SubFound
            	                      
110004     );
             
110005     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
110006     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
110007     	output        IdInfo_0_Debug          ;
           	                                       
110008     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
110009     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
110010     	output        IdInfo_1_Debug          ;
           	                                       
110011     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
110012     	output        Translation_0_PathFound ;
           	                                       
110013     	output        Translation_0_SubFound  ;
           	                                       
110014     	wire [8:0] u_28b6 ;
           	                   
110015     	assign IdInfo_0_AddrBase = 30'b000000000000000000000000000000;
           	                                                              
110016     	assign IdInfo_0_AddrMask = 30'b111000000000000000000000000000;
           	                                                              
110017     	assign IdInfo_0_Debug = 1'b0;
           	                             
110018     	assign IdInfo_1_AddrBase = 30'b000000000000000000000000000000;
           	                                                              
110019     	assign IdInfo_1_AddrMask = 30'b111000000000000000000000000000;
           	                                                              
110020     	assign IdInfo_1_Debug = 1'b0;
           	                             
110021     	assign u_28b6 = Translation_0_Aperture;
           	                                       
110022     	assign Translation_0_PathFound = ( u_28b6 & 9'b110011111 ) == 9'b000010110;
           	                                                                           
110023     	assign Translation_0_SubFound = 1'b1;
           	                                     
110024     endmodule
                    
110025     
           
110026     `timescale 1ps/1ps
                             
110027     module rsnoc_z_H_R_G_T2_Tt_U_ec3b275b (
                                                  
110028     	IdInfo_0_AddrBase
           	                 
110029     ,	IdInfo_0_AddrMask
            	                 
110030     ,	IdInfo_0_Debug
            	              
110031     ,	IdInfo_1_AddrBase
            	                 
110032     ,	IdInfo_1_AddrMask
            	                 
110033     ,	IdInfo_1_Debug
            	              
110034     ,	Translation_0_Aperture
            	                      
110035     ,	Translation_0_PathFound
            	                       
110036     ,	Translation_0_SubFound
            	                      
110037     );
             
110038     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
110039     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
110040     	output        IdInfo_0_Debug          ;
           	                                       
110041     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
110042     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
110043     	output        IdInfo_1_Debug          ;
           	                                       
110044     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
110045     	output        Translation_0_PathFound ;
           	                                       
110046     	output        Translation_0_SubFound  ;
           	                                       
110047     	rsnoc_z_H_R_G_T2_Tt_Sp_78292c1e Isp(
           	                                    
110048     		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
110049     	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
110050     	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
110051     	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
110052     	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
110053     	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
110054     	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
110055     	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
110056     	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
110057     	);
           	  
110058     endmodule
                    
110059     
           
110060     
           
110061     
           
110062     // FlexNoC version    : 4.7.0
                                        
110063     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
110064     // Exported Structure : /Specification.Architecture.Structure
                                                                        
110065     // ExportOption       : /verilog
                                           
110066     
           
110067     `timescale 1ps/1ps
                             
110068     module rsnoc_z_T_C_S_C_L_R_E_z_4 ( I , O );
                                                      
110069     	input  [3:0] I ;
           	                
110070     	output [1:0] O ;
           	                
110071     	wire  u_214c ;
           	              
110072     	assign u_214c = I [3] | I [2];
           	                              
110073     	assign O = { u_214c , I [3] | I [1] };
           	                                      
110074     endmodule
                    
110075     
           
110076     `timescale 1ps/1ps
                             
110077     module rsnoc_z_H_R_U_A_Pc_I4 ( I , O );
                                                  
110078     	input  [3:0] I ;
           	                
110079     	output [2:0] O ;
           	                
110080     	wire [1:0] A      ;
           	                   
110081     	wire [1:0] B      ;
           	                   
110082     	wire [3:0] In_0_0 ;
           	                   
110083     	wire [1:0] In_1_0 ;
           	                   
110084     	wire [1:0] In_1_1 ;
           	                   
110085     	wire [1:0] S0_0_0 ;
           	                   
110086     	wire [1:0] S1_0_0 ;
           	                   
110087     	wire       X0     ;
           	                   
110088     	wire       X1     ;
           	                   
110089     	wire       X2     ;
           	                   
110090     	wire       Y1     ;
           	                   
110091     	assign In_0_0 = I;
           	                  
110092     	rsnoc_z_H_R_U_A_R_I4 ur( .In( In_0_0 ) , .S0( S0_0_0 ) , .S1( S1_0_0 ) );
           	                                                                         
110093     	assign In_1_1 = { S1_0_0 };
           	                           
110094     	assign B = In_1_1;
           	                  
110095     	assign In_1_0 = S0_0_0;
           	                       
110096     	assign A = In_1_0;
           	                  
110097     	rsnoc_z_H_R_U_A_R_I2 ur14( .In( A ) , .S0( X0 ) , .S1( Y1 ) );
           	                                                              
110098     	rsnoc_z_H_R_U_A_R_I3 ur16( .In( { B , Y1 } ) , .S0( X1 ) , .S1( X2 ) );
           	                                                                       
110099     	assign O = { X2 , X1 , X0 };
           	                            
110100     endmodule
                    
110101     
           
110102     `timescale 1ps/1ps
                             
110103     module rsnoc_z_T_C_S_C_L_R_S_M_4 ( I , O );
                                                      
110104     	input  [3:0] I ;
           	                
110105     	output [3:0] O ;
           	                
110106     	wire  u_2    ;
           	              
110107     	wire  u_214c ;
           	              
110108     	wire  u_4d57 ;
           	              
110109     	wire  u_5b4f ;
           	              
110110     	assign u_4d57 = I [3];
           	                      
110111     	assign u_214c = u_4d57 | I [2];
           	                               
110112     	assign u_2 = ~ u_214c;
           	                      
110113     	assign u_5b4f = I [1];
           	                      
110114     	assign O = { I [3] , ~ u_4d57 & I [2] , u_2 & I [1] , u_2 & ~ u_5b4f & I [0] };
           	                                                                               
110115     endmodule
                    
110116     
           
110117     `timescale 1ps/1ps
                             
110118     module rsnoc_z_H_R_U_C_C_C2d_4d70729c_W2 (
                                                     
110119     	Rd_Data
           	       
110120     ,	Rd_Pop
            	      
110121     ,	Rd_Vld
            	      
110122     ,	Sys_Clk
            	       
110123     ,	Sys_Clk_ClkS
            	            
110124     ,	Sys_Clk_En
            	          
110125     ,	Sys_Clk_EnS
            	           
110126     ,	Sys_Clk_RetRstN
            	               
110127     ,	Sys_Clk_RstN
            	            
110128     ,	Sys_Clk_Tm
            	          
110129     ,	Sys_Pwr_Idle
            	            
110130     ,	Sys_Pwr_WakeUp
            	              
110131     ,	Wr_Data
            	       
110132     ,	Wr_Push
            	       
110133     );
             
110134     	output [1:0] Rd_Data         ;
           	                              
110135     	input        Rd_Pop          ;
           	                              
110136     	output       Rd_Vld          ;
           	                              
110137     	input        Sys_Clk         ;
           	                              
110138     	input        Sys_Clk_ClkS    ;
           	                              
110139     	input        Sys_Clk_En      ;
           	                              
110140     	input        Sys_Clk_EnS     ;
           	                              
110141     	input        Sys_Clk_RetRstN ;
           	                              
110142     	input        Sys_Clk_RstN    ;
           	                              
110143     	input        Sys_Clk_Tm      ;
           	                              
110144     	output       Sys_Pwr_Idle    ;
           	                              
110145     	output       Sys_Pwr_WakeUp  ;
           	                              
110146     	input  [1:0] Wr_Data         ;
           	                              
110147     	input        Wr_Push         ;
           	                              
110148     	wire       u_4072 ;
           	                   
110149     	wire       u_7bab ;
           	                   
110150     	wire [3:0] u_a58e ;
           	                   
110151     	wire [3:0] u_ae09 ;
           	                   
110152     	wire       u_c39d ;
           	                   
110153     	wire [3:0] E      ;
           	                   
110154     	reg  [1:0] Fc_0   ;
           	                   
110155     	reg  [1:0] Fc_1   ;
           	                   
110156     	reg  [1:0] Fc_2   ;
           	                   
110157     	reg  [1:0] Fc_3   ;
           	                   
110158     	wire [1:0] In     ;
           	                   
110159     	wire [3:0] M      ;
           	                   
110160     	wire [3:0] R      ;
           	                   
110161     	wire [3:0] S      ;
           	                   
110162     	reg  [3:0] V      ;
           	                   
110163     	assign M = { 1'b1 , 1'b1 , 1'b1 , 1'b1 };
           	                                         
110164     	assign In = { Wr_Data };
           	                        
110165     	assign E = { 4 { Wr_Push }  } & u_ae09 | { 4 { Rd_Pop }  } & u_a58e & V;
           	                                                                        
110166     	assign S = { V [2:0] , 1'b0 };
           	                              
110167     	assign u_c39d = S [1];
           	                      
110168     	assign u_7bab = S [2];
           	                      
110169     	assign u_4072 = S [3];
           	                      
110170     	assign Rd_Data =
           	                
110171     				{ 2 { R [0] }  } & Fc_0
           				                       
110172     		|		{ 2 { R [1] }  } & Fc_1
           		 		                       
110173     		|		{ 2 { R [2] }  } & Fc_2
           		 		                       
110174     		|		{ 2 { R [3] }  } & Fc_3;
           		 		                        
110175     	rsnoc_z_T_C_S_C_L_R_S_M_4 usm( .I( M ) , .O( R ) );
           	                                                   
110176     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
110177     		if ( ! Sys_Clk_RstN )
           		                     
110178     			V <= #1.0 ( 4'b0 );
           			                   
110179     		else if ( Wr_Push ^ Rd_Pop )
           		                            
110180     			V <= #1.0 ( Wr_Push ? { 1'b1 , V [3:1] } : { V [2:0] , 1'b0 } );
           			                    <font color = "red">-1-</font>  
           			                    <font color = "red">==></font>  
           			                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109516     	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
109517     	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
109518     	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
109519     	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
109520     	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                     
109521     	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
109522     	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
109523     	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
109524     	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
109525     	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
109526     	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
109527     	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
           	 	                                 
109528     	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
109529     	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                     
109530     	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
109531     	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
109532     	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
109533     	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
109534     	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
109535     	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
109536     	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
109537     	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
109538     	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
109539     	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
109540     	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
109541     	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
109542     	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
109543     	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
109544     	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
109545     	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
109546     	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
109547     	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
109548     	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
109549     	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
109550     	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
109551     	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
109552     	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
109553     	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
109554     	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
109555     	,	.Sys_Clk( Sys_Clk )
           	 	                   
109556     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
109557     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
109558     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
109559     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
109560     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
109561     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
109562     	,	.Sys_Pwr_Idle( u_Idle )
           	 	                       
109563     	,	.Sys_Pwr_WakeUp( u_WakeUp )
           	 	                           
109564     	);
           	  
109565     	assign ReqPending = u_244c & Gen0_Req_Vld;
           	                                          
109566     	assign ReqRdPending = ReqPending & ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
           	                                                                                                                
109567     	assign RdPendCntInc = ReqRdPending & Gen0_Req_Rdy;
           	                                                  
109568     	assign RdPendCntDec =
           	                     
109569     				GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy
           				                                                 
109570     		&	( GenLcl_Rsp_Opc == 3'b000 | GenLcl_Rsp_Opc == 3'b001 | GenLcl_Rsp_Opc == 3'b010 );
           		 	                                                                                   
109571     	assign RdPendCntEn = RdPendCntInc ^ RdPendCntDec;
           	                                                 
109572     	assign u_76e9 = RdPendCnt + 4'b0001;
           	                                    
109573     	assign u_2ee2 = RdPendCnt - 4'b0001;
           	                                    
109574     	assign ReqWrPending = ReqPending & ( Gen0_Req_Opc == 3'b100 | Gen0_Req_Opc == 3'b101 );
           	                                                                                       
109575     	assign WrPendCntInc = ReqWrPending & Gen0_Req_Rdy;
           	                                                  
109576     	assign WrPendCntDec = GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy & ( GenLcl_Rsp_Opc == 3'b100 | GenLcl_Rsp_Opc == 3'b101 );
           	                                                                                                                                  
109577     	assign WrPendCntEn = WrPendCntInc ^ WrPendCntDec;
           	                                                 
109578     	assign u_9c39 = WrPendCnt + 4'b0001;
           	                                    
109579     	assign u_dc0b = WrPendCnt - 4'b0001;
           	                                    
109580     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109581     		if ( ! Sys_Clk_RstN )
           		                     
109582     			u_244c <= #1.0 ( 1'b1 );
           			                        
109583     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		                                       
109584     			u_244c <= #1.0 ( Gen0_Req_Last );
           			                                 
109585     	assign uRdPendCntNext_caseSel = { ~ RdPendCntInc & RdPendCntDec , RdPendCntInc & ~ RdPendCntDec } ;
           	                                                                                                   
109586     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109587     		if ( ! Sys_Clk_RstN )
           		                     
109588     			RdPendCnt <= #1.0 ( 4'b0 );
           			                           
109589     		else if ( RdPendCntEn )
           		                       
109590     			RdPendCnt <= #1.0 ( RdPendCntNext );
           			                                    
109591     	always @( RdPendCnt or uRdPendCntNext_caseSel or u_2ee2 or u_76e9 ) begin
           	                                                                         
109592     		case ( uRdPendCntNext_caseSel )
           		                               
109593     			2'b01   : RdPendCntNext = u_76e9 ;
           			                                  
109594     			2'b10   : RdPendCntNext = u_2ee2 ;
           			                                  
109595     			2'b0    : RdPendCntNext = RdPendCnt ;
           			                                     
109596     			default : RdPendCntNext = 4'b0 ;
           			                                
109597     		endcase
           		       
109598     	end
           	   
109599     	assign uWrPendCntNext_caseSel = { ~ WrPendCntInc & WrPendCntDec , WrPendCntInc & ~ WrPendCntDec } ;
           	                                                                                                   
109600     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109601     		if ( ! Sys_Clk_RstN )
           		                     
109602     			WrPendCnt <= #1.0 ( 4'b0 );
           			                           
109603     		else if ( WrPendCntEn )
           		                       
109604     			WrPendCnt <= #1.0 ( WrPendCntNext );
           			                                    
109605     	always @( WrPendCnt or uWrPendCntNext_caseSel or u_9c39 or u_dc0b ) begin
           	                                                                         
109606     		case ( uWrPendCntNext_caseSel )
           		                               
109607     			2'b01   : WrPendCntNext = u_9c39 ;
           			                                  
109608     			2'b10   : WrPendCntNext = u_dc0b ;
           			                                  
109609     			2'b0    : WrPendCntNext = WrPendCnt ;
           			                                     
109610     			default : WrPendCntNext = 4'b0 ;
           			                                
109611     		endcase
           		       
109612     	end
           	   
109613     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109614     		if ( ! Sys_Clk_RstN )
           		                     
109615     			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
109616     		else	NoPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & WrPendCntNext == 4'b0 & ~ ReqPending );
           		    	                                                                                        
109617     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109618     		if ( ! Sys_Clk_RstN )
           		                     
109619     			NoRdPendingTrans <= #1.0 ( 1'b1 );
           			                                  
109620     		else	NoRdPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & ~ ReqRdPending );
           		    	                                                                    
109621     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109622     		if ( ! Sys_Clk_RstN )
           		                     
109623     			NoWrPendingTrans <= #1.0 ( 1'b1 );
           			                                  
109624     		else	NoWrPendingTrans <= #1.0 ( WrPendCntNext == 4'b0 & ~ ReqWrPending );
           		    	                                                                    
109625     	assign RxEcc_Rdy = Rx1_Rdy;
           	                           
109626     	assign Rx_Rdy = RxEcc_Rdy;
           	                          
109627     	assign WakeUp_Gen = Gen_Req_Vld;
           	                                
109628     	assign Sys_Pwr_WakeUp = WakeUp_Gen;
           	                                   
109629     	assign Tx2Data = Tx1_Data [37:0];
           	                                 
109630     	assign TxEcc_Data =
           	                   
109631     		{			{	Tx1_Data [107]
           		 			 	              
109632     			,	Tx1_Data [106:93]
           			 	                 
109633     			,	Tx1_Data [92:89]
           			 	                
109634     			,	Tx1_Data [88:87]
           			 	                
109635     			,	Tx1_Data [86:80]
           			 	                
109636     			,	Tx1_Data [79:49]
           			 	                
109637     			,	Tx1_Data [48:41]
           			 	                
109638     			,	Tx1_Data [40:38]
           			 	                
109639     			}
           			 
109640     		,
           		 
109641     		Tx2Data
           		       
109642     		};
           		  
109643     	assign Tx_Data = { TxEcc_Data [107:38] , TxEcc_Data [37:0] };
           	                                                             
109644     	assign TxEcc_Head = Tx1_Head;
           	                             
109645     	assign Tx_Head = TxEcc_Head;
           	                            
109646     	assign TxEcc_Tail = Tx1_Tail;
           	                             
109647     	assign Tx_Tail = TxEcc_Tail;
           	                            
109648     	assign TxEcc_Vld = Tx1_Vld;
           	                           
109649     	assign Tx_Vld = TxEcc_Vld;
           	                          
109650     	assign Dbg_Rx_Data_Last = Rx1_Data [37];
           	                                        
109651     	assign Dbg_Rx_Data_Err = Rx1_Data [36];
           	                                       
109652     	assign Dbg_Rx_Data_Datum1_Be = Rx1_Data [17];
           	                                             
109653     	assign Dbg_Rx_Data_Datum1_Byte = Rx1_Data [16:9];
           	                                                 
109654     	assign Dbg_Rx_Data_Datum0_Be = Rx1_Data [8];
           	                                            
109655     	assign Dbg_Rx_Data_Datum0_Byte = Rx1_Data [7:0];
           	                                                
109656     	assign Dbg_Rx_Data_Datum3_Be = Rx1_Data [35];
           	                                             
109657     	assign Dbg_Rx_Data_Datum3_Byte = Rx1_Data [34:27];
           	                                                  
109658     	assign Dbg_Rx_Data_Datum2_Be = Rx1_Data [26];
           	                                             
109659     	assign Dbg_Rx_Data_Datum2_Byte = Rx1_Data [25:18];
           	                                                  
109660     	assign Dbg_Rx_Hdr_Status = Rx1_Data [88:87];
           	                                            
109661     	assign Dbg_Rx_Hdr_Addr = Rx1_Data [79:49];
           	                                          
109662     	assign Dbg_Rx_Hdr_Lock = Rx1_Data [107];
           	                                        
109663     	assign Dbg_Rx_Hdr_Echo = Rx1_Data [40:38];
           	                                          
109664     	assign Dbg_Rx_Hdr_Len1 = Rx1_Data [86:80];
           	                                          
109665     	assign Dbg_Rx_Hdr_User = Rx1_Data [48:41];
           	                                          
109666     	assign Dbg_Rx_Hdr_Opc = Rx1_Data [92:89];
           	                                         
109667     	assign Dbg_Rx_Hdr_RouteId = Rx1_Data [106:93];
           	                                              
109668     	assign Dbg_Tx_Data_Last = Tx_Data [37];
           	                                       
109669     	assign Dbg_Tx_Data_Err = Tx_Data [36];
           	                                      
109670     	assign Dbg_Tx_Data_Datum1_Be = Tx_Data [17];
           	                                            
109671     	assign Dbg_Tx_Data_Datum1_Byte = Tx_Data [16:9];
           	                                                
109672     	assign Dbg_Tx_Data_Datum0_Be = Tx_Data [8];
           	                                           
109673     	assign Dbg_Tx_Data_Datum0_Byte = Tx_Data [7:0];
           	                                               
109674     	assign Dbg_Tx_Data_Datum3_Be = Tx_Data [35];
           	                                            
109675     	assign Dbg_Tx_Data_Datum3_Byte = Tx_Data [34:27];
           	                                                 
109676     	assign Dbg_Tx_Data_Datum2_Be = Tx_Data [26];
           	                                            
109677     	assign Dbg_Tx_Data_Datum2_Byte = Tx_Data [25:18];
           	                                                 
109678     	assign Dbg_Tx_Hdr_Status = Tx_Data [88:87];
           	                                           
109679     	assign Dbg_Tx_Hdr_Addr = Tx_Data [79:49];
           	                                         
109680     	assign Dbg_Tx_Hdr_Lock = Tx_Data [107];
           	                                       
109681     	assign Dbg_Tx_Hdr_Echo = Tx_Data [40:38];
           	                                         
109682     	assign Dbg_Tx_Hdr_Len1 = Tx_Data [86:80];
           	                                         
109683     	assign Dbg_Tx_Hdr_User = Tx_Data [48:41];
           	                                         
109684     	assign Dbg_Tx_Hdr_Opc = Tx_Data [92:89];
           	                                        
109685     	assign Dbg_Tx_Hdr_RouteId = Tx_Data [106:93];
           	                                             
109686     	assign Dbg_Stallnet_PENDINGTRANS = Dbg_Stall == 3'b001;
           	                                                       
109687     	assign Dbg_Stallnet_MONITOREDID = Dbg_Stall == 3'b011;
           	                                                      
109688     	assign Dbg_Stallnet_ORDERING = Dbg_Stall == 3'b100;
           	                                                   
109689     	assign Dbg_Stallnet_INTERLEAVING = Dbg_Stall == 3'b101;
           	                                                       
109690     	assign Dbg_Stallnet_SHAPING = Dbg_Stall == 3'b110;
           	                                                  
109691     	assign Dbg_Stallnet_SECURELOCK = Dbg_Stall == 3'b111;
           	                                                     
109692     	assign Dbg_Stallnet_REASSEMBLYBUFFER = Dbg_Stall == 3'b010;
           	                                                           
109693     	assign GenReqXfer = GenLcl_Req_Vld & GenLcl_Req_Rdy;
           	                                                    
109694     	assign GenReqIsPre = GenLcl_Req_Vld & GenLcl_Req_Opc == 3'b110;
           	                                                               
109695     	assign GenReqIsAbort = GenReqIsPre & ~ GenLcl_Req_Lock;
           	                                                       
109696     		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           		                                                   
109697     			if ( ! Sys_Clk_RstN )
           			                     
109698     				GenReqHead <= #1.0 ( 1'b1 );
           				                            
109699     			else if ( GenReqXfer )
           			                      
109700     				GenReqHead <= #1.0 ( GenLcl_Req_Last );
           				                                       
109701     	// synopsys translate_off
           	                         
109702     	// synthesis translate_off
           	                          
109703     	always @( posedge Sys_Clk )
           	                           
109704     		if ( Sys_Clk == 1'b1 )
           		                      
109705     			if (	~ ( ~ Sys_Clk_RstN )
           			    	                    
109706     			&
           			 
109707     			1'b1
           			    
109708     			&	( GenLcl_Req_Vld & GenReqHead & ~ GenReqIsAbort & GenLcl_Req_SeqUnOrdered ) !== 1'b0
           			 	                                                                                    
109709     			) begin
           			       
109710     				dontStop = 0;
           				             
109711     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109712     				if (!dontStop) begin
           				                    
109713     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted." );
           					                                                                                                                                                                                 
109714     					$stop;
           					      
109715     				end
           				   
109716     			end
           			   
109717     	// synthesis translate_on
           	                         
109718     	// synopsys translate_on
           	                        
109719     	// synopsys translate_off
           	                         
109720     	// synthesis translate_off
           	                          
109721     	always @( posedge Sys_Clk )
           	                           
109722     		if ( Sys_Clk == 1'b1 )
           		                      
109723     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b1111 & RdPendCntInc & ~ RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
109724     				dontStop = 0;
           				             
109725     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109726     				if (!dontStop) begin
           				                    
109727     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt overflow." );
           					                                                                                                                
109728     					$stop;
           					      
109729     				end
           				   
109730     			end
           			   
109731     	// synthesis translate_on
           	                         
109732     	// synopsys translate_on
           	                        
109733     	// synopsys translate_off
           	                         
109734     	// synthesis translate_off
           	                          
109735     	always @( posedge Sys_Clk )
           	                           
109736     		if ( Sys_Clk == 1'b1 )
           		                      
109737     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b0 & ~ RdPendCntInc & RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
109738     				dontStop = 0;
           				             
109739     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109740     				if (!dontStop) begin
           				                    
109741     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt underflow." );
           					                                                                                                                 
109742     					$stop;
           					      
109743     				end
           				   
109744     			end
           			   
109745     	// synthesis translate_on
           	                         
109746     	// synopsys translate_on
           	                        
109747     	// synopsys translate_off
           	                         
109748     	// synthesis translate_off
           	                          
109749     	always @( posedge Sys_Clk )
           	                           
109750     		if ( Sys_Clk == 1'b1 )
           		                      
109751     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b1111 & WrPendCntInc & ~ WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
109752     				dontStop = 0;
           				             
109753     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109754     				if (!dontStop) begin
           				                    
109755     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt overflow." );
           					                                                                                                                
109756     					$stop;
           					      
109757     				end
           				   
109758     			end
           			   
109759     	// synthesis translate_on
           	                         
109760     	// synopsys translate_on
           	                        
109761     	// synopsys translate_off
           	                         
109762     	// synthesis translate_off
           	                          
109763     	always @( posedge Sys_Clk )
           	                           
109764     		if ( Sys_Clk == 1'b1 )
           		                      
109765     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b0 & ~ WrPendCntInc & WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
109766     				dontStop = 0;
           				             
109767     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109768     				if (!dontStop) begin
           				                    
109769     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt underflow." );
           					                                                                                                                 
109770     					$stop;
           					      
109771     				end
           				   
109772     			end
           			   
109773     	// synthesis translate_on
           	                         
109774     	// synopsys translate_on
           	                        
109775     	// synopsys translate_off
           	                         
109776     	// synthesis translate_off
           	                          
109777     	rsnoc_z_H_R_N_G_Ht_Rc_U_U_fb7e8c4f Igc(
           	                                       
109778     		.Clk( Sys_Clk )
           		               
109779     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
109780     	,	.Clk_En( Sys_Clk_En )
           	 	                     
109781     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
109782     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
109783     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
109784     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
109785     	,	.Gen_Req_Addr( Gen_Req_Addr )
           	 	                             
109786     	,	.Gen_Req_Be( Gen_Req_Be )
           	 	                         
109787     	,	.Gen_Req_BurstType( Gen_Req_BurstType )
           	 	                                       
109788     	,	.Gen_Req_Data( Gen_Req_Data )
           	 	                             
109789     	,	.Gen_Req_Last( Gen_Req_Last )
           	 	                             
109790     	,	.Gen_Req_Len1( Gen_Req_Len1 )
           	 	                             
109791     	,	.Gen_Req_Lock( Gen_Req_Lock )
           	 	                             
109792     	,	.Gen_Req_Opc( Gen_Req_Opc )
           	 	                           
109793     	,	.Gen_Req_Rdy( Gen_Req_Rdy )
           	 	                           
109794     	,	.Gen_Req_SeqId( Gen_Req_SeqId )
           	 	                               
109795     	,	.Gen_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                             
109796     	,	.Gen_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                       
109797     	,	.Gen_Req_User( Gen_Req_User )
           	 	                             
109798     	,	.Gen_Req_Vld( Gen_Req_Vld )
           	 	                           
109799     	);
           	  
109800     	// synthesis translate_on
           	                         
109801     	// synopsys translate_on
           	                        
109802     endmodule
                    
109803     
           
109804     
           
109805     
           
109806     // FlexNoC version    : 4.7.0
                                        
109807     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
109808     // Exported Structure : /Specification.Architecture.Structure
                                                                        
109809     // ExportOption       : /verilog
                                           
109810     
           
109811     `timescale 1ps/1ps
                             
109812     module rsnoc_z_H_R_G_G2_Tt_U_5a27e577 (
                                                  
109813     	IdInfo_0_AddrMask
           	                 
109814     ,	IdInfo_0_Id
            	           
109815     ,	Translation_0_Found
            	                   
109816     ,	Translation_0_Key
            	                 
109817     ,	Translation_0_MatchId
            	                     
109818     ,	Translation_1_Found
            	                   
109819     ,	Translation_1_Key
            	                 
109820     ,	Translation_1_MatchId
            	                     
109821     );
             
109822     	output [31:0] IdInfo_0_AddrMask     ;
           	                                     
109823     	input  [3:0]  IdInfo_0_Id           ;
           	                                     
109824     	output        Translation_0_Found   ;
           	                                     
109825     	input  [29:0] Translation_0_Key     ;
           	                                     
109826     	output [3:0]  Translation_0_MatchId ;
           	                                     
109827     	output        Translation_1_Found   ;
           	                                     
109828     	input  [29:0] Translation_1_Key     ;
           	                                     
109829     	output [3:0]  Translation_1_MatchId ;
           	                                     
109830     	reg  [29:0] u_1317       ;
           	                          
109831     	wire [14:0] u_7e0b       ;
           	                          
109832     	wire [14:0] u_9a74       ;
           	                          
109833     	wire        CnMatch_0_0  ;
           	                          
109834     	wire        CnMatch_0_1  ;
           	                          
109835     	wire        CnMatch_0_10 ;
           	                          
109836     	wire        CnMatch_0_11 ;
           	                          
109837     	wire        CnMatch_0_12 ;
           	                          
109838     	wire        CnMatch_0_13 ;
           	                          
109839     	wire        CnMatch_0_14 ;
           	                          
109840     	wire        CnMatch_0_2  ;
           	                          
109841     	wire        CnMatch_0_3  ;
           	                          
109842     	wire        CnMatch_0_4  ;
           	                          
109843     	wire        CnMatch_0_5  ;
           	                          
109844     	wire        CnMatch_0_6  ;
           	                          
109845     	wire        CnMatch_0_7  ;
           	                          
109846     	wire        CnMatch_0_8  ;
           	                          
109847     	wire        CnMatch_0_9  ;
           	                          
109848     	wire        CnMatch_1_0  ;
           	                          
109849     	wire        CnMatch_1_1  ;
           	                          
109850     	wire        CnMatch_1_10 ;
           	                          
109851     	wire        CnMatch_1_11 ;
           	                          
109852     	wire        CnMatch_1_12 ;
           	                          
109853     	wire        CnMatch_1_13 ;
           	                          
109854     	wire        CnMatch_1_14 ;
           	                          
109855     	wire        CnMatch_1_2  ;
           	                          
109856     	wire        CnMatch_1_3  ;
           	                          
109857     	wire        CnMatch_1_4  ;
           	                          
109858     	wire        CnMatch_1_5  ;
           	                          
109859     	wire        CnMatch_1_6  ;
           	                          
109860     	wire        CnMatch_1_7  ;
           	                          
109861     	wire        CnMatch_1_8  ;
           	                          
109862     	wire        CnMatch_1_9  ;
           	                          
109863     	wire [14:0] SnMatch_0    ;
           	                          
109864     	wire [14:0] SnMatch_1    ;
           	                          
109865     	assign IdInfo_0_AddrMask = { u_1317 , 2'b11 };
           	                                              
109866     	always @( IdInfo_0_Id ) begin
           	                             
109867     		case ( IdInfo_0_Id )
           		                    
109868     			4'b1110 : u_1317 = 30'b011111111111111111111111111111 ;
           			                                                       
109869     			4'b1101 : u_1317 = 30'b000111111111111111111111111111 ;
           			                                                       
109870     			4'b1100 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109871     			4'b1011 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109872     			4'b1010 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109873     			4'b1001 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109874     			4'b1000 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109875     			4'b0111 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109876     			4'b0110 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109877     			4'b0101 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109878     			4'b0100 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109879     			4'b0011 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109880     			4'b0010 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109881     			4'b0001 : u_1317 = 30'b000000000000000001111111111111 ;
           			                                                       
109882     			4'b0    : u_1317 = 30'b000000000000000001111111111111 ;
           			                                                       
109883     			default : u_1317 = 30'b0 ;
           			                          
109884     		endcase
           		       
109885     	end
           	   
109886     	assign CnMatch_0_14 = ( Translation_0_Key & 30'b100000000000000000000000000000 ) == 30'b000000000000000000000000000000;
           	                                                                                                                       
109887     	assign CnMatch_0_13 = ( Translation_0_Key & 30'b111000000000000000000000000000 ) == 30'b101000000000000000000000000000;
           	                                                                                                                       
109888     	assign CnMatch_0_12 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100011000000000000000000000000;
           	                                                                                                                       
109889     	assign CnMatch_0_11 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100010000000000000000000000000;
           	                                                                                                                       
109890     	assign CnMatch_0_10 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100001000000000000000000000000;
           	                                                                                                                       
109891     	assign CnMatch_0_9 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100000000000000000000000000000;
           	                                                                                                                      
109892     	assign CnMatch_0_8 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100100000000000000000000000;
           	                                                                                                                      
109893     	assign CnMatch_0_7 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000101000000000000000;
           	                                                                                                                      
109894     	assign CnMatch_0_6 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000011100000000000000;
           	                                                                                                                      
109895     	assign CnMatch_0_5 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010100000000000000;
           	                                                                                                                      
109896     	assign CnMatch_0_4 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010000000000000000;
           	                                                                                                                      
109897     	assign CnMatch_0_3 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000001000000000000000;
           	                                                                                                                      
109898     	assign CnMatch_0_2 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000000100000000000000;
           	                                                                                                                      
109899     	assign CnMatch_0_1 = ( Translation_0_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001110000000000000;
           	                                                                                                                      
109900     	assign CnMatch_0_0 = ( Translation_0_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001100000000000000;
           	                                                                                                                      
109901     	assign SnMatch_0 =
           	                  
109902     		{
           		 
109903     		CnMatch_0_14
           		            
109904     		,
           		 
109905     		CnMatch_0_13
           		            
109906     		,
           		 
109907     		CnMatch_0_12
           		            
109908     		,
           		 
109909     		CnMatch_0_11
           		            
109910     		,
           		 
109911     		CnMatch_0_10
           		            
109912     		,
           		 
109913     		CnMatch_0_9
           		           
109914     		,
           		 
109915     		CnMatch_0_8
           		           
109916     		,
           		 
109917     		CnMatch_0_7
           		           
109918     		,
           		 
109919     		CnMatch_0_6
           		           
109920     		,
           		 
109921     		CnMatch_0_5
           		           
109922     		,
           		 
109923     		CnMatch_0_4
           		           
109924     		,
           		 
109925     		CnMatch_0_3
           		           
109926     		,
           		 
109927     		CnMatch_0_2
           		           
109928     		,
           		 
109929     		CnMatch_0_1
           		           
109930     		,
           		 
109931     		CnMatch_0_0
           		           
109932     		};
           		  
109933     	rsnoc_z_T_C_S_C_L_R_S_Lf_15 uslf( .Found( Translation_0_Found ) , .I( SnMatch_0 ) , .O( u_7e0b ) );
           	                                                                                                   
109934     	rsnoc_z_T_C_S_C_L_R_E_z_15 ue( .I( u_7e0b ) , .O( Translation_0_MatchId ) );
           	                                                                            
109935     	assign CnMatch_1_14 = ( Translation_1_Key & 30'b100000000000000000000000000000 ) == 30'b000000000000000000000000000000;
           	                                                                                                                       
109936     	assign CnMatch_1_13 = ( Translation_1_Key & 30'b111000000000000000000000000000 ) == 30'b101000000000000000000000000000;
           	                                                                                                                       
109937     	assign CnMatch_1_12 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100011000000000000000000000000;
           	                                                                                                                       
109938     	assign CnMatch_1_11 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100010000000000000000000000000;
           	                                                                                                                       
109939     	assign CnMatch_1_10 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100001000000000000000000000000;
           	                                                                                                                       
109940     	assign CnMatch_1_9 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100000000000000000000000000000;
           	                                                                                                                      
109941     	assign CnMatch_1_8 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100100000000000000000000000;
           	                                                                                                                      
109942     	assign CnMatch_1_7 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000101000000000000000;
           	                                                                                                                      
109943     	assign CnMatch_1_6 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000011100000000000000;
           	                                                                                                                      
109944     	assign CnMatch_1_5 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010100000000000000;
           	                                                                                                                      
109945     	assign CnMatch_1_4 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010000000000000000;
           	                                                                                                                      
109946     	assign CnMatch_1_3 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000001000000000000000;
           	                                                                                                                      
109947     	assign CnMatch_1_2 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000000100000000000000;
           	                                                                                                                      
109948     	assign CnMatch_1_1 = ( Translation_1_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001110000000000000;
           	                                                                                                                      
109949     	assign CnMatch_1_0 = ( Translation_1_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001100000000000000;
           	                                                                                                                      
109950     	assign SnMatch_1 =
           	                  
109951     		{
           		 
109952     		CnMatch_1_14
           		            
109953     		,
           		 
109954     		CnMatch_1_13
           		            
109955     		,
           		 
109956     		CnMatch_1_12
           		            
109957     		,
           		 
109958     		CnMatch_1_11
           		            
109959     		,
           		 
109960     		CnMatch_1_10
           		            
109961     		,
           		 
109962     		CnMatch_1_9
           		           
109963     		,
           		 
109964     		CnMatch_1_8
           		           
109965     		,
           		 
109966     		CnMatch_1_7
           		           
109967     		,
           		 
109968     		CnMatch_1_6
           		           
109969     		,
           		 
109970     		CnMatch_1_5
           		           
109971     		,
           		 
109972     		CnMatch_1_4
           		           
109973     		,
           		 
109974     		CnMatch_1_3
           		           
109975     		,
           		 
109976     		CnMatch_1_2
           		           
109977     		,
           		 
109978     		CnMatch_1_1
           		           
109979     		,
           		 
109980     		CnMatch_1_0
           		           
109981     		};
           		  
109982     	rsnoc_z_T_C_S_C_L_R_S_Lf_15 uslf16( .Found( Translation_1_Found ) , .I( SnMatch_1 ) , .O( u_9a74 ) );
           	                                                                                                     
109983     	rsnoc_z_T_C_S_C_L_R_E_z_15 ue17( .I( u_9a74 ) , .O( Translation_1_MatchId ) );
           	                                                                              
109984     endmodule
                    
109985     
           
109986     
           
109987     
           
109988     // FlexNoC version    : 4.7.0
                                        
109989     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
109990     // Exported Structure : /Specification.Architecture.Structure
                                                                        
109991     // ExportOption       : /verilog
                                           
109992     
           
109993     `timescale 1ps/1ps
                             
109994     module rsnoc_z_H_R_G_T2_Tt_Sp_78292c1e (
                                                   
109995     	IdInfo_0_AddrBase
           	                 
109996     ,	IdInfo_0_AddrMask
            	                 
109997     ,	IdInfo_0_Debug
            	              
109998     ,	IdInfo_1_AddrBase
            	                 
109999     ,	IdInfo_1_AddrMask
            	                 
110000     ,	IdInfo_1_Debug
            	              
110001     ,	Translation_0_Aperture
            	                      
110002     ,	Translation_0_PathFound
            	                       
110003     ,	Translation_0_SubFound
            	                      
110004     );
             
110005     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
110006     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
110007     	output        IdInfo_0_Debug          ;
           	                                       
110008     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
110009     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
110010     	output        IdInfo_1_Debug          ;
           	                                       
110011     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
110012     	output        Translation_0_PathFound ;
           	                                       
110013     	output        Translation_0_SubFound  ;
           	                                       
110014     	wire [8:0] u_28b6 ;
           	                   
110015     	assign IdInfo_0_AddrBase = 30'b000000000000000000000000000000;
           	                                                              
110016     	assign IdInfo_0_AddrMask = 30'b111000000000000000000000000000;
           	                                                              
110017     	assign IdInfo_0_Debug = 1'b0;
           	                             
110018     	assign IdInfo_1_AddrBase = 30'b000000000000000000000000000000;
           	                                                              
110019     	assign IdInfo_1_AddrMask = 30'b111000000000000000000000000000;
           	                                                              
110020     	assign IdInfo_1_Debug = 1'b0;
           	                             
110021     	assign u_28b6 = Translation_0_Aperture;
           	                                       
110022     	assign Translation_0_PathFound = ( u_28b6 & 9'b110011111 ) == 9'b000010110;
           	                                                                           
110023     	assign Translation_0_SubFound = 1'b1;
           	                                     
110024     endmodule
                    
110025     
           
110026     `timescale 1ps/1ps
                             
110027     module rsnoc_z_H_R_G_T2_Tt_U_ec3b275b (
                                                  
110028     	IdInfo_0_AddrBase
           	                 
110029     ,	IdInfo_0_AddrMask
            	                 
110030     ,	IdInfo_0_Debug
            	              
110031     ,	IdInfo_1_AddrBase
            	                 
110032     ,	IdInfo_1_AddrMask
            	                 
110033     ,	IdInfo_1_Debug
            	              
110034     ,	Translation_0_Aperture
            	                      
110035     ,	Translation_0_PathFound
            	                       
110036     ,	Translation_0_SubFound
            	                      
110037     );
             
110038     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
110039     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
110040     	output        IdInfo_0_Debug          ;
           	                                       
110041     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
110042     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
110043     	output        IdInfo_1_Debug          ;
           	                                       
110044     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
110045     	output        Translation_0_PathFound ;
           	                                       
110046     	output        Translation_0_SubFound  ;
           	                                       
110047     	rsnoc_z_H_R_G_T2_Tt_Sp_78292c1e Isp(
           	                                    
110048     		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
110049     	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
110050     	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
110051     	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
110052     	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
110053     	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
110054     	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
110055     	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
110056     	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
110057     	);
           	  
110058     endmodule
                    
110059     
           
110060     
           
110061     
           
110062     // FlexNoC version    : 4.7.0
                                        
110063     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
110064     // Exported Structure : /Specification.Architecture.Structure
                                                                        
110065     // ExportOption       : /verilog
                                           
110066     
           
110067     `timescale 1ps/1ps
                             
110068     module rsnoc_z_T_C_S_C_L_R_E_z_4 ( I , O );
                                                      
110069     	input  [3:0] I ;
           	                
110070     	output [1:0] O ;
           	                
110071     	wire  u_214c ;
           	              
110072     	assign u_214c = I [3] | I [2];
           	                              
110073     	assign O = { u_214c , I [3] | I [1] };
           	                                      
110074     endmodule
                    
110075     
           
110076     `timescale 1ps/1ps
                             
110077     module rsnoc_z_H_R_U_A_Pc_I4 ( I , O );
                                                  
110078     	input  [3:0] I ;
           	                
110079     	output [2:0] O ;
           	                
110080     	wire [1:0] A      ;
           	                   
110081     	wire [1:0] B      ;
           	                   
110082     	wire [3:0] In_0_0 ;
           	                   
110083     	wire [1:0] In_1_0 ;
           	                   
110084     	wire [1:0] In_1_1 ;
           	                   
110085     	wire [1:0] S0_0_0 ;
           	                   
110086     	wire [1:0] S1_0_0 ;
           	                   
110087     	wire       X0     ;
           	                   
110088     	wire       X1     ;
           	                   
110089     	wire       X2     ;
           	                   
110090     	wire       Y1     ;
           	                   
110091     	assign In_0_0 = I;
           	                  
110092     	rsnoc_z_H_R_U_A_R_I4 ur( .In( In_0_0 ) , .S0( S0_0_0 ) , .S1( S1_0_0 ) );
           	                                                                         
110093     	assign In_1_1 = { S1_0_0 };
           	                           
110094     	assign B = In_1_1;
           	                  
110095     	assign In_1_0 = S0_0_0;
           	                       
110096     	assign A = In_1_0;
           	                  
110097     	rsnoc_z_H_R_U_A_R_I2 ur14( .In( A ) , .S0( X0 ) , .S1( Y1 ) );
           	                                                              
110098     	rsnoc_z_H_R_U_A_R_I3 ur16( .In( { B , Y1 } ) , .S0( X1 ) , .S1( X2 ) );
           	                                                                       
110099     	assign O = { X2 , X1 , X0 };
           	                            
110100     endmodule
                    
110101     
           
110102     `timescale 1ps/1ps
                             
110103     module rsnoc_z_T_C_S_C_L_R_S_M_4 ( I , O );
                                                      
110104     	input  [3:0] I ;
           	                
110105     	output [3:0] O ;
           	                
110106     	wire  u_2    ;
           	              
110107     	wire  u_214c ;
           	              
110108     	wire  u_4d57 ;
           	              
110109     	wire  u_5b4f ;
           	              
110110     	assign u_4d57 = I [3];
           	                      
110111     	assign u_214c = u_4d57 | I [2];
           	                               
110112     	assign u_2 = ~ u_214c;
           	                      
110113     	assign u_5b4f = I [1];
           	                      
110114     	assign O = { I [3] , ~ u_4d57 & I [2] , u_2 & I [1] , u_2 & ~ u_5b4f & I [0] };
           	                                                                               
110115     endmodule
                    
110116     
           
110117     `timescale 1ps/1ps
                             
110118     module rsnoc_z_H_R_U_C_C_C2d_4d70729c_W2 (
                                                     
110119     	Rd_Data
           	       
110120     ,	Rd_Pop
            	      
110121     ,	Rd_Vld
            	      
110122     ,	Sys_Clk
            	       
110123     ,	Sys_Clk_ClkS
            	            
110124     ,	Sys_Clk_En
            	          
110125     ,	Sys_Clk_EnS
            	           
110126     ,	Sys_Clk_RetRstN
            	               
110127     ,	Sys_Clk_RstN
            	            
110128     ,	Sys_Clk_Tm
            	          
110129     ,	Sys_Pwr_Idle
            	            
110130     ,	Sys_Pwr_WakeUp
            	              
110131     ,	Wr_Data
            	       
110132     ,	Wr_Push
            	       
110133     );
             
110134     	output [1:0] Rd_Data         ;
           	                              
110135     	input        Rd_Pop          ;
           	                              
110136     	output       Rd_Vld          ;
           	                              
110137     	input        Sys_Clk         ;
           	                              
110138     	input        Sys_Clk_ClkS    ;
           	                              
110139     	input        Sys_Clk_En      ;
           	                              
110140     	input        Sys_Clk_EnS     ;
           	                              
110141     	input        Sys_Clk_RetRstN ;
           	                              
110142     	input        Sys_Clk_RstN    ;
           	                              
110143     	input        Sys_Clk_Tm      ;
           	                              
110144     	output       Sys_Pwr_Idle    ;
           	                              
110145     	output       Sys_Pwr_WakeUp  ;
           	                              
110146     	input  [1:0] Wr_Data         ;
           	                              
110147     	input        Wr_Push         ;
           	                              
110148     	wire       u_4072 ;
           	                   
110149     	wire       u_7bab ;
           	                   
110150     	wire [3:0] u_a58e ;
           	                   
110151     	wire [3:0] u_ae09 ;
           	                   
110152     	wire       u_c39d ;
           	                   
110153     	wire [3:0] E      ;
           	                   
110154     	reg  [1:0] Fc_0   ;
           	                   
110155     	reg  [1:0] Fc_1   ;
           	                   
110156     	reg  [1:0] Fc_2   ;
           	                   
110157     	reg  [1:0] Fc_3   ;
           	                   
110158     	wire [1:0] In     ;
           	                   
110159     	wire [3:0] M      ;
           	                   
110160     	wire [3:0] R      ;
           	                   
110161     	wire [3:0] S      ;
           	                   
110162     	reg  [3:0] V      ;
           	                   
110163     	assign M = { 1'b1 , 1'b1 , 1'b1 , 1'b1 };
           	                                         
110164     	assign In = { Wr_Data };
           	                        
110165     	assign E = { 4 { Wr_Push }  } & u_ae09 | { 4 { Rd_Pop }  } & u_a58e & V;
           	                                                                        
110166     	assign S = { V [2:0] , 1'b0 };
           	                              
110167     	assign u_c39d = S [1];
           	                      
110168     	assign u_7bab = S [2];
           	                      
110169     	assign u_4072 = S [3];
           	                      
110170     	assign Rd_Data =
           	                
110171     				{ 2 { R [0] }  } & Fc_0
           				                       
110172     		|		{ 2 { R [1] }  } & Fc_1
           		 		                       
110173     		|		{ 2 { R [2] }  } & Fc_2
           		 		                       
110174     		|		{ 2 { R [3] }  } & Fc_3;
           		 		                        
110175     	rsnoc_z_T_C_S_C_L_R_S_M_4 usm( .I( M ) , .O( R ) );
           	                                                   
110176     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
110177     		if ( ! Sys_Clk_RstN )
           		                     
110178     			V <= #1.0 ( 4'b0 );
           			                   
110179     		else if ( Wr_Push ^ Rd_Pop )
           		                            
110180     			V <= #1.0 ( Wr_Push ? { 1'b1 , V [3:1] } : { V [2:0] , 1'b0 } );
           			                    <font color = "red">-1-</font>  
           			                    <font color = "red">==></font>  
           			                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109519     	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
109520     	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                     
109521     	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
109522     	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
109523     	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
109524     	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
109525     	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
109526     	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
109527     	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
           	 	                                 
109528     	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
109529     	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                     
109530     	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
109531     	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
109532     	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
109533     	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
109534     	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
109535     	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
109536     	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
109537     	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
109538     	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
109539     	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
109540     	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
109541     	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
109542     	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
109543     	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
109544     	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
109545     	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
109546     	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
109547     	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
109548     	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
109549     	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
109550     	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
109551     	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
109552     	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
109553     	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
109554     	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
109555     	,	.Sys_Clk( Sys_Clk )
           	 	                   
109556     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
109557     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
109558     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
109559     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
109560     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
109561     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
109562     	,	.Sys_Pwr_Idle( u_Idle )
           	 	                       
109563     	,	.Sys_Pwr_WakeUp( u_WakeUp )
           	 	                           
109564     	);
           	  
109565     	assign ReqPending = u_244c & Gen0_Req_Vld;
           	                                          
109566     	assign ReqRdPending = ReqPending & ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
           	                                                                                                                
109567     	assign RdPendCntInc = ReqRdPending & Gen0_Req_Rdy;
           	                                                  
109568     	assign RdPendCntDec =
           	                     
109569     				GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy
           				                                                 
109570     		&	( GenLcl_Rsp_Opc == 3'b000 | GenLcl_Rsp_Opc == 3'b001 | GenLcl_Rsp_Opc == 3'b010 );
           		 	                                                                                   
109571     	assign RdPendCntEn = RdPendCntInc ^ RdPendCntDec;
           	                                                 
109572     	assign u_76e9 = RdPendCnt + 4'b0001;
           	                                    
109573     	assign u_2ee2 = RdPendCnt - 4'b0001;
           	                                    
109574     	assign ReqWrPending = ReqPending & ( Gen0_Req_Opc == 3'b100 | Gen0_Req_Opc == 3'b101 );
           	                                                                                       
109575     	assign WrPendCntInc = ReqWrPending & Gen0_Req_Rdy;
           	                                                  
109576     	assign WrPendCntDec = GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy & ( GenLcl_Rsp_Opc == 3'b100 | GenLcl_Rsp_Opc == 3'b101 );
           	                                                                                                                                  
109577     	assign WrPendCntEn = WrPendCntInc ^ WrPendCntDec;
           	                                                 
109578     	assign u_9c39 = WrPendCnt + 4'b0001;
           	                                    
109579     	assign u_dc0b = WrPendCnt - 4'b0001;
           	                                    
109580     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109581     		if ( ! Sys_Clk_RstN )
           		                     
109582     			u_244c <= #1.0 ( 1'b1 );
           			                        
109583     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		                                       
109584     			u_244c <= #1.0 ( Gen0_Req_Last );
           			                                 
109585     	assign uRdPendCntNext_caseSel = { ~ RdPendCntInc & RdPendCntDec , RdPendCntInc & ~ RdPendCntDec } ;
           	                                                                                                   
109586     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109587     		if ( ! Sys_Clk_RstN )
           		                     
109588     			RdPendCnt <= #1.0 ( 4'b0 );
           			                           
109589     		else if ( RdPendCntEn )
           		                       
109590     			RdPendCnt <= #1.0 ( RdPendCntNext );
           			                                    
109591     	always @( RdPendCnt or uRdPendCntNext_caseSel or u_2ee2 or u_76e9 ) begin
           	                                                                         
109592     		case ( uRdPendCntNext_caseSel )
           		                               
109593     			2'b01   : RdPendCntNext = u_76e9 ;
           			                                  
109594     			2'b10   : RdPendCntNext = u_2ee2 ;
           			                                  
109595     			2'b0    : RdPendCntNext = RdPendCnt ;
           			                                     
109596     			default : RdPendCntNext = 4'b0 ;
           			                                
109597     		endcase
           		       
109598     	end
           	   
109599     	assign uWrPendCntNext_caseSel = { ~ WrPendCntInc & WrPendCntDec , WrPendCntInc & ~ WrPendCntDec } ;
           	                                                                                                   
109600     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109601     		if ( ! Sys_Clk_RstN )
           		                     
109602     			WrPendCnt <= #1.0 ( 4'b0 );
           			                           
109603     		else if ( WrPendCntEn )
           		                       
109604     			WrPendCnt <= #1.0 ( WrPendCntNext );
           			                                    
109605     	always @( WrPendCnt or uWrPendCntNext_caseSel or u_9c39 or u_dc0b ) begin
           	                                                                         
109606     		case ( uWrPendCntNext_caseSel )
           		                               
109607     			2'b01   : WrPendCntNext = u_9c39 ;
           			                                  
109608     			2'b10   : WrPendCntNext = u_dc0b ;
           			                                  
109609     			2'b0    : WrPendCntNext = WrPendCnt ;
           			                                     
109610     			default : WrPendCntNext = 4'b0 ;
           			                                
109611     		endcase
           		       
109612     	end
           	   
109613     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109614     		if ( ! Sys_Clk_RstN )
           		                     
109615     			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
109616     		else	NoPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & WrPendCntNext == 4'b0 & ~ ReqPending );
           		    	                                                                                        
109617     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109618     		if ( ! Sys_Clk_RstN )
           		                     
109619     			NoRdPendingTrans <= #1.0 ( 1'b1 );
           			                                  
109620     		else	NoRdPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & ~ ReqRdPending );
           		    	                                                                    
109621     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109622     		if ( ! Sys_Clk_RstN )
           		                     
109623     			NoWrPendingTrans <= #1.0 ( 1'b1 );
           			                                  
109624     		else	NoWrPendingTrans <= #1.0 ( WrPendCntNext == 4'b0 & ~ ReqWrPending );
           		    	                                                                    
109625     	assign RxEcc_Rdy = Rx1_Rdy;
           	                           
109626     	assign Rx_Rdy = RxEcc_Rdy;
           	                          
109627     	assign WakeUp_Gen = Gen_Req_Vld;
           	                                
109628     	assign Sys_Pwr_WakeUp = WakeUp_Gen;
           	                                   
109629     	assign Tx2Data = Tx1_Data [37:0];
           	                                 
109630     	assign TxEcc_Data =
           	                   
109631     		{			{	Tx1_Data [107]
           		 			 	              
109632     			,	Tx1_Data [106:93]
           			 	                 
109633     			,	Tx1_Data [92:89]
           			 	                
109634     			,	Tx1_Data [88:87]
           			 	                
109635     			,	Tx1_Data [86:80]
           			 	                
109636     			,	Tx1_Data [79:49]
           			 	                
109637     			,	Tx1_Data [48:41]
           			 	                
109638     			,	Tx1_Data [40:38]
           			 	                
109639     			}
           			 
109640     		,
           		 
109641     		Tx2Data
           		       
109642     		};
           		  
109643     	assign Tx_Data = { TxEcc_Data [107:38] , TxEcc_Data [37:0] };
           	                                                             
109644     	assign TxEcc_Head = Tx1_Head;
           	                             
109645     	assign Tx_Head = TxEcc_Head;
           	                            
109646     	assign TxEcc_Tail = Tx1_Tail;
           	                             
109647     	assign Tx_Tail = TxEcc_Tail;
           	                            
109648     	assign TxEcc_Vld = Tx1_Vld;
           	                           
109649     	assign Tx_Vld = TxEcc_Vld;
           	                          
109650     	assign Dbg_Rx_Data_Last = Rx1_Data [37];
           	                                        
109651     	assign Dbg_Rx_Data_Err = Rx1_Data [36];
           	                                       
109652     	assign Dbg_Rx_Data_Datum1_Be = Rx1_Data [17];
           	                                             
109653     	assign Dbg_Rx_Data_Datum1_Byte = Rx1_Data [16:9];
           	                                                 
109654     	assign Dbg_Rx_Data_Datum0_Be = Rx1_Data [8];
           	                                            
109655     	assign Dbg_Rx_Data_Datum0_Byte = Rx1_Data [7:0];
           	                                                
109656     	assign Dbg_Rx_Data_Datum3_Be = Rx1_Data [35];
           	                                             
109657     	assign Dbg_Rx_Data_Datum3_Byte = Rx1_Data [34:27];
           	                                                  
109658     	assign Dbg_Rx_Data_Datum2_Be = Rx1_Data [26];
           	                                             
109659     	assign Dbg_Rx_Data_Datum2_Byte = Rx1_Data [25:18];
           	                                                  
109660     	assign Dbg_Rx_Hdr_Status = Rx1_Data [88:87];
           	                                            
109661     	assign Dbg_Rx_Hdr_Addr = Rx1_Data [79:49];
           	                                          
109662     	assign Dbg_Rx_Hdr_Lock = Rx1_Data [107];
           	                                        
109663     	assign Dbg_Rx_Hdr_Echo = Rx1_Data [40:38];
           	                                          
109664     	assign Dbg_Rx_Hdr_Len1 = Rx1_Data [86:80];
           	                                          
109665     	assign Dbg_Rx_Hdr_User = Rx1_Data [48:41];
           	                                          
109666     	assign Dbg_Rx_Hdr_Opc = Rx1_Data [92:89];
           	                                         
109667     	assign Dbg_Rx_Hdr_RouteId = Rx1_Data [106:93];
           	                                              
109668     	assign Dbg_Tx_Data_Last = Tx_Data [37];
           	                                       
109669     	assign Dbg_Tx_Data_Err = Tx_Data [36];
           	                                      
109670     	assign Dbg_Tx_Data_Datum1_Be = Tx_Data [17];
           	                                            
109671     	assign Dbg_Tx_Data_Datum1_Byte = Tx_Data [16:9];
           	                                                
109672     	assign Dbg_Tx_Data_Datum0_Be = Tx_Data [8];
           	                                           
109673     	assign Dbg_Tx_Data_Datum0_Byte = Tx_Data [7:0];
           	                                               
109674     	assign Dbg_Tx_Data_Datum3_Be = Tx_Data [35];
           	                                            
109675     	assign Dbg_Tx_Data_Datum3_Byte = Tx_Data [34:27];
           	                                                 
109676     	assign Dbg_Tx_Data_Datum2_Be = Tx_Data [26];
           	                                            
109677     	assign Dbg_Tx_Data_Datum2_Byte = Tx_Data [25:18];
           	                                                 
109678     	assign Dbg_Tx_Hdr_Status = Tx_Data [88:87];
           	                                           
109679     	assign Dbg_Tx_Hdr_Addr = Tx_Data [79:49];
           	                                         
109680     	assign Dbg_Tx_Hdr_Lock = Tx_Data [107];
           	                                       
109681     	assign Dbg_Tx_Hdr_Echo = Tx_Data [40:38];
           	                                         
109682     	assign Dbg_Tx_Hdr_Len1 = Tx_Data [86:80];
           	                                         
109683     	assign Dbg_Tx_Hdr_User = Tx_Data [48:41];
           	                                         
109684     	assign Dbg_Tx_Hdr_Opc = Tx_Data [92:89];
           	                                        
109685     	assign Dbg_Tx_Hdr_RouteId = Tx_Data [106:93];
           	                                             
109686     	assign Dbg_Stallnet_PENDINGTRANS = Dbg_Stall == 3'b001;
           	                                                       
109687     	assign Dbg_Stallnet_MONITOREDID = Dbg_Stall == 3'b011;
           	                                                      
109688     	assign Dbg_Stallnet_ORDERING = Dbg_Stall == 3'b100;
           	                                                   
109689     	assign Dbg_Stallnet_INTERLEAVING = Dbg_Stall == 3'b101;
           	                                                       
109690     	assign Dbg_Stallnet_SHAPING = Dbg_Stall == 3'b110;
           	                                                  
109691     	assign Dbg_Stallnet_SECURELOCK = Dbg_Stall == 3'b111;
           	                                                     
109692     	assign Dbg_Stallnet_REASSEMBLYBUFFER = Dbg_Stall == 3'b010;
           	                                                           
109693     	assign GenReqXfer = GenLcl_Req_Vld & GenLcl_Req_Rdy;
           	                                                    
109694     	assign GenReqIsPre = GenLcl_Req_Vld & GenLcl_Req_Opc == 3'b110;
           	                                                               
109695     	assign GenReqIsAbort = GenReqIsPre & ~ GenLcl_Req_Lock;
           	                                                       
109696     		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           		                                                   
109697     			if ( ! Sys_Clk_RstN )
           			                     
109698     				GenReqHead <= #1.0 ( 1'b1 );
           				                            
109699     			else if ( GenReqXfer )
           			                      
109700     				GenReqHead <= #1.0 ( GenLcl_Req_Last );
           				                                       
109701     	// synopsys translate_off
           	                         
109702     	// synthesis translate_off
           	                          
109703     	always @( posedge Sys_Clk )
           	                           
109704     		if ( Sys_Clk == 1'b1 )
           		                      
109705     			if (	~ ( ~ Sys_Clk_RstN )
           			    	                    
109706     			&
           			 
109707     			1'b1
           			    
109708     			&	( GenLcl_Req_Vld & GenReqHead & ~ GenReqIsAbort & GenLcl_Req_SeqUnOrdered ) !== 1'b0
           			 	                                                                                    
109709     			) begin
           			       
109710     				dontStop = 0;
           				             
109711     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109712     				if (!dontStop) begin
           				                    
109713     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted." );
           					                                                                                                                                                                                 
109714     					$stop;
           					      
109715     				end
           				   
109716     			end
           			   
109717     	// synthesis translate_on
           	                         
109718     	// synopsys translate_on
           	                        
109719     	// synopsys translate_off
           	                         
109720     	// synthesis translate_off
           	                          
109721     	always @( posedge Sys_Clk )
           	                           
109722     		if ( Sys_Clk == 1'b1 )
           		                      
109723     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b1111 & RdPendCntInc & ~ RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
109724     				dontStop = 0;
           				             
109725     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109726     				if (!dontStop) begin
           				                    
109727     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt overflow." );
           					                                                                                                                
109728     					$stop;
           					      
109729     				end
           				   
109730     			end
           			   
109731     	// synthesis translate_on
           	                         
109732     	// synopsys translate_on
           	                        
109733     	// synopsys translate_off
           	                         
109734     	// synthesis translate_off
           	                          
109735     	always @( posedge Sys_Clk )
           	                           
109736     		if ( Sys_Clk == 1'b1 )
           		                      
109737     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b0 & ~ RdPendCntInc & RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
109738     				dontStop = 0;
           				             
109739     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109740     				if (!dontStop) begin
           				                    
109741     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt underflow." );
           					                                                                                                                 
109742     					$stop;
           					      
109743     				end
           				   
109744     			end
           			   
109745     	// synthesis translate_on
           	                         
109746     	// synopsys translate_on
           	                        
109747     	// synopsys translate_off
           	                         
109748     	// synthesis translate_off
           	                          
109749     	always @( posedge Sys_Clk )
           	                           
109750     		if ( Sys_Clk == 1'b1 )
           		                      
109751     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b1111 & WrPendCntInc & ~ WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
109752     				dontStop = 0;
           				             
109753     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109754     				if (!dontStop) begin
           				                    
109755     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt overflow." );
           					                                                                                                                
109756     					$stop;
           					      
109757     				end
           				   
109758     			end
           			   
109759     	// synthesis translate_on
           	                         
109760     	// synopsys translate_on
           	                        
109761     	// synopsys translate_off
           	                         
109762     	// synthesis translate_off
           	                          
109763     	always @( posedge Sys_Clk )
           	                           
109764     		if ( Sys_Clk == 1'b1 )
           		                      
109765     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b0 & ~ WrPendCntInc & WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
109766     				dontStop = 0;
           				             
109767     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109768     				if (!dontStop) begin
           				                    
109769     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt underflow." );
           					                                                                                                                 
109770     					$stop;
           					      
109771     				end
           				   
109772     			end
           			   
109773     	// synthesis translate_on
           	                         
109774     	// synopsys translate_on
           	                        
109775     	// synopsys translate_off
           	                         
109776     	// synthesis translate_off
           	                          
109777     	rsnoc_z_H_R_N_G_Ht_Rc_U_U_fb7e8c4f Igc(
           	                                       
109778     		.Clk( Sys_Clk )
           		               
109779     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
109780     	,	.Clk_En( Sys_Clk_En )
           	 	                     
109781     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
109782     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
109783     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
109784     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
109785     	,	.Gen_Req_Addr( Gen_Req_Addr )
           	 	                             
109786     	,	.Gen_Req_Be( Gen_Req_Be )
           	 	                         
109787     	,	.Gen_Req_BurstType( Gen_Req_BurstType )
           	 	                                       
109788     	,	.Gen_Req_Data( Gen_Req_Data )
           	 	                             
109789     	,	.Gen_Req_Last( Gen_Req_Last )
           	 	                             
109790     	,	.Gen_Req_Len1( Gen_Req_Len1 )
           	 	                             
109791     	,	.Gen_Req_Lock( Gen_Req_Lock )
           	 	                             
109792     	,	.Gen_Req_Opc( Gen_Req_Opc )
           	 	                           
109793     	,	.Gen_Req_Rdy( Gen_Req_Rdy )
           	 	                           
109794     	,	.Gen_Req_SeqId( Gen_Req_SeqId )
           	 	                               
109795     	,	.Gen_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                             
109796     	,	.Gen_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                       
109797     	,	.Gen_Req_User( Gen_Req_User )
           	 	                             
109798     	,	.Gen_Req_Vld( Gen_Req_Vld )
           	 	                           
109799     	);
           	  
109800     	// synthesis translate_on
           	                         
109801     	// synopsys translate_on
           	                        
109802     endmodule
                    
109803     
           
109804     
           
109805     
           
109806     // FlexNoC version    : 4.7.0
                                        
109807     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
109808     // Exported Structure : /Specification.Architecture.Structure
                                                                        
109809     // ExportOption       : /verilog
                                           
109810     
           
109811     `timescale 1ps/1ps
                             
109812     module rsnoc_z_H_R_G_G2_Tt_U_5a27e577 (
                                                  
109813     	IdInfo_0_AddrMask
           	                 
109814     ,	IdInfo_0_Id
            	           
109815     ,	Translation_0_Found
            	                   
109816     ,	Translation_0_Key
            	                 
109817     ,	Translation_0_MatchId
            	                     
109818     ,	Translation_1_Found
            	                   
109819     ,	Translation_1_Key
            	                 
109820     ,	Translation_1_MatchId
            	                     
109821     );
             
109822     	output [31:0] IdInfo_0_AddrMask     ;
           	                                     
109823     	input  [3:0]  IdInfo_0_Id           ;
           	                                     
109824     	output        Translation_0_Found   ;
           	                                     
109825     	input  [29:0] Translation_0_Key     ;
           	                                     
109826     	output [3:0]  Translation_0_MatchId ;
           	                                     
109827     	output        Translation_1_Found   ;
           	                                     
109828     	input  [29:0] Translation_1_Key     ;
           	                                     
109829     	output [3:0]  Translation_1_MatchId ;
           	                                     
109830     	reg  [29:0] u_1317       ;
           	                          
109831     	wire [14:0] u_7e0b       ;
           	                          
109832     	wire [14:0] u_9a74       ;
           	                          
109833     	wire        CnMatch_0_0  ;
           	                          
109834     	wire        CnMatch_0_1  ;
           	                          
109835     	wire        CnMatch_0_10 ;
           	                          
109836     	wire        CnMatch_0_11 ;
           	                          
109837     	wire        CnMatch_0_12 ;
           	                          
109838     	wire        CnMatch_0_13 ;
           	                          
109839     	wire        CnMatch_0_14 ;
           	                          
109840     	wire        CnMatch_0_2  ;
           	                          
109841     	wire        CnMatch_0_3  ;
           	                          
109842     	wire        CnMatch_0_4  ;
           	                          
109843     	wire        CnMatch_0_5  ;
           	                          
109844     	wire        CnMatch_0_6  ;
           	                          
109845     	wire        CnMatch_0_7  ;
           	                          
109846     	wire        CnMatch_0_8  ;
           	                          
109847     	wire        CnMatch_0_9  ;
           	                          
109848     	wire        CnMatch_1_0  ;
           	                          
109849     	wire        CnMatch_1_1  ;
           	                          
109850     	wire        CnMatch_1_10 ;
           	                          
109851     	wire        CnMatch_1_11 ;
           	                          
109852     	wire        CnMatch_1_12 ;
           	                          
109853     	wire        CnMatch_1_13 ;
           	                          
109854     	wire        CnMatch_1_14 ;
           	                          
109855     	wire        CnMatch_1_2  ;
           	                          
109856     	wire        CnMatch_1_3  ;
           	                          
109857     	wire        CnMatch_1_4  ;
           	                          
109858     	wire        CnMatch_1_5  ;
           	                          
109859     	wire        CnMatch_1_6  ;
           	                          
109860     	wire        CnMatch_1_7  ;
           	                          
109861     	wire        CnMatch_1_8  ;
           	                          
109862     	wire        CnMatch_1_9  ;
           	                          
109863     	wire [14:0] SnMatch_0    ;
           	                          
109864     	wire [14:0] SnMatch_1    ;
           	                          
109865     	assign IdInfo_0_AddrMask = { u_1317 , 2'b11 };
           	                                              
109866     	always @( IdInfo_0_Id ) begin
           	                             
109867     		case ( IdInfo_0_Id )
           		                    
109868     			4'b1110 : u_1317 = 30'b011111111111111111111111111111 ;
           			                                                       
109869     			4'b1101 : u_1317 = 30'b000111111111111111111111111111 ;
           			                                                       
109870     			4'b1100 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109871     			4'b1011 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109872     			4'b1010 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109873     			4'b1001 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109874     			4'b1000 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109875     			4'b0111 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109876     			4'b0110 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109877     			4'b0101 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109878     			4'b0100 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109879     			4'b0011 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109880     			4'b0010 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109881     			4'b0001 : u_1317 = 30'b000000000000000001111111111111 ;
           			                                                       
109882     			4'b0    : u_1317 = 30'b000000000000000001111111111111 ;
           			                                                       
109883     			default : u_1317 = 30'b0 ;
           			                          
109884     		endcase
           		       
109885     	end
           	   
109886     	assign CnMatch_0_14 = ( Translation_0_Key & 30'b100000000000000000000000000000 ) == 30'b000000000000000000000000000000;
           	                                                                                                                       
109887     	assign CnMatch_0_13 = ( Translation_0_Key & 30'b111000000000000000000000000000 ) == 30'b101000000000000000000000000000;
           	                                                                                                                       
109888     	assign CnMatch_0_12 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100011000000000000000000000000;
           	                                                                                                                       
109889     	assign CnMatch_0_11 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100010000000000000000000000000;
           	                                                                                                                       
109890     	assign CnMatch_0_10 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100001000000000000000000000000;
           	                                                                                                                       
109891     	assign CnMatch_0_9 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100000000000000000000000000000;
           	                                                                                                                      
109892     	assign CnMatch_0_8 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100100000000000000000000000;
           	                                                                                                                      
109893     	assign CnMatch_0_7 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000101000000000000000;
           	                                                                                                                      
109894     	assign CnMatch_0_6 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000011100000000000000;
           	                                                                                                                      
109895     	assign CnMatch_0_5 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010100000000000000;
           	                                                                                                                      
109896     	assign CnMatch_0_4 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010000000000000000;
           	                                                                                                                      
109897     	assign CnMatch_0_3 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000001000000000000000;
           	                                                                                                                      
109898     	assign CnMatch_0_2 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000000100000000000000;
           	                                                                                                                      
109899     	assign CnMatch_0_1 = ( Translation_0_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001110000000000000;
           	                                                                                                                      
109900     	assign CnMatch_0_0 = ( Translation_0_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001100000000000000;
           	                                                                                                                      
109901     	assign SnMatch_0 =
           	                  
109902     		{
           		 
109903     		CnMatch_0_14
           		            
109904     		,
           		 
109905     		CnMatch_0_13
           		            
109906     		,
           		 
109907     		CnMatch_0_12
           		            
109908     		,
           		 
109909     		CnMatch_0_11
           		            
109910     		,
           		 
109911     		CnMatch_0_10
           		            
109912     		,
           		 
109913     		CnMatch_0_9
           		           
109914     		,
           		 
109915     		CnMatch_0_8
           		           
109916     		,
           		 
109917     		CnMatch_0_7
           		           
109918     		,
           		 
109919     		CnMatch_0_6
           		           
109920     		,
           		 
109921     		CnMatch_0_5
           		           
109922     		,
           		 
109923     		CnMatch_0_4
           		           
109924     		,
           		 
109925     		CnMatch_0_3
           		           
109926     		,
           		 
109927     		CnMatch_0_2
           		           
109928     		,
           		 
109929     		CnMatch_0_1
           		           
109930     		,
           		 
109931     		CnMatch_0_0
           		           
109932     		};
           		  
109933     	rsnoc_z_T_C_S_C_L_R_S_Lf_15 uslf( .Found( Translation_0_Found ) , .I( SnMatch_0 ) , .O( u_7e0b ) );
           	                                                                                                   
109934     	rsnoc_z_T_C_S_C_L_R_E_z_15 ue( .I( u_7e0b ) , .O( Translation_0_MatchId ) );
           	                                                                            
109935     	assign CnMatch_1_14 = ( Translation_1_Key & 30'b100000000000000000000000000000 ) == 30'b000000000000000000000000000000;
           	                                                                                                                       
109936     	assign CnMatch_1_13 = ( Translation_1_Key & 30'b111000000000000000000000000000 ) == 30'b101000000000000000000000000000;
           	                                                                                                                       
109937     	assign CnMatch_1_12 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100011000000000000000000000000;
           	                                                                                                                       
109938     	assign CnMatch_1_11 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100010000000000000000000000000;
           	                                                                                                                       
109939     	assign CnMatch_1_10 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100001000000000000000000000000;
           	                                                                                                                       
109940     	assign CnMatch_1_9 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100000000000000000000000000000;
           	                                                                                                                      
109941     	assign CnMatch_1_8 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100100000000000000000000000;
           	                                                                                                                      
109942     	assign CnMatch_1_7 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000101000000000000000;
           	                                                                                                                      
109943     	assign CnMatch_1_6 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000011100000000000000;
           	                                                                                                                      
109944     	assign CnMatch_1_5 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010100000000000000;
           	                                                                                                                      
109945     	assign CnMatch_1_4 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010000000000000000;
           	                                                                                                                      
109946     	assign CnMatch_1_3 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000001000000000000000;
           	                                                                                                                      
109947     	assign CnMatch_1_2 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000000100000000000000;
           	                                                                                                                      
109948     	assign CnMatch_1_1 = ( Translation_1_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001110000000000000;
           	                                                                                                                      
109949     	assign CnMatch_1_0 = ( Translation_1_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001100000000000000;
           	                                                                                                                      
109950     	assign SnMatch_1 =
           	                  
109951     		{
           		 
109952     		CnMatch_1_14
           		            
109953     		,
           		 
109954     		CnMatch_1_13
           		            
109955     		,
           		 
109956     		CnMatch_1_12
           		            
109957     		,
           		 
109958     		CnMatch_1_11
           		            
109959     		,
           		 
109960     		CnMatch_1_10
           		            
109961     		,
           		 
109962     		CnMatch_1_9
           		           
109963     		,
           		 
109964     		CnMatch_1_8
           		           
109965     		,
           		 
109966     		CnMatch_1_7
           		           
109967     		,
           		 
109968     		CnMatch_1_6
           		           
109969     		,
           		 
109970     		CnMatch_1_5
           		           
109971     		,
           		 
109972     		CnMatch_1_4
           		           
109973     		,
           		 
109974     		CnMatch_1_3
           		           
109975     		,
           		 
109976     		CnMatch_1_2
           		           
109977     		,
           		 
109978     		CnMatch_1_1
           		           
109979     		,
           		 
109980     		CnMatch_1_0
           		           
109981     		};
           		  
109982     	rsnoc_z_T_C_S_C_L_R_S_Lf_15 uslf16( .Found( Translation_1_Found ) , .I( SnMatch_1 ) , .O( u_9a74 ) );
           	                                                                                                     
109983     	rsnoc_z_T_C_S_C_L_R_E_z_15 ue17( .I( u_9a74 ) , .O( Translation_1_MatchId ) );
           	                                                                              
109984     endmodule
                    
109985     
           
109986     
           
109987     
           
109988     // FlexNoC version    : 4.7.0
                                        
109989     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
109990     // Exported Structure : /Specification.Architecture.Structure
                                                                        
109991     // ExportOption       : /verilog
                                           
109992     
           
109993     `timescale 1ps/1ps
                             
109994     module rsnoc_z_H_R_G_T2_Tt_Sp_78292c1e (
                                                   
109995     	IdInfo_0_AddrBase
           	                 
109996     ,	IdInfo_0_AddrMask
            	                 
109997     ,	IdInfo_0_Debug
            	              
109998     ,	IdInfo_1_AddrBase
            	                 
109999     ,	IdInfo_1_AddrMask
            	                 
110000     ,	IdInfo_1_Debug
            	              
110001     ,	Translation_0_Aperture
            	                      
110002     ,	Translation_0_PathFound
            	                       
110003     ,	Translation_0_SubFound
            	                      
110004     );
             
110005     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
110006     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
110007     	output        IdInfo_0_Debug          ;
           	                                       
110008     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
110009     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
110010     	output        IdInfo_1_Debug          ;
           	                                       
110011     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
110012     	output        Translation_0_PathFound ;
           	                                       
110013     	output        Translation_0_SubFound  ;
           	                                       
110014     	wire [8:0] u_28b6 ;
           	                   
110015     	assign IdInfo_0_AddrBase = 30'b000000000000000000000000000000;
           	                                                              
110016     	assign IdInfo_0_AddrMask = 30'b111000000000000000000000000000;
           	                                                              
110017     	assign IdInfo_0_Debug = 1'b0;
           	                             
110018     	assign IdInfo_1_AddrBase = 30'b000000000000000000000000000000;
           	                                                              
110019     	assign IdInfo_1_AddrMask = 30'b111000000000000000000000000000;
           	                                                              
110020     	assign IdInfo_1_Debug = 1'b0;
           	                             
110021     	assign u_28b6 = Translation_0_Aperture;
           	                                       
110022     	assign Translation_0_PathFound = ( u_28b6 & 9'b110011111 ) == 9'b000010110;
           	                                                                           
110023     	assign Translation_0_SubFound = 1'b1;
           	                                     
110024     endmodule
                    
110025     
           
110026     `timescale 1ps/1ps
                             
110027     module rsnoc_z_H_R_G_T2_Tt_U_ec3b275b (
                                                  
110028     	IdInfo_0_AddrBase
           	                 
110029     ,	IdInfo_0_AddrMask
            	                 
110030     ,	IdInfo_0_Debug
            	              
110031     ,	IdInfo_1_AddrBase
            	                 
110032     ,	IdInfo_1_AddrMask
            	                 
110033     ,	IdInfo_1_Debug
            	              
110034     ,	Translation_0_Aperture
            	                      
110035     ,	Translation_0_PathFound
            	                       
110036     ,	Translation_0_SubFound
            	                      
110037     );
             
110038     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
110039     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
110040     	output        IdInfo_0_Debug          ;
           	                                       
110041     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
110042     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
110043     	output        IdInfo_1_Debug          ;
           	                                       
110044     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
110045     	output        Translation_0_PathFound ;
           	                                       
110046     	output        Translation_0_SubFound  ;
           	                                       
110047     	rsnoc_z_H_R_G_T2_Tt_Sp_78292c1e Isp(
           	                                    
110048     		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
110049     	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
110050     	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
110051     	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
110052     	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
110053     	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
110054     	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
110055     	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
110056     	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
110057     	);
           	  
110058     endmodule
                    
110059     
           
110060     
           
110061     
           
110062     // FlexNoC version    : 4.7.0
                                        
110063     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
110064     // Exported Structure : /Specification.Architecture.Structure
                                                                        
110065     // ExportOption       : /verilog
                                           
110066     
           
110067     `timescale 1ps/1ps
                             
110068     module rsnoc_z_T_C_S_C_L_R_E_z_4 ( I , O );
                                                      
110069     	input  [3:0] I ;
           	                
110070     	output [1:0] O ;
           	                
110071     	wire  u_214c ;
           	              
110072     	assign u_214c = I [3] | I [2];
           	                              
110073     	assign O = { u_214c , I [3] | I [1] };
           	                                      
110074     endmodule
                    
110075     
           
110076     `timescale 1ps/1ps
                             
110077     module rsnoc_z_H_R_U_A_Pc_I4 ( I , O );
                                                  
110078     	input  [3:0] I ;
           	                
110079     	output [2:0] O ;
           	                
110080     	wire [1:0] A      ;
           	                   
110081     	wire [1:0] B      ;
           	                   
110082     	wire [3:0] In_0_0 ;
           	                   
110083     	wire [1:0] In_1_0 ;
           	                   
110084     	wire [1:0] In_1_1 ;
           	                   
110085     	wire [1:0] S0_0_0 ;
           	                   
110086     	wire [1:0] S1_0_0 ;
           	                   
110087     	wire       X0     ;
           	                   
110088     	wire       X1     ;
           	                   
110089     	wire       X2     ;
           	                   
110090     	wire       Y1     ;
           	                   
110091     	assign In_0_0 = I;
           	                  
110092     	rsnoc_z_H_R_U_A_R_I4 ur( .In( In_0_0 ) , .S0( S0_0_0 ) , .S1( S1_0_0 ) );
           	                                                                         
110093     	assign In_1_1 = { S1_0_0 };
           	                           
110094     	assign B = In_1_1;
           	                  
110095     	assign In_1_0 = S0_0_0;
           	                       
110096     	assign A = In_1_0;
           	                  
110097     	rsnoc_z_H_R_U_A_R_I2 ur14( .In( A ) , .S0( X0 ) , .S1( Y1 ) );
           	                                                              
110098     	rsnoc_z_H_R_U_A_R_I3 ur16( .In( { B , Y1 } ) , .S0( X1 ) , .S1( X2 ) );
           	                                                                       
110099     	assign O = { X2 , X1 , X0 };
           	                            
110100     endmodule
                    
110101     
           
110102     `timescale 1ps/1ps
                             
110103     module rsnoc_z_T_C_S_C_L_R_S_M_4 ( I , O );
                                                      
110104     	input  [3:0] I ;
           	                
110105     	output [3:0] O ;
           	                
110106     	wire  u_2    ;
           	              
110107     	wire  u_214c ;
           	              
110108     	wire  u_4d57 ;
           	              
110109     	wire  u_5b4f ;
           	              
110110     	assign u_4d57 = I [3];
           	                      
110111     	assign u_214c = u_4d57 | I [2];
           	                               
110112     	assign u_2 = ~ u_214c;
           	                      
110113     	assign u_5b4f = I [1];
           	                      
110114     	assign O = { I [3] , ~ u_4d57 & I [2] , u_2 & I [1] , u_2 & ~ u_5b4f & I [0] };
           	                                                                               
110115     endmodule
                    
110116     
           
110117     `timescale 1ps/1ps
                             
110118     module rsnoc_z_H_R_U_C_C_C2d_4d70729c_W2 (
                                                     
110119     	Rd_Data
           	       
110120     ,	Rd_Pop
            	      
110121     ,	Rd_Vld
            	      
110122     ,	Sys_Clk
            	       
110123     ,	Sys_Clk_ClkS
            	            
110124     ,	Sys_Clk_En
            	          
110125     ,	Sys_Clk_EnS
            	           
110126     ,	Sys_Clk_RetRstN
            	               
110127     ,	Sys_Clk_RstN
            	            
110128     ,	Sys_Clk_Tm
            	          
110129     ,	Sys_Pwr_Idle
            	            
110130     ,	Sys_Pwr_WakeUp
            	              
110131     ,	Wr_Data
            	       
110132     ,	Wr_Push
            	       
110133     );
             
110134     	output [1:0] Rd_Data         ;
           	                              
110135     	input        Rd_Pop          ;
           	                              
110136     	output       Rd_Vld          ;
           	                              
110137     	input        Sys_Clk         ;
           	                              
110138     	input        Sys_Clk_ClkS    ;
           	                              
110139     	input        Sys_Clk_En      ;
           	                              
110140     	input        Sys_Clk_EnS     ;
           	                              
110141     	input        Sys_Clk_RetRstN ;
           	                              
110142     	input        Sys_Clk_RstN    ;
           	                              
110143     	input        Sys_Clk_Tm      ;
           	                              
110144     	output       Sys_Pwr_Idle    ;
           	                              
110145     	output       Sys_Pwr_WakeUp  ;
           	                              
110146     	input  [1:0] Wr_Data         ;
           	                              
110147     	input        Wr_Push         ;
           	                              
110148     	wire       u_4072 ;
           	                   
110149     	wire       u_7bab ;
           	                   
110150     	wire [3:0] u_a58e ;
           	                   
110151     	wire [3:0] u_ae09 ;
           	                   
110152     	wire       u_c39d ;
           	                   
110153     	wire [3:0] E      ;
           	                   
110154     	reg  [1:0] Fc_0   ;
           	                   
110155     	reg  [1:0] Fc_1   ;
           	                   
110156     	reg  [1:0] Fc_2   ;
           	                   
110157     	reg  [1:0] Fc_3   ;
           	                   
110158     	wire [1:0] In     ;
           	                   
110159     	wire [3:0] M      ;
           	                   
110160     	wire [3:0] R      ;
           	                   
110161     	wire [3:0] S      ;
           	                   
110162     	reg  [3:0] V      ;
           	                   
110163     	assign M = { 1'b1 , 1'b1 , 1'b1 , 1'b1 };
           	                                         
110164     	assign In = { Wr_Data };
           	                        
110165     	assign E = { 4 { Wr_Push }  } & u_ae09 | { 4 { Rd_Pop }  } & u_a58e & V;
           	                                                                        
110166     	assign S = { V [2:0] , 1'b0 };
           	                              
110167     	assign u_c39d = S [1];
           	                      
110168     	assign u_7bab = S [2];
           	                      
110169     	assign u_4072 = S [3];
           	                      
110170     	assign Rd_Data =
           	                
110171     				{ 2 { R [0] }  } & Fc_0
           				                       
110172     		|		{ 2 { R [1] }  } & Fc_1
           		 		                       
110173     		|		{ 2 { R [2] }  } & Fc_2
           		 		                       
110174     		|		{ 2 { R [3] }  } & Fc_3;
           		 		                        
110175     	rsnoc_z_T_C_S_C_L_R_S_M_4 usm( .I( M ) , .O( R ) );
           	                                                   
110176     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
110177     		if ( ! Sys_Clk_RstN )
           		                     
110178     			V <= #1.0 ( 4'b0 );
           			                   
110179     		else if ( Wr_Push ^ Rd_Pop )
           		                            
110180     			V <= #1.0 ( Wr_Push ? { 1'b1 , V [3:1] } : { V [2:0] , 1'b0 } );
           			                    <font color = "red">-1-</font>  
           			                    <font color = "red">==></font>  
           			                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109522     	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
109523     	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
109524     	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
109525     	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
109526     	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
109527     	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
           	 	                                 
109528     	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
109529     	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                     
109530     	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
109531     	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
109532     	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
109533     	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
109534     	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
109535     	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
109536     	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
109537     	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
109538     	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
109539     	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
109540     	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
109541     	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
109542     	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
109543     	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
109544     	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
109545     	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
109546     	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
109547     	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
109548     	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
109549     	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
109550     	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
109551     	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
109552     	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
109553     	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
109554     	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
109555     	,	.Sys_Clk( Sys_Clk )
           	 	                   
109556     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
109557     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
109558     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
109559     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
109560     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
109561     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
109562     	,	.Sys_Pwr_Idle( u_Idle )
           	 	                       
109563     	,	.Sys_Pwr_WakeUp( u_WakeUp )
           	 	                           
109564     	);
           	  
109565     	assign ReqPending = u_244c & Gen0_Req_Vld;
           	                                          
109566     	assign ReqRdPending = ReqPending & ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
           	                                                                                                                
109567     	assign RdPendCntInc = ReqRdPending & Gen0_Req_Rdy;
           	                                                  
109568     	assign RdPendCntDec =
           	                     
109569     				GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy
           				                                                 
109570     		&	( GenLcl_Rsp_Opc == 3'b000 | GenLcl_Rsp_Opc == 3'b001 | GenLcl_Rsp_Opc == 3'b010 );
           		 	                                                                                   
109571     	assign RdPendCntEn = RdPendCntInc ^ RdPendCntDec;
           	                                                 
109572     	assign u_76e9 = RdPendCnt + 4'b0001;
           	                                    
109573     	assign u_2ee2 = RdPendCnt - 4'b0001;
           	                                    
109574     	assign ReqWrPending = ReqPending & ( Gen0_Req_Opc == 3'b100 | Gen0_Req_Opc == 3'b101 );
           	                                                                                       
109575     	assign WrPendCntInc = ReqWrPending & Gen0_Req_Rdy;
           	                                                  
109576     	assign WrPendCntDec = GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy & ( GenLcl_Rsp_Opc == 3'b100 | GenLcl_Rsp_Opc == 3'b101 );
           	                                                                                                                                  
109577     	assign WrPendCntEn = WrPendCntInc ^ WrPendCntDec;
           	                                                 
109578     	assign u_9c39 = WrPendCnt + 4'b0001;
           	                                    
109579     	assign u_dc0b = WrPendCnt - 4'b0001;
           	                                    
109580     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109581     		if ( ! Sys_Clk_RstN )
           		                     
109582     			u_244c <= #1.0 ( 1'b1 );
           			                        
109583     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		                                       
109584     			u_244c <= #1.0 ( Gen0_Req_Last );
           			                                 
109585     	assign uRdPendCntNext_caseSel = { ~ RdPendCntInc & RdPendCntDec , RdPendCntInc & ~ RdPendCntDec } ;
           	                                                                                                   
109586     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109587     		if ( ! Sys_Clk_RstN )
           		                     
109588     			RdPendCnt <= #1.0 ( 4'b0 );
           			                           
109589     		else if ( RdPendCntEn )
           		                       
109590     			RdPendCnt <= #1.0 ( RdPendCntNext );
           			                                    
109591     	always @( RdPendCnt or uRdPendCntNext_caseSel or u_2ee2 or u_76e9 ) begin
           	                                                                         
109592     		case ( uRdPendCntNext_caseSel )
           		                               
109593     			2'b01   : RdPendCntNext = u_76e9 ;
           			                                  
109594     			2'b10   : RdPendCntNext = u_2ee2 ;
           			                                  
109595     			2'b0    : RdPendCntNext = RdPendCnt ;
           			                                     
109596     			default : RdPendCntNext = 4'b0 ;
           			                                
109597     		endcase
           		       
109598     	end
           	   
109599     	assign uWrPendCntNext_caseSel = { ~ WrPendCntInc & WrPendCntDec , WrPendCntInc & ~ WrPendCntDec } ;
           	                                                                                                   
109600     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109601     		if ( ! Sys_Clk_RstN )
           		                     
109602     			WrPendCnt <= #1.0 ( 4'b0 );
           			                           
109603     		else if ( WrPendCntEn )
           		                       
109604     			WrPendCnt <= #1.0 ( WrPendCntNext );
           			                                    
109605     	always @( WrPendCnt or uWrPendCntNext_caseSel or u_9c39 or u_dc0b ) begin
           	                                                                         
109606     		case ( uWrPendCntNext_caseSel )
           		                               
109607     			2'b01   : WrPendCntNext = u_9c39 ;
           			                                  
109608     			2'b10   : WrPendCntNext = u_dc0b ;
           			                                  
109609     			2'b0    : WrPendCntNext = WrPendCnt ;
           			                                     
109610     			default : WrPendCntNext = 4'b0 ;
           			                                
109611     		endcase
           		       
109612     	end
           	   
109613     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109614     		if ( ! Sys_Clk_RstN )
           		                     
109615     			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
109616     		else	NoPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & WrPendCntNext == 4'b0 & ~ ReqPending );
           		    	                                                                                        
109617     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109618     		if ( ! Sys_Clk_RstN )
           		                     
109619     			NoRdPendingTrans <= #1.0 ( 1'b1 );
           			                                  
109620     		else	NoRdPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & ~ ReqRdPending );
           		    	                                                                    
109621     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109622     		if ( ! Sys_Clk_RstN )
           		                     
109623     			NoWrPendingTrans <= #1.0 ( 1'b1 );
           			                                  
109624     		else	NoWrPendingTrans <= #1.0 ( WrPendCntNext == 4'b0 & ~ ReqWrPending );
           		    	                                                                    
109625     	assign RxEcc_Rdy = Rx1_Rdy;
           	                           
109626     	assign Rx_Rdy = RxEcc_Rdy;
           	                          
109627     	assign WakeUp_Gen = Gen_Req_Vld;
           	                                
109628     	assign Sys_Pwr_WakeUp = WakeUp_Gen;
           	                                   
109629     	assign Tx2Data = Tx1_Data [37:0];
           	                                 
109630     	assign TxEcc_Data =
           	                   
109631     		{			{	Tx1_Data [107]
           		 			 	              
109632     			,	Tx1_Data [106:93]
           			 	                 
109633     			,	Tx1_Data [92:89]
           			 	                
109634     			,	Tx1_Data [88:87]
           			 	                
109635     			,	Tx1_Data [86:80]
           			 	                
109636     			,	Tx1_Data [79:49]
           			 	                
109637     			,	Tx1_Data [48:41]
           			 	                
109638     			,	Tx1_Data [40:38]
           			 	                
109639     			}
           			 
109640     		,
           		 
109641     		Tx2Data
           		       
109642     		};
           		  
109643     	assign Tx_Data = { TxEcc_Data [107:38] , TxEcc_Data [37:0] };
           	                                                             
109644     	assign TxEcc_Head = Tx1_Head;
           	                             
109645     	assign Tx_Head = TxEcc_Head;
           	                            
109646     	assign TxEcc_Tail = Tx1_Tail;
           	                             
109647     	assign Tx_Tail = TxEcc_Tail;
           	                            
109648     	assign TxEcc_Vld = Tx1_Vld;
           	                           
109649     	assign Tx_Vld = TxEcc_Vld;
           	                          
109650     	assign Dbg_Rx_Data_Last = Rx1_Data [37];
           	                                        
109651     	assign Dbg_Rx_Data_Err = Rx1_Data [36];
           	                                       
109652     	assign Dbg_Rx_Data_Datum1_Be = Rx1_Data [17];
           	                                             
109653     	assign Dbg_Rx_Data_Datum1_Byte = Rx1_Data [16:9];
           	                                                 
109654     	assign Dbg_Rx_Data_Datum0_Be = Rx1_Data [8];
           	                                            
109655     	assign Dbg_Rx_Data_Datum0_Byte = Rx1_Data [7:0];
           	                                                
109656     	assign Dbg_Rx_Data_Datum3_Be = Rx1_Data [35];
           	                                             
109657     	assign Dbg_Rx_Data_Datum3_Byte = Rx1_Data [34:27];
           	                                                  
109658     	assign Dbg_Rx_Data_Datum2_Be = Rx1_Data [26];
           	                                             
109659     	assign Dbg_Rx_Data_Datum2_Byte = Rx1_Data [25:18];
           	                                                  
109660     	assign Dbg_Rx_Hdr_Status = Rx1_Data [88:87];
           	                                            
109661     	assign Dbg_Rx_Hdr_Addr = Rx1_Data [79:49];
           	                                          
109662     	assign Dbg_Rx_Hdr_Lock = Rx1_Data [107];
           	                                        
109663     	assign Dbg_Rx_Hdr_Echo = Rx1_Data [40:38];
           	                                          
109664     	assign Dbg_Rx_Hdr_Len1 = Rx1_Data [86:80];
           	                                          
109665     	assign Dbg_Rx_Hdr_User = Rx1_Data [48:41];
           	                                          
109666     	assign Dbg_Rx_Hdr_Opc = Rx1_Data [92:89];
           	                                         
109667     	assign Dbg_Rx_Hdr_RouteId = Rx1_Data [106:93];
           	                                              
109668     	assign Dbg_Tx_Data_Last = Tx_Data [37];
           	                                       
109669     	assign Dbg_Tx_Data_Err = Tx_Data [36];
           	                                      
109670     	assign Dbg_Tx_Data_Datum1_Be = Tx_Data [17];
           	                                            
109671     	assign Dbg_Tx_Data_Datum1_Byte = Tx_Data [16:9];
           	                                                
109672     	assign Dbg_Tx_Data_Datum0_Be = Tx_Data [8];
           	                                           
109673     	assign Dbg_Tx_Data_Datum0_Byte = Tx_Data [7:0];
           	                                               
109674     	assign Dbg_Tx_Data_Datum3_Be = Tx_Data [35];
           	                                            
109675     	assign Dbg_Tx_Data_Datum3_Byte = Tx_Data [34:27];
           	                                                 
109676     	assign Dbg_Tx_Data_Datum2_Be = Tx_Data [26];
           	                                            
109677     	assign Dbg_Tx_Data_Datum2_Byte = Tx_Data [25:18];
           	                                                 
109678     	assign Dbg_Tx_Hdr_Status = Tx_Data [88:87];
           	                                           
109679     	assign Dbg_Tx_Hdr_Addr = Tx_Data [79:49];
           	                                         
109680     	assign Dbg_Tx_Hdr_Lock = Tx_Data [107];
           	                                       
109681     	assign Dbg_Tx_Hdr_Echo = Tx_Data [40:38];
           	                                         
109682     	assign Dbg_Tx_Hdr_Len1 = Tx_Data [86:80];
           	                                         
109683     	assign Dbg_Tx_Hdr_User = Tx_Data [48:41];
           	                                         
109684     	assign Dbg_Tx_Hdr_Opc = Tx_Data [92:89];
           	                                        
109685     	assign Dbg_Tx_Hdr_RouteId = Tx_Data [106:93];
           	                                             
109686     	assign Dbg_Stallnet_PENDINGTRANS = Dbg_Stall == 3'b001;
           	                                                       
109687     	assign Dbg_Stallnet_MONITOREDID = Dbg_Stall == 3'b011;
           	                                                      
109688     	assign Dbg_Stallnet_ORDERING = Dbg_Stall == 3'b100;
           	                                                   
109689     	assign Dbg_Stallnet_INTERLEAVING = Dbg_Stall == 3'b101;
           	                                                       
109690     	assign Dbg_Stallnet_SHAPING = Dbg_Stall == 3'b110;
           	                                                  
109691     	assign Dbg_Stallnet_SECURELOCK = Dbg_Stall == 3'b111;
           	                                                     
109692     	assign Dbg_Stallnet_REASSEMBLYBUFFER = Dbg_Stall == 3'b010;
           	                                                           
109693     	assign GenReqXfer = GenLcl_Req_Vld & GenLcl_Req_Rdy;
           	                                                    
109694     	assign GenReqIsPre = GenLcl_Req_Vld & GenLcl_Req_Opc == 3'b110;
           	                                                               
109695     	assign GenReqIsAbort = GenReqIsPre & ~ GenLcl_Req_Lock;
           	                                                       
109696     		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           		                                                   
109697     			if ( ! Sys_Clk_RstN )
           			                     
109698     				GenReqHead <= #1.0 ( 1'b1 );
           				                            
109699     			else if ( GenReqXfer )
           			                      
109700     				GenReqHead <= #1.0 ( GenLcl_Req_Last );
           				                                       
109701     	// synopsys translate_off
           	                         
109702     	// synthesis translate_off
           	                          
109703     	always @( posedge Sys_Clk )
           	                           
109704     		if ( Sys_Clk == 1'b1 )
           		                      
109705     			if (	~ ( ~ Sys_Clk_RstN )
           			    	                    
109706     			&
           			 
109707     			1'b1
           			    
109708     			&	( GenLcl_Req_Vld & GenReqHead & ~ GenReqIsAbort & GenLcl_Req_SeqUnOrdered ) !== 1'b0
           			 	                                                                                    
109709     			) begin
           			       
109710     				dontStop = 0;
           				             
109711     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109712     				if (!dontStop) begin
           				                    
109713     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted." );
           					                                                                                                                                                                                 
109714     					$stop;
           					      
109715     				end
           				   
109716     			end
           			   
109717     	// synthesis translate_on
           	                         
109718     	// synopsys translate_on
           	                        
109719     	// synopsys translate_off
           	                         
109720     	// synthesis translate_off
           	                          
109721     	always @( posedge Sys_Clk )
           	                           
109722     		if ( Sys_Clk == 1'b1 )
           		                      
109723     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b1111 & RdPendCntInc & ~ RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
109724     				dontStop = 0;
           				             
109725     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109726     				if (!dontStop) begin
           				                    
109727     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt overflow." );
           					                                                                                                                
109728     					$stop;
           					      
109729     				end
           				   
109730     			end
           			   
109731     	// synthesis translate_on
           	                         
109732     	// synopsys translate_on
           	                        
109733     	// synopsys translate_off
           	                         
109734     	// synthesis translate_off
           	                          
109735     	always @( posedge Sys_Clk )
           	                           
109736     		if ( Sys_Clk == 1'b1 )
           		                      
109737     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b0 & ~ RdPendCntInc & RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
109738     				dontStop = 0;
           				             
109739     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109740     				if (!dontStop) begin
           				                    
109741     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt underflow." );
           					                                                                                                                 
109742     					$stop;
           					      
109743     				end
           				   
109744     			end
           			   
109745     	// synthesis translate_on
           	                         
109746     	// synopsys translate_on
           	                        
109747     	// synopsys translate_off
           	                         
109748     	// synthesis translate_off
           	                          
109749     	always @( posedge Sys_Clk )
           	                           
109750     		if ( Sys_Clk == 1'b1 )
           		                      
109751     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b1111 & WrPendCntInc & ~ WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
109752     				dontStop = 0;
           				             
109753     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109754     				if (!dontStop) begin
           				                    
109755     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt overflow." );
           					                                                                                                                
109756     					$stop;
           					      
109757     				end
           				   
109758     			end
           			   
109759     	// synthesis translate_on
           	                         
109760     	// synopsys translate_on
           	                        
109761     	// synopsys translate_off
           	                         
109762     	// synthesis translate_off
           	                          
109763     	always @( posedge Sys_Clk )
           	                           
109764     		if ( Sys_Clk == 1'b1 )
           		                      
109765     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b0 & ~ WrPendCntInc & WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
109766     				dontStop = 0;
           				             
109767     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109768     				if (!dontStop) begin
           				                    
109769     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt underflow." );
           					                                                                                                                 
109770     					$stop;
           					      
109771     				end
           				   
109772     			end
           			   
109773     	// synthesis translate_on
           	                         
109774     	// synopsys translate_on
           	                        
109775     	// synopsys translate_off
           	                         
109776     	// synthesis translate_off
           	                          
109777     	rsnoc_z_H_R_N_G_Ht_Rc_U_U_fb7e8c4f Igc(
           	                                       
109778     		.Clk( Sys_Clk )
           		               
109779     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
109780     	,	.Clk_En( Sys_Clk_En )
           	 	                     
109781     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
109782     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
109783     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
109784     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
109785     	,	.Gen_Req_Addr( Gen_Req_Addr )
           	 	                             
109786     	,	.Gen_Req_Be( Gen_Req_Be )
           	 	                         
109787     	,	.Gen_Req_BurstType( Gen_Req_BurstType )
           	 	                                       
109788     	,	.Gen_Req_Data( Gen_Req_Data )
           	 	                             
109789     	,	.Gen_Req_Last( Gen_Req_Last )
           	 	                             
109790     	,	.Gen_Req_Len1( Gen_Req_Len1 )
           	 	                             
109791     	,	.Gen_Req_Lock( Gen_Req_Lock )
           	 	                             
109792     	,	.Gen_Req_Opc( Gen_Req_Opc )
           	 	                           
109793     	,	.Gen_Req_Rdy( Gen_Req_Rdy )
           	 	                           
109794     	,	.Gen_Req_SeqId( Gen_Req_SeqId )
           	 	                               
109795     	,	.Gen_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                             
109796     	,	.Gen_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                       
109797     	,	.Gen_Req_User( Gen_Req_User )
           	 	                             
109798     	,	.Gen_Req_Vld( Gen_Req_Vld )
           	 	                           
109799     	);
           	  
109800     	// synthesis translate_on
           	                         
109801     	// synopsys translate_on
           	                        
109802     endmodule
                    
109803     
           
109804     
           
109805     
           
109806     // FlexNoC version    : 4.7.0
                                        
109807     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
109808     // Exported Structure : /Specification.Architecture.Structure
                                                                        
109809     // ExportOption       : /verilog
                                           
109810     
           
109811     `timescale 1ps/1ps
                             
109812     module rsnoc_z_H_R_G_G2_Tt_U_5a27e577 (
                                                  
109813     	IdInfo_0_AddrMask
           	                 
109814     ,	IdInfo_0_Id
            	           
109815     ,	Translation_0_Found
            	                   
109816     ,	Translation_0_Key
            	                 
109817     ,	Translation_0_MatchId
            	                     
109818     ,	Translation_1_Found
            	                   
109819     ,	Translation_1_Key
            	                 
109820     ,	Translation_1_MatchId
            	                     
109821     );
             
109822     	output [31:0] IdInfo_0_AddrMask     ;
           	                                     
109823     	input  [3:0]  IdInfo_0_Id           ;
           	                                     
109824     	output        Translation_0_Found   ;
           	                                     
109825     	input  [29:0] Translation_0_Key     ;
           	                                     
109826     	output [3:0]  Translation_0_MatchId ;
           	                                     
109827     	output        Translation_1_Found   ;
           	                                     
109828     	input  [29:0] Translation_1_Key     ;
           	                                     
109829     	output [3:0]  Translation_1_MatchId ;
           	                                     
109830     	reg  [29:0] u_1317       ;
           	                          
109831     	wire [14:0] u_7e0b       ;
           	                          
109832     	wire [14:0] u_9a74       ;
           	                          
109833     	wire        CnMatch_0_0  ;
           	                          
109834     	wire        CnMatch_0_1  ;
           	                          
109835     	wire        CnMatch_0_10 ;
           	                          
109836     	wire        CnMatch_0_11 ;
           	                          
109837     	wire        CnMatch_0_12 ;
           	                          
109838     	wire        CnMatch_0_13 ;
           	                          
109839     	wire        CnMatch_0_14 ;
           	                          
109840     	wire        CnMatch_0_2  ;
           	                          
109841     	wire        CnMatch_0_3  ;
           	                          
109842     	wire        CnMatch_0_4  ;
           	                          
109843     	wire        CnMatch_0_5  ;
           	                          
109844     	wire        CnMatch_0_6  ;
           	                          
109845     	wire        CnMatch_0_7  ;
           	                          
109846     	wire        CnMatch_0_8  ;
           	                          
109847     	wire        CnMatch_0_9  ;
           	                          
109848     	wire        CnMatch_1_0  ;
           	                          
109849     	wire        CnMatch_1_1  ;
           	                          
109850     	wire        CnMatch_1_10 ;
           	                          
109851     	wire        CnMatch_1_11 ;
           	                          
109852     	wire        CnMatch_1_12 ;
           	                          
109853     	wire        CnMatch_1_13 ;
           	                          
109854     	wire        CnMatch_1_14 ;
           	                          
109855     	wire        CnMatch_1_2  ;
           	                          
109856     	wire        CnMatch_1_3  ;
           	                          
109857     	wire        CnMatch_1_4  ;
           	                          
109858     	wire        CnMatch_1_5  ;
           	                          
109859     	wire        CnMatch_1_6  ;
           	                          
109860     	wire        CnMatch_1_7  ;
           	                          
109861     	wire        CnMatch_1_8  ;
           	                          
109862     	wire        CnMatch_1_9  ;
           	                          
109863     	wire [14:0] SnMatch_0    ;
           	                          
109864     	wire [14:0] SnMatch_1    ;
           	                          
109865     	assign IdInfo_0_AddrMask = { u_1317 , 2'b11 };
           	                                              
109866     	always @( IdInfo_0_Id ) begin
           	                             
109867     		case ( IdInfo_0_Id )
           		                    
109868     			4'b1110 : u_1317 = 30'b011111111111111111111111111111 ;
           			                                                       
109869     			4'b1101 : u_1317 = 30'b000111111111111111111111111111 ;
           			                                                       
109870     			4'b1100 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109871     			4'b1011 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109872     			4'b1010 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109873     			4'b1001 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109874     			4'b1000 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109875     			4'b0111 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109876     			4'b0110 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109877     			4'b0101 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109878     			4'b0100 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109879     			4'b0011 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109880     			4'b0010 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109881     			4'b0001 : u_1317 = 30'b000000000000000001111111111111 ;
           			                                                       
109882     			4'b0    : u_1317 = 30'b000000000000000001111111111111 ;
           			                                                       
109883     			default : u_1317 = 30'b0 ;
           			                          
109884     		endcase
           		       
109885     	end
           	   
109886     	assign CnMatch_0_14 = ( Translation_0_Key & 30'b100000000000000000000000000000 ) == 30'b000000000000000000000000000000;
           	                                                                                                                       
109887     	assign CnMatch_0_13 = ( Translation_0_Key & 30'b111000000000000000000000000000 ) == 30'b101000000000000000000000000000;
           	                                                                                                                       
109888     	assign CnMatch_0_12 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100011000000000000000000000000;
           	                                                                                                                       
109889     	assign CnMatch_0_11 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100010000000000000000000000000;
           	                                                                                                                       
109890     	assign CnMatch_0_10 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100001000000000000000000000000;
           	                                                                                                                       
109891     	assign CnMatch_0_9 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100000000000000000000000000000;
           	                                                                                                                      
109892     	assign CnMatch_0_8 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100100000000000000000000000;
           	                                                                                                                      
109893     	assign CnMatch_0_7 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000101000000000000000;
           	                                                                                                                      
109894     	assign CnMatch_0_6 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000011100000000000000;
           	                                                                                                                      
109895     	assign CnMatch_0_5 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010100000000000000;
           	                                                                                                                      
109896     	assign CnMatch_0_4 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010000000000000000;
           	                                                                                                                      
109897     	assign CnMatch_0_3 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000001000000000000000;
           	                                                                                                                      
109898     	assign CnMatch_0_2 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000000100000000000000;
           	                                                                                                                      
109899     	assign CnMatch_0_1 = ( Translation_0_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001110000000000000;
           	                                                                                                                      
109900     	assign CnMatch_0_0 = ( Translation_0_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001100000000000000;
           	                                                                                                                      
109901     	assign SnMatch_0 =
           	                  
109902     		{
           		 
109903     		CnMatch_0_14
           		            
109904     		,
           		 
109905     		CnMatch_0_13
           		            
109906     		,
           		 
109907     		CnMatch_0_12
           		            
109908     		,
           		 
109909     		CnMatch_0_11
           		            
109910     		,
           		 
109911     		CnMatch_0_10
           		            
109912     		,
           		 
109913     		CnMatch_0_9
           		           
109914     		,
           		 
109915     		CnMatch_0_8
           		           
109916     		,
           		 
109917     		CnMatch_0_7
           		           
109918     		,
           		 
109919     		CnMatch_0_6
           		           
109920     		,
           		 
109921     		CnMatch_0_5
           		           
109922     		,
           		 
109923     		CnMatch_0_4
           		           
109924     		,
           		 
109925     		CnMatch_0_3
           		           
109926     		,
           		 
109927     		CnMatch_0_2
           		           
109928     		,
           		 
109929     		CnMatch_0_1
           		           
109930     		,
           		 
109931     		CnMatch_0_0
           		           
109932     		};
           		  
109933     	rsnoc_z_T_C_S_C_L_R_S_Lf_15 uslf( .Found( Translation_0_Found ) , .I( SnMatch_0 ) , .O( u_7e0b ) );
           	                                                                                                   
109934     	rsnoc_z_T_C_S_C_L_R_E_z_15 ue( .I( u_7e0b ) , .O( Translation_0_MatchId ) );
           	                                                                            
109935     	assign CnMatch_1_14 = ( Translation_1_Key & 30'b100000000000000000000000000000 ) == 30'b000000000000000000000000000000;
           	                                                                                                                       
109936     	assign CnMatch_1_13 = ( Translation_1_Key & 30'b111000000000000000000000000000 ) == 30'b101000000000000000000000000000;
           	                                                                                                                       
109937     	assign CnMatch_1_12 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100011000000000000000000000000;
           	                                                                                                                       
109938     	assign CnMatch_1_11 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100010000000000000000000000000;
           	                                                                                                                       
109939     	assign CnMatch_1_10 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100001000000000000000000000000;
           	                                                                                                                       
109940     	assign CnMatch_1_9 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100000000000000000000000000000;
           	                                                                                                                      
109941     	assign CnMatch_1_8 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100100000000000000000000000;
           	                                                                                                                      
109942     	assign CnMatch_1_7 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000101000000000000000;
           	                                                                                                                      
109943     	assign CnMatch_1_6 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000011100000000000000;
           	                                                                                                                      
109944     	assign CnMatch_1_5 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010100000000000000;
           	                                                                                                                      
109945     	assign CnMatch_1_4 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010000000000000000;
           	                                                                                                                      
109946     	assign CnMatch_1_3 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000001000000000000000;
           	                                                                                                                      
109947     	assign CnMatch_1_2 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000000100000000000000;
           	                                                                                                                      
109948     	assign CnMatch_1_1 = ( Translation_1_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001110000000000000;
           	                                                                                                                      
109949     	assign CnMatch_1_0 = ( Translation_1_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001100000000000000;
           	                                                                                                                      
109950     	assign SnMatch_1 =
           	                  
109951     		{
           		 
109952     		CnMatch_1_14
           		            
109953     		,
           		 
109954     		CnMatch_1_13
           		            
109955     		,
           		 
109956     		CnMatch_1_12
           		            
109957     		,
           		 
109958     		CnMatch_1_11
           		            
109959     		,
           		 
109960     		CnMatch_1_10
           		            
109961     		,
           		 
109962     		CnMatch_1_9
           		           
109963     		,
           		 
109964     		CnMatch_1_8
           		           
109965     		,
           		 
109966     		CnMatch_1_7
           		           
109967     		,
           		 
109968     		CnMatch_1_6
           		           
109969     		,
           		 
109970     		CnMatch_1_5
           		           
109971     		,
           		 
109972     		CnMatch_1_4
           		           
109973     		,
           		 
109974     		CnMatch_1_3
           		           
109975     		,
           		 
109976     		CnMatch_1_2
           		           
109977     		,
           		 
109978     		CnMatch_1_1
           		           
109979     		,
           		 
109980     		CnMatch_1_0
           		           
109981     		};
           		  
109982     	rsnoc_z_T_C_S_C_L_R_S_Lf_15 uslf16( .Found( Translation_1_Found ) , .I( SnMatch_1 ) , .O( u_9a74 ) );
           	                                                                                                     
109983     	rsnoc_z_T_C_S_C_L_R_E_z_15 ue17( .I( u_9a74 ) , .O( Translation_1_MatchId ) );
           	                                                                              
109984     endmodule
                    
109985     
           
109986     
           
109987     
           
109988     // FlexNoC version    : 4.7.0
                                        
109989     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
109990     // Exported Structure : /Specification.Architecture.Structure
                                                                        
109991     // ExportOption       : /verilog
                                           
109992     
           
109993     `timescale 1ps/1ps
                             
109994     module rsnoc_z_H_R_G_T2_Tt_Sp_78292c1e (
                                                   
109995     	IdInfo_0_AddrBase
           	                 
109996     ,	IdInfo_0_AddrMask
            	                 
109997     ,	IdInfo_0_Debug
            	              
109998     ,	IdInfo_1_AddrBase
            	                 
109999     ,	IdInfo_1_AddrMask
            	                 
110000     ,	IdInfo_1_Debug
            	              
110001     ,	Translation_0_Aperture
            	                      
110002     ,	Translation_0_PathFound
            	                       
110003     ,	Translation_0_SubFound
            	                      
110004     );
             
110005     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
110006     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
110007     	output        IdInfo_0_Debug          ;
           	                                       
110008     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
110009     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
110010     	output        IdInfo_1_Debug          ;
           	                                       
110011     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
110012     	output        Translation_0_PathFound ;
           	                                       
110013     	output        Translation_0_SubFound  ;
           	                                       
110014     	wire [8:0] u_28b6 ;
           	                   
110015     	assign IdInfo_0_AddrBase = 30'b000000000000000000000000000000;
           	                                                              
110016     	assign IdInfo_0_AddrMask = 30'b111000000000000000000000000000;
           	                                                              
110017     	assign IdInfo_0_Debug = 1'b0;
           	                             
110018     	assign IdInfo_1_AddrBase = 30'b000000000000000000000000000000;
           	                                                              
110019     	assign IdInfo_1_AddrMask = 30'b111000000000000000000000000000;
           	                                                              
110020     	assign IdInfo_1_Debug = 1'b0;
           	                             
110021     	assign u_28b6 = Translation_0_Aperture;
           	                                       
110022     	assign Translation_0_PathFound = ( u_28b6 & 9'b110011111 ) == 9'b000010110;
           	                                                                           
110023     	assign Translation_0_SubFound = 1'b1;
           	                                     
110024     endmodule
                    
110025     
           
110026     `timescale 1ps/1ps
                             
110027     module rsnoc_z_H_R_G_T2_Tt_U_ec3b275b (
                                                  
110028     	IdInfo_0_AddrBase
           	                 
110029     ,	IdInfo_0_AddrMask
            	                 
110030     ,	IdInfo_0_Debug
            	              
110031     ,	IdInfo_1_AddrBase
            	                 
110032     ,	IdInfo_1_AddrMask
            	                 
110033     ,	IdInfo_1_Debug
            	              
110034     ,	Translation_0_Aperture
            	                      
110035     ,	Translation_0_PathFound
            	                       
110036     ,	Translation_0_SubFound
            	                      
110037     );
             
110038     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
110039     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
110040     	output        IdInfo_0_Debug          ;
           	                                       
110041     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
110042     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
110043     	output        IdInfo_1_Debug          ;
           	                                       
110044     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
110045     	output        Translation_0_PathFound ;
           	                                       
110046     	output        Translation_0_SubFound  ;
           	                                       
110047     	rsnoc_z_H_R_G_T2_Tt_Sp_78292c1e Isp(
           	                                    
110048     		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
110049     	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
110050     	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
110051     	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
110052     	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
110053     	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
110054     	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
110055     	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
110056     	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
110057     	);
           	  
110058     endmodule
                    
110059     
           
110060     
           
110061     
           
110062     // FlexNoC version    : 4.7.0
                                        
110063     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
110064     // Exported Structure : /Specification.Architecture.Structure
                                                                        
110065     // ExportOption       : /verilog
                                           
110066     
           
110067     `timescale 1ps/1ps
                             
110068     module rsnoc_z_T_C_S_C_L_R_E_z_4 ( I , O );
                                                      
110069     	input  [3:0] I ;
           	                
110070     	output [1:0] O ;
           	                
110071     	wire  u_214c ;
           	              
110072     	assign u_214c = I [3] | I [2];
           	                              
110073     	assign O = { u_214c , I [3] | I [1] };
           	                                      
110074     endmodule
                    
110075     
           
110076     `timescale 1ps/1ps
                             
110077     module rsnoc_z_H_R_U_A_Pc_I4 ( I , O );
                                                  
110078     	input  [3:0] I ;
           	                
110079     	output [2:0] O ;
           	                
110080     	wire [1:0] A      ;
           	                   
110081     	wire [1:0] B      ;
           	                   
110082     	wire [3:0] In_0_0 ;
           	                   
110083     	wire [1:0] In_1_0 ;
           	                   
110084     	wire [1:0] In_1_1 ;
           	                   
110085     	wire [1:0] S0_0_0 ;
           	                   
110086     	wire [1:0] S1_0_0 ;
           	                   
110087     	wire       X0     ;
           	                   
110088     	wire       X1     ;
           	                   
110089     	wire       X2     ;
           	                   
110090     	wire       Y1     ;
           	                   
110091     	assign In_0_0 = I;
           	                  
110092     	rsnoc_z_H_R_U_A_R_I4 ur( .In( In_0_0 ) , .S0( S0_0_0 ) , .S1( S1_0_0 ) );
           	                                                                         
110093     	assign In_1_1 = { S1_0_0 };
           	                           
110094     	assign B = In_1_1;
           	                  
110095     	assign In_1_0 = S0_0_0;
           	                       
110096     	assign A = In_1_0;
           	                  
110097     	rsnoc_z_H_R_U_A_R_I2 ur14( .In( A ) , .S0( X0 ) , .S1( Y1 ) );
           	                                                              
110098     	rsnoc_z_H_R_U_A_R_I3 ur16( .In( { B , Y1 } ) , .S0( X1 ) , .S1( X2 ) );
           	                                                                       
110099     	assign O = { X2 , X1 , X0 };
           	                            
110100     endmodule
                    
110101     
           
110102     `timescale 1ps/1ps
                             
110103     module rsnoc_z_T_C_S_C_L_R_S_M_4 ( I , O );
                                                      
110104     	input  [3:0] I ;
           	                
110105     	output [3:0] O ;
           	                
110106     	wire  u_2    ;
           	              
110107     	wire  u_214c ;
           	              
110108     	wire  u_4d57 ;
           	              
110109     	wire  u_5b4f ;
           	              
110110     	assign u_4d57 = I [3];
           	                      
110111     	assign u_214c = u_4d57 | I [2];
           	                               
110112     	assign u_2 = ~ u_214c;
           	                      
110113     	assign u_5b4f = I [1];
           	                      
110114     	assign O = { I [3] , ~ u_4d57 & I [2] , u_2 & I [1] , u_2 & ~ u_5b4f & I [0] };
           	                                                                               
110115     endmodule
                    
110116     
           
110117     `timescale 1ps/1ps
                             
110118     module rsnoc_z_H_R_U_C_C_C2d_4d70729c_W2 (
                                                     
110119     	Rd_Data
           	       
110120     ,	Rd_Pop
            	      
110121     ,	Rd_Vld
            	      
110122     ,	Sys_Clk
            	       
110123     ,	Sys_Clk_ClkS
            	            
110124     ,	Sys_Clk_En
            	          
110125     ,	Sys_Clk_EnS
            	           
110126     ,	Sys_Clk_RetRstN
            	               
110127     ,	Sys_Clk_RstN
            	            
110128     ,	Sys_Clk_Tm
            	          
110129     ,	Sys_Pwr_Idle
            	            
110130     ,	Sys_Pwr_WakeUp
            	              
110131     ,	Wr_Data
            	       
110132     ,	Wr_Push
            	       
110133     );
             
110134     	output [1:0] Rd_Data         ;
           	                              
110135     	input        Rd_Pop          ;
           	                              
110136     	output       Rd_Vld          ;
           	                              
110137     	input        Sys_Clk         ;
           	                              
110138     	input        Sys_Clk_ClkS    ;
           	                              
110139     	input        Sys_Clk_En      ;
           	                              
110140     	input        Sys_Clk_EnS     ;
           	                              
110141     	input        Sys_Clk_RetRstN ;
           	                              
110142     	input        Sys_Clk_RstN    ;
           	                              
110143     	input        Sys_Clk_Tm      ;
           	                              
110144     	output       Sys_Pwr_Idle    ;
           	                              
110145     	output       Sys_Pwr_WakeUp  ;
           	                              
110146     	input  [1:0] Wr_Data         ;
           	                              
110147     	input        Wr_Push         ;
           	                              
110148     	wire       u_4072 ;
           	                   
110149     	wire       u_7bab ;
           	                   
110150     	wire [3:0] u_a58e ;
           	                   
110151     	wire [3:0] u_ae09 ;
           	                   
110152     	wire       u_c39d ;
           	                   
110153     	wire [3:0] E      ;
           	                   
110154     	reg  [1:0] Fc_0   ;
           	                   
110155     	reg  [1:0] Fc_1   ;
           	                   
110156     	reg  [1:0] Fc_2   ;
           	                   
110157     	reg  [1:0] Fc_3   ;
           	                   
110158     	wire [1:0] In     ;
           	                   
110159     	wire [3:0] M      ;
           	                   
110160     	wire [3:0] R      ;
           	                   
110161     	wire [3:0] S      ;
           	                   
110162     	reg  [3:0] V      ;
           	                   
110163     	assign M = { 1'b1 , 1'b1 , 1'b1 , 1'b1 };
           	                                         
110164     	assign In = { Wr_Data };
           	                        
110165     	assign E = { 4 { Wr_Push }  } & u_ae09 | { 4 { Rd_Pop }  } & u_a58e & V;
           	                                                                        
110166     	assign S = { V [2:0] , 1'b0 };
           	                              
110167     	assign u_c39d = S [1];
           	                      
110168     	assign u_7bab = S [2];
           	                      
110169     	assign u_4072 = S [3];
           	                      
110170     	assign Rd_Data =
           	                
110171     				{ 2 { R [0] }  } & Fc_0
           				                       
110172     		|		{ 2 { R [1] }  } & Fc_1
           		 		                       
110173     		|		{ 2 { R [2] }  } & Fc_2
           		 		                       
110174     		|		{ 2 { R [3] }  } & Fc_3;
           		 		                        
110175     	rsnoc_z_T_C_S_C_L_R_S_M_4 usm( .I( M ) , .O( R ) );
           	                                                   
110176     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
110177     		if ( ! Sys_Clk_RstN )
           		                     
110178     			V <= #1.0 ( 4'b0 );
           			                   
110179     		else if ( Wr_Push ^ Rd_Pop )
           		                            
110180     			V <= #1.0 ( Wr_Push ? { 1'b1 , V [3:1] } : { V [2:0] , 1'b0 } );
           			                    <font color = "red">-1-</font>  
           			                    <font color = "red">==></font>  
           			                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109525     	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
109526     	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
109527     	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
           	 	                                 
109528     	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
109529     	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                     
109530     	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
109531     	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
109532     	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
109533     	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
109534     	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
109535     	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
109536     	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
109537     	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
109538     	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
109539     	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
109540     	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
109541     	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
109542     	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
109543     	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
109544     	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
109545     	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
109546     	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
109547     	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
109548     	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
109549     	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
109550     	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
109551     	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
109552     	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
109553     	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
109554     	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
109555     	,	.Sys_Clk( Sys_Clk )
           	 	                   
109556     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
109557     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
109558     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
109559     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
109560     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
109561     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
109562     	,	.Sys_Pwr_Idle( u_Idle )
           	 	                       
109563     	,	.Sys_Pwr_WakeUp( u_WakeUp )
           	 	                           
109564     	);
           	  
109565     	assign ReqPending = u_244c & Gen0_Req_Vld;
           	                                          
109566     	assign ReqRdPending = ReqPending & ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
           	                                                                                                                
109567     	assign RdPendCntInc = ReqRdPending & Gen0_Req_Rdy;
           	                                                  
109568     	assign RdPendCntDec =
           	                     
109569     				GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy
           				                                                 
109570     		&	( GenLcl_Rsp_Opc == 3'b000 | GenLcl_Rsp_Opc == 3'b001 | GenLcl_Rsp_Opc == 3'b010 );
           		 	                                                                                   
109571     	assign RdPendCntEn = RdPendCntInc ^ RdPendCntDec;
           	                                                 
109572     	assign u_76e9 = RdPendCnt + 4'b0001;
           	                                    
109573     	assign u_2ee2 = RdPendCnt - 4'b0001;
           	                                    
109574     	assign ReqWrPending = ReqPending & ( Gen0_Req_Opc == 3'b100 | Gen0_Req_Opc == 3'b101 );
           	                                                                                       
109575     	assign WrPendCntInc = ReqWrPending & Gen0_Req_Rdy;
           	                                                  
109576     	assign WrPendCntDec = GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy & ( GenLcl_Rsp_Opc == 3'b100 | GenLcl_Rsp_Opc == 3'b101 );
           	                                                                                                                                  
109577     	assign WrPendCntEn = WrPendCntInc ^ WrPendCntDec;
           	                                                 
109578     	assign u_9c39 = WrPendCnt + 4'b0001;
           	                                    
109579     	assign u_dc0b = WrPendCnt - 4'b0001;
           	                                    
109580     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109581     		if ( ! Sys_Clk_RstN )
           		                     
109582     			u_244c <= #1.0 ( 1'b1 );
           			                        
109583     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		                                       
109584     			u_244c <= #1.0 ( Gen0_Req_Last );
           			                                 
109585     	assign uRdPendCntNext_caseSel = { ~ RdPendCntInc & RdPendCntDec , RdPendCntInc & ~ RdPendCntDec } ;
           	                                                                                                   
109586     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109587     		if ( ! Sys_Clk_RstN )
           		                     
109588     			RdPendCnt <= #1.0 ( 4'b0 );
           			                           
109589     		else if ( RdPendCntEn )
           		                       
109590     			RdPendCnt <= #1.0 ( RdPendCntNext );
           			                                    
109591     	always @( RdPendCnt or uRdPendCntNext_caseSel or u_2ee2 or u_76e9 ) begin
           	                                                                         
109592     		case ( uRdPendCntNext_caseSel )
           		                               
109593     			2'b01   : RdPendCntNext = u_76e9 ;
           			                                  
109594     			2'b10   : RdPendCntNext = u_2ee2 ;
           			                                  
109595     			2'b0    : RdPendCntNext = RdPendCnt ;
           			                                     
109596     			default : RdPendCntNext = 4'b0 ;
           			                                
109597     		endcase
           		       
109598     	end
           	   
109599     	assign uWrPendCntNext_caseSel = { ~ WrPendCntInc & WrPendCntDec , WrPendCntInc & ~ WrPendCntDec } ;
           	                                                                                                   
109600     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109601     		if ( ! Sys_Clk_RstN )
           		                     
109602     			WrPendCnt <= #1.0 ( 4'b0 );
           			                           
109603     		else if ( WrPendCntEn )
           		                       
109604     			WrPendCnt <= #1.0 ( WrPendCntNext );
           			                                    
109605     	always @( WrPendCnt or uWrPendCntNext_caseSel or u_9c39 or u_dc0b ) begin
           	                                                                         
109606     		case ( uWrPendCntNext_caseSel )
           		                               
109607     			2'b01   : WrPendCntNext = u_9c39 ;
           			                                  
109608     			2'b10   : WrPendCntNext = u_dc0b ;
           			                                  
109609     			2'b0    : WrPendCntNext = WrPendCnt ;
           			                                     
109610     			default : WrPendCntNext = 4'b0 ;
           			                                
109611     		endcase
           		       
109612     	end
           	   
109613     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109614     		if ( ! Sys_Clk_RstN )
           		                     
109615     			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
109616     		else	NoPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & WrPendCntNext == 4'b0 & ~ ReqPending );
           		    	                                                                                        
109617     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109618     		if ( ! Sys_Clk_RstN )
           		                     
109619     			NoRdPendingTrans <= #1.0 ( 1'b1 );
           			                                  
109620     		else	NoRdPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & ~ ReqRdPending );
           		    	                                                                    
109621     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109622     		if ( ! Sys_Clk_RstN )
           		                     
109623     			NoWrPendingTrans <= #1.0 ( 1'b1 );
           			                                  
109624     		else	NoWrPendingTrans <= #1.0 ( WrPendCntNext == 4'b0 & ~ ReqWrPending );
           		    	                                                                    
109625     	assign RxEcc_Rdy = Rx1_Rdy;
           	                           
109626     	assign Rx_Rdy = RxEcc_Rdy;
           	                          
109627     	assign WakeUp_Gen = Gen_Req_Vld;
           	                                
109628     	assign Sys_Pwr_WakeUp = WakeUp_Gen;
           	                                   
109629     	assign Tx2Data = Tx1_Data [37:0];
           	                                 
109630     	assign TxEcc_Data =
           	                   
109631     		{			{	Tx1_Data [107]
           		 			 	              
109632     			,	Tx1_Data [106:93]
           			 	                 
109633     			,	Tx1_Data [92:89]
           			 	                
109634     			,	Tx1_Data [88:87]
           			 	                
109635     			,	Tx1_Data [86:80]
           			 	                
109636     			,	Tx1_Data [79:49]
           			 	                
109637     			,	Tx1_Data [48:41]
           			 	                
109638     			,	Tx1_Data [40:38]
           			 	                
109639     			}
           			 
109640     		,
           		 
109641     		Tx2Data
           		       
109642     		};
           		  
109643     	assign Tx_Data = { TxEcc_Data [107:38] , TxEcc_Data [37:0] };
           	                                                             
109644     	assign TxEcc_Head = Tx1_Head;
           	                             
109645     	assign Tx_Head = TxEcc_Head;
           	                            
109646     	assign TxEcc_Tail = Tx1_Tail;
           	                             
109647     	assign Tx_Tail = TxEcc_Tail;
           	                            
109648     	assign TxEcc_Vld = Tx1_Vld;
           	                           
109649     	assign Tx_Vld = TxEcc_Vld;
           	                          
109650     	assign Dbg_Rx_Data_Last = Rx1_Data [37];
           	                                        
109651     	assign Dbg_Rx_Data_Err = Rx1_Data [36];
           	                                       
109652     	assign Dbg_Rx_Data_Datum1_Be = Rx1_Data [17];
           	                                             
109653     	assign Dbg_Rx_Data_Datum1_Byte = Rx1_Data [16:9];
           	                                                 
109654     	assign Dbg_Rx_Data_Datum0_Be = Rx1_Data [8];
           	                                            
109655     	assign Dbg_Rx_Data_Datum0_Byte = Rx1_Data [7:0];
           	                                                
109656     	assign Dbg_Rx_Data_Datum3_Be = Rx1_Data [35];
           	                                             
109657     	assign Dbg_Rx_Data_Datum3_Byte = Rx1_Data [34:27];
           	                                                  
109658     	assign Dbg_Rx_Data_Datum2_Be = Rx1_Data [26];
           	                                             
109659     	assign Dbg_Rx_Data_Datum2_Byte = Rx1_Data [25:18];
           	                                                  
109660     	assign Dbg_Rx_Hdr_Status = Rx1_Data [88:87];
           	                                            
109661     	assign Dbg_Rx_Hdr_Addr = Rx1_Data [79:49];
           	                                          
109662     	assign Dbg_Rx_Hdr_Lock = Rx1_Data [107];
           	                                        
109663     	assign Dbg_Rx_Hdr_Echo = Rx1_Data [40:38];
           	                                          
109664     	assign Dbg_Rx_Hdr_Len1 = Rx1_Data [86:80];
           	                                          
109665     	assign Dbg_Rx_Hdr_User = Rx1_Data [48:41];
           	                                          
109666     	assign Dbg_Rx_Hdr_Opc = Rx1_Data [92:89];
           	                                         
109667     	assign Dbg_Rx_Hdr_RouteId = Rx1_Data [106:93];
           	                                              
109668     	assign Dbg_Tx_Data_Last = Tx_Data [37];
           	                                       
109669     	assign Dbg_Tx_Data_Err = Tx_Data [36];
           	                                      
109670     	assign Dbg_Tx_Data_Datum1_Be = Tx_Data [17];
           	                                            
109671     	assign Dbg_Tx_Data_Datum1_Byte = Tx_Data [16:9];
           	                                                
109672     	assign Dbg_Tx_Data_Datum0_Be = Tx_Data [8];
           	                                           
109673     	assign Dbg_Tx_Data_Datum0_Byte = Tx_Data [7:0];
           	                                               
109674     	assign Dbg_Tx_Data_Datum3_Be = Tx_Data [35];
           	                                            
109675     	assign Dbg_Tx_Data_Datum3_Byte = Tx_Data [34:27];
           	                                                 
109676     	assign Dbg_Tx_Data_Datum2_Be = Tx_Data [26];
           	                                            
109677     	assign Dbg_Tx_Data_Datum2_Byte = Tx_Data [25:18];
           	                                                 
109678     	assign Dbg_Tx_Hdr_Status = Tx_Data [88:87];
           	                                           
109679     	assign Dbg_Tx_Hdr_Addr = Tx_Data [79:49];
           	                                         
109680     	assign Dbg_Tx_Hdr_Lock = Tx_Data [107];
           	                                       
109681     	assign Dbg_Tx_Hdr_Echo = Tx_Data [40:38];
           	                                         
109682     	assign Dbg_Tx_Hdr_Len1 = Tx_Data [86:80];
           	                                         
109683     	assign Dbg_Tx_Hdr_User = Tx_Data [48:41];
           	                                         
109684     	assign Dbg_Tx_Hdr_Opc = Tx_Data [92:89];
           	                                        
109685     	assign Dbg_Tx_Hdr_RouteId = Tx_Data [106:93];
           	                                             
109686     	assign Dbg_Stallnet_PENDINGTRANS = Dbg_Stall == 3'b001;
           	                                                       
109687     	assign Dbg_Stallnet_MONITOREDID = Dbg_Stall == 3'b011;
           	                                                      
109688     	assign Dbg_Stallnet_ORDERING = Dbg_Stall == 3'b100;
           	                                                   
109689     	assign Dbg_Stallnet_INTERLEAVING = Dbg_Stall == 3'b101;
           	                                                       
109690     	assign Dbg_Stallnet_SHAPING = Dbg_Stall == 3'b110;
           	                                                  
109691     	assign Dbg_Stallnet_SECURELOCK = Dbg_Stall == 3'b111;
           	                                                     
109692     	assign Dbg_Stallnet_REASSEMBLYBUFFER = Dbg_Stall == 3'b010;
           	                                                           
109693     	assign GenReqXfer = GenLcl_Req_Vld & GenLcl_Req_Rdy;
           	                                                    
109694     	assign GenReqIsPre = GenLcl_Req_Vld & GenLcl_Req_Opc == 3'b110;
           	                                                               
109695     	assign GenReqIsAbort = GenReqIsPre & ~ GenLcl_Req_Lock;
           	                                                       
109696     		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           		                                                   
109697     			if ( ! Sys_Clk_RstN )
           			                     
109698     				GenReqHead <= #1.0 ( 1'b1 );
           				                            
109699     			else if ( GenReqXfer )
           			                      
109700     				GenReqHead <= #1.0 ( GenLcl_Req_Last );
           				                                       
109701     	// synopsys translate_off
           	                         
109702     	// synthesis translate_off
           	                          
109703     	always @( posedge Sys_Clk )
           	                           
109704     		if ( Sys_Clk == 1'b1 )
           		                      
109705     			if (	~ ( ~ Sys_Clk_RstN )
           			    	                    
109706     			&
           			 
109707     			1'b1
           			    
109708     			&	( GenLcl_Req_Vld & GenReqHead & ~ GenReqIsAbort & GenLcl_Req_SeqUnOrdered ) !== 1'b0
           			 	                                                                                    
109709     			) begin
           			       
109710     				dontStop = 0;
           				             
109711     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109712     				if (!dontStop) begin
           				                    
109713     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted." );
           					                                                                                                                                                                                 
109714     					$stop;
           					      
109715     				end
           				   
109716     			end
           			   
109717     	// synthesis translate_on
           	                         
109718     	// synopsys translate_on
           	                        
109719     	// synopsys translate_off
           	                         
109720     	// synthesis translate_off
           	                          
109721     	always @( posedge Sys_Clk )
           	                           
109722     		if ( Sys_Clk == 1'b1 )
           		                      
109723     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b1111 & RdPendCntInc & ~ RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
109724     				dontStop = 0;
           				             
109725     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109726     				if (!dontStop) begin
           				                    
109727     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt overflow." );
           					                                                                                                                
109728     					$stop;
           					      
109729     				end
           				   
109730     			end
           			   
109731     	// synthesis translate_on
           	                         
109732     	// synopsys translate_on
           	                        
109733     	// synopsys translate_off
           	                         
109734     	// synthesis translate_off
           	                          
109735     	always @( posedge Sys_Clk )
           	                           
109736     		if ( Sys_Clk == 1'b1 )
           		                      
109737     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b0 & ~ RdPendCntInc & RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
109738     				dontStop = 0;
           				             
109739     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109740     				if (!dontStop) begin
           				                    
109741     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt underflow." );
           					                                                                                                                 
109742     					$stop;
           					      
109743     				end
           				   
109744     			end
           			   
109745     	// synthesis translate_on
           	                         
109746     	// synopsys translate_on
           	                        
109747     	// synopsys translate_off
           	                         
109748     	// synthesis translate_off
           	                          
109749     	always @( posedge Sys_Clk )
           	                           
109750     		if ( Sys_Clk == 1'b1 )
           		                      
109751     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b1111 & WrPendCntInc & ~ WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
109752     				dontStop = 0;
           				             
109753     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109754     				if (!dontStop) begin
           				                    
109755     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt overflow." );
           					                                                                                                                
109756     					$stop;
           					      
109757     				end
           				   
109758     			end
           			   
109759     	// synthesis translate_on
           	                         
109760     	// synopsys translate_on
           	                        
109761     	// synopsys translate_off
           	                         
109762     	// synthesis translate_off
           	                          
109763     	always @( posedge Sys_Clk )
           	                           
109764     		if ( Sys_Clk == 1'b1 )
           		                      
109765     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b0 & ~ WrPendCntInc & WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
109766     				dontStop = 0;
           				             
109767     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109768     				if (!dontStop) begin
           				                    
109769     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt underflow." );
           					                                                                                                                 
109770     					$stop;
           					      
109771     				end
           				   
109772     			end
           			   
109773     	// synthesis translate_on
           	                         
109774     	// synopsys translate_on
           	                        
109775     	// synopsys translate_off
           	                         
109776     	// synthesis translate_off
           	                          
109777     	rsnoc_z_H_R_N_G_Ht_Rc_U_U_fb7e8c4f Igc(
           	                                       
109778     		.Clk( Sys_Clk )
           		               
109779     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
109780     	,	.Clk_En( Sys_Clk_En )
           	 	                     
109781     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
109782     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
109783     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
109784     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
109785     	,	.Gen_Req_Addr( Gen_Req_Addr )
           	 	                             
109786     	,	.Gen_Req_Be( Gen_Req_Be )
           	 	                         
109787     	,	.Gen_Req_BurstType( Gen_Req_BurstType )
           	 	                                       
109788     	,	.Gen_Req_Data( Gen_Req_Data )
           	 	                             
109789     	,	.Gen_Req_Last( Gen_Req_Last )
           	 	                             
109790     	,	.Gen_Req_Len1( Gen_Req_Len1 )
           	 	                             
109791     	,	.Gen_Req_Lock( Gen_Req_Lock )
           	 	                             
109792     	,	.Gen_Req_Opc( Gen_Req_Opc )
           	 	                           
109793     	,	.Gen_Req_Rdy( Gen_Req_Rdy )
           	 	                           
109794     	,	.Gen_Req_SeqId( Gen_Req_SeqId )
           	 	                               
109795     	,	.Gen_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                             
109796     	,	.Gen_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                       
109797     	,	.Gen_Req_User( Gen_Req_User )
           	 	                             
109798     	,	.Gen_Req_Vld( Gen_Req_Vld )
           	 	                           
109799     	);
           	  
109800     	// synthesis translate_on
           	                         
109801     	// synopsys translate_on
           	                        
109802     endmodule
                    
109803     
           
109804     
           
109805     
           
109806     // FlexNoC version    : 4.7.0
                                        
109807     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
109808     // Exported Structure : /Specification.Architecture.Structure
                                                                        
109809     // ExportOption       : /verilog
                                           
109810     
           
109811     `timescale 1ps/1ps
                             
109812     module rsnoc_z_H_R_G_G2_Tt_U_5a27e577 (
                                                  
109813     	IdInfo_0_AddrMask
           	                 
109814     ,	IdInfo_0_Id
            	           
109815     ,	Translation_0_Found
            	                   
109816     ,	Translation_0_Key
            	                 
109817     ,	Translation_0_MatchId
            	                     
109818     ,	Translation_1_Found
            	                   
109819     ,	Translation_1_Key
            	                 
109820     ,	Translation_1_MatchId
            	                     
109821     );
             
109822     	output [31:0] IdInfo_0_AddrMask     ;
           	                                     
109823     	input  [3:0]  IdInfo_0_Id           ;
           	                                     
109824     	output        Translation_0_Found   ;
           	                                     
109825     	input  [29:0] Translation_0_Key     ;
           	                                     
109826     	output [3:0]  Translation_0_MatchId ;
           	                                     
109827     	output        Translation_1_Found   ;
           	                                     
109828     	input  [29:0] Translation_1_Key     ;
           	                                     
109829     	output [3:0]  Translation_1_MatchId ;
           	                                     
109830     	reg  [29:0] u_1317       ;
           	                          
109831     	wire [14:0] u_7e0b       ;
           	                          
109832     	wire [14:0] u_9a74       ;
           	                          
109833     	wire        CnMatch_0_0  ;
           	                          
109834     	wire        CnMatch_0_1  ;
           	                          
109835     	wire        CnMatch_0_10 ;
           	                          
109836     	wire        CnMatch_0_11 ;
           	                          
109837     	wire        CnMatch_0_12 ;
           	                          
109838     	wire        CnMatch_0_13 ;
           	                          
109839     	wire        CnMatch_0_14 ;
           	                          
109840     	wire        CnMatch_0_2  ;
           	                          
109841     	wire        CnMatch_0_3  ;
           	                          
109842     	wire        CnMatch_0_4  ;
           	                          
109843     	wire        CnMatch_0_5  ;
           	                          
109844     	wire        CnMatch_0_6  ;
           	                          
109845     	wire        CnMatch_0_7  ;
           	                          
109846     	wire        CnMatch_0_8  ;
           	                          
109847     	wire        CnMatch_0_9  ;
           	                          
109848     	wire        CnMatch_1_0  ;
           	                          
109849     	wire        CnMatch_1_1  ;
           	                          
109850     	wire        CnMatch_1_10 ;
           	                          
109851     	wire        CnMatch_1_11 ;
           	                          
109852     	wire        CnMatch_1_12 ;
           	                          
109853     	wire        CnMatch_1_13 ;
           	                          
109854     	wire        CnMatch_1_14 ;
           	                          
109855     	wire        CnMatch_1_2  ;
           	                          
109856     	wire        CnMatch_1_3  ;
           	                          
109857     	wire        CnMatch_1_4  ;
           	                          
109858     	wire        CnMatch_1_5  ;
           	                          
109859     	wire        CnMatch_1_6  ;
           	                          
109860     	wire        CnMatch_1_7  ;
           	                          
109861     	wire        CnMatch_1_8  ;
           	                          
109862     	wire        CnMatch_1_9  ;
           	                          
109863     	wire [14:0] SnMatch_0    ;
           	                          
109864     	wire [14:0] SnMatch_1    ;
           	                          
109865     	assign IdInfo_0_AddrMask = { u_1317 , 2'b11 };
           	                                              
109866     	always @( IdInfo_0_Id ) begin
           	                             
109867     		case ( IdInfo_0_Id )
           		                    
109868     			4'b1110 : u_1317 = 30'b011111111111111111111111111111 ;
           			                                                       
109869     			4'b1101 : u_1317 = 30'b000111111111111111111111111111 ;
           			                                                       
109870     			4'b1100 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109871     			4'b1011 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109872     			4'b1010 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109873     			4'b1001 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109874     			4'b1000 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109875     			4'b0111 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109876     			4'b0110 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109877     			4'b0101 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109878     			4'b0100 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109879     			4'b0011 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109880     			4'b0010 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109881     			4'b0001 : u_1317 = 30'b000000000000000001111111111111 ;
           			                                                       
109882     			4'b0    : u_1317 = 30'b000000000000000001111111111111 ;
           			                                                       
109883     			default : u_1317 = 30'b0 ;
           			                          
109884     		endcase
           		       
109885     	end
           	   
109886     	assign CnMatch_0_14 = ( Translation_0_Key & 30'b100000000000000000000000000000 ) == 30'b000000000000000000000000000000;
           	                                                                                                                       
109887     	assign CnMatch_0_13 = ( Translation_0_Key & 30'b111000000000000000000000000000 ) == 30'b101000000000000000000000000000;
           	                                                                                                                       
109888     	assign CnMatch_0_12 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100011000000000000000000000000;
           	                                                                                                                       
109889     	assign CnMatch_0_11 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100010000000000000000000000000;
           	                                                                                                                       
109890     	assign CnMatch_0_10 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100001000000000000000000000000;
           	                                                                                                                       
109891     	assign CnMatch_0_9 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100000000000000000000000000000;
           	                                                                                                                      
109892     	assign CnMatch_0_8 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100100000000000000000000000;
           	                                                                                                                      
109893     	assign CnMatch_0_7 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000101000000000000000;
           	                                                                                                                      
109894     	assign CnMatch_0_6 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000011100000000000000;
           	                                                                                                                      
109895     	assign CnMatch_0_5 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010100000000000000;
           	                                                                                                                      
109896     	assign CnMatch_0_4 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010000000000000000;
           	                                                                                                                      
109897     	assign CnMatch_0_3 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000001000000000000000;
           	                                                                                                                      
109898     	assign CnMatch_0_2 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000000100000000000000;
           	                                                                                                                      
109899     	assign CnMatch_0_1 = ( Translation_0_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001110000000000000;
           	                                                                                                                      
109900     	assign CnMatch_0_0 = ( Translation_0_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001100000000000000;
           	                                                                                                                      
109901     	assign SnMatch_0 =
           	                  
109902     		{
           		 
109903     		CnMatch_0_14
           		            
109904     		,
           		 
109905     		CnMatch_0_13
           		            
109906     		,
           		 
109907     		CnMatch_0_12
           		            
109908     		,
           		 
109909     		CnMatch_0_11
           		            
109910     		,
           		 
109911     		CnMatch_0_10
           		            
109912     		,
           		 
109913     		CnMatch_0_9
           		           
109914     		,
           		 
109915     		CnMatch_0_8
           		           
109916     		,
           		 
109917     		CnMatch_0_7
           		           
109918     		,
           		 
109919     		CnMatch_0_6
           		           
109920     		,
           		 
109921     		CnMatch_0_5
           		           
109922     		,
           		 
109923     		CnMatch_0_4
           		           
109924     		,
           		 
109925     		CnMatch_0_3
           		           
109926     		,
           		 
109927     		CnMatch_0_2
           		           
109928     		,
           		 
109929     		CnMatch_0_1
           		           
109930     		,
           		 
109931     		CnMatch_0_0
           		           
109932     		};
           		  
109933     	rsnoc_z_T_C_S_C_L_R_S_Lf_15 uslf( .Found( Translation_0_Found ) , .I( SnMatch_0 ) , .O( u_7e0b ) );
           	                                                                                                   
109934     	rsnoc_z_T_C_S_C_L_R_E_z_15 ue( .I( u_7e0b ) , .O( Translation_0_MatchId ) );
           	                                                                            
109935     	assign CnMatch_1_14 = ( Translation_1_Key & 30'b100000000000000000000000000000 ) == 30'b000000000000000000000000000000;
           	                                                                                                                       
109936     	assign CnMatch_1_13 = ( Translation_1_Key & 30'b111000000000000000000000000000 ) == 30'b101000000000000000000000000000;
           	                                                                                                                       
109937     	assign CnMatch_1_12 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100011000000000000000000000000;
           	                                                                                                                       
109938     	assign CnMatch_1_11 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100010000000000000000000000000;
           	                                                                                                                       
109939     	assign CnMatch_1_10 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100001000000000000000000000000;
           	                                                                                                                       
109940     	assign CnMatch_1_9 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100000000000000000000000000000;
           	                                                                                                                      
109941     	assign CnMatch_1_8 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100100000000000000000000000;
           	                                                                                                                      
109942     	assign CnMatch_1_7 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000101000000000000000;
           	                                                                                                                      
109943     	assign CnMatch_1_6 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000011100000000000000;
           	                                                                                                                      
109944     	assign CnMatch_1_5 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010100000000000000;
           	                                                                                                                      
109945     	assign CnMatch_1_4 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010000000000000000;
           	                                                                                                                      
109946     	assign CnMatch_1_3 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000001000000000000000;
           	                                                                                                                      
109947     	assign CnMatch_1_2 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000000100000000000000;
           	                                                                                                                      
109948     	assign CnMatch_1_1 = ( Translation_1_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001110000000000000;
           	                                                                                                                      
109949     	assign CnMatch_1_0 = ( Translation_1_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001100000000000000;
           	                                                                                                                      
109950     	assign SnMatch_1 =
           	                  
109951     		{
           		 
109952     		CnMatch_1_14
           		            
109953     		,
           		 
109954     		CnMatch_1_13
           		            
109955     		,
           		 
109956     		CnMatch_1_12
           		            
109957     		,
           		 
109958     		CnMatch_1_11
           		            
109959     		,
           		 
109960     		CnMatch_1_10
           		            
109961     		,
           		 
109962     		CnMatch_1_9
           		           
109963     		,
           		 
109964     		CnMatch_1_8
           		           
109965     		,
           		 
109966     		CnMatch_1_7
           		           
109967     		,
           		 
109968     		CnMatch_1_6
           		           
109969     		,
           		 
109970     		CnMatch_1_5
           		           
109971     		,
           		 
109972     		CnMatch_1_4
           		           
109973     		,
           		 
109974     		CnMatch_1_3
           		           
109975     		,
           		 
109976     		CnMatch_1_2
           		           
109977     		,
           		 
109978     		CnMatch_1_1
           		           
109979     		,
           		 
109980     		CnMatch_1_0
           		           
109981     		};
           		  
109982     	rsnoc_z_T_C_S_C_L_R_S_Lf_15 uslf16( .Found( Translation_1_Found ) , .I( SnMatch_1 ) , .O( u_9a74 ) );
           	                                                                                                     
109983     	rsnoc_z_T_C_S_C_L_R_E_z_15 ue17( .I( u_9a74 ) , .O( Translation_1_MatchId ) );
           	                                                                              
109984     endmodule
                    
109985     
           
109986     
           
109987     
           
109988     // FlexNoC version    : 4.7.0
                                        
109989     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
109990     // Exported Structure : /Specification.Architecture.Structure
                                                                        
109991     // ExportOption       : /verilog
                                           
109992     
           
109993     `timescale 1ps/1ps
                             
109994     module rsnoc_z_H_R_G_T2_Tt_Sp_78292c1e (
                                                   
109995     	IdInfo_0_AddrBase
           	                 
109996     ,	IdInfo_0_AddrMask
            	                 
109997     ,	IdInfo_0_Debug
            	              
109998     ,	IdInfo_1_AddrBase
            	                 
109999     ,	IdInfo_1_AddrMask
            	                 
110000     ,	IdInfo_1_Debug
            	              
110001     ,	Translation_0_Aperture
            	                      
110002     ,	Translation_0_PathFound
            	                       
110003     ,	Translation_0_SubFound
            	                      
110004     );
             
110005     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
110006     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
110007     	output        IdInfo_0_Debug          ;
           	                                       
110008     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
110009     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
110010     	output        IdInfo_1_Debug          ;
           	                                       
110011     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
110012     	output        Translation_0_PathFound ;
           	                                       
110013     	output        Translation_0_SubFound  ;
           	                                       
110014     	wire [8:0] u_28b6 ;
           	                   
110015     	assign IdInfo_0_AddrBase = 30'b000000000000000000000000000000;
           	                                                              
110016     	assign IdInfo_0_AddrMask = 30'b111000000000000000000000000000;
           	                                                              
110017     	assign IdInfo_0_Debug = 1'b0;
           	                             
110018     	assign IdInfo_1_AddrBase = 30'b000000000000000000000000000000;
           	                                                              
110019     	assign IdInfo_1_AddrMask = 30'b111000000000000000000000000000;
           	                                                              
110020     	assign IdInfo_1_Debug = 1'b0;
           	                             
110021     	assign u_28b6 = Translation_0_Aperture;
           	                                       
110022     	assign Translation_0_PathFound = ( u_28b6 & 9'b110011111 ) == 9'b000010110;
           	                                                                           
110023     	assign Translation_0_SubFound = 1'b1;
           	                                     
110024     endmodule
                    
110025     
           
110026     `timescale 1ps/1ps
                             
110027     module rsnoc_z_H_R_G_T2_Tt_U_ec3b275b (
                                                  
110028     	IdInfo_0_AddrBase
           	                 
110029     ,	IdInfo_0_AddrMask
            	                 
110030     ,	IdInfo_0_Debug
            	              
110031     ,	IdInfo_1_AddrBase
            	                 
110032     ,	IdInfo_1_AddrMask
            	                 
110033     ,	IdInfo_1_Debug
            	              
110034     ,	Translation_0_Aperture
            	                      
110035     ,	Translation_0_PathFound
            	                       
110036     ,	Translation_0_SubFound
            	                      
110037     );
             
110038     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
110039     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
110040     	output        IdInfo_0_Debug          ;
           	                                       
110041     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
110042     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
110043     	output        IdInfo_1_Debug          ;
           	                                       
110044     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
110045     	output        Translation_0_PathFound ;
           	                                       
110046     	output        Translation_0_SubFound  ;
           	                                       
110047     	rsnoc_z_H_R_G_T2_Tt_Sp_78292c1e Isp(
           	                                    
110048     		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
110049     	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
110050     	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
110051     	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
110052     	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
110053     	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
110054     	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
110055     	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
110056     	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
110057     	);
           	  
110058     endmodule
                    
110059     
           
110060     
           
110061     
           
110062     // FlexNoC version    : 4.7.0
                                        
110063     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
110064     // Exported Structure : /Specification.Architecture.Structure
                                                                        
110065     // ExportOption       : /verilog
                                           
110066     
           
110067     `timescale 1ps/1ps
                             
110068     module rsnoc_z_T_C_S_C_L_R_E_z_4 ( I , O );
                                                      
110069     	input  [3:0] I ;
           	                
110070     	output [1:0] O ;
           	                
110071     	wire  u_214c ;
           	              
110072     	assign u_214c = I [3] | I [2];
           	                              
110073     	assign O = { u_214c , I [3] | I [1] };
           	                                      
110074     endmodule
                    
110075     
           
110076     `timescale 1ps/1ps
                             
110077     module rsnoc_z_H_R_U_A_Pc_I4 ( I , O );
                                                  
110078     	input  [3:0] I ;
           	                
110079     	output [2:0] O ;
           	                
110080     	wire [1:0] A      ;
           	                   
110081     	wire [1:0] B      ;
           	                   
110082     	wire [3:0] In_0_0 ;
           	                   
110083     	wire [1:0] In_1_0 ;
           	                   
110084     	wire [1:0] In_1_1 ;
           	                   
110085     	wire [1:0] S0_0_0 ;
           	                   
110086     	wire [1:0] S1_0_0 ;
           	                   
110087     	wire       X0     ;
           	                   
110088     	wire       X1     ;
           	                   
110089     	wire       X2     ;
           	                   
110090     	wire       Y1     ;
           	                   
110091     	assign In_0_0 = I;
           	                  
110092     	rsnoc_z_H_R_U_A_R_I4 ur( .In( In_0_0 ) , .S0( S0_0_0 ) , .S1( S1_0_0 ) );
           	                                                                         
110093     	assign In_1_1 = { S1_0_0 };
           	                           
110094     	assign B = In_1_1;
           	                  
110095     	assign In_1_0 = S0_0_0;
           	                       
110096     	assign A = In_1_0;
           	                  
110097     	rsnoc_z_H_R_U_A_R_I2 ur14( .In( A ) , .S0( X0 ) , .S1( Y1 ) );
           	                                                              
110098     	rsnoc_z_H_R_U_A_R_I3 ur16( .In( { B , Y1 } ) , .S0( X1 ) , .S1( X2 ) );
           	                                                                       
110099     	assign O = { X2 , X1 , X0 };
           	                            
110100     endmodule
                    
110101     
           
110102     `timescale 1ps/1ps
                             
110103     module rsnoc_z_T_C_S_C_L_R_S_M_4 ( I , O );
                                                      
110104     	input  [3:0] I ;
           	                
110105     	output [3:0] O ;
           	                
110106     	wire  u_2    ;
           	              
110107     	wire  u_214c ;
           	              
110108     	wire  u_4d57 ;
           	              
110109     	wire  u_5b4f ;
           	              
110110     	assign u_4d57 = I [3];
           	                      
110111     	assign u_214c = u_4d57 | I [2];
           	                               
110112     	assign u_2 = ~ u_214c;
           	                      
110113     	assign u_5b4f = I [1];
           	                      
110114     	assign O = { I [3] , ~ u_4d57 & I [2] , u_2 & I [1] , u_2 & ~ u_5b4f & I [0] };
           	                                                                               
110115     endmodule
                    
110116     
           
110117     `timescale 1ps/1ps
                             
110118     module rsnoc_z_H_R_U_C_C_C2d_4d70729c_W2 (
                                                     
110119     	Rd_Data
           	       
110120     ,	Rd_Pop
            	      
110121     ,	Rd_Vld
            	      
110122     ,	Sys_Clk
            	       
110123     ,	Sys_Clk_ClkS
            	            
110124     ,	Sys_Clk_En
            	          
110125     ,	Sys_Clk_EnS
            	           
110126     ,	Sys_Clk_RetRstN
            	               
110127     ,	Sys_Clk_RstN
            	            
110128     ,	Sys_Clk_Tm
            	          
110129     ,	Sys_Pwr_Idle
            	            
110130     ,	Sys_Pwr_WakeUp
            	              
110131     ,	Wr_Data
            	       
110132     ,	Wr_Push
            	       
110133     );
             
110134     	output [1:0] Rd_Data         ;
           	                              
110135     	input        Rd_Pop          ;
           	                              
110136     	output       Rd_Vld          ;
           	                              
110137     	input        Sys_Clk         ;
           	                              
110138     	input        Sys_Clk_ClkS    ;
           	                              
110139     	input        Sys_Clk_En      ;
           	                              
110140     	input        Sys_Clk_EnS     ;
           	                              
110141     	input        Sys_Clk_RetRstN ;
           	                              
110142     	input        Sys_Clk_RstN    ;
           	                              
110143     	input        Sys_Clk_Tm      ;
           	                              
110144     	output       Sys_Pwr_Idle    ;
           	                              
110145     	output       Sys_Pwr_WakeUp  ;
           	                              
110146     	input  [1:0] Wr_Data         ;
           	                              
110147     	input        Wr_Push         ;
           	                              
110148     	wire       u_4072 ;
           	                   
110149     	wire       u_7bab ;
           	                   
110150     	wire [3:0] u_a58e ;
           	                   
110151     	wire [3:0] u_ae09 ;
           	                   
110152     	wire       u_c39d ;
           	                   
110153     	wire [3:0] E      ;
           	                   
110154     	reg  [1:0] Fc_0   ;
           	                   
110155     	reg  [1:0] Fc_1   ;
           	                   
110156     	reg  [1:0] Fc_2   ;
           	                   
110157     	reg  [1:0] Fc_3   ;
           	                   
110158     	wire [1:0] In     ;
           	                   
110159     	wire [3:0] M      ;
           	                   
110160     	wire [3:0] R      ;
           	                   
110161     	wire [3:0] S      ;
           	                   
110162     	reg  [3:0] V      ;
           	                   
110163     	assign M = { 1'b1 , 1'b1 , 1'b1 , 1'b1 };
           	                                         
110164     	assign In = { Wr_Data };
           	                        
110165     	assign E = { 4 { Wr_Push }  } & u_ae09 | { 4 { Rd_Pop }  } & u_a58e & V;
           	                                                                        
110166     	assign S = { V [2:0] , 1'b0 };
           	                              
110167     	assign u_c39d = S [1];
           	                      
110168     	assign u_7bab = S [2];
           	                      
110169     	assign u_4072 = S [3];
           	                      
110170     	assign Rd_Data =
           	                
110171     				{ 2 { R [0] }  } & Fc_0
           				                       
110172     		|		{ 2 { R [1] }  } & Fc_1
           		 		                       
110173     		|		{ 2 { R [2] }  } & Fc_2
           		 		                       
110174     		|		{ 2 { R [3] }  } & Fc_3;
           		 		                        
110175     	rsnoc_z_T_C_S_C_L_R_S_M_4 usm( .I( M ) , .O( R ) );
           	                                                   
110176     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
110177     		if ( ! Sys_Clk_RstN )
           		                     
110178     			V <= #1.0 ( 4'b0 );
           			                   
110179     		else if ( Wr_Push ^ Rd_Pop )
           		                            
110180     			V <= #1.0 ( Wr_Push ? { 1'b1 , V [3:1] } : { V [2:0] , 1'b0 } );
           			                    <font color = "red">-1-</font>  
           			                    <font color = "red">==></font>  
           			                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109528     	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
109529     	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                     
109530     	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
109531     	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
109532     	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
109533     	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
109534     	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
109535     	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
109536     	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
109537     	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
109538     	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
109539     	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
109540     	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
109541     	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
109542     	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
109543     	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
109544     	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
109545     	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
109546     	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
109547     	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
109548     	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
109549     	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
109550     	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
109551     	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
109552     	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
109553     	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
109554     	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
109555     	,	.Sys_Clk( Sys_Clk )
           	 	                   
109556     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
109557     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
109558     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
109559     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
109560     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
109561     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
109562     	,	.Sys_Pwr_Idle( u_Idle )
           	 	                       
109563     	,	.Sys_Pwr_WakeUp( u_WakeUp )
           	 	                           
109564     	);
           	  
109565     	assign ReqPending = u_244c & Gen0_Req_Vld;
           	                                          
109566     	assign ReqRdPending = ReqPending & ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
           	                                                                                                                
109567     	assign RdPendCntInc = ReqRdPending & Gen0_Req_Rdy;
           	                                                  
109568     	assign RdPendCntDec =
           	                     
109569     				GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy
           				                                                 
109570     		&	( GenLcl_Rsp_Opc == 3'b000 | GenLcl_Rsp_Opc == 3'b001 | GenLcl_Rsp_Opc == 3'b010 );
           		 	                                                                                   
109571     	assign RdPendCntEn = RdPendCntInc ^ RdPendCntDec;
           	                                                 
109572     	assign u_76e9 = RdPendCnt + 4'b0001;
           	                                    
109573     	assign u_2ee2 = RdPendCnt - 4'b0001;
           	                                    
109574     	assign ReqWrPending = ReqPending & ( Gen0_Req_Opc == 3'b100 | Gen0_Req_Opc == 3'b101 );
           	                                                                                       
109575     	assign WrPendCntInc = ReqWrPending & Gen0_Req_Rdy;
           	                                                  
109576     	assign WrPendCntDec = GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy & ( GenLcl_Rsp_Opc == 3'b100 | GenLcl_Rsp_Opc == 3'b101 );
           	                                                                                                                                  
109577     	assign WrPendCntEn = WrPendCntInc ^ WrPendCntDec;
           	                                                 
109578     	assign u_9c39 = WrPendCnt + 4'b0001;
           	                                    
109579     	assign u_dc0b = WrPendCnt - 4'b0001;
           	                                    
109580     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109581     		if ( ! Sys_Clk_RstN )
           		                     
109582     			u_244c <= #1.0 ( 1'b1 );
           			                        
109583     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		                                       
109584     			u_244c <= #1.0 ( Gen0_Req_Last );
           			                                 
109585     	assign uRdPendCntNext_caseSel = { ~ RdPendCntInc & RdPendCntDec , RdPendCntInc & ~ RdPendCntDec } ;
           	                                                                                                   
109586     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109587     		if ( ! Sys_Clk_RstN )
           		                     
109588     			RdPendCnt <= #1.0 ( 4'b0 );
           			                           
109589     		else if ( RdPendCntEn )
           		                       
109590     			RdPendCnt <= #1.0 ( RdPendCntNext );
           			                                    
109591     	always @( RdPendCnt or uRdPendCntNext_caseSel or u_2ee2 or u_76e9 ) begin
           	                                                                         
109592     		case ( uRdPendCntNext_caseSel )
           		                               
109593     			2'b01   : RdPendCntNext = u_76e9 ;
           			                                  
109594     			2'b10   : RdPendCntNext = u_2ee2 ;
           			                                  
109595     			2'b0    : RdPendCntNext = RdPendCnt ;
           			                                     
109596     			default : RdPendCntNext = 4'b0 ;
           			                                
109597     		endcase
           		       
109598     	end
           	   
109599     	assign uWrPendCntNext_caseSel = { ~ WrPendCntInc & WrPendCntDec , WrPendCntInc & ~ WrPendCntDec } ;
           	                                                                                                   
109600     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109601     		if ( ! Sys_Clk_RstN )
           		                     
109602     			WrPendCnt <= #1.0 ( 4'b0 );
           			                           
109603     		else if ( WrPendCntEn )
           		                       
109604     			WrPendCnt <= #1.0 ( WrPendCntNext );
           			                                    
109605     	always @( WrPendCnt or uWrPendCntNext_caseSel or u_9c39 or u_dc0b ) begin
           	                                                                         
109606     		case ( uWrPendCntNext_caseSel )
           		                               
109607     			2'b01   : WrPendCntNext = u_9c39 ;
           			                                  
109608     			2'b10   : WrPendCntNext = u_dc0b ;
           			                                  
109609     			2'b0    : WrPendCntNext = WrPendCnt ;
           			                                     
109610     			default : WrPendCntNext = 4'b0 ;
           			                                
109611     		endcase
           		       
109612     	end
           	   
109613     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109614     		if ( ! Sys_Clk_RstN )
           		                     
109615     			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
109616     		else	NoPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & WrPendCntNext == 4'b0 & ~ ReqPending );
           		    	                                                                                        
109617     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109618     		if ( ! Sys_Clk_RstN )
           		                     
109619     			NoRdPendingTrans <= #1.0 ( 1'b1 );
           			                                  
109620     		else	NoRdPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & ~ ReqRdPending );
           		    	                                                                    
109621     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109622     		if ( ! Sys_Clk_RstN )
           		                     
109623     			NoWrPendingTrans <= #1.0 ( 1'b1 );
           			                                  
109624     		else	NoWrPendingTrans <= #1.0 ( WrPendCntNext == 4'b0 & ~ ReqWrPending );
           		    	                                                                    
109625     	assign RxEcc_Rdy = Rx1_Rdy;
           	                           
109626     	assign Rx_Rdy = RxEcc_Rdy;
           	                          
109627     	assign WakeUp_Gen = Gen_Req_Vld;
           	                                
109628     	assign Sys_Pwr_WakeUp = WakeUp_Gen;
           	                                   
109629     	assign Tx2Data = Tx1_Data [37:0];
           	                                 
109630     	assign TxEcc_Data =
           	                   
109631     		{			{	Tx1_Data [107]
           		 			 	              
109632     			,	Tx1_Data [106:93]
           			 	                 
109633     			,	Tx1_Data [92:89]
           			 	                
109634     			,	Tx1_Data [88:87]
           			 	                
109635     			,	Tx1_Data [86:80]
           			 	                
109636     			,	Tx1_Data [79:49]
           			 	                
109637     			,	Tx1_Data [48:41]
           			 	                
109638     			,	Tx1_Data [40:38]
           			 	                
109639     			}
           			 
109640     		,
           		 
109641     		Tx2Data
           		       
109642     		};
           		  
109643     	assign Tx_Data = { TxEcc_Data [107:38] , TxEcc_Data [37:0] };
           	                                                             
109644     	assign TxEcc_Head = Tx1_Head;
           	                             
109645     	assign Tx_Head = TxEcc_Head;
           	                            
109646     	assign TxEcc_Tail = Tx1_Tail;
           	                             
109647     	assign Tx_Tail = TxEcc_Tail;
           	                            
109648     	assign TxEcc_Vld = Tx1_Vld;
           	                           
109649     	assign Tx_Vld = TxEcc_Vld;
           	                          
109650     	assign Dbg_Rx_Data_Last = Rx1_Data [37];
           	                                        
109651     	assign Dbg_Rx_Data_Err = Rx1_Data [36];
           	                                       
109652     	assign Dbg_Rx_Data_Datum1_Be = Rx1_Data [17];
           	                                             
109653     	assign Dbg_Rx_Data_Datum1_Byte = Rx1_Data [16:9];
           	                                                 
109654     	assign Dbg_Rx_Data_Datum0_Be = Rx1_Data [8];
           	                                            
109655     	assign Dbg_Rx_Data_Datum0_Byte = Rx1_Data [7:0];
           	                                                
109656     	assign Dbg_Rx_Data_Datum3_Be = Rx1_Data [35];
           	                                             
109657     	assign Dbg_Rx_Data_Datum3_Byte = Rx1_Data [34:27];
           	                                                  
109658     	assign Dbg_Rx_Data_Datum2_Be = Rx1_Data [26];
           	                                             
109659     	assign Dbg_Rx_Data_Datum2_Byte = Rx1_Data [25:18];
           	                                                  
109660     	assign Dbg_Rx_Hdr_Status = Rx1_Data [88:87];
           	                                            
109661     	assign Dbg_Rx_Hdr_Addr = Rx1_Data [79:49];
           	                                          
109662     	assign Dbg_Rx_Hdr_Lock = Rx1_Data [107];
           	                                        
109663     	assign Dbg_Rx_Hdr_Echo = Rx1_Data [40:38];
           	                                          
109664     	assign Dbg_Rx_Hdr_Len1 = Rx1_Data [86:80];
           	                                          
109665     	assign Dbg_Rx_Hdr_User = Rx1_Data [48:41];
           	                                          
109666     	assign Dbg_Rx_Hdr_Opc = Rx1_Data [92:89];
           	                                         
109667     	assign Dbg_Rx_Hdr_RouteId = Rx1_Data [106:93];
           	                                              
109668     	assign Dbg_Tx_Data_Last = Tx_Data [37];
           	                                       
109669     	assign Dbg_Tx_Data_Err = Tx_Data [36];
           	                                      
109670     	assign Dbg_Tx_Data_Datum1_Be = Tx_Data [17];
           	                                            
109671     	assign Dbg_Tx_Data_Datum1_Byte = Tx_Data [16:9];
           	                                                
109672     	assign Dbg_Tx_Data_Datum0_Be = Tx_Data [8];
           	                                           
109673     	assign Dbg_Tx_Data_Datum0_Byte = Tx_Data [7:0];
           	                                               
109674     	assign Dbg_Tx_Data_Datum3_Be = Tx_Data [35];
           	                                            
109675     	assign Dbg_Tx_Data_Datum3_Byte = Tx_Data [34:27];
           	                                                 
109676     	assign Dbg_Tx_Data_Datum2_Be = Tx_Data [26];
           	                                            
109677     	assign Dbg_Tx_Data_Datum2_Byte = Tx_Data [25:18];
           	                                                 
109678     	assign Dbg_Tx_Hdr_Status = Tx_Data [88:87];
           	                                           
109679     	assign Dbg_Tx_Hdr_Addr = Tx_Data [79:49];
           	                                         
109680     	assign Dbg_Tx_Hdr_Lock = Tx_Data [107];
           	                                       
109681     	assign Dbg_Tx_Hdr_Echo = Tx_Data [40:38];
           	                                         
109682     	assign Dbg_Tx_Hdr_Len1 = Tx_Data [86:80];
           	                                         
109683     	assign Dbg_Tx_Hdr_User = Tx_Data [48:41];
           	                                         
109684     	assign Dbg_Tx_Hdr_Opc = Tx_Data [92:89];
           	                                        
109685     	assign Dbg_Tx_Hdr_RouteId = Tx_Data [106:93];
           	                                             
109686     	assign Dbg_Stallnet_PENDINGTRANS = Dbg_Stall == 3'b001;
           	                                                       
109687     	assign Dbg_Stallnet_MONITOREDID = Dbg_Stall == 3'b011;
           	                                                      
109688     	assign Dbg_Stallnet_ORDERING = Dbg_Stall == 3'b100;
           	                                                   
109689     	assign Dbg_Stallnet_INTERLEAVING = Dbg_Stall == 3'b101;
           	                                                       
109690     	assign Dbg_Stallnet_SHAPING = Dbg_Stall == 3'b110;
           	                                                  
109691     	assign Dbg_Stallnet_SECURELOCK = Dbg_Stall == 3'b111;
           	                                                     
109692     	assign Dbg_Stallnet_REASSEMBLYBUFFER = Dbg_Stall == 3'b010;
           	                                                           
109693     	assign GenReqXfer = GenLcl_Req_Vld & GenLcl_Req_Rdy;
           	                                                    
109694     	assign GenReqIsPre = GenLcl_Req_Vld & GenLcl_Req_Opc == 3'b110;
           	                                                               
109695     	assign GenReqIsAbort = GenReqIsPre & ~ GenLcl_Req_Lock;
           	                                                       
109696     		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           		                                                   
109697     			if ( ! Sys_Clk_RstN )
           			                     
109698     				GenReqHead <= #1.0 ( 1'b1 );
           				                            
109699     			else if ( GenReqXfer )
           			                      
109700     				GenReqHead <= #1.0 ( GenLcl_Req_Last );
           				                                       
109701     	// synopsys translate_off
           	                         
109702     	// synthesis translate_off
           	                          
109703     	always @( posedge Sys_Clk )
           	                           
109704     		if ( Sys_Clk == 1'b1 )
           		                      
109705     			if (	~ ( ~ Sys_Clk_RstN )
           			    	                    
109706     			&
           			 
109707     			1'b1
           			    
109708     			&	( GenLcl_Req_Vld & GenReqHead & ~ GenReqIsAbort & GenLcl_Req_SeqUnOrdered ) !== 1'b0
           			 	                                                                                    
109709     			) begin
           			       
109710     				dontStop = 0;
           				             
109711     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109712     				if (!dontStop) begin
           				                    
109713     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted." );
           					                                                                                                                                                                                 
109714     					$stop;
           					      
109715     				end
           				   
109716     			end
           			   
109717     	// synthesis translate_on
           	                         
109718     	// synopsys translate_on
           	                        
109719     	// synopsys translate_off
           	                         
109720     	// synthesis translate_off
           	                          
109721     	always @( posedge Sys_Clk )
           	                           
109722     		if ( Sys_Clk == 1'b1 )
           		                      
109723     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b1111 & RdPendCntInc & ~ RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
109724     				dontStop = 0;
           				             
109725     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109726     				if (!dontStop) begin
           				                    
109727     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt overflow." );
           					                                                                                                                
109728     					$stop;
           					      
109729     				end
           				   
109730     			end
           			   
109731     	// synthesis translate_on
           	                         
109732     	// synopsys translate_on
           	                        
109733     	// synopsys translate_off
           	                         
109734     	// synthesis translate_off
           	                          
109735     	always @( posedge Sys_Clk )
           	                           
109736     		if ( Sys_Clk == 1'b1 )
           		                      
109737     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b0 & ~ RdPendCntInc & RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
109738     				dontStop = 0;
           				             
109739     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109740     				if (!dontStop) begin
           				                    
109741     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt underflow." );
           					                                                                                                                 
109742     					$stop;
           					      
109743     				end
           				   
109744     			end
           			   
109745     	// synthesis translate_on
           	                         
109746     	// synopsys translate_on
           	                        
109747     	// synopsys translate_off
           	                         
109748     	// synthesis translate_off
           	                          
109749     	always @( posedge Sys_Clk )
           	                           
109750     		if ( Sys_Clk == 1'b1 )
           		                      
109751     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b1111 & WrPendCntInc & ~ WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
109752     				dontStop = 0;
           				             
109753     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109754     				if (!dontStop) begin
           				                    
109755     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt overflow." );
           					                                                                                                                
109756     					$stop;
           					      
109757     				end
           				   
109758     			end
           			   
109759     	// synthesis translate_on
           	                         
109760     	// synopsys translate_on
           	                        
109761     	// synopsys translate_off
           	                         
109762     	// synthesis translate_off
           	                          
109763     	always @( posedge Sys_Clk )
           	                           
109764     		if ( Sys_Clk == 1'b1 )
           		                      
109765     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b0 & ~ WrPendCntInc & WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
109766     				dontStop = 0;
           				             
109767     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109768     				if (!dontStop) begin
           				                    
109769     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt underflow." );
           					                                                                                                                 
109770     					$stop;
           					      
109771     				end
           				   
109772     			end
           			   
109773     	// synthesis translate_on
           	                         
109774     	// synopsys translate_on
           	                        
109775     	// synopsys translate_off
           	                         
109776     	// synthesis translate_off
           	                          
109777     	rsnoc_z_H_R_N_G_Ht_Rc_U_U_fb7e8c4f Igc(
           	                                       
109778     		.Clk( Sys_Clk )
           		               
109779     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
109780     	,	.Clk_En( Sys_Clk_En )
           	 	                     
109781     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
109782     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
109783     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
109784     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
109785     	,	.Gen_Req_Addr( Gen_Req_Addr )
           	 	                             
109786     	,	.Gen_Req_Be( Gen_Req_Be )
           	 	                         
109787     	,	.Gen_Req_BurstType( Gen_Req_BurstType )
           	 	                                       
109788     	,	.Gen_Req_Data( Gen_Req_Data )
           	 	                             
109789     	,	.Gen_Req_Last( Gen_Req_Last )
           	 	                             
109790     	,	.Gen_Req_Len1( Gen_Req_Len1 )
           	 	                             
109791     	,	.Gen_Req_Lock( Gen_Req_Lock )
           	 	                             
109792     	,	.Gen_Req_Opc( Gen_Req_Opc )
           	 	                           
109793     	,	.Gen_Req_Rdy( Gen_Req_Rdy )
           	 	                           
109794     	,	.Gen_Req_SeqId( Gen_Req_SeqId )
           	 	                               
109795     	,	.Gen_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                             
109796     	,	.Gen_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                       
109797     	,	.Gen_Req_User( Gen_Req_User )
           	 	                             
109798     	,	.Gen_Req_Vld( Gen_Req_Vld )
           	 	                           
109799     	);
           	  
109800     	// synthesis translate_on
           	                         
109801     	// synopsys translate_on
           	                        
109802     endmodule
                    
109803     
           
109804     
           
109805     
           
109806     // FlexNoC version    : 4.7.0
                                        
109807     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
109808     // Exported Structure : /Specification.Architecture.Structure
                                                                        
109809     // ExportOption       : /verilog
                                           
109810     
           
109811     `timescale 1ps/1ps
                             
109812     module rsnoc_z_H_R_G_G2_Tt_U_5a27e577 (
                                                  
109813     	IdInfo_0_AddrMask
           	                 
109814     ,	IdInfo_0_Id
            	           
109815     ,	Translation_0_Found
            	                   
109816     ,	Translation_0_Key
            	                 
109817     ,	Translation_0_MatchId
            	                     
109818     ,	Translation_1_Found
            	                   
109819     ,	Translation_1_Key
            	                 
109820     ,	Translation_1_MatchId
            	                     
109821     );
             
109822     	output [31:0] IdInfo_0_AddrMask     ;
           	                                     
109823     	input  [3:0]  IdInfo_0_Id           ;
           	                                     
109824     	output        Translation_0_Found   ;
           	                                     
109825     	input  [29:0] Translation_0_Key     ;
           	                                     
109826     	output [3:0]  Translation_0_MatchId ;
           	                                     
109827     	output        Translation_1_Found   ;
           	                                     
109828     	input  [29:0] Translation_1_Key     ;
           	                                     
109829     	output [3:0]  Translation_1_MatchId ;
           	                                     
109830     	reg  [29:0] u_1317       ;
           	                          
109831     	wire [14:0] u_7e0b       ;
           	                          
109832     	wire [14:0] u_9a74       ;
           	                          
109833     	wire        CnMatch_0_0  ;
           	                          
109834     	wire        CnMatch_0_1  ;
           	                          
109835     	wire        CnMatch_0_10 ;
           	                          
109836     	wire        CnMatch_0_11 ;
           	                          
109837     	wire        CnMatch_0_12 ;
           	                          
109838     	wire        CnMatch_0_13 ;
           	                          
109839     	wire        CnMatch_0_14 ;
           	                          
109840     	wire        CnMatch_0_2  ;
           	                          
109841     	wire        CnMatch_0_3  ;
           	                          
109842     	wire        CnMatch_0_4  ;
           	                          
109843     	wire        CnMatch_0_5  ;
           	                          
109844     	wire        CnMatch_0_6  ;
           	                          
109845     	wire        CnMatch_0_7  ;
           	                          
109846     	wire        CnMatch_0_8  ;
           	                          
109847     	wire        CnMatch_0_9  ;
           	                          
109848     	wire        CnMatch_1_0  ;
           	                          
109849     	wire        CnMatch_1_1  ;
           	                          
109850     	wire        CnMatch_1_10 ;
           	                          
109851     	wire        CnMatch_1_11 ;
           	                          
109852     	wire        CnMatch_1_12 ;
           	                          
109853     	wire        CnMatch_1_13 ;
           	                          
109854     	wire        CnMatch_1_14 ;
           	                          
109855     	wire        CnMatch_1_2  ;
           	                          
109856     	wire        CnMatch_1_3  ;
           	                          
109857     	wire        CnMatch_1_4  ;
           	                          
109858     	wire        CnMatch_1_5  ;
           	                          
109859     	wire        CnMatch_1_6  ;
           	                          
109860     	wire        CnMatch_1_7  ;
           	                          
109861     	wire        CnMatch_1_8  ;
           	                          
109862     	wire        CnMatch_1_9  ;
           	                          
109863     	wire [14:0] SnMatch_0    ;
           	                          
109864     	wire [14:0] SnMatch_1    ;
           	                          
109865     	assign IdInfo_0_AddrMask = { u_1317 , 2'b11 };
           	                                              
109866     	always @( IdInfo_0_Id ) begin
           	                             
109867     		case ( IdInfo_0_Id )
           		                    
109868     			4'b1110 : u_1317 = 30'b011111111111111111111111111111 ;
           			                                                       
109869     			4'b1101 : u_1317 = 30'b000111111111111111111111111111 ;
           			                                                       
109870     			4'b1100 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109871     			4'b1011 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109872     			4'b1010 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109873     			4'b1001 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109874     			4'b1000 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109875     			4'b0111 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109876     			4'b0110 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109877     			4'b0101 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109878     			4'b0100 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109879     			4'b0011 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109880     			4'b0010 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109881     			4'b0001 : u_1317 = 30'b000000000000000001111111111111 ;
           			                                                       
109882     			4'b0    : u_1317 = 30'b000000000000000001111111111111 ;
           			                                                       
109883     			default : u_1317 = 30'b0 ;
           			                          
109884     		endcase
           		       
109885     	end
           	   
109886     	assign CnMatch_0_14 = ( Translation_0_Key & 30'b100000000000000000000000000000 ) == 30'b000000000000000000000000000000;
           	                                                                                                                       
109887     	assign CnMatch_0_13 = ( Translation_0_Key & 30'b111000000000000000000000000000 ) == 30'b101000000000000000000000000000;
           	                                                                                                                       
109888     	assign CnMatch_0_12 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100011000000000000000000000000;
           	                                                                                                                       
109889     	assign CnMatch_0_11 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100010000000000000000000000000;
           	                                                                                                                       
109890     	assign CnMatch_0_10 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100001000000000000000000000000;
           	                                                                                                                       
109891     	assign CnMatch_0_9 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100000000000000000000000000000;
           	                                                                                                                      
109892     	assign CnMatch_0_8 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100100000000000000000000000;
           	                                                                                                                      
109893     	assign CnMatch_0_7 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000101000000000000000;
           	                                                                                                                      
109894     	assign CnMatch_0_6 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000011100000000000000;
           	                                                                                                                      
109895     	assign CnMatch_0_5 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010100000000000000;
           	                                                                                                                      
109896     	assign CnMatch_0_4 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010000000000000000;
           	                                                                                                                      
109897     	assign CnMatch_0_3 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000001000000000000000;
           	                                                                                                                      
109898     	assign CnMatch_0_2 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000000100000000000000;
           	                                                                                                                      
109899     	assign CnMatch_0_1 = ( Translation_0_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001110000000000000;
           	                                                                                                                      
109900     	assign CnMatch_0_0 = ( Translation_0_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001100000000000000;
           	                                                                                                                      
109901     	assign SnMatch_0 =
           	                  
109902     		{
           		 
109903     		CnMatch_0_14
           		            
109904     		,
           		 
109905     		CnMatch_0_13
           		            
109906     		,
           		 
109907     		CnMatch_0_12
           		            
109908     		,
           		 
109909     		CnMatch_0_11
           		            
109910     		,
           		 
109911     		CnMatch_0_10
           		            
109912     		,
           		 
109913     		CnMatch_0_9
           		           
109914     		,
           		 
109915     		CnMatch_0_8
           		           
109916     		,
           		 
109917     		CnMatch_0_7
           		           
109918     		,
           		 
109919     		CnMatch_0_6
           		           
109920     		,
           		 
109921     		CnMatch_0_5
           		           
109922     		,
           		 
109923     		CnMatch_0_4
           		           
109924     		,
           		 
109925     		CnMatch_0_3
           		           
109926     		,
           		 
109927     		CnMatch_0_2
           		           
109928     		,
           		 
109929     		CnMatch_0_1
           		           
109930     		,
           		 
109931     		CnMatch_0_0
           		           
109932     		};
           		  
109933     	rsnoc_z_T_C_S_C_L_R_S_Lf_15 uslf( .Found( Translation_0_Found ) , .I( SnMatch_0 ) , .O( u_7e0b ) );
           	                                                                                                   
109934     	rsnoc_z_T_C_S_C_L_R_E_z_15 ue( .I( u_7e0b ) , .O( Translation_0_MatchId ) );
           	                                                                            
109935     	assign CnMatch_1_14 = ( Translation_1_Key & 30'b100000000000000000000000000000 ) == 30'b000000000000000000000000000000;
           	                                                                                                                       
109936     	assign CnMatch_1_13 = ( Translation_1_Key & 30'b111000000000000000000000000000 ) == 30'b101000000000000000000000000000;
           	                                                                                                                       
109937     	assign CnMatch_1_12 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100011000000000000000000000000;
           	                                                                                                                       
109938     	assign CnMatch_1_11 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100010000000000000000000000000;
           	                                                                                                                       
109939     	assign CnMatch_1_10 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100001000000000000000000000000;
           	                                                                                                                       
109940     	assign CnMatch_1_9 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100000000000000000000000000000;
           	                                                                                                                      
109941     	assign CnMatch_1_8 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100100000000000000000000000;
           	                                                                                                                      
109942     	assign CnMatch_1_7 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000101000000000000000;
           	                                                                                                                      
109943     	assign CnMatch_1_6 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000011100000000000000;
           	                                                                                                                      
109944     	assign CnMatch_1_5 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010100000000000000;
           	                                                                                                                      
109945     	assign CnMatch_1_4 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010000000000000000;
           	                                                                                                                      
109946     	assign CnMatch_1_3 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000001000000000000000;
           	                                                                                                                      
109947     	assign CnMatch_1_2 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000000100000000000000;
           	                                                                                                                      
109948     	assign CnMatch_1_1 = ( Translation_1_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001110000000000000;
           	                                                                                                                      
109949     	assign CnMatch_1_0 = ( Translation_1_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001100000000000000;
           	                                                                                                                      
109950     	assign SnMatch_1 =
           	                  
109951     		{
           		 
109952     		CnMatch_1_14
           		            
109953     		,
           		 
109954     		CnMatch_1_13
           		            
109955     		,
           		 
109956     		CnMatch_1_12
           		            
109957     		,
           		 
109958     		CnMatch_1_11
           		            
109959     		,
           		 
109960     		CnMatch_1_10
           		            
109961     		,
           		 
109962     		CnMatch_1_9
           		           
109963     		,
           		 
109964     		CnMatch_1_8
           		           
109965     		,
           		 
109966     		CnMatch_1_7
           		           
109967     		,
           		 
109968     		CnMatch_1_6
           		           
109969     		,
           		 
109970     		CnMatch_1_5
           		           
109971     		,
           		 
109972     		CnMatch_1_4
           		           
109973     		,
           		 
109974     		CnMatch_1_3
           		           
109975     		,
           		 
109976     		CnMatch_1_2
           		           
109977     		,
           		 
109978     		CnMatch_1_1
           		           
109979     		,
           		 
109980     		CnMatch_1_0
           		           
109981     		};
           		  
109982     	rsnoc_z_T_C_S_C_L_R_S_Lf_15 uslf16( .Found( Translation_1_Found ) , .I( SnMatch_1 ) , .O( u_9a74 ) );
           	                                                                                                     
109983     	rsnoc_z_T_C_S_C_L_R_E_z_15 ue17( .I( u_9a74 ) , .O( Translation_1_MatchId ) );
           	                                                                              
109984     endmodule
                    
109985     
           
109986     
           
109987     
           
109988     // FlexNoC version    : 4.7.0
                                        
109989     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
109990     // Exported Structure : /Specification.Architecture.Structure
                                                                        
109991     // ExportOption       : /verilog
                                           
109992     
           
109993     `timescale 1ps/1ps
                             
109994     module rsnoc_z_H_R_G_T2_Tt_Sp_78292c1e (
                                                   
109995     	IdInfo_0_AddrBase
           	                 
109996     ,	IdInfo_0_AddrMask
            	                 
109997     ,	IdInfo_0_Debug
            	              
109998     ,	IdInfo_1_AddrBase
            	                 
109999     ,	IdInfo_1_AddrMask
            	                 
110000     ,	IdInfo_1_Debug
            	              
110001     ,	Translation_0_Aperture
            	                      
110002     ,	Translation_0_PathFound
            	                       
110003     ,	Translation_0_SubFound
            	                      
110004     );
             
110005     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
110006     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
110007     	output        IdInfo_0_Debug          ;
           	                                       
110008     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
110009     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
110010     	output        IdInfo_1_Debug          ;
           	                                       
110011     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
110012     	output        Translation_0_PathFound ;
           	                                       
110013     	output        Translation_0_SubFound  ;
           	                                       
110014     	wire [8:0] u_28b6 ;
           	                   
110015     	assign IdInfo_0_AddrBase = 30'b000000000000000000000000000000;
           	                                                              
110016     	assign IdInfo_0_AddrMask = 30'b111000000000000000000000000000;
           	                                                              
110017     	assign IdInfo_0_Debug = 1'b0;
           	                             
110018     	assign IdInfo_1_AddrBase = 30'b000000000000000000000000000000;
           	                                                              
110019     	assign IdInfo_1_AddrMask = 30'b111000000000000000000000000000;
           	                                                              
110020     	assign IdInfo_1_Debug = 1'b0;
           	                             
110021     	assign u_28b6 = Translation_0_Aperture;
           	                                       
110022     	assign Translation_0_PathFound = ( u_28b6 & 9'b110011111 ) == 9'b000010110;
           	                                                                           
110023     	assign Translation_0_SubFound = 1'b1;
           	                                     
110024     endmodule
                    
110025     
           
110026     `timescale 1ps/1ps
                             
110027     module rsnoc_z_H_R_G_T2_Tt_U_ec3b275b (
                                                  
110028     	IdInfo_0_AddrBase
           	                 
110029     ,	IdInfo_0_AddrMask
            	                 
110030     ,	IdInfo_0_Debug
            	              
110031     ,	IdInfo_1_AddrBase
            	                 
110032     ,	IdInfo_1_AddrMask
            	                 
110033     ,	IdInfo_1_Debug
            	              
110034     ,	Translation_0_Aperture
            	                      
110035     ,	Translation_0_PathFound
            	                       
110036     ,	Translation_0_SubFound
            	                      
110037     );
             
110038     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
110039     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
110040     	output        IdInfo_0_Debug          ;
           	                                       
110041     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
110042     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
110043     	output        IdInfo_1_Debug          ;
           	                                       
110044     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
110045     	output        Translation_0_PathFound ;
           	                                       
110046     	output        Translation_0_SubFound  ;
           	                                       
110047     	rsnoc_z_H_R_G_T2_Tt_Sp_78292c1e Isp(
           	                                    
110048     		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
110049     	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
110050     	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
110051     	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
110052     	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
110053     	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
110054     	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
110055     	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
110056     	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
110057     	);
           	  
110058     endmodule
                    
110059     
           
110060     
           
110061     
           
110062     // FlexNoC version    : 4.7.0
                                        
110063     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
110064     // Exported Structure : /Specification.Architecture.Structure
                                                                        
110065     // ExportOption       : /verilog
                                           
110066     
           
110067     `timescale 1ps/1ps
                             
110068     module rsnoc_z_T_C_S_C_L_R_E_z_4 ( I , O );
                                                      
110069     	input  [3:0] I ;
           	                
110070     	output [1:0] O ;
           	                
110071     	wire  u_214c ;
           	              
110072     	assign u_214c = I [3] | I [2];
           	                              
110073     	assign O = { u_214c , I [3] | I [1] };
           	                                      
110074     endmodule
                    
110075     
           
110076     `timescale 1ps/1ps
                             
110077     module rsnoc_z_H_R_U_A_Pc_I4 ( I , O );
                                                  
110078     	input  [3:0] I ;
           	                
110079     	output [2:0] O ;
           	                
110080     	wire [1:0] A      ;
           	                   
110081     	wire [1:0] B      ;
           	                   
110082     	wire [3:0] In_0_0 ;
           	                   
110083     	wire [1:0] In_1_0 ;
           	                   
110084     	wire [1:0] In_1_1 ;
           	                   
110085     	wire [1:0] S0_0_0 ;
           	                   
110086     	wire [1:0] S1_0_0 ;
           	                   
110087     	wire       X0     ;
           	                   
110088     	wire       X1     ;
           	                   
110089     	wire       X2     ;
           	                   
110090     	wire       Y1     ;
           	                   
110091     	assign In_0_0 = I;
           	                  
110092     	rsnoc_z_H_R_U_A_R_I4 ur( .In( In_0_0 ) , .S0( S0_0_0 ) , .S1( S1_0_0 ) );
           	                                                                         
110093     	assign In_1_1 = { S1_0_0 };
           	                           
110094     	assign B = In_1_1;
           	                  
110095     	assign In_1_0 = S0_0_0;
           	                       
110096     	assign A = In_1_0;
           	                  
110097     	rsnoc_z_H_R_U_A_R_I2 ur14( .In( A ) , .S0( X0 ) , .S1( Y1 ) );
           	                                                              
110098     	rsnoc_z_H_R_U_A_R_I3 ur16( .In( { B , Y1 } ) , .S0( X1 ) , .S1( X2 ) );
           	                                                                       
110099     	assign O = { X2 , X1 , X0 };
           	                            
110100     endmodule
                    
110101     
           
110102     `timescale 1ps/1ps
                             
110103     module rsnoc_z_T_C_S_C_L_R_S_M_4 ( I , O );
                                                      
110104     	input  [3:0] I ;
           	                
110105     	output [3:0] O ;
           	                
110106     	wire  u_2    ;
           	              
110107     	wire  u_214c ;
           	              
110108     	wire  u_4d57 ;
           	              
110109     	wire  u_5b4f ;
           	              
110110     	assign u_4d57 = I [3];
           	                      
110111     	assign u_214c = u_4d57 | I [2];
           	                               
110112     	assign u_2 = ~ u_214c;
           	                      
110113     	assign u_5b4f = I [1];
           	                      
110114     	assign O = { I [3] , ~ u_4d57 & I [2] , u_2 & I [1] , u_2 & ~ u_5b4f & I [0] };
           	                                                                               
110115     endmodule
                    
110116     
           
110117     `timescale 1ps/1ps
                             
110118     module rsnoc_z_H_R_U_C_C_C2d_4d70729c_W2 (
                                                     
110119     	Rd_Data
           	       
110120     ,	Rd_Pop
            	      
110121     ,	Rd_Vld
            	      
110122     ,	Sys_Clk
            	       
110123     ,	Sys_Clk_ClkS
            	            
110124     ,	Sys_Clk_En
            	          
110125     ,	Sys_Clk_EnS
            	           
110126     ,	Sys_Clk_RetRstN
            	               
110127     ,	Sys_Clk_RstN
            	            
110128     ,	Sys_Clk_Tm
            	          
110129     ,	Sys_Pwr_Idle
            	            
110130     ,	Sys_Pwr_WakeUp
            	              
110131     ,	Wr_Data
            	       
110132     ,	Wr_Push
            	       
110133     );
             
110134     	output [1:0] Rd_Data         ;
           	                              
110135     	input        Rd_Pop          ;
           	                              
110136     	output       Rd_Vld          ;
           	                              
110137     	input        Sys_Clk         ;
           	                              
110138     	input        Sys_Clk_ClkS    ;
           	                              
110139     	input        Sys_Clk_En      ;
           	                              
110140     	input        Sys_Clk_EnS     ;
           	                              
110141     	input        Sys_Clk_RetRstN ;
           	                              
110142     	input        Sys_Clk_RstN    ;
           	                              
110143     	input        Sys_Clk_Tm      ;
           	                              
110144     	output       Sys_Pwr_Idle    ;
           	                              
110145     	output       Sys_Pwr_WakeUp  ;
           	                              
110146     	input  [1:0] Wr_Data         ;
           	                              
110147     	input        Wr_Push         ;
           	                              
110148     	wire       u_4072 ;
           	                   
110149     	wire       u_7bab ;
           	                   
110150     	wire [3:0] u_a58e ;
           	                   
110151     	wire [3:0] u_ae09 ;
           	                   
110152     	wire       u_c39d ;
           	                   
110153     	wire [3:0] E      ;
           	                   
110154     	reg  [1:0] Fc_0   ;
           	                   
110155     	reg  [1:0] Fc_1   ;
           	                   
110156     	reg  [1:0] Fc_2   ;
           	                   
110157     	reg  [1:0] Fc_3   ;
           	                   
110158     	wire [1:0] In     ;
           	                   
110159     	wire [3:0] M      ;
           	                   
110160     	wire [3:0] R      ;
           	                   
110161     	wire [3:0] S      ;
           	                   
110162     	reg  [3:0] V      ;
           	                   
110163     	assign M = { 1'b1 , 1'b1 , 1'b1 , 1'b1 };
           	                                         
110164     	assign In = { Wr_Data };
           	                        
110165     	assign E = { 4 { Wr_Push }  } & u_ae09 | { 4 { Rd_Pop }  } & u_a58e & V;
           	                                                                        
110166     	assign S = { V [2:0] , 1'b0 };
           	                              
110167     	assign u_c39d = S [1];
           	                      
110168     	assign u_7bab = S [2];
           	                      
110169     	assign u_4072 = S [3];
           	                      
110170     	assign Rd_Data =
           	                
110171     				{ 2 { R [0] }  } & Fc_0
           				                       
110172     		|		{ 2 { R [1] }  } & Fc_1
           		 		                       
110173     		|		{ 2 { R [2] }  } & Fc_2
           		 		                       
110174     		|		{ 2 { R [3] }  } & Fc_3;
           		 		                        
110175     	rsnoc_z_T_C_S_C_L_R_S_M_4 usm( .I( M ) , .O( R ) );
           	                                                   
110176     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
110177     		if ( ! Sys_Clk_RstN )
           		                     
110178     			V <= #1.0 ( 4'b0 );
           			                   
110179     		else if ( Wr_Push ^ Rd_Pop )
           		                            
110180     			V <= #1.0 ( Wr_Push ? { 1'b1 , V [3:1] } : { V [2:0] , 1'b0 } );
           			                    <font color = "red">-1-</font>  
           			                    <font color = "red">==></font>  
           			                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109531     	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
109532     	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
109533     	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
109534     	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
109535     	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
109536     	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
109537     	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
109538     	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
109539     	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
109540     	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
109541     	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
109542     	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
109543     	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
109544     	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
109545     	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
109546     	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
109547     	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
109548     	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
109549     	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
109550     	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
109551     	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
109552     	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
109553     	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
109554     	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
109555     	,	.Sys_Clk( Sys_Clk )
           	 	                   
109556     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
109557     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
109558     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
109559     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
109560     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
109561     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
109562     	,	.Sys_Pwr_Idle( u_Idle )
           	 	                       
109563     	,	.Sys_Pwr_WakeUp( u_WakeUp )
           	 	                           
109564     	);
           	  
109565     	assign ReqPending = u_244c & Gen0_Req_Vld;
           	                                          
109566     	assign ReqRdPending = ReqPending & ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
           	                                                                                                                
109567     	assign RdPendCntInc = ReqRdPending & Gen0_Req_Rdy;
           	                                                  
109568     	assign RdPendCntDec =
           	                     
109569     				GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy
           				                                                 
109570     		&	( GenLcl_Rsp_Opc == 3'b000 | GenLcl_Rsp_Opc == 3'b001 | GenLcl_Rsp_Opc == 3'b010 );
           		 	                                                                                   
109571     	assign RdPendCntEn = RdPendCntInc ^ RdPendCntDec;
           	                                                 
109572     	assign u_76e9 = RdPendCnt + 4'b0001;
           	                                    
109573     	assign u_2ee2 = RdPendCnt - 4'b0001;
           	                                    
109574     	assign ReqWrPending = ReqPending & ( Gen0_Req_Opc == 3'b100 | Gen0_Req_Opc == 3'b101 );
           	                                                                                       
109575     	assign WrPendCntInc = ReqWrPending & Gen0_Req_Rdy;
           	                                                  
109576     	assign WrPendCntDec = GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy & ( GenLcl_Rsp_Opc == 3'b100 | GenLcl_Rsp_Opc == 3'b101 );
           	                                                                                                                                  
109577     	assign WrPendCntEn = WrPendCntInc ^ WrPendCntDec;
           	                                                 
109578     	assign u_9c39 = WrPendCnt + 4'b0001;
           	                                    
109579     	assign u_dc0b = WrPendCnt - 4'b0001;
           	                                    
109580     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109581     		if ( ! Sys_Clk_RstN )
           		                     
109582     			u_244c <= #1.0 ( 1'b1 );
           			                        
109583     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		                                       
109584     			u_244c <= #1.0 ( Gen0_Req_Last );
           			                                 
109585     	assign uRdPendCntNext_caseSel = { ~ RdPendCntInc & RdPendCntDec , RdPendCntInc & ~ RdPendCntDec } ;
           	                                                                                                   
109586     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109587     		if ( ! Sys_Clk_RstN )
           		                     
109588     			RdPendCnt <= #1.0 ( 4'b0 );
           			                           
109589     		else if ( RdPendCntEn )
           		                       
109590     			RdPendCnt <= #1.0 ( RdPendCntNext );
           			                                    
109591     	always @( RdPendCnt or uRdPendCntNext_caseSel or u_2ee2 or u_76e9 ) begin
           	                                                                         
109592     		case ( uRdPendCntNext_caseSel )
           		                               
109593     			2'b01   : RdPendCntNext = u_76e9 ;
           			                                  
109594     			2'b10   : RdPendCntNext = u_2ee2 ;
           			                                  
109595     			2'b0    : RdPendCntNext = RdPendCnt ;
           			                                     
109596     			default : RdPendCntNext = 4'b0 ;
           			                                
109597     		endcase
           		       
109598     	end
           	   
109599     	assign uWrPendCntNext_caseSel = { ~ WrPendCntInc & WrPendCntDec , WrPendCntInc & ~ WrPendCntDec } ;
           	                                                                                                   
109600     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109601     		if ( ! Sys_Clk_RstN )
           		                     
109602     			WrPendCnt <= #1.0 ( 4'b0 );
           			                           
109603     		else if ( WrPendCntEn )
           		                       
109604     			WrPendCnt <= #1.0 ( WrPendCntNext );
           			                                    
109605     	always @( WrPendCnt or uWrPendCntNext_caseSel or u_9c39 or u_dc0b ) begin
           	                                                                         
109606     		case ( uWrPendCntNext_caseSel )
           		                               
109607     			2'b01   : WrPendCntNext = u_9c39 ;
           			                                  
109608     			2'b10   : WrPendCntNext = u_dc0b ;
           			                                  
109609     			2'b0    : WrPendCntNext = WrPendCnt ;
           			                                     
109610     			default : WrPendCntNext = 4'b0 ;
           			                                
109611     		endcase
           		       
109612     	end
           	   
109613     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109614     		if ( ! Sys_Clk_RstN )
           		                     
109615     			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
109616     		else	NoPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & WrPendCntNext == 4'b0 & ~ ReqPending );
           		    	                                                                                        
109617     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109618     		if ( ! Sys_Clk_RstN )
           		                     
109619     			NoRdPendingTrans <= #1.0 ( 1'b1 );
           			                                  
109620     		else	NoRdPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & ~ ReqRdPending );
           		    	                                                                    
109621     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
109622     		if ( ! Sys_Clk_RstN )
           		                     
109623     			NoWrPendingTrans <= #1.0 ( 1'b1 );
           			                                  
109624     		else	NoWrPendingTrans <= #1.0 ( WrPendCntNext == 4'b0 & ~ ReqWrPending );
           		    	                                                                    
109625     	assign RxEcc_Rdy = Rx1_Rdy;
           	                           
109626     	assign Rx_Rdy = RxEcc_Rdy;
           	                          
109627     	assign WakeUp_Gen = Gen_Req_Vld;
           	                                
109628     	assign Sys_Pwr_WakeUp = WakeUp_Gen;
           	                                   
109629     	assign Tx2Data = Tx1_Data [37:0];
           	                                 
109630     	assign TxEcc_Data =
           	                   
109631     		{			{	Tx1_Data [107]
           		 			 	              
109632     			,	Tx1_Data [106:93]
           			 	                 
109633     			,	Tx1_Data [92:89]
           			 	                
109634     			,	Tx1_Data [88:87]
           			 	                
109635     			,	Tx1_Data [86:80]
           			 	                
109636     			,	Tx1_Data [79:49]
           			 	                
109637     			,	Tx1_Data [48:41]
           			 	                
109638     			,	Tx1_Data [40:38]
           			 	                
109639     			}
           			 
109640     		,
           		 
109641     		Tx2Data
           		       
109642     		};
           		  
109643     	assign Tx_Data = { TxEcc_Data [107:38] , TxEcc_Data [37:0] };
           	                                                             
109644     	assign TxEcc_Head = Tx1_Head;
           	                             
109645     	assign Tx_Head = TxEcc_Head;
           	                            
109646     	assign TxEcc_Tail = Tx1_Tail;
           	                             
109647     	assign Tx_Tail = TxEcc_Tail;
           	                            
109648     	assign TxEcc_Vld = Tx1_Vld;
           	                           
109649     	assign Tx_Vld = TxEcc_Vld;
           	                          
109650     	assign Dbg_Rx_Data_Last = Rx1_Data [37];
           	                                        
109651     	assign Dbg_Rx_Data_Err = Rx1_Data [36];
           	                                       
109652     	assign Dbg_Rx_Data_Datum1_Be = Rx1_Data [17];
           	                                             
109653     	assign Dbg_Rx_Data_Datum1_Byte = Rx1_Data [16:9];
           	                                                 
109654     	assign Dbg_Rx_Data_Datum0_Be = Rx1_Data [8];
           	                                            
109655     	assign Dbg_Rx_Data_Datum0_Byte = Rx1_Data [7:0];
           	                                                
109656     	assign Dbg_Rx_Data_Datum3_Be = Rx1_Data [35];
           	                                             
109657     	assign Dbg_Rx_Data_Datum3_Byte = Rx1_Data [34:27];
           	                                                  
109658     	assign Dbg_Rx_Data_Datum2_Be = Rx1_Data [26];
           	                                             
109659     	assign Dbg_Rx_Data_Datum2_Byte = Rx1_Data [25:18];
           	                                                  
109660     	assign Dbg_Rx_Hdr_Status = Rx1_Data [88:87];
           	                                            
109661     	assign Dbg_Rx_Hdr_Addr = Rx1_Data [79:49];
           	                                          
109662     	assign Dbg_Rx_Hdr_Lock = Rx1_Data [107];
           	                                        
109663     	assign Dbg_Rx_Hdr_Echo = Rx1_Data [40:38];
           	                                          
109664     	assign Dbg_Rx_Hdr_Len1 = Rx1_Data [86:80];
           	                                          
109665     	assign Dbg_Rx_Hdr_User = Rx1_Data [48:41];
           	                                          
109666     	assign Dbg_Rx_Hdr_Opc = Rx1_Data [92:89];
           	                                         
109667     	assign Dbg_Rx_Hdr_RouteId = Rx1_Data [106:93];
           	                                              
109668     	assign Dbg_Tx_Data_Last = Tx_Data [37];
           	                                       
109669     	assign Dbg_Tx_Data_Err = Tx_Data [36];
           	                                      
109670     	assign Dbg_Tx_Data_Datum1_Be = Tx_Data [17];
           	                                            
109671     	assign Dbg_Tx_Data_Datum1_Byte = Tx_Data [16:9];
           	                                                
109672     	assign Dbg_Tx_Data_Datum0_Be = Tx_Data [8];
           	                                           
109673     	assign Dbg_Tx_Data_Datum0_Byte = Tx_Data [7:0];
           	                                               
109674     	assign Dbg_Tx_Data_Datum3_Be = Tx_Data [35];
           	                                            
109675     	assign Dbg_Tx_Data_Datum3_Byte = Tx_Data [34:27];
           	                                                 
109676     	assign Dbg_Tx_Data_Datum2_Be = Tx_Data [26];
           	                                            
109677     	assign Dbg_Tx_Data_Datum2_Byte = Tx_Data [25:18];
           	                                                 
109678     	assign Dbg_Tx_Hdr_Status = Tx_Data [88:87];
           	                                           
109679     	assign Dbg_Tx_Hdr_Addr = Tx_Data [79:49];
           	                                         
109680     	assign Dbg_Tx_Hdr_Lock = Tx_Data [107];
           	                                       
109681     	assign Dbg_Tx_Hdr_Echo = Tx_Data [40:38];
           	                                         
109682     	assign Dbg_Tx_Hdr_Len1 = Tx_Data [86:80];
           	                                         
109683     	assign Dbg_Tx_Hdr_User = Tx_Data [48:41];
           	                                         
109684     	assign Dbg_Tx_Hdr_Opc = Tx_Data [92:89];
           	                                        
109685     	assign Dbg_Tx_Hdr_RouteId = Tx_Data [106:93];
           	                                             
109686     	assign Dbg_Stallnet_PENDINGTRANS = Dbg_Stall == 3'b001;
           	                                                       
109687     	assign Dbg_Stallnet_MONITOREDID = Dbg_Stall == 3'b011;
           	                                                      
109688     	assign Dbg_Stallnet_ORDERING = Dbg_Stall == 3'b100;
           	                                                   
109689     	assign Dbg_Stallnet_INTERLEAVING = Dbg_Stall == 3'b101;
           	                                                       
109690     	assign Dbg_Stallnet_SHAPING = Dbg_Stall == 3'b110;
           	                                                  
109691     	assign Dbg_Stallnet_SECURELOCK = Dbg_Stall == 3'b111;
           	                                                     
109692     	assign Dbg_Stallnet_REASSEMBLYBUFFER = Dbg_Stall == 3'b010;
           	                                                           
109693     	assign GenReqXfer = GenLcl_Req_Vld & GenLcl_Req_Rdy;
           	                                                    
109694     	assign GenReqIsPre = GenLcl_Req_Vld & GenLcl_Req_Opc == 3'b110;
           	                                                               
109695     	assign GenReqIsAbort = GenReqIsPre & ~ GenLcl_Req_Lock;
           	                                                       
109696     		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           		                                                   
109697     			if ( ! Sys_Clk_RstN )
           			                     
109698     				GenReqHead <= #1.0 ( 1'b1 );
           				                            
109699     			else if ( GenReqXfer )
           			                      
109700     				GenReqHead <= #1.0 ( GenLcl_Req_Last );
           				                                       
109701     	// synopsys translate_off
           	                         
109702     	// synthesis translate_off
           	                          
109703     	always @( posedge Sys_Clk )
           	                           
109704     		if ( Sys_Clk == 1'b1 )
           		                      
109705     			if (	~ ( ~ Sys_Clk_RstN )
           			    	                    
109706     			&
           			 
109707     			1'b1
           			    
109708     			&	( GenLcl_Req_Vld & GenReqHead & ~ GenReqIsAbort & GenLcl_Req_SeqUnOrdered ) !== 1'b0
           			 	                                                                                    
109709     			) begin
           			       
109710     				dontStop = 0;
           				             
109711     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109712     				if (!dontStop) begin
           				                    
109713     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted." );
           					                                                                                                                                                                                 
109714     					$stop;
           					      
109715     				end
           				   
109716     			end
           			   
109717     	// synthesis translate_on
           	                         
109718     	// synopsys translate_on
           	                        
109719     	// synopsys translate_off
           	                         
109720     	// synthesis translate_off
           	                          
109721     	always @( posedge Sys_Clk )
           	                           
109722     		if ( Sys_Clk == 1'b1 )
           		                      
109723     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b1111 & RdPendCntInc & ~ RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
109724     				dontStop = 0;
           				             
109725     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109726     				if (!dontStop) begin
           				                    
109727     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt overflow." );
           					                                                                                                                
109728     					$stop;
           					      
109729     				end
           				   
109730     			end
           			   
109731     	// synthesis translate_on
           	                         
109732     	// synopsys translate_on
           	                        
109733     	// synopsys translate_off
           	                         
109734     	// synthesis translate_off
           	                          
109735     	always @( posedge Sys_Clk )
           	                           
109736     		if ( Sys_Clk == 1'b1 )
           		                      
109737     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b0 & ~ RdPendCntInc & RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
109738     				dontStop = 0;
           				             
109739     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109740     				if (!dontStop) begin
           				                    
109741     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt underflow." );
           					                                                                                                                 
109742     					$stop;
           					      
109743     				end
           				   
109744     			end
           			   
109745     	// synthesis translate_on
           	                         
109746     	// synopsys translate_on
           	                        
109747     	// synopsys translate_off
           	                         
109748     	// synthesis translate_off
           	                          
109749     	always @( posedge Sys_Clk )
           	                           
109750     		if ( Sys_Clk == 1'b1 )
           		                      
109751     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b1111 & WrPendCntInc & ~ WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
109752     				dontStop = 0;
           				             
109753     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109754     				if (!dontStop) begin
           				                    
109755     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt overflow." );
           					                                                                                                                
109756     					$stop;
           					      
109757     				end
           				   
109758     			end
           			   
109759     	// synthesis translate_on
           	                         
109760     	// synopsys translate_on
           	                        
109761     	// synopsys translate_off
           	                         
109762     	// synthesis translate_off
           	                          
109763     	always @( posedge Sys_Clk )
           	                           
109764     		if ( Sys_Clk == 1'b1 )
           		                      
109765     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b0 & ~ WrPendCntInc & WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
109766     				dontStop = 0;
           				             
109767     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
109768     				if (!dontStop) begin
           				                    
109769     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt underflow." );
           					                                                                                                                 
109770     					$stop;
           					      
109771     				end
           				   
109772     			end
           			   
109773     	// synthesis translate_on
           	                         
109774     	// synopsys translate_on
           	                        
109775     	// synopsys translate_off
           	                         
109776     	// synthesis translate_off
           	                          
109777     	rsnoc_z_H_R_N_G_Ht_Rc_U_U_fb7e8c4f Igc(
           	                                       
109778     		.Clk( Sys_Clk )
           		               
109779     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
109780     	,	.Clk_En( Sys_Clk_En )
           	 	                     
109781     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
109782     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
109783     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
109784     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
109785     	,	.Gen_Req_Addr( Gen_Req_Addr )
           	 	                             
109786     	,	.Gen_Req_Be( Gen_Req_Be )
           	 	                         
109787     	,	.Gen_Req_BurstType( Gen_Req_BurstType )
           	 	                                       
109788     	,	.Gen_Req_Data( Gen_Req_Data )
           	 	                             
109789     	,	.Gen_Req_Last( Gen_Req_Last )
           	 	                             
109790     	,	.Gen_Req_Len1( Gen_Req_Len1 )
           	 	                             
109791     	,	.Gen_Req_Lock( Gen_Req_Lock )
           	 	                             
109792     	,	.Gen_Req_Opc( Gen_Req_Opc )
           	 	                           
109793     	,	.Gen_Req_Rdy( Gen_Req_Rdy )
           	 	                           
109794     	,	.Gen_Req_SeqId( Gen_Req_SeqId )
           	 	                               
109795     	,	.Gen_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                             
109796     	,	.Gen_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                       
109797     	,	.Gen_Req_User( Gen_Req_User )
           	 	                             
109798     	,	.Gen_Req_Vld( Gen_Req_Vld )
           	 	                           
109799     	);
           	  
109800     	// synthesis translate_on
           	                         
109801     	// synopsys translate_on
           	                        
109802     endmodule
                    
109803     
           
109804     
           
109805     
           
109806     // FlexNoC version    : 4.7.0
                                        
109807     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
109808     // Exported Structure : /Specification.Architecture.Structure
                                                                        
109809     // ExportOption       : /verilog
                                           
109810     
           
109811     `timescale 1ps/1ps
                             
109812     module rsnoc_z_H_R_G_G2_Tt_U_5a27e577 (
                                                  
109813     	IdInfo_0_AddrMask
           	                 
109814     ,	IdInfo_0_Id
            	           
109815     ,	Translation_0_Found
            	                   
109816     ,	Translation_0_Key
            	                 
109817     ,	Translation_0_MatchId
            	                     
109818     ,	Translation_1_Found
            	                   
109819     ,	Translation_1_Key
            	                 
109820     ,	Translation_1_MatchId
            	                     
109821     );
             
109822     	output [31:0] IdInfo_0_AddrMask     ;
           	                                     
109823     	input  [3:0]  IdInfo_0_Id           ;
           	                                     
109824     	output        Translation_0_Found   ;
           	                                     
109825     	input  [29:0] Translation_0_Key     ;
           	                                     
109826     	output [3:0]  Translation_0_MatchId ;
           	                                     
109827     	output        Translation_1_Found   ;
           	                                     
109828     	input  [29:0] Translation_1_Key     ;
           	                                     
109829     	output [3:0]  Translation_1_MatchId ;
           	                                     
109830     	reg  [29:0] u_1317       ;
           	                          
109831     	wire [14:0] u_7e0b       ;
           	                          
109832     	wire [14:0] u_9a74       ;
           	                          
109833     	wire        CnMatch_0_0  ;
           	                          
109834     	wire        CnMatch_0_1  ;
           	                          
109835     	wire        CnMatch_0_10 ;
           	                          
109836     	wire        CnMatch_0_11 ;
           	                          
109837     	wire        CnMatch_0_12 ;
           	                          
109838     	wire        CnMatch_0_13 ;
           	                          
109839     	wire        CnMatch_0_14 ;
           	                          
109840     	wire        CnMatch_0_2  ;
           	                          
109841     	wire        CnMatch_0_3  ;
           	                          
109842     	wire        CnMatch_0_4  ;
           	                          
109843     	wire        CnMatch_0_5  ;
           	                          
109844     	wire        CnMatch_0_6  ;
           	                          
109845     	wire        CnMatch_0_7  ;
           	                          
109846     	wire        CnMatch_0_8  ;
           	                          
109847     	wire        CnMatch_0_9  ;
           	                          
109848     	wire        CnMatch_1_0  ;
           	                          
109849     	wire        CnMatch_1_1  ;
           	                          
109850     	wire        CnMatch_1_10 ;
           	                          
109851     	wire        CnMatch_1_11 ;
           	                          
109852     	wire        CnMatch_1_12 ;
           	                          
109853     	wire        CnMatch_1_13 ;
           	                          
109854     	wire        CnMatch_1_14 ;
           	                          
109855     	wire        CnMatch_1_2  ;
           	                          
109856     	wire        CnMatch_1_3  ;
           	                          
109857     	wire        CnMatch_1_4  ;
           	                          
109858     	wire        CnMatch_1_5  ;
           	                          
109859     	wire        CnMatch_1_6  ;
           	                          
109860     	wire        CnMatch_1_7  ;
           	                          
109861     	wire        CnMatch_1_8  ;
           	                          
109862     	wire        CnMatch_1_9  ;
           	                          
109863     	wire [14:0] SnMatch_0    ;
           	                          
109864     	wire [14:0] SnMatch_1    ;
           	                          
109865     	assign IdInfo_0_AddrMask = { u_1317 , 2'b11 };
           	                                              
109866     	always @( IdInfo_0_Id ) begin
           	                             
109867     		case ( IdInfo_0_Id )
           		                    
109868     			4'b1110 : u_1317 = 30'b011111111111111111111111111111 ;
           			                                                       
109869     			4'b1101 : u_1317 = 30'b000111111111111111111111111111 ;
           			                                                       
109870     			4'b1100 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109871     			4'b1011 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109872     			4'b1010 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109873     			4'b1001 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109874     			4'b1000 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109875     			4'b0111 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109876     			4'b0110 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109877     			4'b0101 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109878     			4'b0100 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109879     			4'b0011 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109880     			4'b0010 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109881     			4'b0001 : u_1317 = 30'b000000000000000001111111111111 ;
           			                                                       
109882     			4'b0    : u_1317 = 30'b000000000000000001111111111111 ;
           			                                                       
109883     			default : u_1317 = 30'b0 ;
           			                          
109884     		endcase
           		       
109885     	end
           	   
109886     	assign CnMatch_0_14 = ( Translation_0_Key & 30'b100000000000000000000000000000 ) == 30'b000000000000000000000000000000;
           	                                                                                                                       
109887     	assign CnMatch_0_13 = ( Translation_0_Key & 30'b111000000000000000000000000000 ) == 30'b101000000000000000000000000000;
           	                                                                                                                       
109888     	assign CnMatch_0_12 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100011000000000000000000000000;
           	                                                                                                                       
109889     	assign CnMatch_0_11 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100010000000000000000000000000;
           	                                                                                                                       
109890     	assign CnMatch_0_10 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100001000000000000000000000000;
           	                                                                                                                       
109891     	assign CnMatch_0_9 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100000000000000000000000000000;
           	                                                                                                                      
109892     	assign CnMatch_0_8 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100100000000000000000000000;
           	                                                                                                                      
109893     	assign CnMatch_0_7 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000101000000000000000;
           	                                                                                                                      
109894     	assign CnMatch_0_6 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000011100000000000000;
           	                                                                                                                      
109895     	assign CnMatch_0_5 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010100000000000000;
           	                                                                                                                      
109896     	assign CnMatch_0_4 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010000000000000000;
           	                                                                                                                      
109897     	assign CnMatch_0_3 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000001000000000000000;
           	                                                                                                                      
109898     	assign CnMatch_0_2 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000000100000000000000;
           	                                                                                                                      
109899     	assign CnMatch_0_1 = ( Translation_0_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001110000000000000;
           	                                                                                                                      
109900     	assign CnMatch_0_0 = ( Translation_0_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001100000000000000;
           	                                                                                                                      
109901     	assign SnMatch_0 =
           	                  
109902     		{
           		 
109903     		CnMatch_0_14
           		            
109904     		,
           		 
109905     		CnMatch_0_13
           		            
109906     		,
           		 
109907     		CnMatch_0_12
           		            
109908     		,
           		 
109909     		CnMatch_0_11
           		            
109910     		,
           		 
109911     		CnMatch_0_10
           		            
109912     		,
           		 
109913     		CnMatch_0_9
           		           
109914     		,
           		 
109915     		CnMatch_0_8
           		           
109916     		,
           		 
109917     		CnMatch_0_7
           		           
109918     		,
           		 
109919     		CnMatch_0_6
           		           
109920     		,
           		 
109921     		CnMatch_0_5
           		           
109922     		,
           		 
109923     		CnMatch_0_4
           		           
109924     		,
           		 
109925     		CnMatch_0_3
           		           
109926     		,
           		 
109927     		CnMatch_0_2
           		           
109928     		,
           		 
109929     		CnMatch_0_1
           		           
109930     		,
           		 
109931     		CnMatch_0_0
           		           
109932     		};
           		  
109933     	rsnoc_z_T_C_S_C_L_R_S_Lf_15 uslf( .Found( Translation_0_Found ) , .I( SnMatch_0 ) , .O( u_7e0b ) );
           	                                                                                                   
109934     	rsnoc_z_T_C_S_C_L_R_E_z_15 ue( .I( u_7e0b ) , .O( Translation_0_MatchId ) );
           	                                                                            
109935     	assign CnMatch_1_14 = ( Translation_1_Key & 30'b100000000000000000000000000000 ) == 30'b000000000000000000000000000000;
           	                                                                                                                       
109936     	assign CnMatch_1_13 = ( Translation_1_Key & 30'b111000000000000000000000000000 ) == 30'b101000000000000000000000000000;
           	                                                                                                                       
109937     	assign CnMatch_1_12 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100011000000000000000000000000;
           	                                                                                                                       
109938     	assign CnMatch_1_11 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100010000000000000000000000000;
           	                                                                                                                       
109939     	assign CnMatch_1_10 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100001000000000000000000000000;
           	                                                                                                                       
109940     	assign CnMatch_1_9 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100000000000000000000000000000;
           	                                                                                                                      
109941     	assign CnMatch_1_8 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100100000000000000000000000;
           	                                                                                                                      
109942     	assign CnMatch_1_7 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000101000000000000000;
           	                                                                                                                      
109943     	assign CnMatch_1_6 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000011100000000000000;
           	                                                                                                                      
109944     	assign CnMatch_1_5 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010100000000000000;
           	                                                                                                                      
109945     	assign CnMatch_1_4 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010000000000000000;
           	                                                                                                                      
109946     	assign CnMatch_1_3 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000001000000000000000;
           	                                                                                                                      
109947     	assign CnMatch_1_2 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000000100000000000000;
           	                                                                                                                      
109948     	assign CnMatch_1_1 = ( Translation_1_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001110000000000000;
           	                                                                                                                      
109949     	assign CnMatch_1_0 = ( Translation_1_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001100000000000000;
           	                                                                                                                      
109950     	assign SnMatch_1 =
           	                  
109951     		{
           		 
109952     		CnMatch_1_14
           		            
109953     		,
           		 
109954     		CnMatch_1_13
           		            
109955     		,
           		 
109956     		CnMatch_1_12
           		            
109957     		,
           		 
109958     		CnMatch_1_11
           		            
109959     		,
           		 
109960     		CnMatch_1_10
           		            
109961     		,
           		 
109962     		CnMatch_1_9
           		           
109963     		,
           		 
109964     		CnMatch_1_8
           		           
109965     		,
           		 
109966     		CnMatch_1_7
           		           
109967     		,
           		 
109968     		CnMatch_1_6
           		           
109969     		,
           		 
109970     		CnMatch_1_5
           		           
109971     		,
           		 
109972     		CnMatch_1_4
           		           
109973     		,
           		 
109974     		CnMatch_1_3
           		           
109975     		,
           		 
109976     		CnMatch_1_2
           		           
109977     		,
           		 
109978     		CnMatch_1_1
           		           
109979     		,
           		 
109980     		CnMatch_1_0
           		           
109981     		};
           		  
109982     	rsnoc_z_T_C_S_C_L_R_S_Lf_15 uslf16( .Found( Translation_1_Found ) , .I( SnMatch_1 ) , .O( u_9a74 ) );
           	                                                                                                     
109983     	rsnoc_z_T_C_S_C_L_R_E_z_15 ue17( .I( u_9a74 ) , .O( Translation_1_MatchId ) );
           	                                                                              
109984     endmodule
                    
109985     
           
109986     
           
109987     
           
109988     // FlexNoC version    : 4.7.0
                                        
109989     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
109990     // Exported Structure : /Specification.Architecture.Structure
                                                                        
109991     // ExportOption       : /verilog
                                           
109992     
           
109993     `timescale 1ps/1ps
                             
109994     module rsnoc_z_H_R_G_T2_Tt_Sp_78292c1e (
                                                   
109995     	IdInfo_0_AddrBase
           	                 
109996     ,	IdInfo_0_AddrMask
            	                 
109997     ,	IdInfo_0_Debug
            	              
109998     ,	IdInfo_1_AddrBase
            	                 
109999     ,	IdInfo_1_AddrMask
            	                 
110000     ,	IdInfo_1_Debug
            	              
110001     ,	Translation_0_Aperture
            	                      
110002     ,	Translation_0_PathFound
            	                       
110003     ,	Translation_0_SubFound
            	                      
110004     );
             
110005     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
110006     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
110007     	output        IdInfo_0_Debug          ;
           	                                       
110008     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
110009     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
110010     	output        IdInfo_1_Debug          ;
           	                                       
110011     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
110012     	output        Translation_0_PathFound ;
           	                                       
110013     	output        Translation_0_SubFound  ;
           	                                       
110014     	wire [8:0] u_28b6 ;
           	                   
110015     	assign IdInfo_0_AddrBase = 30'b000000000000000000000000000000;
           	                                                              
110016     	assign IdInfo_0_AddrMask = 30'b111000000000000000000000000000;
           	                                                              
110017     	assign IdInfo_0_Debug = 1'b0;
           	                             
110018     	assign IdInfo_1_AddrBase = 30'b000000000000000000000000000000;
           	                                                              
110019     	assign IdInfo_1_AddrMask = 30'b111000000000000000000000000000;
           	                                                              
110020     	assign IdInfo_1_Debug = 1'b0;
           	                             
110021     	assign u_28b6 = Translation_0_Aperture;
           	                                       
110022     	assign Translation_0_PathFound = ( u_28b6 & 9'b110011111 ) == 9'b000010110;
           	                                                                           
110023     	assign Translation_0_SubFound = 1'b1;
           	                                     
110024     endmodule
                    
110025     
           
110026     `timescale 1ps/1ps
                             
110027     module rsnoc_z_H_R_G_T2_Tt_U_ec3b275b (
                                                  
110028     	IdInfo_0_AddrBase
           	                 
110029     ,	IdInfo_0_AddrMask
            	                 
110030     ,	IdInfo_0_Debug
            	              
110031     ,	IdInfo_1_AddrBase
            	                 
110032     ,	IdInfo_1_AddrMask
            	                 
110033     ,	IdInfo_1_Debug
            	              
110034     ,	Translation_0_Aperture
            	                      
110035     ,	Translation_0_PathFound
            	                       
110036     ,	Translation_0_SubFound
            	                      
110037     );
             
110038     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
110039     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
110040     	output        IdInfo_0_Debug          ;
           	                                       
110041     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
110042     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
110043     	output        IdInfo_1_Debug          ;
           	                                       
110044     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
110045     	output        Translation_0_PathFound ;
           	                                       
110046     	output        Translation_0_SubFound  ;
           	                                       
110047     	rsnoc_z_H_R_G_T2_Tt_Sp_78292c1e Isp(
           	                                    
110048     		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
110049     	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
110050     	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
110051     	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
110052     	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
110053     	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
110054     	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
110055     	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
110056     	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
110057     	);
           	  
110058     endmodule
                    
110059     
           
110060     
           
110061     
           
110062     // FlexNoC version    : 4.7.0
                                        
110063     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
110064     // Exported Structure : /Specification.Architecture.Structure
                                                                        
110065     // ExportOption       : /verilog
                                           
110066     
           
110067     `timescale 1ps/1ps
                             
110068     module rsnoc_z_T_C_S_C_L_R_E_z_4 ( I , O );
                                                      
110069     	input  [3:0] I ;
           	                
110070     	output [1:0] O ;
           	                
110071     	wire  u_214c ;
           	              
110072     	assign u_214c = I [3] | I [2];
           	                              
110073     	assign O = { u_214c , I [3] | I [1] };
           	                                      
110074     endmodule
                    
110075     
           
110076     `timescale 1ps/1ps
                             
110077     module rsnoc_z_H_R_U_A_Pc_I4 ( I , O );
                                                  
110078     	input  [3:0] I ;
           	                
110079     	output [2:0] O ;
           	                
110080     	wire [1:0] A      ;
           	                   
110081     	wire [1:0] B      ;
           	                   
110082     	wire [3:0] In_0_0 ;
           	                   
110083     	wire [1:0] In_1_0 ;
           	                   
110084     	wire [1:0] In_1_1 ;
           	                   
110085     	wire [1:0] S0_0_0 ;
           	                   
110086     	wire [1:0] S1_0_0 ;
           	                   
110087     	wire       X0     ;
           	                   
110088     	wire       X1     ;
           	                   
110089     	wire       X2     ;
           	                   
110090     	wire       Y1     ;
           	                   
110091     	assign In_0_0 = I;
           	                  
110092     	rsnoc_z_H_R_U_A_R_I4 ur( .In( In_0_0 ) , .S0( S0_0_0 ) , .S1( S1_0_0 ) );
           	                                                                         
110093     	assign In_1_1 = { S1_0_0 };
           	                           
110094     	assign B = In_1_1;
           	                  
110095     	assign In_1_0 = S0_0_0;
           	                       
110096     	assign A = In_1_0;
           	                  
110097     	rsnoc_z_H_R_U_A_R_I2 ur14( .In( A ) , .S0( X0 ) , .S1( Y1 ) );
           	                                                              
110098     	rsnoc_z_H_R_U_A_R_I3 ur16( .In( { B , Y1 } ) , .S0( X1 ) , .S1( X2 ) );
           	                                                                       
110099     	assign O = { X2 , X1 , X0 };
           	                            
110100     endmodule
                    
110101     
           
110102     `timescale 1ps/1ps
                             
110103     module rsnoc_z_T_C_S_C_L_R_S_M_4 ( I , O );
                                                      
110104     	input  [3:0] I ;
           	                
110105     	output [3:0] O ;
           	                
110106     	wire  u_2    ;
           	              
110107     	wire  u_214c ;
           	              
110108     	wire  u_4d57 ;
           	              
110109     	wire  u_5b4f ;
           	              
110110     	assign u_4d57 = I [3];
           	                      
110111     	assign u_214c = u_4d57 | I [2];
           	                               
110112     	assign u_2 = ~ u_214c;
           	                      
110113     	assign u_5b4f = I [1];
           	                      
110114     	assign O = { I [3] , ~ u_4d57 & I [2] , u_2 & I [1] , u_2 & ~ u_5b4f & I [0] };
           	                                                                               
110115     endmodule
                    
110116     
           
110117     `timescale 1ps/1ps
                             
110118     module rsnoc_z_H_R_U_C_C_C2d_4d70729c_W2 (
                                                     
110119     	Rd_Data
           	       
110120     ,	Rd_Pop
            	      
110121     ,	Rd_Vld
            	      
110122     ,	Sys_Clk
            	       
110123     ,	Sys_Clk_ClkS
            	            
110124     ,	Sys_Clk_En
            	          
110125     ,	Sys_Clk_EnS
            	           
110126     ,	Sys_Clk_RetRstN
            	               
110127     ,	Sys_Clk_RstN
            	            
110128     ,	Sys_Clk_Tm
            	          
110129     ,	Sys_Pwr_Idle
            	            
110130     ,	Sys_Pwr_WakeUp
            	              
110131     ,	Wr_Data
            	       
110132     ,	Wr_Push
            	       
110133     );
             
110134     	output [1:0] Rd_Data         ;
           	                              
110135     	input        Rd_Pop          ;
           	                              
110136     	output       Rd_Vld          ;
           	                              
110137     	input        Sys_Clk         ;
           	                              
110138     	input        Sys_Clk_ClkS    ;
           	                              
110139     	input        Sys_Clk_En      ;
           	                              
110140     	input        Sys_Clk_EnS     ;
           	                              
110141     	input        Sys_Clk_RetRstN ;
           	                              
110142     	input        Sys_Clk_RstN    ;
           	                              
110143     	input        Sys_Clk_Tm      ;
           	                              
110144     	output       Sys_Pwr_Idle    ;
           	                              
110145     	output       Sys_Pwr_WakeUp  ;
           	                              
110146     	input  [1:0] Wr_Data         ;
           	                              
110147     	input        Wr_Push         ;
           	                              
110148     	wire       u_4072 ;
           	                   
110149     	wire       u_7bab ;
           	                   
110150     	wire [3:0] u_a58e ;
           	                   
110151     	wire [3:0] u_ae09 ;
           	                   
110152     	wire       u_c39d ;
           	                   
110153     	wire [3:0] E      ;
           	                   
110154     	reg  [1:0] Fc_0   ;
           	                   
110155     	reg  [1:0] Fc_1   ;
           	                   
110156     	reg  [1:0] Fc_2   ;
           	                   
110157     	reg  [1:0] Fc_3   ;
           	                   
110158     	wire [1:0] In     ;
           	                   
110159     	wire [3:0] M      ;
           	                   
110160     	wire [3:0] R      ;
           	                   
110161     	wire [3:0] S      ;
           	                   
110162     	reg  [3:0] V      ;
           	                   
110163     	assign M = { 1'b1 , 1'b1 , 1'b1 , 1'b1 };
           	                                         
110164     	assign In = { Wr_Data };
           	                        
110165     	assign E = { 4 { Wr_Push }  } & u_ae09 | { 4 { Rd_Pop }  } & u_a58e & V;
           	                                                                        
110166     	assign S = { V [2:0] , 1'b0 };
           	                              
110167     	assign u_c39d = S [1];
           	                      
110168     	assign u_7bab = S [2];
           	                      
110169     	assign u_4072 = S [3];
           	                      
110170     	assign Rd_Data =
           	                
110171     				{ 2 { R [0] }  } & Fc_0
           				                       
110172     		|		{ 2 { R [1] }  } & Fc_1
           		 		                       
110173     		|		{ 2 { R [2] }  } & Fc_2
           		 		                       
110174     		|		{ 2 { R [3] }  } & Fc_3;
           		 		                        
110175     	rsnoc_z_T_C_S_C_L_R_S_M_4 usm( .I( M ) , .O( R ) );
           	                                                   
110176     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
110177     		if ( ! Sys_Clk_RstN )
           		                     
110178     			V <= #1.0 ( 4'b0 );
           			                   
110179     		else if ( Wr_Push ^ Rd_Pop )
           		                            
110180     			V <= #1.0 ( Wr_Push ? { 1'b1 , V [3:1] } : { V [2:0] , 1'b0 } );
           			                    <font color = "red">-1-</font>  
           			                    <font color = "red">==></font>  
           			                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109651     	assign Dbg_Rx_Data_Err = Rx1_Data [36];
           	                                       
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (First) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109421     			default            : Aper_StrmType = 1'b0 ;
           			<font color = "red">-1-</font>                                           
109422     		endcase
           <font color = "red">		==></font>
109423     	end
           <font color = "red">	==></font>
109424     	assign uAper_StrmRatio_caseSel =
           <font color = "red">	==></font>
109425     		{		u_166 [14]
           <font color = "red">		==></font>
109426     			,	u_166 [13]
           <font color = "red">			==></font>
109427     			,	u_166 [12]
           <font color = "red">			==></font>
109428     			,	u_166 [11]
           <font color = "red">			==></font>
109429     			,	u_166 [10]
           <font color = "red">			==></font>
109430     			,	u_166 [9]
           <font color = "red">			==></font>
109431     			,	u_166 [8]
           <font color = "red">			==></font>
109432     			,	u_166 [7]
           <font color = "red">			==></font>
109433     			,	u_166 [6]
           <font color = "red">			==></font>
109434     			,	u_166 [5]
           <font color = "red">			==></font>
109435     			,	u_166 [4]
           <font color = "red">			==></font>
109436     			,	u_166 [3]
           <font color = "red">			==></font>
109437     			,	u_166 [2]
           <font color = "green">			==></font>
109438     			,	u_166 [1]
           <font color = "red">			==></font>
109439     		}
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>16'b0000000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0001000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0010000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0100000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>16'b1000000000000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109536     	,	.GenPrt_Req_Data( Gen_Req_Data )
           	<font color = "green">-1-</font> 	                                
109537     	,	.GenPrt_Req_Last( Gen_Req_Last )
           <font color = "green">	==></font>
109538     	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	<font color = "red">-2-</font> 	                                
109539     	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109541     	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	<font color = "green">-1-</font> 	                              
109542     	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           <font color = "green">	==></font>
109543     	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	<font color = "red">-2-</font> 	                                                
109544     	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109546     	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	<font color = "green">-1-</font> 	                              
109547     	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           <font color = "green">	==></font>
109548     	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	<font color = "red">-2-</font> 	                                
109549     	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109551     	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	<font color = "green">-1-</font> 	                                  
109552     	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           <font color = "green">	==></font>
109553     	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	<font color = "red">-2-</font> 	                                    
109554     	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109556     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	<font color = "green">-1-</font> 	                             
109557     	,	.Sys_Clk_En( Sys_Clk_En )
           <font color = "green">	==></font>
109558     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-2-</font> 	                           
109559     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109561     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	<font color = "green">-1-</font> 	                         
109562     	,	.Sys_Pwr_Idle( u_Idle )
           <font color = "green">	==></font>
109563     	,	.Sys_Pwr_WakeUp( u_WakeUp )
           	<font color = "red">-2-</font> 	                           
109564     	);
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109566     	assign ReqRdPending = ReqPending & ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
           	<font color = "green">-1-</font>                                                                                                                
109567     	assign RdPendCntInc = ReqRdPending & Gen0_Req_Rdy;
           <font color = "green">	==></font>
109568     	assign RdPendCntDec =
           	<font color = "red">-2-</font>                     
109569     				GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109571     	assign RdPendCntEn = RdPendCntInc ^ RdPendCntDec;
           	<font color = "green">-1-</font>                                                 
109572     	assign u_76e9 = RdPendCnt + 4'b0001;
           <font color = "green">	==></font>
109573     	assign u_2ee2 = RdPendCnt - 4'b0001;
           	<font color = "red">-2-</font>                                    
109574     	assign ReqWrPending = ReqPending & ( Gen0_Req_Opc == 3'b100 | Gen0_Req_Opc == 3'b101 );
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109654     	assign Dbg_Rx_Data_Datum0_Be = Rx1_Data [8];
           	<font color = "green">-1-</font>                                            
109655     	assign Dbg_Rx_Data_Datum0_Byte = Rx1_Data [7:0];
           <font color = "green">	==></font>
109656     	assign Dbg_Rx_Data_Datum3_Be = Rx1_Data [35];
           	<font color = "red">-2-</font>                                             
109657     	assign Dbg_Rx_Data_Datum3_Byte = Rx1_Data [34:27];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109662     	assign Dbg_Rx_Hdr_Lock = Rx1_Data [107];
           	<font color = "green">-1-</font>                                        
109663     	assign Dbg_Rx_Hdr_Echo = Rx1_Data [40:38];
           <font color = "green">	==></font>
109664     	assign Dbg_Rx_Hdr_Len1 = Rx1_Data [86:80];
           	<font color = "red">-2-</font>                                          
109665     	assign Dbg_Rx_Hdr_User = Rx1_Data [48:41];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109668     	assign Dbg_Tx_Data_Last = Tx_Data [37];
           	<font color = "green">-1-</font>                                       
109669     	assign Dbg_Tx_Data_Err = Tx_Data [36];
           <font color = "green">	==></font>
109670     	assign Dbg_Tx_Data_Datum1_Be = Tx_Data [17];
           	<font color = "red">-2-</font>                                            
109671     	assign Dbg_Tx_Data_Datum1_Byte = Tx_Data [16:9];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109673     	assign Dbg_Tx_Data_Datum0_Byte = Tx_Data [7:0];
           	<font color = "green">-1-</font>                                               
109674     	assign Dbg_Tx_Data_Datum3_Be = Tx_Data [35];
           <font color = "green">	==></font>
109675     	assign Dbg_Tx_Data_Datum3_Byte = Tx_Data [34:27];
           	<font color = "red">-2-</font>                                                 
109676     	assign Dbg_Tx_Data_Datum2_Be = Tx_Data [26];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109678     	assign Dbg_Tx_Hdr_Status = Tx_Data [88:87];
           	<font color = "green">-1-</font>                                           
109679     	assign Dbg_Tx_Hdr_Addr = Tx_Data [79:49];
           <font color = "green">	==></font>
109680     	assign Dbg_Tx_Hdr_Lock = Tx_Data [107];
           	<font color = "red">-2-</font>                                       
109681     	assign Dbg_Tx_Hdr_Echo = Tx_Data [40:38];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109683     	assign Dbg_Tx_Hdr_User = Tx_Data [48:41];
           	<font color = "green">-1-</font>                                         
109684     	assign Dbg_Tx_Hdr_Opc = Tx_Data [92:89];
           <font color = "green">	==></font>
109685     	assign Dbg_Tx_Hdr_RouteId = Tx_Data [106:93];
           	<font color = "red">-2-</font>                                             
109686     	assign Dbg_Stallnet_PENDINGTRANS = Dbg_Stall == 3'b001;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109688     	assign Dbg_Stallnet_ORDERING = Dbg_Stall == 3'b100;
           	<font color = "green">-1-</font>                                                   
109689     	assign Dbg_Stallnet_INTERLEAVING = Dbg_Stall == 3'b101;
           <font color = "green">	==></font>
109690     	assign Dbg_Stallnet_SHAPING = Dbg_Stall == 3'b110;
           	<font color = "red">-2-</font>                                                  
109691     	assign Dbg_Stallnet_SECURELOCK = Dbg_Stall == 3'b111;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109693     	assign GenReqXfer = GenLcl_Req_Vld & GenLcl_Req_Rdy;
           	<font color = "green">-1-</font>                                                    
109694     	assign GenReqIsPre = GenLcl_Req_Vld & GenLcl_Req_Opc == 3'b110;
           <font color = "green">	==></font>
109695     	assign GenReqIsAbort = GenReqIsPre & ~ GenLcl_Req_Lock;
           	<font color = "red">-2-</font>                                                       
109696     		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109698     				GenReqHead <= #1.0 ( 1'b1 );
           				<font color = "green">-1-</font>                            
109699     			else if ( GenReqXfer )
           <font color = "green">			==></font>
109700     				GenReqHead <= #1.0 ( GenLcl_Req_Last );
           				<font color = "red">-2-</font>                                       
109701     	// synopsys translate_off
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109703     	always @( posedge Sys_Clk )
           	<font color = "green">-1-</font>                           
109704     		if ( Sys_Clk == 1'b1 )
           <font color = "green">		==></font>
109705     			if (	~ ( ~ Sys_Clk_RstN )
           			<font color = "red">-2-</font>  
109706     			&
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109708     			&	( GenLcl_Req_Vld & GenReqHead & ~ GenReqIsAbort & GenLcl_Req_SeqUnOrdered ) !== 1'b0
           			<font color = "green">-1-</font> 	                                                                                    
109709     			) begin
           <font color = "green">			==></font>
109710     				dontStop = 0;
           				<font color = "red">-2-</font>             
109711     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109713     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted." );
           					<font color = "green">-1-</font>                                                                                                                                                                                 
109714     					$stop;
           <font color = "green">					==></font>
109715     				end
           				<font color = "red">-2-</font>   
109716     			end
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109720     	// synthesis translate_off
           	                          <font color = "green">-1-</font>
109721     	always @( posedge Sys_Clk )
           <font color = "green">	==></font>
109722     		if ( Sys_Clk == 1'b1 )
           		<font color = "red">-2-</font>  
109723     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b1111 & RdPendCntInc & ~ RdPendCntDec ) !== 1'b0 ) begin
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109725     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				<font color = "green">-1-</font>  
109726     				if (!dontStop) begin
           <font color = "green">				==></font>
109727     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt overflow." );
           					<font color = "red">-2-</font>                                                                                                                
109728     					$stop;
           <font color = "red">					==></font>
           					MISSING_ELSE
           <font color = "green">					==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109730     			end
           			<font color = "green">-1-</font>   
109731     	// synthesis translate_on
           <font color = "green">	==></font>
109732     	// synopsys translate_on
           	                        <font color = "red">-2-</font>
109733     	// synopsys translate_off
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109735     	always @( posedge Sys_Clk )
           	<font color = "green">-1-</font>                           
109736     		if ( Sys_Clk == 1'b1 )
           <font color = "green">		==></font>
109737     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b0 & ~ RdPendCntInc & RdPendCntDec ) !== 1'b0 ) begin
           			<font color = "red">-2-</font>  
109738     				dontStop = 0;
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109740     				if (!dontStop) begin
           				<font color = "green">-1-</font>  
109741     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt underflow." );
           <font color = "green">					==></font>
109742     					$stop;
           					<font color = "red">-2-</font>      
109743     				end
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109745     	// synthesis translate_on
           	                         <font color = "green">-1-</font>
109746     	// synopsys translate_on
           <font color = "green">	==></font>
109747     	// synopsys translate_off
           	                         <font color = "red">-2-</font>
109748     	// synthesis translate_off
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109750     		if ( Sys_Clk == 1'b1 )
           		<font color = "green">-1-</font>  
109751     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b1111 & WrPendCntInc & ~ WrPendCntDec ) !== 1'b0 ) begin
           <font color = "green">			==></font>
109752     				dontStop = 0;
           				<font color = "red">-2-</font>             
109753     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109755     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt overflow." );
           					<font color = "green">-1-</font>                                                                                                                
109756     					$stop;
           <font color = "green">					==></font>
109757     				end
           				<font color = "red">-2-</font>   
109758     			end
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109760     	// synopsys translate_on
           	                        <font color = "green">-1-</font>
109761     	// synopsys translate_off
           <font color = "green">	==></font>
109762     	// synthesis translate_off
           	                          <font color = "red">-2-</font>
109763     	always @( posedge Sys_Clk )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109780     	,	.Clk_En( Sys_Clk_En )
           	<font color = "green">-1-</font> 	                     
109781     	,	.Clk_EnS( Sys_Clk_EnS )
           <font color = "green">	==></font>
109782     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "red">-2-</font> 	                               
109783     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
109784     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
109785     	,	.Gen_Req_Addr( Gen_Req_Addr )
           	 	                             
109786     	,	.Gen_Req_Be( Gen_Req_Be )
           	 	                         
109787     	,	.Gen_Req_BurstType( Gen_Req_BurstType )
           	 	                                       
109788     	,	.Gen_Req_Data( Gen_Req_Data )
           	 	                             
109789     	,	.Gen_Req_Last( Gen_Req_Last )
           	 	                             
109790     	,	.Gen_Req_Len1( Gen_Req_Len1 )
           	 	                             
109791     	,	.Gen_Req_Lock( Gen_Req_Lock )
           	 	                             
109792     	,	.Gen_Req_Opc( Gen_Req_Opc )
           	 	                           
109793     	,	.Gen_Req_Rdy( Gen_Req_Rdy )
           	 	                           
109794     	,	.Gen_Req_SeqId( Gen_Req_SeqId )
           	 	                               
109795     	,	.Gen_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                             
109796     	,	.Gen_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                       
109797     	,	.Gen_Req_User( Gen_Req_User )
           	 	                             
109798     	,	.Gen_Req_Vld( Gen_Req_Vld )
           	 	                           
109799     	);
           	  
109800     	// synthesis translate_on
           	                         
109801     	// synopsys translate_on
           	                        
109802     endmodule
                    
109803     
           
109804     
           
109805     
           
109806     // FlexNoC version    : 4.7.0
                                        
109807     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
109808     // Exported Structure : /Specification.Architecture.Structure
                                                                        
109809     // ExportOption       : /verilog
                                           
109810     
           
109811     `timescale 1ps/1ps
                             
109812     module rsnoc_z_H_R_G_G2_Tt_U_5a27e577 (
                                                  
109813     	IdInfo_0_AddrMask
           	                 
109814     ,	IdInfo_0_Id
            	           
109815     ,	Translation_0_Found
            	                   
109816     ,	Translation_0_Key
            	                 
109817     ,	Translation_0_MatchId
            	                     
109818     ,	Translation_1_Found
            	                   
109819     ,	Translation_1_Key
            	                 
109820     ,	Translation_1_MatchId
            	                     
109821     );
             
109822     	output [31:0] IdInfo_0_AddrMask     ;
           	                                     
109823     	input  [3:0]  IdInfo_0_Id           ;
           	                                     
109824     	output        Translation_0_Found   ;
           	                                     
109825     	input  [29:0] Translation_0_Key     ;
           	                                     
109826     	output [3:0]  Translation_0_MatchId ;
           	                                     
109827     	output        Translation_1_Found   ;
           	                                     
109828     	input  [29:0] Translation_1_Key     ;
           	                                     
109829     	output [3:0]  Translation_1_MatchId ;
           	                                     
109830     	reg  [29:0] u_1317       ;
           	                          
109831     	wire [14:0] u_7e0b       ;
           	                          
109832     	wire [14:0] u_9a74       ;
           	                          
109833     	wire        CnMatch_0_0  ;
           	                          
109834     	wire        CnMatch_0_1  ;
           	                          
109835     	wire        CnMatch_0_10 ;
           	                          
109836     	wire        CnMatch_0_11 ;
           	                          
109837     	wire        CnMatch_0_12 ;
           	                          
109838     	wire        CnMatch_0_13 ;
           	                          
109839     	wire        CnMatch_0_14 ;
           	                          
109840     	wire        CnMatch_0_2  ;
           	                          
109841     	wire        CnMatch_0_3  ;
           	                          
109842     	wire        CnMatch_0_4  ;
           	                          
109843     	wire        CnMatch_0_5  ;
           	                          
109844     	wire        CnMatch_0_6  ;
           	                          
109845     	wire        CnMatch_0_7  ;
           	                          
109846     	wire        CnMatch_0_8  ;
           	                          
109847     	wire        CnMatch_0_9  ;
           	                          
109848     	wire        CnMatch_1_0  ;
           	                          
109849     	wire        CnMatch_1_1  ;
           	                          
109850     	wire        CnMatch_1_10 ;
           	                          
109851     	wire        CnMatch_1_11 ;
           	                          
109852     	wire        CnMatch_1_12 ;
           	                          
109853     	wire        CnMatch_1_13 ;
           	                          
109854     	wire        CnMatch_1_14 ;
           	                          
109855     	wire        CnMatch_1_2  ;
           	                          
109856     	wire        CnMatch_1_3  ;
           	                          
109857     	wire        CnMatch_1_4  ;
           	                          
109858     	wire        CnMatch_1_5  ;
           	                          
109859     	wire        CnMatch_1_6  ;
           	                          
109860     	wire        CnMatch_1_7  ;
           	                          
109861     	wire        CnMatch_1_8  ;
           	                          
109862     	wire        CnMatch_1_9  ;
           	                          
109863     	wire [14:0] SnMatch_0    ;
           	                          
109864     	wire [14:0] SnMatch_1    ;
           	                          
109865     	assign IdInfo_0_AddrMask = { u_1317 , 2'b11 };
           	                                              
109866     	always @( IdInfo_0_Id ) begin
           	                             
109867     		case ( IdInfo_0_Id )
           		                    
109868     			4'b1110 : u_1317 = 30'b011111111111111111111111111111 ;
           			                                                       
109869     			4'b1101 : u_1317 = 30'b000111111111111111111111111111 ;
           			                                                       
109870     			4'b1100 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109871     			4'b1011 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109872     			4'b1010 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109873     			4'b1001 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
109874     			4'b1000 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109875     			4'b0111 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109876     			4'b0110 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109877     			4'b0101 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109878     			4'b0100 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109879     			4'b0011 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109880     			4'b0010 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
109881     			4'b0001 : u_1317 = 30'b000000000000000001111111111111 ;
           			                                                       
109882     			4'b0    : u_1317 = 30'b000000000000000001111111111111 ;
           			                                                       
109883     			default : u_1317 = 30'b0 ;
           			                          
109884     		endcase
           		       
109885     	end
           	   
109886     	assign CnMatch_0_14 = ( Translation_0_Key & 30'b100000000000000000000000000000 ) == 30'b000000000000000000000000000000;
           	                                                                                                                       
109887     	assign CnMatch_0_13 = ( Translation_0_Key & 30'b111000000000000000000000000000 ) == 30'b101000000000000000000000000000;
           	                                                                                                                       
109888     	assign CnMatch_0_12 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100011000000000000000000000000;
           	                                                                                                                       
109889     	assign CnMatch_0_11 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100010000000000000000000000000;
           	                                                                                                                       
109890     	assign CnMatch_0_10 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100001000000000000000000000000;
           	                                                                                                                       
109891     	assign CnMatch_0_9 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100000000000000000000000000000;
           	                                                                                                                      
109892     	assign CnMatch_0_8 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100100000000000000000000000;
           	                                                                                                                      
109893     	assign CnMatch_0_7 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000101000000000000000;
           	                                                                                                                      
109894     	assign CnMatch_0_6 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000011100000000000000;
           	                                                                                                                      
109895     	assign CnMatch_0_5 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010100000000000000;
           	                                                                                                                      
109896     	assign CnMatch_0_4 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010000000000000000;
           	                                                                                                                      
109897     	assign CnMatch_0_3 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000001000000000000000;
           	                                                                                                                      
109898     	assign CnMatch_0_2 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000000100000000000000;
           	                                                                                                                      
109899     	assign CnMatch_0_1 = ( Translation_0_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001110000000000000;
           	                                                                                                                      
109900     	assign CnMatch_0_0 = ( Translation_0_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001100000000000000;
           	                                                                                                                      
109901     	assign SnMatch_0 =
           	                  
109902     		{
           		 
109903     		CnMatch_0_14
           		            
109904     		,
           		 
109905     		CnMatch_0_13
           		            
109906     		,
           		 
109907     		CnMatch_0_12
           		            
109908     		,
           		 
109909     		CnMatch_0_11
           		            
109910     		,
           		 
109911     		CnMatch_0_10
           		            
109912     		,
           		 
109913     		CnMatch_0_9
           		           
109914     		,
           		 
109915     		CnMatch_0_8
           		           
109916     		,
           		 
109917     		CnMatch_0_7
           		           
109918     		,
           		 
109919     		CnMatch_0_6
           		           
109920     		,
           		 
109921     		CnMatch_0_5
           		           
109922     		,
           		 
109923     		CnMatch_0_4
           		           
109924     		,
           		 
109925     		CnMatch_0_3
           		           
109926     		,
           		 
109927     		CnMatch_0_2
           		           
109928     		,
           		 
109929     		CnMatch_0_1
           		           
109930     		,
           		 
109931     		CnMatch_0_0
           		           
109932     		};
           		  
109933     	rsnoc_z_T_C_S_C_L_R_S_Lf_15 uslf( .Found( Translation_0_Found ) , .I( SnMatch_0 ) , .O( u_7e0b ) );
           	                                                                                                   
109934     	rsnoc_z_T_C_S_C_L_R_E_z_15 ue( .I( u_7e0b ) , .O( Translation_0_MatchId ) );
           	                                                                            
109935     	assign CnMatch_1_14 = ( Translation_1_Key & 30'b100000000000000000000000000000 ) == 30'b000000000000000000000000000000;
           	                                                                                                                       
109936     	assign CnMatch_1_13 = ( Translation_1_Key & 30'b111000000000000000000000000000 ) == 30'b101000000000000000000000000000;
           	                                                                                                                       
109937     	assign CnMatch_1_12 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100011000000000000000000000000;
           	                                                                                                                       
109938     	assign CnMatch_1_11 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100010000000000000000000000000;
           	                                                                                                                       
109939     	assign CnMatch_1_10 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100001000000000000000000000000;
           	                                                                                                                       
109940     	assign CnMatch_1_9 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100000000000000000000000000000;
           	                                                                                                                      
109941     	assign CnMatch_1_8 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100100000000000000000000000;
           	                                                                                                                      
109942     	assign CnMatch_1_7 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000101000000000000000;
           	                                                                                                                      
109943     	assign CnMatch_1_6 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000011100000000000000;
           	                                                                                                                      
109944     	assign CnMatch_1_5 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010100000000000000;
           	                                                                                                                      
109945     	assign CnMatch_1_4 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010000000000000000;
           	                                                                                                                      
109946     	assign CnMatch_1_3 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000001000000000000000;
           	                                                                                                                      
109947     	assign CnMatch_1_2 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000000100000000000000;
           	                                                                                                                      
109948     	assign CnMatch_1_1 = ( Translation_1_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001110000000000000;
           	                                                                                                                      
109949     	assign CnMatch_1_0 = ( Translation_1_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001100000000000000;
           	                                                                                                                      
109950     	assign SnMatch_1 =
           	                  
109951     		{
           		 
109952     		CnMatch_1_14
           		            
109953     		,
           		 
109954     		CnMatch_1_13
           		            
109955     		,
           		 
109956     		CnMatch_1_12
           		            
109957     		,
           		 
109958     		CnMatch_1_11
           		            
109959     		,
           		 
109960     		CnMatch_1_10
           		            
109961     		,
           		 
109962     		CnMatch_1_9
           		           
109963     		,
           		 
109964     		CnMatch_1_8
           		           
109965     		,
           		 
109966     		CnMatch_1_7
           		           
109967     		,
           		 
109968     		CnMatch_1_6
           		           
109969     		,
           		 
109970     		CnMatch_1_5
           		           
109971     		,
           		 
109972     		CnMatch_1_4
           		           
109973     		,
           		 
109974     		CnMatch_1_3
           		           
109975     		,
           		 
109976     		CnMatch_1_2
           		           
109977     		,
           		 
109978     		CnMatch_1_1
           		           
109979     		,
           		 
109980     		CnMatch_1_0
           		           
109981     		};
           		  
109982     	rsnoc_z_T_C_S_C_L_R_S_Lf_15 uslf16( .Found( Translation_1_Found ) , .I( SnMatch_1 ) , .O( u_9a74 ) );
           	                                                                                                     
109983     	rsnoc_z_T_C_S_C_L_R_E_z_15 ue17( .I( u_9a74 ) , .O( Translation_1_MatchId ) );
           	                                                                              
109984     endmodule
                    
109985     
           
109986     
           
109987     
           
109988     // FlexNoC version    : 4.7.0
                                        
109989     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
109990     // Exported Structure : /Specification.Architecture.Structure
                                                                        
109991     // ExportOption       : /verilog
                                           
109992     
           
109993     `timescale 1ps/1ps
                             
109994     module rsnoc_z_H_R_G_T2_Tt_Sp_78292c1e (
                                                   
109995     	IdInfo_0_AddrBase
           	                 
109996     ,	IdInfo_0_AddrMask
            	                 
109997     ,	IdInfo_0_Debug
            	              
109998     ,	IdInfo_1_AddrBase
            	                 
109999     ,	IdInfo_1_AddrMask
            	                 
110000     ,	IdInfo_1_Debug
            	              
110001     ,	Translation_0_Aperture
            	                      
110002     ,	Translation_0_PathFound
            	                       
110003     ,	Translation_0_SubFound
            	                      
110004     );
             
110005     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
110006     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
110007     	output        IdInfo_0_Debug          ;
           	                                       
110008     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
110009     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
110010     	output        IdInfo_1_Debug          ;
           	                                       
110011     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
110012     	output        Translation_0_PathFound ;
           	                                       
110013     	output        Translation_0_SubFound  ;
           	                                       
110014     	wire [8:0] u_28b6 ;
           	                   
110015     	assign IdInfo_0_AddrBase = 30'b000000000000000000000000000000;
           	                                                              
110016     	assign IdInfo_0_AddrMask = 30'b111000000000000000000000000000;
           	                                                              
110017     	assign IdInfo_0_Debug = 1'b0;
           	                             
110018     	assign IdInfo_1_AddrBase = 30'b000000000000000000000000000000;
           	                                                              
110019     	assign IdInfo_1_AddrMask = 30'b111000000000000000000000000000;
           	                                                              
110020     	assign IdInfo_1_Debug = 1'b0;
           	                             
110021     	assign u_28b6 = Translation_0_Aperture;
           	                                       
110022     	assign Translation_0_PathFound = ( u_28b6 & 9'b110011111 ) == 9'b000010110;
           	                                                                           
110023     	assign Translation_0_SubFound = 1'b1;
           	                                     
110024     endmodule
                    
110025     
           
110026     `timescale 1ps/1ps
                             
110027     module rsnoc_z_H_R_G_T2_Tt_U_ec3b275b (
                                                  
110028     	IdInfo_0_AddrBase
           	                 
110029     ,	IdInfo_0_AddrMask
            	                 
110030     ,	IdInfo_0_Debug
            	              
110031     ,	IdInfo_1_AddrBase
            	                 
110032     ,	IdInfo_1_AddrMask
            	                 
110033     ,	IdInfo_1_Debug
            	              
110034     ,	Translation_0_Aperture
            	                      
110035     ,	Translation_0_PathFound
            	                       
110036     ,	Translation_0_SubFound
            	                      
110037     );
             
110038     	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
110039     	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
110040     	output        IdInfo_0_Debug          ;
           	                                       
110041     	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
110042     	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
110043     	output        IdInfo_1_Debug          ;
           	                                       
110044     	input  [8:0]  Translation_0_Aperture  ;
           	                                       
110045     	output        Translation_0_PathFound ;
           	                                       
110046     	output        Translation_0_SubFound  ;
           	                                       
110047     	rsnoc_z_H_R_G_T2_Tt_Sp_78292c1e Isp(
           	                                    
110048     		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
110049     	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
110050     	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
110051     	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
110052     	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
110053     	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
110054     	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
110055     	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
110056     	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
110057     	);
           	  
110058     endmodule
                    
110059     
           
110060     
           
110061     
           
110062     // FlexNoC version    : 4.7.0
                                        
110063     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
110064     // Exported Structure : /Specification.Architecture.Structure
                                                                        
110065     // ExportOption       : /verilog
                                           
110066     
           
110067     `timescale 1ps/1ps
                             
110068     module rsnoc_z_T_C_S_C_L_R_E_z_4 ( I , O );
                                                      
110069     	input  [3:0] I ;
           	                
110070     	output [1:0] O ;
           	                
110071     	wire  u_214c ;
           	              
110072     	assign u_214c = I [3] | I [2];
           	                              
110073     	assign O = { u_214c , I [3] | I [1] };
           	                                      
110074     endmodule
                    
110075     
           
110076     `timescale 1ps/1ps
                             
110077     module rsnoc_z_H_R_U_A_Pc_I4 ( I , O );
                                                  
110078     	input  [3:0] I ;
           	                
110079     	output [2:0] O ;
           	                
110080     	wire [1:0] A      ;
           	                   
110081     	wire [1:0] B      ;
           	                   
110082     	wire [3:0] In_0_0 ;
           	                   
110083     	wire [1:0] In_1_0 ;
           	                   
110084     	wire [1:0] In_1_1 ;
           	                   
110085     	wire [1:0] S0_0_0 ;
           	                   
110086     	wire [1:0] S1_0_0 ;
           	                   
110087     	wire       X0     ;
           	                   
110088     	wire       X1     ;
           	                   
110089     	wire       X2     ;
           	                   
110090     	wire       Y1     ;
           	                   
110091     	assign In_0_0 = I;
           	                  
110092     	rsnoc_z_H_R_U_A_R_I4 ur( .In( In_0_0 ) , .S0( S0_0_0 ) , .S1( S1_0_0 ) );
           	                                                                         
110093     	assign In_1_1 = { S1_0_0 };
           	                           
110094     	assign B = In_1_1;
           	                  
110095     	assign In_1_0 = S0_0_0;
           	                       
110096     	assign A = In_1_0;
           	                  
110097     	rsnoc_z_H_R_U_A_R_I2 ur14( .In( A ) , .S0( X0 ) , .S1( Y1 ) );
           	                                                              
110098     	rsnoc_z_H_R_U_A_R_I3 ur16( .In( { B , Y1 } ) , .S0( X1 ) , .S1( X2 ) );
           	                                                                       
110099     	assign O = { X2 , X1 , X0 };
           	                            
110100     endmodule
                    
110101     
           
110102     `timescale 1ps/1ps
                             
110103     module rsnoc_z_T_C_S_C_L_R_S_M_4 ( I , O );
                                                      
110104     	input  [3:0] I ;
           	                
110105     	output [3:0] O ;
           	                
110106     	wire  u_2    ;
           	              
110107     	wire  u_214c ;
           	              
110108     	wire  u_4d57 ;
           	              
110109     	wire  u_5b4f ;
           	              
110110     	assign u_4d57 = I [3];
           	                      
110111     	assign u_214c = u_4d57 | I [2];
           	                               
110112     	assign u_2 = ~ u_214c;
           	                      
110113     	assign u_5b4f = I [1];
           	                      
110114     	assign O = { I [3] , ~ u_4d57 & I [2] , u_2 & I [1] , u_2 & ~ u_5b4f & I [0] };
           	                                                                               
110115     endmodule
                    
110116     
           
110117     `timescale 1ps/1ps
                             
110118     module rsnoc_z_H_R_U_C_C_C2d_4d70729c_W2 (
                                                     
110119     	Rd_Data
           	       
110120     ,	Rd_Pop
            	      
110121     ,	Rd_Vld
            	      
110122     ,	Sys_Clk
            	       
110123     ,	Sys_Clk_ClkS
            	            
110124     ,	Sys_Clk_En
            	          
110125     ,	Sys_Clk_EnS
            	           
110126     ,	Sys_Clk_RetRstN
            	               
110127     ,	Sys_Clk_RstN
            	            
110128     ,	Sys_Clk_Tm
            	          
110129     ,	Sys_Pwr_Idle
            	            
110130     ,	Sys_Pwr_WakeUp
            	              
110131     ,	Wr_Data
            	       
110132     ,	Wr_Push
            	       
110133     );
             
110134     	output [1:0] Rd_Data         ;
           	                              
110135     	input        Rd_Pop          ;
           	                              
110136     	output       Rd_Vld          ;
           	                              
110137     	input        Sys_Clk         ;
           	                              
110138     	input        Sys_Clk_ClkS    ;
           	                              
110139     	input        Sys_Clk_En      ;
           	                              
110140     	input        Sys_Clk_EnS     ;
           	                              
110141     	input        Sys_Clk_RetRstN ;
           	                              
110142     	input        Sys_Clk_RstN    ;
           	                              
110143     	input        Sys_Clk_Tm      ;
           	                              
110144     	output       Sys_Pwr_Idle    ;
           	                              
110145     	output       Sys_Pwr_WakeUp  ;
           	                              
110146     	input  [1:0] Wr_Data         ;
           	                              
110147     	input        Wr_Push         ;
           	                              
110148     	wire       u_4072 ;
           	                   
110149     	wire       u_7bab ;
           	                   
110150     	wire [3:0] u_a58e ;
           	                   
110151     	wire [3:0] u_ae09 ;
           	                   
110152     	wire       u_c39d ;
           	                   
110153     	wire [3:0] E      ;
           	                   
110154     	reg  [1:0] Fc_0   ;
           	                   
110155     	reg  [1:0] Fc_1   ;
           	                   
110156     	reg  [1:0] Fc_2   ;
           	                   
110157     	reg  [1:0] Fc_3   ;
           	                   
110158     	wire [1:0] In     ;
           	                   
110159     	wire [3:0] M      ;
           	                   
110160     	wire [3:0] R      ;
           	                   
110161     	wire [3:0] S      ;
           	                   
110162     	reg  [3:0] V      ;
           	                   
110163     	assign M = { 1'b1 , 1'b1 , 1'b1 , 1'b1 };
           	                                         
110164     	assign In = { Wr_Data };
           	                        
110165     	assign E = { 4 { Wr_Push }  } & u_ae09 | { 4 { Rd_Pop }  } & u_a58e & V;
           	                                                                        
110166     	assign S = { V [2:0] , 1'b0 };
           	                              
110167     	assign u_c39d = S [1];
           	                      
110168     	assign u_7bab = S [2];
           	                      
110169     	assign u_4072 = S [3];
           	                      
110170     	assign Rd_Data =
           	                
110171     				{ 2 { R [0] }  } & Fc_0
           				                       
110172     		|		{ 2 { R [1] }  } & Fc_1
           		 		                       
110173     		|		{ 2 { R [2] }  } & Fc_2
           		 		                       
110174     		|		{ 2 { R [3] }  } & Fc_3;
           		 		                        
110175     	rsnoc_z_T_C_S_C_L_R_S_M_4 usm( .I( M ) , .O( R ) );
           	                                                   
110176     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
110177     		if ( ! Sys_Clk_RstN )
           		                     
110178     			V <= #1.0 ( 4'b0 );
           			                   
110179     		else if ( Wr_Push ^ Rd_Pop )
           		                            
110180     			V <= #1.0 ( Wr_Push ? { 1'b1 , V [3:1] } : { V [2:0] , 1'b0 } );
           			                    <font color = "red">-3-</font>  
           			                    <font color = "red">==></font>  
           			                    <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109786     	,	.Gen_Req_Be( Gen_Req_Be )
           	<font color = "green">-1-</font> 	                         
109787     	,	.Gen_Req_BurstType( Gen_Req_BurstType )
           <font color = "green">	==></font>
109788     	,	.Gen_Req_Data( Gen_Req_Data )
           	<font color = "red">-2-</font> 	                             
109789     	,	.Gen_Req_Last( Gen_Req_Last )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109792     	,	.Gen_Req_Opc( Gen_Req_Opc )
           	<font color = "green">-1-</font> 	                           
109793     	,	.Gen_Req_Rdy( Gen_Req_Rdy )
           <font color = "green">	==></font>
109794     	,	.Gen_Req_SeqId( Gen_Req_SeqId )
           	<font color = "red">-2-</font> 	                               
109795     	,	.Gen_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109807     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     <font color = "red">-1-</font>
109808     // Exported Structure : /Specification.Architecture.Structure
           <font color = "red">==></font>
109809     // ExportOption       : /verilog
                                           <font color = "red">-2-</font>
109810     
           <font color = "red">==></font>
109811     `timescale 1ps/1ps
           <font color = "red">-3-</font>                  
109812     module rsnoc_z_H_R_G_G2_Tt_U_5a27e577 (
           <font color = "red">==></font>
109813     	IdInfo_0_AddrMask
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109878     			4'b0100 : u_1317 = 30'b000000000000000011111111111111 ;
           			<font color = "red">-1-</font>                                                       
109879     			4'b0011 : u_1317 = 30'b000000000000000011111111111111 ;
           <font color = "red">			==></font>
109880     			4'b0010 : u_1317 = 30'b000000000000000011111111111111 ;
           			<font color = "red">-2-</font>                                                       
109881     			4'b0001 : u_1317 = 30'b000000000000000001111111111111 ;
           <font color = "red">			==></font>
109882     			4'b0    : u_1317 = 30'b000000000000000001111111111111 ;
           			<font color = "red">-3-</font>                                                       
109883     			default : u_1317 = 30'b0 ;
           <font color = "red">			==></font>
109884     		endcase
           		<font color = "red">-4-</font>       
109885     	end
           <font color = "red">	==></font>
109886     	assign CnMatch_0_14 = ( Translation_0_Key & 30'b100000000000000000000000000000 ) == 30'b000000000000000000000000000000;
           	<font color = "red">-5-</font>                                                                                                                       
109887     	assign CnMatch_0_13 = ( Translation_0_Key & 30'b111000000000000000000000000000 ) == 30'b101000000000000000000000000000;
           <font color = "red">	==></font>
109888     	assign CnMatch_0_12 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100011000000000000000000000000;
           	<font color = "red">-6-</font>                                                                                                                       
109889     	assign CnMatch_0_11 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100010000000000000000000000000;
           <font color = "red">	==></font>
109890     	assign CnMatch_0_10 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100001000000000000000000000000;
           	<font color = "red">-7-</font>                                                                                                                       
109891     	assign CnMatch_0_9 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100000000000000000000000000000;
           <font color = "red">	==></font>
109892     	assign CnMatch_0_8 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100100000000000000000000000;
           	<font color = "red">-8-</font>                                                                                                                      
109893     	assign CnMatch_0_7 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000101000000000000000;
           <font color = "red">	==></font>
109894     	assign CnMatch_0_6 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000011100000000000000;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_144040">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_A_U_0ffb7898">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
