17:30:34 DEBUG : Logs will be stored at 'C:/Users/dylan/Documents/projects/Ultrasonic phased array/Vitis/IDE.log'.
17:30:37 ERROR : Workspace location C:\Users\dylan\Documents\projects\Ultrasonic phased array\Vitis contains spaces. Please switch to a workspace without spaces in its path.
17:30:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\dylan\Documents\projects\Ultrasonic phased array\Vitis\temp_xsdb_launch_script.tcl
17:30:39 INFO  : Registering command handlers for Vitis TCF services
17:30:40 INFO  : Platform repository initialization has completed.
17:30:44 ERROR : (XSDB Server)couldn't read file "C:\Users\dylan\Documents\projects\Ultrasonic": no such file or directory

18:12:03 DEBUG : Logs will be stored at 'C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/IDE.log'.
18:12:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\dylan\Documents\projects\Ultrasonic_phased_array\Vitis\temp_xsdb_launch_script.tcl
18:12:06 INFO  : Registering command handlers for Vitis TCF services
18:12:07 INFO  : Platform repository initialization has completed.
18:12:11 INFO  : XSCT server has started successfully.
18:12:11 INFO  : plnx-install-location is set to ''
18:12:18 INFO  : Successfully done setting XSCT server connection channel  
18:12:18 INFO  : Successfully done query RDI_DATADIR 
18:12:18 INFO  : Successfully done setting workspace for the tool. 
21:08:31 DEBUG : Logs will be stored at 'C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/IDE.log'.
21:08:33 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\dylan\Documents\projects\Ultrasonic_phased_array\Vitis\temp_xsdb_launch_script.tcl
21:08:34 INFO  : Registering command handlers for Vitis TCF services
21:08:35 INFO  : Platform repository initialization has completed.
21:08:38 INFO  : XSCT server has started successfully.
21:08:46 INFO  : plnx-install-location is set to ''
21:08:46 INFO  : Successfully done setting XSCT server connection channel  
21:08:46 INFO  : Successfully done query RDI_DATADIR 
21:08:46 INFO  : Successfully done setting workspace for the tool. 
21:28:12 DEBUG : Logs will be stored at 'C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/IDE.log'.
21:28:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\dylan\Documents\projects\Ultrasonic_phased_array\Vitis\temp_xsdb_launch_script.tcl
21:28:15 INFO  : Registering command handlers for Vitis TCF services
21:28:15 INFO  : Platform repository initialization has completed.
21:28:17 INFO  : XSCT server has started successfully.
21:28:17 INFO  : plnx-install-location is set to ''
21:28:17 INFO  : Successfully done setting XSCT server connection channel  
21:28:17 INFO  : Successfully done query RDI_DATADIR 
21:28:17 INFO  : Successfully done setting workspace for the tool. 
21:34:10 INFO  : Platform 'phased_array_platform' is added to custom repositories.
21:34:12 INFO  : [Import] Updating active build configuration of the system project 'phased_array_system' to 'Debug' after the import.
21:36:37 INFO  : Checking for BSP changes to sync application flags for project 'phased_array'...
15:02:59 DEBUG : Logs will be stored at 'C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/IDE.log'.
15:03:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\dylan\Documents\projects\Ultrasonic_phased_array\Vitis\temp_xsdb_launch_script.tcl
15:03:04 INFO  : Registering command handlers for Vitis TCF services
15:03:05 INFO  : Platform repository initialization has completed.
15:03:05 INFO  : XSCT server has started successfully.
15:03:05 INFO  : Successfully done setting XSCT server connection channel  
15:03:10 INFO  : plnx-install-location is set to ''
15:03:10 INFO  : Successfully done setting workspace for the tool. 
15:03:10 INFO  : Successfully done query RDI_DATADIR 
15:03:52 INFO  : Checking for BSP changes to sync application flags for project 'phased_array'...
15:08:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B104CCA' is selected.
15:08:43 INFO  : 'jtag frequency' command is executed.
15:08:43 INFO  : Context for 'APU' is selected.
15:08:44 INFO  : System reset is completed.
15:08:47 INFO  : 'after 3000' command is executed.
15:08:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104CCA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104CCA-23727093-0"}' command is executed.
15:08:49 INFO  : Device configured successfully with "C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array/_ide/bitstream/design_1_wrapper.bit"
15:08:49 INFO  : Context for 'APU' is selected.
15:08:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array_platform/export/phased_array_platform/hw/design_1_wrapper.xsa'.
15:08:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:50 INFO  : Context for 'APU' is selected.
15:08:50 INFO  : Sourcing of 'C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array/_ide/psinit/ps7_init.tcl' is done.
15:08:51 INFO  : 'ps7_init' command is executed.
15:08:51 INFO  : 'ps7_post_config' command is executed.
15:08:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:52 INFO  : The application 'C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array/Debug/phased_array.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104CCA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104CCA-23727093-0"}
fpga -file C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array_platform/export/phased_array_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array/Debug/phased_array.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:52 INFO  : 'con' command is executed.
15:08:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:08:52 INFO  : Launch script is exported to file 'C:\Users\dylan\Documents\projects\Ultrasonic_phased_array\Vitis\phased_array_system\_ide\scripts\systemdebugger_phased_array_system_standalone.tcl'
15:11:57 INFO  : Disconnected from the channel tcfchan#3.
15:11:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B104CCA' is selected.
15:11:57 INFO  : 'jtag frequency' command is executed.
15:11:57 INFO  : Context for 'APU' is selected.
15:11:57 INFO  : System reset is completed.
15:12:00 INFO  : 'after 3000' command is executed.
15:12:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104CCA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104CCA-23727093-0"}' command is executed.
15:12:03 INFO  : Device configured successfully with "C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array/_ide/bitstream/design_1_wrapper.bit"
15:12:03 INFO  : Context for 'APU' is selected.
15:12:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array_platform/export/phased_array_platform/hw/design_1_wrapper.xsa'.
15:12:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:06 INFO  : Context for 'APU' is selected.
15:12:06 INFO  : Sourcing of 'C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array/_ide/psinit/ps7_init.tcl' is done.
15:12:07 INFO  : 'ps7_init' command is executed.
15:12:07 INFO  : 'ps7_post_config' command is executed.
15:12:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:07 INFO  : The application 'C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array/Debug/phased_array.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104CCA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104CCA-23727093-0"}
fpga -file C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array_platform/export/phased_array_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array/Debug/phased_array.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:07 INFO  : 'con' command is executed.
15:12:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:12:07 INFO  : Launch script is exported to file 'C:\Users\dylan\Documents\projects\Ultrasonic_phased_array\Vitis\phased_array_system\_ide\scripts\systemdebugger_phased_array_system_standalone.tcl'
15:15:57 INFO  : Disconnected from the channel tcfchan#4.
15:15:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B104CCA' is selected.
15:16:07 INFO  : 'jtag frequency' command is executed.
15:16:07 INFO  : Context for 'APU' is selected.
15:16:07 INFO  : System reset is completed.
15:16:11 INFO  : 'after 3000' command is executed.
15:16:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104CCA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104CCA-23727093-0"}' command is executed.
15:16:13 INFO  : Device configured successfully with "C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array/_ide/bitstream/design_1_wrapper.bit"
15:16:13 INFO  : Context for 'APU' is selected.
15:16:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array_platform/export/phased_array_platform/hw/design_1_wrapper.xsa'.
15:16:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:16:13 INFO  : Context for 'APU' is selected.
15:16:13 INFO  : Sourcing of 'C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array/_ide/psinit/ps7_init.tcl' is done.
15:16:14 INFO  : 'ps7_init' command is executed.
15:16:14 INFO  : 'ps7_post_config' command is executed.
15:16:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:15 INFO  : The application 'C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array/Debug/phased_array.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:16:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104CCA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104CCA-23727093-0"}
fpga -file C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array_platform/export/phased_array_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/dylan/Documents/projects/Ultrasonic_phased_array/Vitis/phased_array/Debug/phased_array.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:15 INFO  : 'con' command is executed.
15:16:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:16:15 INFO  : Launch script is exported to file 'C:\Users\dylan\Documents\projects\Ultrasonic_phased_array\Vitis\phased_array_system\_ide\scripts\systemdebugger_phased_array_system_standalone.tcl'
