********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-03.13:24:40
COMMAND: -cd verilog/src/unisims FIFO36E2.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l FIFO36E2.v.log

[ERR:UH0700] FIFO36E2.v:1460: Unsupported expression "<n<> u<24774> t<Variable_lvalue> p<24780> c<24771> s<24779> l<1460>>          WRRST_in_sync_rd  <= #1 WRRST_in_sync_rd1;
".

[ERR:UH0700] FIFO36E2.v:1463: Unsupported expression "<n<> u<24807> t<Variable_lvalue> p<24813> c<24804> s<24812> l<1463>> 
".

[ERR:UH0700] FIFO36E2.v:1486: Unsupported expression "<n<> u<25041> t<Variable_lvalue> p<25047> c<25038> s<25046> l<1486>>          WRRST_done2 <= RDRST_done;
".

[ERR:UH0700] FIFO36E2.v:1491: Unsupported expression "<n<> u<25106> t<Variable_lvalue> p<25112> c<25103> s<25111> l<1491>> 
".

[ERR:UH0700] FIFO36E2.v:1713: Unsupported expression "<n<> u<28204> t<Variable_lvalue> p<28210> c<28201> s<28209> l<1713>>           fill_reg <= 0;
".

[NTE:CP0309] FIFO36E2.v:73: Implicit port type (wire) for "CASDOUT",
there are 18 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 5
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

