

================================================================
== Vitis HLS Report for 'k2mm_Pipeline_lp3'
================================================================
* Date:           Mon Dec  2 12:52:42 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      265|      265|  2.650 us|  2.650 us|  265|  265|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp3     |      263|      263|        24|         16|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 16, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.46>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 27 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [src/k2mm.c:6]   --->   Operation 28 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln28_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln28"   --->   Operation 29 'read' 'zext_ln28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 30 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%select_ln27_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %select_ln27"   --->   Operation 31 'read' 'select_ln27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%select_ln27_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln27_1"   --->   Operation 32 'read' 'select_ln27_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp"   --->   Operation 33 'read' 'tmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln28_cast = zext i7 %zext_ln28_read"   --->   Operation 34 'zext' 'zext_ln28_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %k" [src/k2mm.c:6]   --->   Operation 35 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_read, i32 %empty"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc71"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%k_1 = load i7 %k" [src/k2mm.c:29]   --->   Operation 38 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %k_1, i32 6" [src/k2mm.c:29]   --->   Operation 39 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %tmp_1, void %for.inc71.split, void %for.inc74.exitStub" [src/k2mm.c:29]   --->   Operation 40 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%lshr_ln6_3 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %k_1, i32 1, i32 5" [src/k2mm.c:6]   --->   Operation 41 'partselect' 'lshr_ln6_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %select_ln27_1_read, i5 %lshr_ln6_3" [src/k2mm.c:30]   --->   Operation 42 'bitconcatenate' 'tmp_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i11 %tmp_6" [src/k2mm.c:30]   --->   Operation 43 'zext' 'zext_ln30' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30" [src/k2mm.c:30]   --->   Operation 44 'getelementptr' 'buff_A_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln30" [src/k2mm.c:30]   --->   Operation 45 'getelementptr' 'buff_A_1_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %k_1, i32 1" [src/k2mm.c:30]   --->   Operation 46 'bitselect' 'tmp_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_2, i6 0" [src/k2mm.c:30]   --->   Operation 47 'bitconcatenate' 'tmp_8' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.35ns)   --->   "%or_ln30_1 = or i7 %tmp_8, i7 %select_ln27_read" [src/k2mm.c:30]   --->   Operation 48 'or' 'or_ln30_1' <Predicate = (!tmp_1)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %k_1, i32 2, i32 5" [src/k2mm.c:30]   --->   Operation 49 'partselect' 'tmp_9' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %tmp_9, i7 %or_ln30_1" [src/k2mm.c:30]   --->   Operation 50 'bitconcatenate' 'tmp_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i11 %tmp_s" [src/k2mm.c:30]   --->   Operation 51 'zext' 'zext_ln30_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%buff_B_addr = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_1" [src/k2mm.c:30]   --->   Operation 52 'getelementptr' 'buff_B_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%buff_B_1_addr = getelementptr i32 %buff_B_1, i64 0, i64 %zext_ln30_1" [src/k2mm.c:30]   --->   Operation 53 'getelementptr' 'buff_B_1_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/k2mm.c:30]   --->   Operation 54 'load' 'buff_A_load' <Predicate = (!tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 55 [2/2] (1.23ns)   --->   "%buff_B_load = load i11 %buff_B_addr" [src/k2mm.c:30]   --->   Operation 55 'load' 'buff_B_load' <Predicate = (!tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 56 [2/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/k2mm.c:30]   --->   Operation 56 'load' 'buff_A_1_load' <Predicate = (!tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 57 [2/2] (1.23ns)   --->   "%buff_B_1_load = load i11 %buff_B_1_addr" [src/k2mm.c:30]   --->   Operation 57 'load' 'buff_B_1_load' <Predicate = (!tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln30 = or i5 %lshr_ln6_3, i5 1" [src/k2mm.c:30]   --->   Operation 58 'or' 'or_ln30' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %select_ln27_1_read, i5 %or_ln30" [src/k2mm.c:30]   --->   Operation 59 'bitconcatenate' 'tmp_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i11 %tmp_3" [src/k2mm.c:30]   --->   Operation 60 'zext' 'zext_ln30_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%buff_A_addr_1 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_2" [src/k2mm.c:30]   --->   Operation 61 'getelementptr' 'buff_A_addr_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%buff_A_1_addr_1 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln30_2" [src/k2mm.c:30]   --->   Operation 62 'getelementptr' 'buff_A_1_addr_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %or_ln30, i6 0" [src/k2mm.c:30]   --->   Operation 63 'bitconcatenate' 'tmp_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.79ns)   --->   "%add_ln30 = add i11 %tmp_4, i11 %zext_ln28_cast" [src/k2mm.c:30]   --->   Operation 64 'add' 'add_ln30' <Predicate = (!tmp_1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i11 %add_ln30" [src/k2mm.c:30]   --->   Operation 65 'zext' 'zext_ln30_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%buff_B_addr_1 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_3" [src/k2mm.c:30]   --->   Operation 66 'getelementptr' 'buff_B_addr_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%buff_B_1_addr_1 = getelementptr i32 %buff_B_1, i64 0, i64 %zext_ln30_3" [src/k2mm.c:30]   --->   Operation 67 'getelementptr' 'buff_B_1_addr_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (1.23ns)   --->   "%buff_A_load_1 = load i11 %buff_A_addr_1" [src/k2mm.c:30]   --->   Operation 68 'load' 'buff_A_load_1' <Predicate = (!tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 69 [2/2] (1.23ns)   --->   "%buff_B_load_1 = load i11 %buff_B_addr_1" [src/k2mm.c:30]   --->   Operation 69 'load' 'buff_B_load_1' <Predicate = (!tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 70 [2/2] (1.23ns)   --->   "%buff_A_1_load_1 = load i11 %buff_A_1_addr_1" [src/k2mm.c:30]   --->   Operation 70 'load' 'buff_A_1_load_1' <Predicate = (!tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 71 [2/2] (1.23ns)   --->   "%buff_B_1_load_1 = load i11 %buff_B_1_addr_1" [src/k2mm.c:30]   --->   Operation 71 'load' 'buff_B_1_load_1' <Predicate = (!tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 72 [1/1] (0.77ns)   --->   "%add_ln29 = add i7 %k_1, i7 4" [src/k2mm.c:29]   --->   Operation 72 'add' 'add_ln29' <Predicate = (!tmp_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %add_ln29, i7 %k" [src/k2mm.c:6]   --->   Operation 73 'store' 'store_ln6' <Predicate = (!tmp_1)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 74 [1/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/k2mm.c:30]   --->   Operation 74 'load' 'buff_A_load' <Predicate = (!tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 75 [1/2] (1.23ns)   --->   "%buff_B_load = load i11 %buff_B_addr" [src/k2mm.c:30]   --->   Operation 75 'load' 'buff_B_load' <Predicate = (!tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 76 [1/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/k2mm.c:30]   --->   Operation 76 'load' 'buff_A_1_load' <Predicate = (!tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 77 [1/2] (1.23ns)   --->   "%buff_B_1_load = load i11 %buff_B_1_addr" [src/k2mm.c:30]   --->   Operation 77 'load' 'buff_B_1_load' <Predicate = (!tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 78 [1/2] (1.23ns)   --->   "%buff_A_load_1 = load i11 %buff_A_addr_1" [src/k2mm.c:30]   --->   Operation 78 'load' 'buff_A_load_1' <Predicate = (!tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 79 [1/2] (1.23ns)   --->   "%buff_B_load_1 = load i11 %buff_B_addr_1" [src/k2mm.c:30]   --->   Operation 79 'load' 'buff_B_load_1' <Predicate = (!tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 80 [1/2] (1.23ns)   --->   "%buff_A_1_load_1 = load i11 %buff_A_1_addr_1" [src/k2mm.c:30]   --->   Operation 80 'load' 'buff_A_1_load_1' <Predicate = (!tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 81 [1/2] (1.23ns)   --->   "%buff_B_1_load_1 = load i11 %buff_B_1_addr_1" [src/k2mm.c:30]   --->   Operation 81 'load' 'buff_B_1_load_1' <Predicate = (!tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 82 [3/3] (7.01ns)   --->   "%mul = fmul i32 %buff_A_load, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 82 'fmul' 'mul' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 83 [2/3] (7.01ns)   --->   "%mul = fmul i32 %buff_A_load, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 83 'fmul' 'mul' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [3/3] (7.01ns)   --->   "%mul_1 = fmul i32 %buff_A_1_load, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 84 'fmul' 'mul_1' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 85 [1/3] (7.01ns)   --->   "%mul = fmul i32 %buff_A_load, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 85 'fmul' 'mul' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %buff_A_1_load, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 86 'fmul' 'mul_1' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [3/3] (7.01ns)   --->   "%mul_2 = fmul i32 %buff_A_load_1, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 87 'fmul' 'mul_2' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 88 [3/3] (7.01ns)   --->   "%mul2 = fmul i32 %mul, i32 %buff_B_load" [src/k2mm.c:30]   --->   Operation 88 'fmul' 'mul2' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %buff_A_1_load, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 89 'fmul' 'mul_1' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %buff_A_load_1, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 90 'fmul' 'mul_2' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 91 [2/3] (7.01ns)   --->   "%mul2 = fmul i32 %mul, i32 %buff_B_load" [src/k2mm.c:30]   --->   Operation 91 'fmul' 'mul2' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [3/3] (7.01ns)   --->   "%mul66_1 = fmul i32 %mul_1, i32 %buff_B_1_load" [src/k2mm.c:30]   --->   Operation 92 'fmul' 'mul66_1' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %buff_A_load_1, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 93 'fmul' 'mul_2' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 94 [1/3] (7.01ns)   --->   "%mul2 = fmul i32 %mul, i32 %buff_B_load" [src/k2mm.c:30]   --->   Operation 94 'fmul' 'mul2' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [2/3] (7.01ns)   --->   "%mul66_1 = fmul i32 %mul_1, i32 %buff_B_1_load" [src/k2mm.c:30]   --->   Operation 95 'fmul' 'mul66_1' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [3/3] (7.01ns)   --->   "%mul66_2 = fmul i32 %mul_2, i32 %buff_B_load_1" [src/k2mm.c:30]   --->   Operation 96 'fmul' 'mul66_2' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%p_load8 = load i32 %empty"   --->   Operation 128 'load' 'p_load8' <Predicate = (tmp_1)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load8"   --->   Operation 129 'write' 'write_ln0' <Predicate = (tmp_1)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 130 'ret' 'ret_ln0' <Predicate = (tmp_1)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [src/k2mm.c:30]   --->   Operation 97 'load' 'p_load' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 98 [4/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul2" [src/k2mm.c:30]   --->   Operation 98 'fadd' 'add' <Predicate = (!tmp_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/3] (7.01ns)   --->   "%mul66_1 = fmul i32 %mul_1, i32 %buff_B_1_load" [src/k2mm.c:30]   --->   Operation 99 'fmul' 'mul66_1' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [2/3] (7.01ns)   --->   "%mul66_2 = fmul i32 %mul_2, i32 %buff_B_load_1" [src/k2mm.c:30]   --->   Operation 100 'fmul' 'mul66_2' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [3/3] (7.01ns)   --->   "%mul_3 = fmul i32 %buff_A_1_load_1, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 101 'fmul' 'mul_3' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 102 [3/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul2" [src/k2mm.c:30]   --->   Operation 102 'fadd' 'add' <Predicate = (!tmp_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 103 [1/3] (7.01ns)   --->   "%mul66_2 = fmul i32 %mul_2, i32 %buff_B_load_1" [src/k2mm.c:30]   --->   Operation 103 'fmul' 'mul66_2' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %buff_A_1_load_1, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 104 'fmul' 'mul_3' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 105 [2/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul2" [src/k2mm.c:30]   --->   Operation 105 'fadd' 'add' <Predicate = (!tmp_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %buff_A_1_load_1, i32 %alpha_read" [src/k2mm.c:30]   --->   Operation 106 'fmul' 'mul_3' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 107 [1/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul2" [src/k2mm.c:30]   --->   Operation 107 'fadd' 'add' <Predicate = (!tmp_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [3/3] (7.01ns)   --->   "%mul66_3 = fmul i32 %mul_3, i32 %buff_B_1_load_1" [src/k2mm.c:30]   --->   Operation 108 'fmul' 'mul66_3' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 109 [4/4] (6.43ns)   --->   "%add_1 = fadd i32 %add, i32 %mul66_1" [src/k2mm.c:30]   --->   Operation 109 'fadd' 'add_1' <Predicate = (!tmp_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [2/3] (7.01ns)   --->   "%mul66_3 = fmul i32 %mul_3, i32 %buff_B_1_load_1" [src/k2mm.c:30]   --->   Operation 110 'fmul' 'mul66_3' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 111 [3/4] (6.43ns)   --->   "%add_1 = fadd i32 %add, i32 %mul66_1" [src/k2mm.c:30]   --->   Operation 111 'fadd' 'add_1' <Predicate = (!tmp_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/3] (7.01ns)   --->   "%mul66_3 = fmul i32 %mul_3, i32 %buff_B_1_load_1" [src/k2mm.c:30]   --->   Operation 112 'fmul' 'mul66_3' <Predicate = (!tmp_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 113 [2/4] (6.43ns)   --->   "%add_1 = fadd i32 %add, i32 %mul66_1" [src/k2mm.c:30]   --->   Operation 113 'fadd' 'add_1' <Predicate = (!tmp_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 114 [1/4] (6.43ns)   --->   "%add_1 = fadd i32 %add, i32 %mul66_1" [src/k2mm.c:30]   --->   Operation 114 'fadd' 'add_1' <Predicate = (!tmp_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 115 [4/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul66_2" [src/k2mm.c:30]   --->   Operation 115 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 116 [3/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul66_2" [src/k2mm.c:30]   --->   Operation 116 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 117 [2/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul66_2" [src/k2mm.c:30]   --->   Operation 117 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 118 [1/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul66_2" [src/k2mm.c:30]   --->   Operation 118 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 119 [4/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul66_3" [src/k2mm.c:30]   --->   Operation 119 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 120 [3/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul66_3" [src/k2mm.c:30]   --->   Operation 120 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 121 [2/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul66_3" [src/k2mm.c:30]   --->   Operation 121 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.86>
ST_24 : Operation 122 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/opt.tcl:10]   --->   Operation 122 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 123 [1/1] (0.00ns)   --->   "%speclooptripcount_ln6 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [src/k2mm.c:6]   --->   Operation 123 'speclooptripcount' 'speclooptripcount_ln6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/k2mm.c:29]   --->   Operation 124 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 125 [1/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul66_3" [src/k2mm.c:30]   --->   Operation 125 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 126 [1/1] (0.42ns)   --->   "%store_ln30 = store i32 %add_3, i32 %empty" [src/k2mm.c:30]   --->   Operation 126 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_24 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc71" [src/k2mm.c:29]   --->   Operation 127 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln27_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buff_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buff_A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ select_ln27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buff_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buff_B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (alloca           ) [ 0111111111111111111111111]
k                     (alloca           ) [ 0100000000000000000000000]
zext_ln28_read        (read             ) [ 0000000000000000000000000]
alpha_read            (read             ) [ 0011111111110000000000000]
select_ln27_read      (read             ) [ 0000000000000000000000000]
select_ln27_1_read    (read             ) [ 0000000000000000000000000]
tmp_read              (read             ) [ 0000000000000000000000000]
zext_ln28_cast        (zext             ) [ 0000000000000000000000000]
store_ln6             (store            ) [ 0000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000]
br_ln0                (br               ) [ 0000000000000000000000000]
k_1                   (load             ) [ 0000000000000000000000000]
tmp_1                 (bitselect        ) [ 0111111111111111100000000]
br_ln29               (br               ) [ 0000000000000000000000000]
lshr_ln6_3            (partselect       ) [ 0000000000000000000000000]
tmp_6                 (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln30             (zext             ) [ 0000000000000000000000000]
buff_A_addr           (getelementptr    ) [ 0010000000000000000000000]
buff_A_1_addr         (getelementptr    ) [ 0010000000000000000000000]
tmp_2                 (bitselect        ) [ 0000000000000000000000000]
tmp_8                 (bitconcatenate   ) [ 0000000000000000000000000]
or_ln30_1             (or               ) [ 0000000000000000000000000]
tmp_9                 (partselect       ) [ 0000000000000000000000000]
tmp_s                 (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln30_1           (zext             ) [ 0000000000000000000000000]
buff_B_addr           (getelementptr    ) [ 0010000000000000000000000]
buff_B_1_addr         (getelementptr    ) [ 0010000000000000000000000]
or_ln30               (or               ) [ 0000000000000000000000000]
tmp_3                 (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln30_2           (zext             ) [ 0000000000000000000000000]
buff_A_addr_1         (getelementptr    ) [ 0010000000000000000000000]
buff_A_1_addr_1       (getelementptr    ) [ 0010000000000000000000000]
tmp_4                 (bitconcatenate   ) [ 0000000000000000000000000]
add_ln30              (add              ) [ 0000000000000000000000000]
zext_ln30_3           (zext             ) [ 0000000000000000000000000]
buff_B_addr_1         (getelementptr    ) [ 0010000000000000000000000]
buff_B_1_addr_1       (getelementptr    ) [ 0010000000000000000000000]
add_ln29              (add              ) [ 0000000000000000000000000]
store_ln6             (store            ) [ 0000000000000000000000000]
buff_A_load           (load             ) [ 0001110000000000000000000]
buff_B_load           (load             ) [ 0001111110000000000000000]
buff_A_1_load         (load             ) [ 0001111000000000000000000]
buff_B_1_load         (load             ) [ 0001111111000000000000000]
buff_A_load_1         (load             ) [ 0001111100000000000000000]
buff_B_load_1         (load             ) [ 0001111111100000000000000]
buff_A_1_load_1       (load             ) [ 0001111111110000000000000]
buff_B_1_load_1       (load             ) [ 0001111111111110000000000]
mul                   (fmul             ) [ 0000001110000000000000000]
mul_1                 (fmul             ) [ 0000000111000000000000000]
mul_2                 (fmul             ) [ 0000000011100000000000000]
mul2                  (fmul             ) [ 0000000001111000000000000]
p_load                (load             ) [ 0000000000111000000000000]
mul66_1               (fmul             ) [ 0000000000111111100000000]
mul66_2               (fmul             ) [ 0111100000011111111110000]
mul_3                 (fmul             ) [ 0000000000001110000000000]
add                   (fadd             ) [ 0000000000000111100000000]
mul66_3               (fmul             ) [ 0111111110000001111111111]
add_1                 (fadd             ) [ 0111100000000000011110000]
add_2                 (fadd             ) [ 0000011110000000000001111]
specpipeline_ln10     (specpipeline     ) [ 0000000000000000000000000]
speclooptripcount_ln6 (speclooptripcount) [ 0000000000000000000000000]
specloopname_ln29     (specloopname     ) [ 0000000000000000000000000]
add_3                 (fadd             ) [ 0000000000000000000000000]
store_ln30            (store            ) [ 0000000000000000000000000]
br_ln29               (br               ) [ 0000000000000000000000000]
p_load8               (load             ) [ 0000000000000000000000000]
write_ln0             (write            ) [ 0000000000000000000000000]
ret_ln0               (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="select_ln27_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln27_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buff_A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buff_A_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="select_ln27">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln27"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buff_B">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_B"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buff_B_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_B_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="alpha">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="zext_ln28">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="empty_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="k_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="zext_ln28_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="7" slack="0"/>
<pin id="86" dir="0" index="1" bw="7" slack="0"/>
<pin id="87" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln28_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="alpha_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="select_ln27_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="0" index="1" bw="7" slack="0"/>
<pin id="99" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln27_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="select_ln27_1_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="0" index="1" bw="6" slack="0"/>
<pin id="105" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln27_1_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln0_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="121" class="1004" name="buff_A_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="11" slack="0"/>
<pin id="125" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_addr/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="buff_A_1_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="11" slack="0"/>
<pin id="132" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_1_addr/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="buff_B_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="11" slack="0"/>
<pin id="139" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_addr/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="buff_B_1_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="11" slack="0"/>
<pin id="146" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_1_addr/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="11" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="0"/>
<pin id="154" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="155" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="3"/>
<pin id="157" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_load/1 buff_A_load_1/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="11" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="0"/>
<pin id="164" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="165" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="166" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="32" slack="6"/>
<pin id="167" dir="1" index="7" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_B_load/1 buff_B_load_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="11" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="0"/>
<pin id="174" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="175" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="32" slack="7"/>
<pin id="177" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_1_load/1 buff_A_1_load_1/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="11" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="0"/>
<pin id="184" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="185" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="186" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="32" slack="10"/>
<pin id="187" dir="1" index="7" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_B_1_load/1 buff_B_1_load_1/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="buff_A_addr_1_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="11" slack="0"/>
<pin id="193" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_addr_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="buff_A_1_addr_1_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="11" slack="0"/>
<pin id="200" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_1_addr_1/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="buff_B_addr_1_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="11" slack="0"/>
<pin id="207" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_addr_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="buff_B_1_addr_1_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="11" slack="0"/>
<pin id="214" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_1_addr_1/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="1"/>
<pin id="224" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/9 add_1/13 add_2/17 add_3/21 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="0" index="1" bw="32" slack="2"/>
<pin id="228" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 mul_1/4 mul_2/5 mul2/6 mul66_1/7 mul66_2/8 mul_3/9 mul66_3/12 "/>
</bind>
</comp>

<comp id="229" class="1005" name="reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul mul2 "/>
</bind>
</comp>

<comp id="235" class="1005" name="reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1 mul66_1 "/>
</bind>
</comp>

<comp id="241" class="1005" name="reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_2 mul66_2 "/>
</bind>
</comp>

<comp id="247" class="1005" name="reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_3 mul66_3 "/>
</bind>
</comp>

<comp id="253" class="1005" name="reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add add_1 add_2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln28_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_cast/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln6_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="7" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln0_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="k_1_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="7" slack="0"/>
<pin id="278" dir="0" index="2" bw="4" slack="0"/>
<pin id="279" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="lshr_ln6_3_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="0" index="1" bw="7" slack="0"/>
<pin id="286" dir="0" index="2" bw="1" slack="0"/>
<pin id="287" dir="0" index="3" bw="4" slack="0"/>
<pin id="288" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln6_3/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_6_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="11" slack="0"/>
<pin id="295" dir="0" index="1" bw="6" slack="0"/>
<pin id="296" dir="0" index="2" bw="5" slack="0"/>
<pin id="297" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln30_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="11" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="7" slack="0"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_8_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="or_ln30_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="0"/>
<pin id="325" dir="0" index="1" bw="7" slack="0"/>
<pin id="326" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln30_1/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_9_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="0" index="1" bw="7" slack="0"/>
<pin id="332" dir="0" index="2" bw="3" slack="0"/>
<pin id="333" dir="0" index="3" bw="4" slack="0"/>
<pin id="334" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_s_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="11" slack="0"/>
<pin id="341" dir="0" index="1" bw="4" slack="0"/>
<pin id="342" dir="0" index="2" bw="7" slack="0"/>
<pin id="343" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln30_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="11" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="or_ln30_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="5" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln30/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_3_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="11" slack="0"/>
<pin id="361" dir="0" index="1" bw="6" slack="0"/>
<pin id="362" dir="0" index="2" bw="5" slack="0"/>
<pin id="363" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln30_2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="11" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_4_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="11" slack="0"/>
<pin id="375" dir="0" index="1" bw="5" slack="0"/>
<pin id="376" dir="0" index="2" bw="1" slack="0"/>
<pin id="377" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln30_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="11" slack="0"/>
<pin id="383" dir="0" index="1" bw="7" slack="0"/>
<pin id="384" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln30_3_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="11" slack="0"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_3/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln29_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="0"/>
<pin id="395" dir="0" index="1" bw="4" slack="0"/>
<pin id="396" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln6_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="7" slack="0"/>
<pin id="401" dir="0" index="1" bw="7" slack="0"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="p_load_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="8"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/9 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln30_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="23"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/24 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_load8_load_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="7"/>
<pin id="415" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load8/8 "/>
</bind>
</comp>

<comp id="417" class="1005" name="empty_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="425" class="1005" name="k_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="7" slack="0"/>
<pin id="427" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="432" class="1005" name="alpha_read_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="2"/>
<pin id="434" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="437" class="1005" name="tmp_1_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="1"/>
<pin id="439" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="441" class="1005" name="buff_A_addr_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="11" slack="1"/>
<pin id="443" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_addr "/>
</bind>
</comp>

<comp id="446" class="1005" name="buff_A_1_addr_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="11" slack="1"/>
<pin id="448" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_1_addr "/>
</bind>
</comp>

<comp id="451" class="1005" name="buff_B_addr_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="11" slack="1"/>
<pin id="453" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_addr "/>
</bind>
</comp>

<comp id="456" class="1005" name="buff_B_1_addr_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="11" slack="1"/>
<pin id="458" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_1_addr "/>
</bind>
</comp>

<comp id="461" class="1005" name="buff_A_addr_1_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="11" slack="1"/>
<pin id="463" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_addr_1 "/>
</bind>
</comp>

<comp id="466" class="1005" name="buff_A_1_addr_1_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="11" slack="1"/>
<pin id="468" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_1_addr_1 "/>
</bind>
</comp>

<comp id="471" class="1005" name="buff_B_addr_1_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="1"/>
<pin id="473" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_addr_1 "/>
</bind>
</comp>

<comp id="476" class="1005" name="buff_B_1_addr_1_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="11" slack="1"/>
<pin id="478" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_1_addr_1 "/>
</bind>
</comp>

<comp id="481" class="1005" name="buff_A_load_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_load "/>
</bind>
</comp>

<comp id="486" class="1005" name="buff_B_load_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="4"/>
<pin id="488" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="buff_B_load "/>
</bind>
</comp>

<comp id="491" class="1005" name="buff_A_1_load_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="2"/>
<pin id="493" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buff_A_1_load "/>
</bind>
</comp>

<comp id="496" class="1005" name="buff_B_1_load_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="5"/>
<pin id="498" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="buff_B_1_load "/>
</bind>
</comp>

<comp id="501" class="1005" name="buff_A_load_1_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="3"/>
<pin id="503" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="buff_A_load_1 "/>
</bind>
</comp>

<comp id="506" class="1005" name="buff_B_load_1_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="6"/>
<pin id="508" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="buff_B_load_1 "/>
</bind>
</comp>

<comp id="511" class="1005" name="buff_A_1_load_1_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="7"/>
<pin id="513" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="buff_A_1_load_1 "/>
</bind>
</comp>

<comp id="516" class="1005" name="buff_B_1_load_1_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="10"/>
<pin id="518" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="buff_B_1_load_1 "/>
</bind>
</comp>

<comp id="521" class="1005" name="p_load_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="74" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="40" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="40" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="40" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="40" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="158"><net_src comp="121" pin="3"/><net_sink comp="149" pin=2"/></net>

<net id="168"><net_src comp="135" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="178"><net_src comp="128" pin="3"/><net_sink comp="169" pin=2"/></net>

<net id="188"><net_src comp="142" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="194"><net_src comp="4" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="40" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="6" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="40" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="10" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="40" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="189" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="218"><net_src comp="203" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="219"><net_src comp="196" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="220"><net_src comp="210" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="232"><net_src comp="225" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="238"><net_src comp="225" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="244"><net_src comp="225" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="250"><net_src comp="225" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="256"><net_src comp="221" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="261"><net_src comp="84" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="28" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="108" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="280"><net_src comp="30" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="272" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="32" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="289"><net_src comp="34" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="272" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="291"><net_src comp="20" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="292"><net_src comp="36" pin="0"/><net_sink comp="283" pin=3"/></net>

<net id="298"><net_src comp="38" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="102" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="283" pin="4"/><net_sink comp="293" pin=2"/></net>

<net id="304"><net_src comp="293" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="312"><net_src comp="30" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="272" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="20" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="320"><net_src comp="42" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="307" pin="3"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="44" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="327"><net_src comp="315" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="96" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="46" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="272" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="48" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="36" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="344"><net_src comp="50" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="329" pin="4"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="323" pin="2"/><net_sink comp="339" pin=2"/></net>

<net id="350"><net_src comp="339" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="357"><net_src comp="283" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="52" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="38" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="102" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="353" pin="2"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="359" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="378"><net_src comp="54" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="353" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="44" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="385"><net_src comp="373" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="258" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="397"><net_src comp="272" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="56" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="404" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="412"><net_src comp="221" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="413" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="420"><net_src comp="76" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="423"><net_src comp="417" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="424"><net_src comp="417" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="428"><net_src comp="80" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="431"><net_src comp="425" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="435"><net_src comp="90" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="440"><net_src comp="275" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="121" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="449"><net_src comp="128" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="454"><net_src comp="135" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="459"><net_src comp="142" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="464"><net_src comp="189" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="469"><net_src comp="196" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="474"><net_src comp="203" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="479"><net_src comp="210" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="484"><net_src comp="149" pin="7"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="489"><net_src comp="159" pin="7"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="494"><net_src comp="169" pin="7"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="499"><net_src comp="179" pin="7"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="504"><net_src comp="149" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="509"><net_src comp="159" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="514"><net_src comp="169" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="519"><net_src comp="179" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="524"><net_src comp="404" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="221" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {8 }
 - Input state : 
	Port: k2mm_Pipeline_lp3 : tmp | {1 }
	Port: k2mm_Pipeline_lp3 : select_ln27_1 | {1 }
	Port: k2mm_Pipeline_lp3 : buff_A | {1 2 }
	Port: k2mm_Pipeline_lp3 : buff_A_1 | {1 2 }
	Port: k2mm_Pipeline_lp3 : select_ln27 | {1 }
	Port: k2mm_Pipeline_lp3 : buff_B | {1 2 }
	Port: k2mm_Pipeline_lp3 : buff_B_1 | {1 2 }
	Port: k2mm_Pipeline_lp3 : alpha | {1 }
	Port: k2mm_Pipeline_lp3 : zext_ln28 | {1 }
  - Chain level:
	State 1
		store_ln6 : 1
		k_1 : 1
		tmp_1 : 2
		br_ln29 : 3
		lshr_ln6_3 : 2
		tmp_6 : 3
		zext_ln30 : 4
		buff_A_addr : 5
		buff_A_1_addr : 5
		tmp_2 : 2
		tmp_8 : 3
		or_ln30_1 : 4
		tmp_9 : 2
		tmp_s : 4
		zext_ln30_1 : 5
		buff_B_addr : 6
		buff_B_1_addr : 6
		buff_A_load : 6
		buff_B_load : 7
		buff_A_1_load : 6
		buff_B_1_load : 7
		or_ln30 : 3
		tmp_3 : 3
		zext_ln30_2 : 4
		buff_A_addr_1 : 5
		buff_A_1_addr_1 : 5
		tmp_4 : 3
		add_ln30 : 4
		zext_ln30_3 : 5
		buff_B_addr_1 : 6
		buff_B_1_addr_1 : 6
		buff_A_load_1 : 6
		buff_B_load_1 : 7
		buff_A_1_load_1 : 6
		buff_B_1_load_1 : 7
		add_ln29 : 2
		store_ln6 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		write_ln0 : 1
	State 9
		add : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		store_ln30 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_221           |    2    |   227   |   214   |
|----------|--------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_225           |    3    |   128   |   135   |
|----------|--------------------------------|---------|---------|---------|
|    add   |         add_ln30_fu_381        |    0    |    0    |    18   |
|          |         add_ln29_fu_393        |    0    |    0    |    14   |
|----------|--------------------------------|---------|---------|---------|
|    or    |        or_ln30_1_fu_323        |    0    |    0    |    7    |
|          |         or_ln30_fu_353         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |    zext_ln28_read_read_fu_84   |    0    |    0    |    0    |
|          |      alpha_read_read_fu_90     |    0    |    0    |    0    |
|   read   |   select_ln27_read_read_fu_96  |    0    |    0    |    0    |
|          | select_ln27_1_read_read_fu_102 |    0    |    0    |    0    |
|          |      tmp_read_read_fu_108      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_114     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |      zext_ln28_cast_fu_258     |    0    |    0    |    0    |
|          |        zext_ln30_fu_301        |    0    |    0    |    0    |
|   zext   |       zext_ln30_1_fu_347       |    0    |    0    |    0    |
|          |       zext_ln30_2_fu_367       |    0    |    0    |    0    |
|          |       zext_ln30_3_fu_387       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| bitselect|          tmp_1_fu_275          |    0    |    0    |    0    |
|          |          tmp_2_fu_307          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|partselect|        lshr_ln6_3_fu_283       |    0    |    0    |    0    |
|          |          tmp_9_fu_329          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_6_fu_293          |    0    |    0    |    0    |
|          |          tmp_8_fu_315          |    0    |    0    |    0    |
|bitconcatenate|          tmp_s_fu_339          |    0    |    0    |    0    |
|          |          tmp_3_fu_359          |    0    |    0    |    0    |
|          |          tmp_4_fu_373          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    5    |   355   |   388   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   alpha_read_reg_432  |   32   |
|buff_A_1_addr_1_reg_466|   11   |
| buff_A_1_addr_reg_446 |   11   |
|buff_A_1_load_1_reg_511|   32   |
| buff_A_1_load_reg_491 |   32   |
| buff_A_addr_1_reg_461 |   11   |
|  buff_A_addr_reg_441  |   11   |
| buff_A_load_1_reg_501 |   32   |
|  buff_A_load_reg_481  |   32   |
|buff_B_1_addr_1_reg_476|   11   |
| buff_B_1_addr_reg_456 |   11   |
|buff_B_1_load_1_reg_516|   32   |
| buff_B_1_load_reg_496 |   32   |
| buff_B_addr_1_reg_471 |   11   |
|  buff_B_addr_reg_451  |   11   |
| buff_B_load_1_reg_506 |   32   |
|  buff_B_load_reg_486  |   32   |
|     empty_reg_417     |   32   |
|       k_reg_425       |    7   |
|     p_load_reg_521    |   32   |
|        reg_229        |   32   |
|        reg_235        |   32   |
|        reg_241        |   32   |
|        reg_247        |   32   |
|        reg_253        |   32   |
|     tmp_1_reg_437     |    1   |
+-----------------------+--------+
|         Total         |   608  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_149 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_149 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_159 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_159 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_169 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_169 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_179 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_179 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_221    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_221    |  p1  |   4  |  32  |   128  ||    20   |
|     grp_fu_225    |  p0  |   8  |  32  |   256  ||    43   |
|     grp_fu_225    |  p1  |   5  |  32  |   160  ||    26   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   728  ||  5.712  ||   175   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   388  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   175  |
|  Register |    -   |    -   |   608  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    5   |   963  |   563  |
+-----------+--------+--------+--------+--------+
