INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nirmalk/project_1/project_1.sim/sim_1/impl/func/top1_test_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nirmalk/project_1/project_1.srcs/sim_1/new/top1_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top1_test
