$date
	Thu Mar 12 00:33:23 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module LogicCapureTB $end
$var reg 1 ! clk $end
$var reg 32 " config0 [31:0] $end
$var reg 32 # config1 [31:0] $end
$var reg 32 $ control [31:0] $end
$var reg 8 % datain [7:0] $end
$var reg 1 & resetn $end
$scope module captureModule $end
$var wire 1 ' clk $end
$var wire 32 ( config0 [31:0] $end
$var wire 32 ) config1 [31:0] $end
$var wire 32 * control [31:0] $end
$var wire 8 + datain [7:0] $end
$var wire 1 , resetn $end
$var reg 18 - BRAM_WR_Addr [17:0] $end
$var reg 18 . address [17:0] $end
$var reg 8 / data_in_reg [7:0] $end
$var reg 8 0 data_in_reg_prev [7:0] $end
$var reg 8 1 dataout [7:0] $end
$var reg 1 2 en $end
$var reg 8 3 falling_edges [7:0] $end
$var reg 8 4 rising_edges [7:0] $end
$var reg 1 5 started $end
$var reg 1 6 state $end
$var reg 32 7 status [31:0] $end
$var reg 1 8 we $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
08
b0 7
06
05
b0 4
b0 3
02
b0 1
b0 0
b0 /
b0 .
b0 -
0,
b0 +
b0 *
b0 )
b0 (
0'
0&
b0 %
b0 $
b0 #
b0 "
0!
$end
#1
1!
1'
#2
0!
0'
#3
1!
1'
#4
0!
0'
#5
1&
1,
1!
1'
#6
0!
0'
#7
b0 7
1!
1'
#8
0!
0'
#9
b0 7
1!
1'
#10
0!
0'
#11
b0 7
1!
1'
#12
0!
0'
#13
b0 7
1!
1'
#14
0!
0'
#15
b0 7
1!
1'
#16
0!
0'
#17
b0 7
1!
1'
#18
0!
0'
#19
b0 7
1!
1'
#20
0!
0'
#21
b0 7
1!
1'
#22
0!
0'
#23
b0 7
1!
1'
#24
0!
0'
#25
b1 $
b1 *
b0 7
1!
1'
#26
0!
0'
#27
b1 7
15
1!
1'
#28
0!
0'
#29
b1 7
1!
1'
#30
0!
0'
#31
b1 7
1!
1'
#32
0!
0'
#33
b1 7
1!
1'
#34
0!
0'
#35
b11 %
b11 +
b1 7
1!
1'
#36
0!
0'
#37
16
b1 -
b11 4
18
12
b11 1
b1 7
b11 /
1!
1'
#38
0!
0'
#39
b0 4
06
08
02
b1 %
b1 +
b1 7
b11 0
1!
1'
#40
0!
0'
#41
16
b10 -
b10 3
18
12
b1 1
b1 .
b1 7
b1 /
1!
1'
#42
0!
0'
#43
b0 3
06
08
02
b10 %
b10 +
b1 7
b1 0
1!
1'
#44
0!
0'
#45
16
b11 -
b10 4
b1 3
18
12
b10 1
b10 .
b1 7
b10 /
1!
1'
#46
0!
0'
#47
b0 4
b0 3
06
08
02
b1 %
b1 +
b1 7
b10 0
1!
1'
#48
0!
0'
#49
16
b100 -
b1 4
b10 3
18
12
b1 1
b11 .
b1 7
b1 /
1!
1'
#50
0!
0'
#51
b0 4
b0 3
06
08
02
b111 %
b111 +
b1 7
b1 0
1!
1'
#52
0!
0'
#53
16
b101 -
b110 4
18
12
b111 1
b100 .
b1 7
b111 /
1!
1'
#54
0!
0'
#55
b0 4
06
08
02
b1111011 %
b1111011 +
b1 7
b111 0
1!
1'
#56
0!
0'
#57
16
b110 -
b1111000 4
b100 3
18
12
b1111011 1
b101 .
b1 7
b1111011 /
1!
1'
#58
0!
0'
#59
b0 4
b0 3
06
08
02
b1 7
b1111011 0
1!
1'
#60
0!
0'
#61
b1 7
1!
1'
#62
0!
0'
#63
b1 7
1!
1'
#64
0!
0'
#65
b1 %
b1 +
b1 7
1!
1'
#66
0!
0'
#67
16
b111 -
b100001 %
b100001 +
b1111010 3
18
12
b1 1
b110 .
b1 7
b1 /
1!
1'
#68
0!
0'
#69
b0 3
06
08
02
b1 7
b100001 /
b1 0
1!
1'
#70
0!
0'
#71
b10 %
b10 +
b1 7
b100001 0
1!
1'
#72
0!
0'
#73
16
b1000 -
b10 4
b100001 3
18
12
b10 1
b111 .
b1 7
b10 /
1!
1'
#74
0!
0'
#75
b0 4
b0 3
06
08
02
b1 7
b10 0
1!
1'
#76
0!
0'
#77
b0 %
b0 +
b1 7
1!
1'
#78
0!
0'
#79
16
b1001 -
b10 3
18
12
b0 1
b1000 .
b1 7
b0 /
1!
1'
#80
0!
0'
#81
b0 3
06
08
02
b11 %
b11 +
b11 $
b11 *
b1 7
b0 0
1!
1'
#82
0!
0'
#83
b0 7
05
b11 /
1!
1'
#84
0!
0'
#85
b101101 %
b101101 +
b0 7
b11 0
1!
1'
#86
0!
0'
#87
b0 7
b101101 /
1!
1'
#88
0!
0'
#89
b0 7
b101101 0
1!
1'
#90
0!
0'
#91
b0 7
1!
1'
#92
0!
0'
#93
b0 7
1!
1'
#94
0!
0'
#95
b0 7
1!
1'
#96
0!
0'
#97
b0 7
1!
1'
#98
0!
0'
#99
b0 7
1!
1'
#100
0!
0'
#101
b1101 %
b1101 +
b0 7
1!
1'
#102
0!
0'
#103
b0 7
b1101 /
1!
1'
#104
0!
0'
#105
b0 7
b1101 0
1!
1'
#106
0!
0'
#107
b0 7
1!
1'
#108
0!
0'
#109
b0 7
1!
1'
#110
0!
0'
#111
b0 7
1!
1'
