Release 14.7 Map P.20131013 (lin64)
Xilinx Map Application Log File for Design 'atlys_ddr_test_vhdl'

Design Information
------------------
Command Line   : map -filter
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/at
lys_ddr_test_vhdl/iseconfig/filter.filter -intstyle ise -p xc6slx45-csg324-2 -w
-logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt
off -mt off -ir off -pr off -detail -lc off -power off -o
atlys_ddr_test_vhdl_map.ncd atlys_ddr_test_vhdl.ngd atlys_ddr_test_vhdl.pcf 
Target Device  : xc6slx45
Target Package : csg324
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Mon Jun  2 08:49:50 2014

Mapping design into LUTs...
Running directed packing...
WARNING:Pack:2908 - The I/O component "mcb3_dram_ck_n" has an illegal IOSTANDARD
   value.  The IOB component is configured to use single-ended signaling and can
   not use differential IOSTANDARD value DIFF_SSTL18_II.  Two ways to rectify
   this issue are: 1) Change the IOSTANDARD value to a single-ended standard. 2)
   Correct the I/O connectivity by instantiating a differential I/O buffer.
WARNING:Pack:2908 - The I/O component "mcb3_dram_udqs" has an illegal IOSTANDARD
   value.  The IOB component is configured to use single-ended signaling and can
   not use differential IOSTANDARD value DIFF_SSTL18_II.  Two ways to rectify
   this issue are: 1) Change the IOSTANDARD value to a single-ended standard. 2)
   Correct the I/O connectivity by instantiating a differential I/O buffer.
WARNING:Pack:2908 - The I/O component "mcb3_dram_ck" has an illegal IOSTANDARD
   value.  The IOB component is configured to use single-ended signaling and can
   not use differential IOSTANDARD value DIFF_SSTL18_II.  Two ways to rectify
   this issue are: 1) Change the IOSTANDARD value to a single-ended standard. 2)
   Correct the I/O connectivity by instantiating a differential I/O buffer.
WARNING:Pack:2908 - The I/O component "mcb3_dram_dqs_n" has an illegal
   IOSTANDARD value.  The IOB component is configured to use single-ended
   signaling and can not use differential IOSTANDARD value DIFF_SSTL18_II.  Two
   ways to rectify this issue are: 1) Change the IOSTANDARD value to a
   single-ended standard. 2) Correct the I/O connectivity by instantiating a
   differential I/O buffer.
WARNING:Pack:2908 - The I/O component "mcb3_dram_dqs" has an illegal IOSTANDARD
   value.  The IOB component is configured to use single-ended signaling and can
   not use differential IOSTANDARD value DIFF_SSTL18_II.  Two ways to rectify
   this issue are: 1) Change the IOSTANDARD value to a single-ended standard. 2)
   Correct the I/O connectivity by instantiating a differential I/O buffer.
WARNING:Pack:2908 - The I/O component "mcb3_dram_udqs_n" has an illegal
   IOSTANDARD value.  The IOB component is configured to use single-ended
   signaling and can not use differential IOSTANDARD value DIFF_SSTL18_II.  Two
   ways to rectify this issue are: 1) Change the IOSTANDARD value to a
   single-ended standard. 2) Correct the I/O connectivity by instantiating a
   differential I/O buffer.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 8 secs 
Total CPU  time at the beginning of Placer: 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ca1a1468) REAL time: 9 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 87 IOs, 65 are locked
   and 22 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
ERROR:Place:835 - Given the original pre-placement, no legal placements can be
   found for 1 group(s). The following is the description of these group(s). The
   relative offsets of the components are shown in brackets next to the
   component names.
        DIFFM
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mc
   bx_dram_udqs (-2, -46)
        DIFFS
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mc
   bx_dram_udqs_n (-2, -48)
        DIFFM
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mc
   bx_dram_dqs (-2, 14)
        DIFFS
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mc
   bx_dram_dqs_n (-2, 12)
        MCB
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/sa
   mc_0 (-2, 94)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[3].oserdes2_dq_0 (0, 0)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_0 (-1, -9)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_1 (-1, -11)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_2 (-1, 3)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_3 (-1, 1)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_4 (-1, 31)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_5 (-1, 29)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_6 (-1, 27)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_7 (-1, 25)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_8 (-1, -21)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_9 (-1, -23)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[10].oserdes2_dq_0 (0, -34)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[7].oserdes2_dq_0 (0, 24)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_15 (-1, -71)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_14 (-1, -69)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_13 (-1, -59)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_12 (-1, -57)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_11 (-1, -35)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_10 (-1, -33)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[15].oserdes2_dq_0 (0, -72)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[14].oserdes2_dq_0 (0, -70)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[13].oserdes2_dq_0 (0, -60)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[12].oserdes2_dq_0 (0, -58)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[11].oserdes2_dq_0 (0, -36)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[9].oserdes2_dq_0 (0, -24)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[8].oserdes2_dq_0 (0, -22)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[6].oserdes2_dq_0 (0, 26)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[5].oserdes2_dq_0 (0, 28)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[4].oserdes2_dq_0 (0, 30)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[2].oserdes2_dq_0 (0, 2)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[1].oserdes2_dq_0 (0, -12)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ge
   n_dq[0].oserdes2_dq_0 (0, -10)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dqsn_0 (-1, 13)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dqsp_0 (-1, 15)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/io
   i_ldm_0 (0, 32)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/io
   i_udm_0 (0, 34)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_udqsn_0 (-1, -47)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_udqsp_0 (-1, -45)
        IOB IO_x_x_x_x_x_x_x_x_x_x (-2, -36)
        IOB IO_x_x_x_x_x_x_x_x_x (-2, -22)
        IOB IO_x_x_x_x (-2, 0)
        IOB IO_x_x_x_x_x_x_x_x_x_x_x_x_x_x (-2, -72)
        IOB IO_x_x_x_x_x_x_x_x_x_x_x (-2, -34)
        IOB IO_x_x (-2, 24)
        IOB IO_x_x_x_x_x (-2, 2)
        IOB IO_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x (-2, -70)
        IOB IO_x_x_x (-2, 26)
        IOB IO_x_x_x_x_x_x (-2, -12)
        IOB IO_x_x_x_x_x_x_x_x_x_x_x_x (-2, -60)
        IOB IO (-2, 28)
        IOB IO_x_x_x_x_x_x_x (-2, -10)
        IOB IO_x_x_x_x_x_x_x_x_x_x_x_x_x (-2, -58)
        IOB IO_x_x_x_x_x_x_x_x (-2, -24)
        IOB IO_x (-2, 30)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/os
   erdes2_dqsn_0 (0, 12)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/os
   erdes2_dqsp_0 (0, 14)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_ldm (-1, 33)
        IODELAY
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/dq
   _15_0_data.iodrp2_dq_udm (-1, 35)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/os
   erdes2_udqsn_0 (0, -48)
        OLOGIC
   ddr_wrapper/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/os
   erdes2_udqsp_0 (0, -46)


Phase 2.7  Design Feasibility Check (Checksum:ca1a1468) REAL time: 9 secs 

Total REAL time to Placer completion: 9 secs 
Total CPU  time to Placer completion: 9 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "atlys_ddr_test_vhdl_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings :   6
