PPA Report for PulseWidthLatch.v (Module: PulseWidthLatch)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 16
FF Count: 51
IO Count: 19
Cell Count: 102

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 514.14 MHz
Reg-to-Reg Critical Path Delay: 1.785 ns

POWER METRICS:
-------------
Total Power Consumption: 0.458 W
