<h3 id="DVE:Week#44:10/24/22to10/28/22-Summary/Highlights:">Summary / Highlights:</h3><ol><li><p>reviewed DVE 3.4 testplan legacy features</p></li><li><p>wrote functional coverage</p></li></ol><h3 id="DVE:Week#44:10/24/22to10/28/22-Activitiesoftheweek:">Activities of the week:</h3><ol><li><p>added hashtags throughout codebase for traceability</p></li><li><p>re-validated SNPreq credit checking in dve_sb on request from RTL</p></li><li><p>supported RTL updates to TACC initialization sequence for 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9332" >
                <a href="https://arterisip.atlassian.net/browse/CONC-9332?src=confmacro" class="jira-issue-key">CONC-9332</a>
                            </span>
</p></li></ol><h3 id="DVE:Week#44:10/24/22to10/28/22-RTLJIRAsCreatedthisweek:">RTL JIRAs Created this week:</h3><ol><li><p>none</p></li></ol><h3 id="DVE:Week#44:10/24/22to10/28/22-DVJIRAsResolvedthisweek:">DV JIRAs Resolved this week:</h3><ol><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-10706" >
                <a href="https://arterisip.atlassian.net/browse/CONC-10706?src=confmacro" class="jira-issue-key">CONC-10706</a>
                            </span>
VCS-related event work made code that wasnâ€™t intended to be re-entrant re-entrant</p></li><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-10478" >
                <a href="https://arterisip.atlassian.net/browse/CONC-10478?src=confmacro" class="jira-issue-key">CONC-10478</a>
                            </span>
perfmon overflow tests was not properly tracking states of individual count_en registers when some were already set when setting master_count_enable</p></li></ol><h3 id="DVE:Week#44:10/24/22to10/28/22-Regressions:">Regressions:</h3><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/56524970/Ncore+3.4+Regressions#DVE-Regression-Trend-(Owner%3A-Andrew)" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/56524970/Ncore+3.4+Regressions#DVE-Regression-Trend-(Owner%3A-Andrew)</a> </p><p /><p /><p /><p /><p /><p /><p />